================================================================================ 
Commit: 55125bce84d3fba251fd1c3ba7f1d56a1be7197e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 17:26:59 2020 -0800 
-------------------------------------------------------------------------------- 
Update files for ADL 1491.00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakePlatSamplePkg/CapsulePkg.dsc
AlderLakePlatSamplePkg/CapsulePkg.fdf
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/PeiOcLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/PeiOcLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/SiPkg.dec
FischerLakeRpPkg/Include/Fdf/FvOpUcode2Path.dsc
LICENSE.txt

================================================================================ 
Commit: 36a973a691413b9223e8199a721f2a54254cdeba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:07:45 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: Align pep default with Pep Checker 2.2.0.4

PEP UART:  No Constraint -> D3
PEP GNA:   No Constraint -> D3

Hsd-es-id: 22011748848, 22011748825
Original commit date: Fri Nov 27 09:46:20 2020 +0800
Change-Id: I52c057fc7b892e2addc76d854741055ebfc83ca1
Original commit hash: 33440a2c9152bbd6c352ab8d37ee86b72e1e741c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 77435a64275180874a0f146e5d91d7cc3dbc8973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:07:41 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Support S11 Single Rail RVP

The power input change is from multi rail ATX power supply to single 12V rail input.
All HSIO/GPIO remains same as S06 Fab-2.
Refer to ADL_S11_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p1_ww47p2.xlsx.

internal-only:
Hsd-es-id: 1508569373
Original commit date: Fri Nov 20 09:51:50 2020 +0800
Change-Id: Id9ad613acac3f30fe2475f201a1ee18025759dbc
Original commit hash: 1c8e367e16a320ba928a392cf8619caefa2ccbbe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c

================================================================================ 
Commit: 640a0c9ddb1b6a1b9de9a2533afdbf139b1103f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:07:37 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/FlashMapInclude: Enable the GCC support in Fsp Wrapper - Platform

Decrease 2 blocks to PcdFlashFvAdvancedSize to unlock build failure
Increase 1 block to PcdFlashFvOptionalSize to unlock build failure
Increase 1 block to PcdFlashFvSecuritySize to unlock build failure

Hsd-es-id: 1508491131
Original commit date: Tue Dec 1 20:58:44 2020 +0800
Change-Id: Icb776557c29795b384c448d1a12020e89f61d327
Original commit hash: 82254b42299eebc33850d576b21db7cca1a749da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: b553f4966ee01fde982d6bfa5d04530c941978f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:07:04 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1491_00

Hsd-es-id: N/A
Original commit date: Mon Nov 30 18:02:48 2020 -0800
Change-Id: Id36b9807dc435f2c60c9ec322aec458e8950ed85
Original commit hash: c95888e18161ee70b2c40d965d319063f4762fb5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 38a2d4840367c48b5063929139b570975679d0bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:06:13 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 30 20:10:24 2020 +0000
Original commit date: Mon Nov 30 20:10:24 2020 +0000
Original commit hash: 972161daee059f9eb6777b3c9e23f96763a6de5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42b1c7e71dfe6bb79bdbaa09a0277eb9dd3ffe08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:06:05 2020 -0800 
-------------------------------------------------------------------------------- 
Enable ADL-P HSIO RVP

Hsd-es-id: N/A
Original commit date: Wed Oct 14 15:34:05 2020 +0300
Change-Id: I57ffe614255fd5e50c50864820747a1749825986
Original commit hash: 1d3505515a42ac8f8c378b14152c8ebd2ba271fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc

================================================================================ 
Commit: 7a1189780ed7017b722675c488dd92e646fa0774 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:04:41 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/PSF: Create NULL PSF library for IBL

There is no Primary Scalable Fabric (PSF)
in Integrated Boot Logic (IBL) but there are some
PSF library dependencies in BIOS code that prevents
from removing all PSF related code from IBL.
This change intoduces Null library for PSF that
is used by IBL code.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: N/A
Original commit date: Fri Nov 6 10:51:49 2020 +0100
Change-Id: If54b67acca6515b44693cf488318479c89a74f0a
Original commit hash: 892dbfbb4289a619cf4b4667b51d6dcac4962f83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c

================================================================================ 
Commit: 327b89ecdc596d28b28ff2e0926da0bb8a92fd5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:04:32 2020 -0800 
-------------------------------------------------------------------------------- 
Allow BIOS to create a HOB for ME perf data

Added Extended Performance data structure.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 18013880422
Original commit date: Wed Nov 25 14:02:27 2020 +0100
Change-Id: Idd09172ebcea0b41ec9edcbcf440e689696c0671
Original commit hash: 92b90071abf9571fcca8d5530ad7c6e3bae11e33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c

================================================================================ 
Commit: ee408bdb2ea0acee6858271921ef57c3c0f500a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:04:24 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Setting PcieSpeed to AUTO by default.

Setting PcieRootportSpeed to AUTO by default.

Hsd-es-id: 16012158076
[
Original commit date: Tue Nov 24 17:29:50 2020 +0530
Change-Id: If65e48fd2c53da4267a44782508ab82d4c061044
Original commit hash: b3307164241ed1dba9c21b33009ebaee8c311521

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 96d66ac4dffe8f8d0682757698171961b534d5a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:04:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 30 01:29:33 2020 -0800
Change-Id: I659c2a173eefe7fa3215727fa188fa321de405e5
Original commit hash: d714f6c738668957c85b88d0be3ba8f52eaadc41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 28d859e62762bd52eebe96bde27183941893abd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:03:49 2020 -0800 
-------------------------------------------------------------------------------- 
BoardPkg/Iasl: Enable the GCC support in Fsp Wrapper - Platform

For AlderLake
1. Iasl 20200717 based on Windows used
Path: Intel/AlderLakePlatSamplePkg/Tools/Iasl/iasl.exe (Override by BoardPkgBuildOption.dsc)
2. Iasl 20200717 based on Ubuntu 16.04 used
Path: Binaries/Tools/Iasl/20200717/Iasl (Override by SiPkgBuildOption.dsc)

For MeteorLake
1. Iasl 20200717 based on Windows used
Path: Binaries/Tools/Iasl/20200717/Iasl.exe (Override by SiPkgBuildOption.dsc)
2. Iasl 20200717 based on Ubuntu 16.04 used
Path: Binaries/Tools/Iasl/20200717/Iasl (Override by SiPkgBuildOption.dsc)

Hsd-es-id: 1508491131
Original commit date: Fri Nov 27 10:11:58 2020 +0800
Change-Id: I22fe493a5002e905522f5e45c8b5d3e6dfb94bf6
Original commit hash: 504065738f6101b2b376339d8437ae34ee2019f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgBuildOption.dsc
AlderLakeBoardPkg/SetEdk2Env.bat
AlderLakeBoardPkg/bld.bat
ClientOneSiliconPkg/Fsp/BuildFsp.sh

================================================================================ 
Commit: b3e36a31d4287f58799d9384ed04b4d19027d9bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:03:40 2020 -0800 
-------------------------------------------------------------------------------- 
OverClocking: [ADL][MTL][XTU] BIOS - Remove XTU BIOS Interface Feature

Remove XTU related interface and source code

Hsd-es-id: 16012042023
Original commit date: Tue Oct 27 11:41:02 2020 +0800
Change-Id: I1768e2eed391a785269b5341e54e5a7da4eda502
Original commit hash: ef5d8614c6ac85edf5c5f9a78dd4743dcdb43c85

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Icc/IccOverClocking/IccOverClocking.depex
AlderLakePlatSamplePkg/Features/Icc/IccOverClocking/IccOverClocking.efi
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.h
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockLib.c
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockLib.h
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockLib.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.c
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.h
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClockLib.c
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClockLib.h
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClockLib.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.h
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.h
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.inf
AlderLakePlatSamplePkg/Include/OcSetupVariable.h
AlderLakePlatSamplePkg/Include/Protocol/IccOverClocking.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/PlatformDxeLib.dsc
AlderLakePlatSamplePkg/PlatformPeiLib.dsc
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: ef09d7d3e64f0ad0134faf4749f5c2c1efa8e27f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:03:35 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 30 08:17:35 2020 +0000
Original commit date: Mon Nov 30 08:17:35 2020 +0000
Original commit hash: bd247296cdb7834f1e455fede940d77283bc1666

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1cf6d28ee6e7a20f2d66b1c8b7d69616619a582d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:03:31 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][sighting_central][sighting][1308185986][ADL-P][LP5] [ADL-P][J0][LPDDR5] Jedec WCK training failing spordically

Program PM_CONTROL.Dclk_en_reset_bgf_run = 0 when de-asserting EnableDclk
Issue:
Lp5 Wck Training was failing randomly at MC0 or MC1

Root Cause:
MC resets BGF and SPID when Dclk_Enable is de-asserted from MRC. This breaks PHY's 4x boundary condition for CA commands.
As a result of this CA commands gets clipped and DRAM doesnt understand the operation from MC.

WorkAround/Fix:
BGF design is different between TGL to ADL MC.
In TGL asserting/deasserting Dclk_en does not force the SPID to reset and the 4x boundary in PHY is maintained.
MC Design suggested to program cbit : pm_control_0_0_0_mchbar.dclk_en_reset_bgf_run = 0 when stopping the CK through MRC.
If PM_CONTROL_Dclk_en_reset_bgf_run bit is set to 0, BGF will continue to run even if dclk_enable is cleared.

Hsd-es-id: 1308185986
Original commit date: Tue Nov 3 19:23:58 2020 +0530
Change-Id: I28212a8c915feb27052a90b2b0d2f0e31ac35022
Original commit hash: 8cc090822ca5d31229c5b382a522b5b34c2a7fdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: c5ddf7e870ed4e6affc4c3475568dbd86a1722d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:03:12 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 30 08:02:43 2020 +0000
Original commit date: Mon Nov 30 08:02:43 2020 +0000
Original commit hash: 3d55e83cd1762563438e9cf69448a1f6f0c5a631

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e5684b7ccf492920b8523657b7c3be0f14f93178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:03:04 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011189553][ADL-P][LP5] Fix Late Command Training Failure on LPDDR-5

Issue:
Clearing BlockTrainRst on LPDDR5 causes failures on LCT

Fix:
Skip programming BlockTrainRst during LCT on Lp5

Hsd-es-id: 14011189553
Original commit date: Thu Nov 26 20:27:52 2020 +0530
Change-Id: If2adc7af06bad3084550cd56c43b79aca18b89fb
Original commit hash: 475c8a513cdccd9384c029723c1e0f508e3a2755

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 9108523c02520d54efb5dab06aba56b04804e633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:03:00 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 30 07:44:49 2020 +0000
Original commit date: Mon Nov 30 07:44:49 2020 +0000
Original commit hash: 727d560e7dc8e57f9e4a9675ce5b3b97de0c642b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3c025e86df6d422fd3ffe96a4209ced4c7c8c9bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:02:56 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Add Platform control option to hide Discrete Thunderbolt related BIOS setup option.

All of the Alderlake platform doesn't support Discrete Thunderbolt.
So we should add Platform control option to hide Discrete Thunderbolt
related BIOS setup option.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012195258
Original commit date: Tue Nov 24 18:16:27 2020 +0530
Change-Id: I35d2e83d04e1792b2c48d9e488e1be3d45cb912e
Original commit hash: b741dc8abc2a34b3907b5aab1f4c8af524cb044a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: f96a0655858d0f8669a53823f6b995944aed9268 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:02:44 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14013029663][ADL-S | DDR5][2DPC support]

Implement initial 2DPC support for DDR5, focusing on 1R-1R and 2R-2R.

- Added CCC ODT table for 2DPC
  1R-1R: {{ 480, 0, 0 },{  80, 40, 40 }}
  2R-2R: {{ 480, 0, 0 },{ 240, 40, 40 }}
- Updated DQ ODT tables:
  1R-1R: {  48,48,48,240,240 }
  2R-2R: { 120,60,60,240,240 }
- CccOdtEncode_DDR5: bug fix, missing "break" for 480
- MrcSetOdtMatrix: add DDR5 support: Assert NomRd / NomWr on both ranks of the non-target DIMM
- DDR5 CATM: EarlyCsTrainSweep1D: per-channel composite results were stored in the current rank instead of FirstRank
- DDR5 CATM: EarlyCsTrainSweep1D: per-channel composite results were incorrectly calculated when eyes don't overlap
- DDR5 CATM: Sweep2D: final best VrefCA was only programmed on the first rank, it has to be programmed on each rank.
- DDR5 CATM: MrcDdr5EarlyCaTraining: zero out Samples array before each phase
- DDR5 CATM: Increased VrefCA sweep range from [65..75] to [65..80], change step size from 3 to 4
- DDR5 CSTM: Change VrefCS sweep range from [70..80.5] to [60..70]
- MrcSetDefaultRxVref: set initial RxVref to 0.902mV for 2DPC case
- DDR5 JWL: RankOut->Ddr5PdaMr3 value was not stored correctly for ranks 2 and 3.

[
Hsd-es-id: 14013029663
Original commit date: Wed Nov 25 21:45:17 2020 -0800
Change-Id: I2c4c38f30a5f02f09d32b7c8f5d90fe83ad737b4
Original commit hash: 7f5dcbfb9863af51f8ce33698d6abc0f2be9472c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 7e71697b482f77edd215e495b2c5d96d7b624478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:02:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1487_00

Hsd-es-id: N/A
Original commit date: Sun Nov 29 17:49:07 2020 -0800
Change-Id: I9f30aafada8ef5c1c6baaac1ea3a9d2d80a8d849
Original commit hash: f175a1fe4b6faa298203c9c3ccc8c3d9d86db8c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9cdbd12fa182feeb0cad6af0b1432bbe905a38bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:02:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 29 01:25:12 2020 -0800
Change-Id: I266adc1b26cbdbefb2bd27e1c834ef3a72397161
Original commit hash: d018d3452ba80afff1d0247fd86ee6962be3d981

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0045d1ac95f46367813eca3fdb1890d76a5be95b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:02:08 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1486_00

Hsd-es-id: N/A
Original commit date: Sat Nov 28 17:49:26 2020 -0800
Change-Id: Ib0e0fdc9c7e38041ced0a58d354157c679bb2658
Original commit hash: 462898ef9e3604be05f16a6863a234407c9f6dd5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 49ef80edd1fe813801f1a2fa2a164dd861da2c70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:01:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 28 01:25:16 2020 -0800
Change-Id: I0589daeb9e8c27e11964959eca364a18c69bb8f7
Original commit hash: 188bd9bcf316a512f072c9798cbf626326142856

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f0e42340478722d93719e8ec0a2bbfbebf374b48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:01:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1485_00

Hsd-es-id: N/A
Original commit date: Fri Nov 27 17:49:08 2020 -0800
Change-Id: Ie19ef0767e417a72f7da08991ffd0feb8a9b929a
Original commit hash: d89e1152c853de02edec6330da11705858a2f930

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 41fd4d14553aa239aee4760e3f8faf4eef6645c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:01:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remote Platform Erase - CSME Unconfigure

Added code to support CSME Unconfigure flow.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012123186
Original commit date: Thu Nov 26 00:00:08 2020 +0530
Change-Id: I9babd4d0b7af6085bdbccfec0ca7995ad7cff8cd
Original commit hash: 6f2a871d36dd24db802f23b7be619ce362f8a589

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h

================================================================================ 
Commit: 2fad1e37bbef710523c5069caab809f59a52743e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:01:18 2020 -0800 
-------------------------------------------------------------------------------- 
Boot with eDebug mode enabled takes 30 seconds for OS to boot and no boot at all with debug

Added missing code, which installs EDebugHob

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 18013625167
Original commit date: Mon Nov 23 12:26:16 2020 +0100
Change-Id: I7592c9f3748401bb385cfe8072d816c7fd2e299f
Original commit hash: d1bf99afd2eb1a330b10eaa83bdab4a19a16719e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/PeiMeEnhancedDebugLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c

================================================================================ 
Commit: cc729629d7b7f290ac1e2f74911c95e9cc11dd74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:01:10 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 27 11:47:42 2020 +0000
Original commit date: Fri Nov 27 11:47:42 2020 +0000
Original commit hash: f37f32f8adf0d9e0f714d46fe075b78909143e15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 073e2639ce7e9872afa34bf1d1c2480bd93b5ffb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:00:53 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][AEP] - DG02 384 board support - Rtd3 support

  - Rtd3 support for DG02 384 board
    - Added for SD card controller
    - Removed WWAN , CPU SSD1, Touch panel 2 and GLAN.
  - Board Id changed to BoardIdAdlPDdr5Dg384Aep and Sku Id to SkuIdAdlPDdr5Dg384Aep
  - PCIe clock assignment change
  - Changes to Type C pcd configuration
    - CPU USB bit map update (TCP2,TCP3 - 0x0C)
    - Port map changes

Hsd-es-id: 16012111505
Original commit date: Mon Oct 19 12:21:38 2020 +0530
Change-Id: Ia921337d5424976e4945a9cfeb146dbe5e38b443
Original commit hash: 94a0211b1a1d24c48e8af31e981674dda7e4d526

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDgRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 5767a0ec7c3bf4b7a3a80cb0d7bebf4121ded712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:00:48 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Increasing the timeout for CRID update

Bios is asserting due to timeout while updating the CRID.

internal-only: Not required for master
Hsd-es-id: N/A
Original commit date: Fri Nov 27 15:17:00 2020 +0530
Change-Id: I7fa11d8154380219080cfc781ef0e1b3c226292b
Original commit hash: d7046da803d00da487c7c8f79f30a54e0279d740

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c

================================================================================ 
Commit: 233a0e49bedec1a14f18f97d0fcab63a17361f4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:00:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 27 01:38:44 2020 -0800
Change-Id: I310f66f9bebe255abd70b338a08479307184bb8c
Original commit hash: cd8048ff6eed81ca7cf65408a461c57eecccb17c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4c293caa0b250f7538c5ff3c42169769f836a5c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 16:00:03 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AcpiTables:[ADL-S][HLK]:USB3 Termination test is failing with error "No Valid SuperSpeed USB Device found after reboot"

Correct port mapping

Hsd-es-id: 16011817884
Original commit date: Wed Nov 25 15:50:55 2020 +0800
Change-Id: I5d928d122c3299ae3975cc5478b300310e93ba13
Original commit hash: b7809ef59615f253f41907f0f0ca1b8ffd5bd7c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl

================================================================================ 
Commit: eba988069ba95908a93e3f4a95ca2f636cd1393d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:59:41 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Close source code change to use MpService2 PPI - PART2.

PeiServices has been removed by previous patch
So need to remove it in FspMpServiceWrapper.nasm

And also add MpWrapperStartupAllCPUs function to both C and NASM.

internal-only:
Hsd-es-id: 16012155266
Original commit date: Thu Nov 26 14:28:07 2020 +0800
Change-Id: I02669cc233aba4b98be86ae9f6134f7d58d55b30
Original commit hash: 94fea8578c61feb1ec38e7742662ed07e935e240

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/Ia32/FspMpServiceWrapper.nasm

================================================================================ 
Commit: 518e9b6ac58c30f3546178ada45b9bbafd628927 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:59:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1484_00

Hsd-es-id: N/A
Original commit date: Thu Nov 26 17:49:58 2020 -0800
Change-Id: Ifdfd1e49a86a7f67a4171282e4fc1f1c272cce6a
Original commit hash: 4e60c84a23dc18d705b4952effe3cb570d525331

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 076399dd71d1e8eddff93d2393ac32949431e013 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:59:29 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - CpuPowerMgmtVrConfig

Fix policy default mismatch with Setup Default in CpuPowerMgmtVrConfig

internal-only:
Hsd-es-id: 1508576294
Original commit date: Thu Nov 26 15:39:10 2020 +0800
Change-Id: I4a0f0be7f68db92e34a1f4e6b4ef26c0ec681997
Original commit hash: 69d2145038530523380729f94209f9e0d8829c3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: b4901e18fd908e334dcf5119163787e560290eea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:59:10 2020 -0800 
-------------------------------------------------------------------------------- 
Peg10&11 BWG settings mismatch in BIOS 1413

internal-only:
Issue:
Register "G3L0SCTL" [0x478] values are overriden by CpuPcieSetGen3TxOverride()
Fix:
Changed LTCO offset as below,
R_PCIE_LTCO1  0x470 ///< Local Transmitter Coefficient Override 1
R_PCIE_LTCO2  0x474 ///< Local Transmitter Coefficient Override 2
R_PCIE_LTCO3  0x598 ///< Local Transmitter Coefficient Override 3
R_PCIE_LTCO4  0x59C ///< Local Transmitter Coefficient Override 4
R_PCIE_LTCO5  0x5A0 ///< Local Transmitter Coefficient Override 5
R_PCIE_LTCO6  0x5A4 ///< Local Transmitter Coefficient Override 6
R_PCIE_LTCO7  0x5A8 ///< Local Transmitter Coefficient Override 7
R_PCIE_LTCO8  0x5AC ///< Local Transmitter Coefficient Override 8

Hsd-es-id: 16011966247
Original commit date: Tue Nov 24 13:08:04 2020 +0530
Change-Id: Iab757ed4a8096843e8811cd4a7434addf2ad4a61
Original commit hash: 20324b72bb4abd4018c4ba05a129bce2f7eb5fc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 8094025de29d5ef3aa13a3e8e014adbf9c13c769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:59:06 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/P2Sb: Implement REGISTER_ACCESS API for CPU SBI

Added REGISTER_ACCESS implementation to CpuSbiAccessLib. This will allow
the modules that have to use both P2SB and IOM SBI to seemlessly switch
between implementations depending on the projects. Implementation is
based on P2SB library. One exception is that 8-bit and 16-bit access via
message is not supported as there is currently no use case for that.

Hsd-es-id: 16011413012
Original commit date: Tue Sep 22 15:08:11 2020 +0200
Change-Id: Ie2289f7714a6f0ceed0b333f99a99ea9152f34bb
Original commit hash: f548c6fb59ad735d1ed95ff54846730b63d8b924

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/CpuSbiAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLib.c

================================================================================ 
Commit: 46c7c38b806a81dd54006c066494563e47566865 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:59:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Nov 26 01:28:15 2020 -0800
Change-Id: I3eda10e636eba5d300aa3ca554cd667cebc482de
Original commit hash: 124868f833ecb24881272f9498a2a1560ee2954d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4aae0be697cfbbe240db4354db0559249f004b9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:58:58 2020 -0800 
-------------------------------------------------------------------------------- 
MSC is blocking S0 Idle Residency, when cTDP BIOS Control is enabled.

- Resolved PC10 not reaching issue caused by duplicated MCH BAR OperationRegion declare with TCSS but different contents.

[
Hsd-es-id: 16012195767
Original commit date: Wed Nov 25 12:52:14 2020 +0530
Change-Id: I763e3db1e6fb86dab4ea963e7165ef6aa8d01036
Original commit hash: 520531c62f46f0ee303b802fc47b2c42b2298431

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl

================================================================================ 
Commit: 67504982716e352472f8fb56f4ff753e9fd30967 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:58:50 2020 -0800 
-------------------------------------------------------------------------------- 
Adding Extra TCSS Debug Messages.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: NA
Original commit date: Wed Nov 25 16:17:50 2020 +0530
Change-Id: I3882abf91282042fd0f2b95ec39db0e803f7b148
Original commit hash: b01e0abe78645f52c408af371c509c501218d7be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: b6da18e63313428e889bbb92b4c80f44120dd5a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:58:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS][PCIE]-Incorrect PCIE segment default value.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012161946

Note:
1. From ADL Program onwards it was excepted that iTBT RP SEGMET register HW
 default value should be set to 0x0. However it was having some garbage value.
2. So only for ADL Program we are adding workaround to Clear iTBT RP segment
 register HW default value.
3. This is the reason why we have defined 'R_SA_PCIESEGMAP' MARCO only for
 Alderlake CPU.
4. Masking update of iTBT RP Function Map Register to only update iTBT
 RP Function number and not clear other register.

Original commit date: Tue Nov 24 19:39:52 2020 +0530
Change-Id: If6373a9301b208b26da7ef0c0f1c04e481d6be97
Original commit hash: 35a4bea8a074b5ed980d5890b6b5fffdf7ca0ac1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 0d63597743b7c1879a71001fa96a2f2337acb342 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:58:37 2020 -0800 
-------------------------------------------------------------------------------- 
Add library instances for compatibility

Makes the changes because of incompatible code change from Edk2 commnunity
which adds some dependency for some drivers.

Hsd-es-id: N/A
Original commit date: Tue Nov 24 16:09:12 2020 +0800
Change-Id: I2983876702f74c857de37ec191d7efc2920340a5
Original commit hash: b0e361e1268197a412a885ac917aa266ba417341

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc

================================================================================ 
Commit: f22bb11840000a7287bbad4813ba34ca1f7c3402 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:58:25 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Vpd: Enable the GCC support in Fsp Wrapper - Platform

1. Align VpdPcdPcieClkUsageMap with structure PCIE_CLOCKS_USAGE.

2. Seperate ADL-S and ADL-P board package.
Currently, ADL-S and ADL-P have standalone FSP. It means AlderLakePBoards and AlderLakeSBoards are exclusive.
To save binary size, ADL-S BIOS size shouldn't take up ADL-P BIOS size and vice versa.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 23 21:22:24 2020 +0800
Change-Id: I3c88dda18c12083dde6651341625d45ffd5b5ef7
Original commit hash: cb87905f222c90be7379225f9ce7cf687dfd5da6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc

================================================================================ 
Commit: 837f83980c0675eeb31d5e6c2bd2ca2c34a0f3e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:58:14 2020 -0800 
-------------------------------------------------------------------------------- 
Enable _CPC nominal  performance and _CPC nominal frequency in performance scale
 - Updating the Scaling factor for Atom and Big Core

internal-only:
Hsd-es-id: 16012200335
Original commit date: Wed Nov 25 18:38:14 2020 +0530
Change-Id: Ieae81b635dc29aac4aeb22088771b9e6a1f38078
Original commit hash: 7a4a400028d241e9209091c2de5923c0013f5ca9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: bda19359635eba15aa2fabaadc89b10efdd8072a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:58:09 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]:Removing gpio pins E22 and E23 from gpio table
        1) Remove the pins from gpio table
        2) Remove the occurance of E22 and E23 pin for AuxOverride.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012098982

Original commit date: Wed Nov 25 15:17:07 2020 +0530
Change-Id: I0584044167dcb66c26e95bf109eefaef882318ae
Original commit hash: c3a016388e242793d7196059400553963d217c08

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 50f5e904dbacf16ebef352570f8572d494dd813f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:57:29 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Add ISH based Dynamic SAR support in BIOS

The index values from Dynamic SAR sensor are sent to the ISH HECI SW driver
via the HECI interface by leveraging the ISH FW State HECI client. Upon
receiving the FW_STATE_CHANGE event, the ISH HECI SW Driver calls the
ISH custom _DSM method to notify BIOS with the updated index values. BIOS
buffers the latest index values and send a notification (using WMI) to
WiFi driver. WiFi driver shall query the BIOS for the current power policy
to be used to control the TX power of WiFi antennas

Hsd-es-id: 16011768910

[
Original commit date: Tue Nov 17 14:06:56 2020 +0530
Change-Id: Ic6ae01777a7349992cb416f54563bed3be8d308d
Original commit hash: 53280db9bfa5ff6d18377a62074ff6ed68fe3c1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidDynamicSarDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MofSampleDev.h
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiDynamicSar.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl

================================================================================ 
Commit: 2fb8cc646bfb35e3d9fbd83e7484a619d960b880 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:56:59 2020 -0800 
-------------------------------------------------------------------------------- 
Fixing VT-D option is getting as grayed out by default in BIOS page.

1. Removing dependency of "DisableTbtPcieTreeBme" BIOS setup option on VT-D.
2. Linking few of the VT-D realted policy with EnableVtd BIOS Setup option.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012157227
Original commit date: Tue Nov 24 18:45:00 2020 +0530
Change-Id: I7e2298ccbe59db64c607606a08413fad3f93ed31
Original commit hash: b513ba9020b783deb96b9fb7dad8fe21c63f8917

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 54b6e1bdfbfc4db9148d6bda85c8967645a631f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:56:33 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 26 02:22:13 2020 +0000
Original commit date: Thu Nov 26 02:22:13 2020 +0000
Original commit hash: 6f726c321168ab8390596b30d23f521aa7b240a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 418c6be898c4a8385b1f790c92927da90250c56e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:56:22 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Remove CpuPolicyCommon.h from Public Include

SiPolicy.h is the only consumer of this Public header.

CpuPolicyCommon.h has just only the Config Block includes.
Remove the header and include the necessary includes

internal-only:
Hsd-es-id: 1508558213
Original commit date: Mon Nov 23 17:02:44 2020 +0800
Change-Id: Ic501369abe0d68cfa12798261829edeb8d5dfeda
Original commit hash: a3e31197ac50c1a8c29a2c000375c294a4600640

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPolicyCommon.h
ClientOneSiliconPkg/Product/AlderLake/Include/Ppi/SiPolicy.h

================================================================================ 
Commit: f386e7496896d80b888926a337edd21b717bda2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:56:17 2020 -0800 
-------------------------------------------------------------------------------- 
Some Intel\ClientOneSiliconPkg\Include\ConfigBlock\**\*.h config block name and config revision name are not synchronized

Synchronize config revision name with config block name.

Hsd-es-id: 1508565130
Original commit date: Tue Nov 24 14:26:44 2020 +0800
Change-Id: Ic229a74242ac24e73f9d1a411f1f9e8ca4527f52
Original commit hash: 8db6d8535e3a1215f0626cf202ff035a6496baa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/PciePeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Dci/DciConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Espi/EspiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Espi/LpcConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioSataConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Itss/InterruptConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Itss/IoApicConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/P2sb/P2sbConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Smbus/SmbusConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Spi/FlashProtectionConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/TraceHub/TraceHubConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Wdt/WatchDogConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLib/PeiCpuTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c

================================================================================ 
Commit: d1820445d11b6567d237b8c0ff880e8cb03cd5f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:56:11 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1483_00

Hsd-es-id: N/A
Original commit date: Wed Nov 25 17:50:50 2020 -0800
Change-Id: I01f0c3e467604e00b0d2efade012b2fdec5f4644
Original commit hash: da5910d9383cc55cad455f7a2785c43d8335559d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f681c2dac9185e0a5c3559a053e87a035ef0bb65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:55:29 2020 -0800 
-------------------------------------------------------------------------------- 
KW issues in ClientOneSilliconPkg\Cpu\..\PowerMgnt
 - Updated the type cast for BIT1.

internal-only:
Hsd-es-id: 16012200448
Original commit date: Wed Nov 25 19:35:44 2020 +0530
Change-Id: Idb4787d152d814090eede4aab21c19139ede75fb
Original commit hash: 1269f1920ee1003aff5b9881ba7f14a6e362741d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: f7b6d468030fd5a349d8b10ab8521e8b621ff3f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:55:20 2020 -0800 
-------------------------------------------------------------------------------- 
ACE/VP: ALC701/ALC711 endpoints are not enumerated for HD-A interface with MTL BIOS

Fix access to unmapped memory.
Change HWID for ALC701.
Waiting for IRV bit after sending command to codec insted of
instant return.
Assume codec revision id when unreadable from codec.

Hsd-es-id: 18013713144
Original commit date: Wed Nov 18 12:10:44 2020 +0100
Change-Id: Ied9a49d129515b1a7218116d6b9b5646c7b5697f
Original commit hash: f607e77806ab9d071238dbcb0e7d4d09fa97032b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.c

================================================================================ 
Commit: 53ea48a94669759a8f62393e18f8b7141f003970 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:55:16 2020 -0800 
-------------------------------------------------------------------------------- 
Update the Socket information in SMBIOS Type4 Table
- Added the Socket type for ADL processors

internal-only:
Hsd-es-id: 16012189645
Original commit date: Wed Nov 25 18:25:48 2020 +0530
Change-Id: If06c4af9cb7c99af67066626682b963c76469418
Original commit hash: 70cfd2ed3d55a3f0060bfb5db23cf78fe6d20b27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: a58a40c9295c921162765227defe5a0052fcb0d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:55:04 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PsfLib refactor: remove wrappers for SOC functions

Remove wrappers for Psf<Hide/Unhide/Enable/Disable>Device functions
Remove wrappers for PsfEnableDeviceMemSpace, PsfSetDeviceBarValue functions

Hsd-es-id: 18011980290
Original commit date: Fri Oct 23 15:51:49 2020 +0200
Change-Id: Ib19b95df88da71793c44226957dbd48e5307f5e9
Original commit hash: b031f6be91910ac4118fe0a60c5a5ff64c7df516

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c

================================================================================ 
Commit: d4abcbdaeec4d86e4b3663c609948259b6fc9afa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:55:00 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/FruPmc Add MMIO PMC Bar argument in few IP blocks

- Added MMIO BAR argument to serial and HDA calls
- Implemented XHCI PMC disabling for EBG IOE
- Corrected USB controller for IOE

Hsd-es-id: 18013894301
[
Original commit date: Tue Nov 24 14:00:59 2020 +0100
Change-Id: I98212ae02cb6274fde89569c0b5d75551083ce0f
Original commit hash: 329c860effb433588546b46bb858d7fe78f9f635

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PmcSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c

================================================================================ 
Commit: 99ab4acf6140313931e22104f397f66b308e04ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:54:56 2020 -0800 
-------------------------------------------------------------------------------- 
[MeIgnition] Do not call me SpsIgnition

SpsIgnition name has been used to mark Server segment.
Currently it suggest is has something in common with SPS,
what is not true.

Due to this naming convention is changed and
'MeIgnition' or 'Ignition' will be used

Removed ME_OPERATION_MODE_SPS_IGNITION also as not valid anymore

Hsd-es-id: 18013895668
Original commit date: Tue Nov 24 16:04:45 2020 +0100
Change-Id: I558b7bc500232d76986a97077d036d309c894aea
Original commit hash: 9898e2a67a797a7ab200d78035059a5e186063cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/Include/MeTypeDefs.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnition.h
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/SpsIgnition/SpsIgnitionIndicate.c

================================================================================ 
Commit: bef2d2eb5e88d4ed833d18beea89ba3b4363e46f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:54:43 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 25 10:02:01 2020 +0000
Original commit date: Wed Nov 25 10:02:01 2020 +0000
Original commit hash: 0a56b882b870651e1bb5011584a267e37ed518f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dde8e5ba6f4f8fa383ec96ee052d25ab7da61d69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:54:31 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A2][Brooks\Douglas][Tornado] issuing DPC interrupt cause to system hang.

Hsd-es-id: 1308129412
Original commit date: Tue Nov 17 11:15:29 2020 +0530
Change-Id: I956b091146bbd0e4a2cc493a52037634926a3c42
Original commit hash: 504ed03a840bb82b017c810bcced2173626f23b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 428fd510d8cfb41f93f94094fa2b8b16c5ebf525 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:54:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 25 01:28:11 2020 -0800
Change-Id: I22594f440be493d3fd932ee12f635a3793d677b9
Original commit hash: 4b6d0a44e962e7a0b496e84b243b8722e540d80e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0b3afff98d0f718c81d292b6de56adffeabd9752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:54:23 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/GPIO: Create GPIO libaries instances for IBL

Initially GPIO definition for IBL has been copied from EBG PCH.
The definition shall be updated for IBL.
To complete this new instance of GPIO Private Library
(PeiDxeSmmGpioPrivateLibIbl) has been created.
The definition has been updated for 5 native/hardwired
GPIO pins.
GPIO ACPI code has been updated as well.
Dependent GPIO Platform BIOS code has been updated.
Notes:
1. Virtual GPIOs (vGPIO) support shall be implemented in separate change.
2. GPIO definition update has been based on version V.28 of GPIO HAS

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Link to HAS: https://wiki.ith.intel.com/display/PCHLESS/viewpage.action?pageId=1377310966
Hsd-es-id: 18013844596

Original commit date: Fri Nov 20 09:15:03 2020 +0100
Change-Id: I9c5e2d0cff697e693ba3bd7ea32ccf2701c30a69
Original commit hash: e1bd119170c27a8713ed1e25a27ac1981d01d4f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h

================================================================================ 
Commit: 97885bf8790f177ea57ca28d842d3777d0c33875 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:54:12 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL P] Update Display config table as per the default display design

Hsd-es-id: 16011950656

Original commit date: Mon Nov 23 15:47:17 2020 +0530
Change-Id: Ie604734c28a6e2a3899b83f0e12988237802851a
Original commit hash: 80f7c3d49a404be121ba8524994d70572c88ac56

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 85067be400c4fbbde63cabbbbabdad0da14e298c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:53:52 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][22011752839][ADL-S] Critical KW issues found in BIOS build 1481_00

 fixed critical kw issues including uninitialized variables(OrigCccPiDivider, SaveCaValidPiGateDisable) and incorrect array size.

Hsd-es-id: 22011752839
Original commit date: Wed Nov 25 15:10:57 2020 +0800
Change-Id: I850fa165a733d387b48aa9fcc19adbb4e54f8f72
Original commit hash: 9f70523fe10d036e7ba8061c906e825c8dc6ac2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: abf8af1e97bdc9613209505dff1770d67568ba3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:53:37 2020 -0800 
-------------------------------------------------------------------------------- 
[UART] UART 0 controller init for Bios debug logs

Part 2 - FSPM Update
ADL-P Boards have UART0 controller routed to debug port. Hence init serial logs on UART0.

[
Hsd-es-id: 16011410997
Original commit date: Tue Nov 24 17:18:02 2020 -0800
Change-Id: I325e90209980ed741c1c3e05e07c55f8dbcdd43a
Original commit hash: 676d76f110f474d032b3825626a5e75b3ef92aca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: b4a5624dec1281fd8ea777bda5616cd6f42a6e45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:53:25 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 25 06:49:48 2020 +0000
Original commit date: Wed Nov 25 06:49:48 2020 +0000
Original commit hash: b0256c96c65edaf4968d21c3b651c1dad9ef48e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 575a76bbe445f6fe80fb21aa06c8a4506c9874b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:53:10 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/Cpu: Simplify PRMRR MSR setting logic for remaining cores

The PRMRR BASE/MASK MSR in BSP is set by MRC. PeiCpuInitLib is
responsible to sync PRMRR BASE/MASK to remaining CPU cores.

Today's logic in PeiCpuInitLib is to call a FRU layer
PeiCpuInitPrmrr() and the FRU layer PeiCpuInitPrmrr() calls back
to common layer CpuCommonLib.SetCorePrmrr() for each CPU core.
SetCorePrmrr() syncs the BSP's PRMRR BASE to all other cores.

In fact, because MRC sets PRMRR BASE/MASK in BSP correctly, CPU code
could simply sync the BSP's PRMRR BASE/MASK to all other CPU cores.

Several changes are made:
1. FRU layer PeiCpuInitPrmrr() is removed because the logic to
   sync PRMRR BASE/MASK is common.

2. SetCorePrmrr() is changed to SetPrmrrRegion() because other
   related registers might be set as well.

3. New FRU API IsC6DramSupported() is added to control whether
   to consume CpuSecurityPreMemConfig->EnableC6Dram.

Hsd-es-id: 16012189128

Original commit date: Fri Oct 30 09:47:10 2020 +0800
Change-Id: I3afc597d89a77acd629c58edac2cfe529b46a5cc
Original commit hash: 8c8031863186173f221c4ee8a6cf5987716bfe28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 3c65400a2d573d2a5ac90f353a2d890f7189f0a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:53:02 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg\PcieRp]  Updating the  Pcie  initilization  as per  BWG

FCTL  is invalid register for  ADP P
ADP P  supports max payload size of 256.

internal-only:  Changes need to be ported to master
Testing: Boot to OS in simics
Hsd-es-id: 16012133611
Original commit date: Wed Nov 11 15:16:02 2020 +0530
Change-Id: If5ce1044802d12523af5e3898d414e2c2710957e
Original commit hash: fbdffcb285b059166a7f128b6e2ceeac748010dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 7355b0ca2f6dabc2244bbeacd438386b7773b3ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:52:42 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 24 18:45:53 2020 -0800
Change-Id: I8ecd1431076ca4107a86363893d20486134e2e0d
Original commit hash: a09f0889e4dbe2ce5a82e3df25b162a8e1cb18af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c43609b8f48df8eacc0e943f17e68876957acf51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:52:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1482_00

Hsd-es-id: N/A
Original commit date: Tue Nov 24 17:50:19 2020 -0800
Change-Id: I19a39b23acc2e51c9f8377e52f212a18558876a8
Original commit hash: 886b153870687a8f174daf00cdb4d561b0b56599

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 62f058025b1d8942a7af40d34eaf4837ee288b15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:52:22 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 25 00:17:59 2020 +0000
Original commit date: Wed Nov 25 00:17:59 2020 +0000
Original commit hash: ca4a7563031aa1c81ce7e88d7ef569d40cf7736b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9fd1069dc66fd1779044333513bc9f2c78bbe1f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:52:18 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1308151981][ADL-S][B0][DDR5] WrT margin drop after RTL

Issue:
 Observed WrT margin drop (shift) after RTL step in MRC, however next RMT that comes after RTL fixes the margins. The issue exposed more on high speeds.

Root cause:
 Issue is related to Generic MRS FSM in MC.
 In the last section of JEDEC Init we use Generic MRS FSM to issue PDA MRs.
 MRS FSM expects at least one MR in non-PDA mode, and then PDA MRs.
 We have only MR10 and MR3 in this group, both are PDA once WRVC1D is done.
 This caused JEDEC Reset to not program WrV per-device properly, hurting WrT margins.

Solution:
 Merge NonPDA & PDA Registers into a single sequence for Generic MRS FSM.
 PerformGenericMrsFsmSequence: configure the NonPDA MR's first, followed by PDA MR's, in a single FSM invocation

[
Hsd-es-id: 1308151981
Original commit date: Tue Nov 24 13:35:05 2020 +0200
Change-Id: I498b0980647dd277537fd8a7267b5ac0bc7c19bc
Original commit hash: 445cb26ea75870c795e73ac05fd533f7a1c384a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 49b936bb9c8b73e822bb8595ec46837dca669548 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:51:34 2020 -0800 
-------------------------------------------------------------------------------- 
Peg10&11 BWG settings mismatch in BIOS 1413

+-----------------------------+-------------+-----------------+
|      Register               | Offset      | BWG Recommended |
|                             | [BitField]  | value           |
+-----------------------------+-------------+-----------------+
|PTMECFG.PGTSCFF              |03B0h[11:9]  | 0x2             |
|PCIEPMECTL.DLSULPPGE         |0420h[30]    | 0               |
|LPHYCP4.DPMDNDBFE            |1434h[12]    | 1               |
|LPHYCP4.OSUSSP               |1434h[9:8]   | 0x2             |
|LPHYCP4.LGUSSP               |1434h[7:6]   | 1               |
|LPHYCP4.OSCCLKSQEXITDBTIMERS |1434h[5:3]   | 0x2             |
|LPHYCP4.LGCLKSQEXITDBTIMERS  |1434h[2:0]   | 0x2             |
+-----------------------------+-------------+-----------------+

Added ADVMCTRL [0x5BC] programming for PEG11 also.

internal-only:
Hsd-es-id: 16011966247
Original commit date: Wed Nov 11 17:10:30 2020 +0530
Change-Id: I9109e15b3f617cd814f67adfb54a02b65e3beeb6
Original commit hash: 63e06a3dca412a22c58d7a4816d44930709a5f3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 0b55ca46324c67b10e8bba64ad910402d082175b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:51:25 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI init code cleanup

Removed unused IP V17_0 definition from IP_VERSION enum. Properly marked
CPX programming for ADP-S.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: n/a
Original commit date: Mon Nov 23 08:22:38 2020 +0100
Change-Id: I80e882da740d46dbb3ed310a39d132ad3a4a087d
Original commit hash: 64aa8c8447d733d54e45300a82f0b6bbecc153da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h

================================================================================ 
Commit: 9913241364d34c1e33ff447252c7fa9a68e950d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:51:10 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Verb table change required for DMic attached to codec config on ADL-S on-board ALC711

VerbTable update for ALC711

Hsd-es-id: 18013884482
[
Original commit date: Fri Nov 13 10:49:15 2020 +0100
Change-Id: I7ff32d1eebe96e9353f16fda3f86a64bb7cb12a7
Original commit hash: 60bf0032bf681fd06d105ed78e4e54f1bbbe405a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: 29cde8bed2868013ff257c618e4bb1d47af9d98d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:50:55 2020 -0800 
-------------------------------------------------------------------------------- 
18013836111: [ME][EGS][ArcherCity] EoP incorrect status in BIOS Health Status

When boot scenario causes enter setup and then change MeUefiHealthStatus
Setup information is not updated. To avoid this in Dxe phase each MeUefiHealthStatus
triggers notification on gMeUefiFwHealthStatusChangeGuid.
After configuring setup strings platform code hooks this notification
to update setup information.

Hsd-es-id: 18013836111
Original commit date: Wed Nov 18 13:47:52 2020 +0100
Change-Id: I5e0b52ea975735c6a25eaf29e3b24b743ee0e590
Original commit hash: 8ef6de028c3c3bc14a51995b13b23e9bb2bf2cad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatus.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusPeiLib.c

================================================================================ 
Commit: 6dfea1590ef410e7b3875c19f839be8e48f8e14d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:50:51 2020 -0800 
-------------------------------------------------------------------------------- 
18013880552: [ME][SPS] Modify Delayed Authentication Mode (DAM) HECI Interface (Revert changes)

This reverts commit e99feecd95a35beba0d0ccfa67f358a7615333c4.
SPS decided not to change DAM API, so BIOS changes for DAM has to be reverted
DAM changes has to be applied before CoreBiosDone.

Hsd-es-id: 18013880552
Original commit date: Mon Nov 23 11:09:03 2020 +0100
Change-Id: I75f17c57654159ade93ebdad7c35af77e87988b1
Original commit hash: f69995e03969153cc2be1be1bbf3c171c87f428d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.inf

================================================================================ 
Commit: 71a269d65b6376a3fa64fea011eb4e22ee43cb30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:50:47 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: [ADL] Expression cond() in CpuSetup have the incorrect setup default

Resolution: Syncup from RKL to resolve same issue on ADL:
            CPU_SETUP.EpocFclkFreq use invalid conditional statements in the default value assignments.
            Because PlatformFlavor are not known until runtime, so any usage of EpocFclkFreq during BIOS boot will have the incorrect setup default.
            Remove existing .hfr cond() logic to ensure correct value are used.

Hsd-es-id: 1508528774
Original commit date: Tue Nov 17 15:24:07 2020 +0800
Change-Id: I9fc9e75cbc86940bb4e194ce9287069bca577036
Original commit hash: 58995a787f1ea4322fd0007900fb9740ab9a1e41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: ba482cc6b105e667e25bffb0381c81494d26d23a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:50:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 24 01:27:22 2020 -0800
Change-Id: Ic20bcfaee07eff3871a740fc7b3b4ceab61f346a
Original commit hash: 3f84faf325e1a83364911802078cb16d3e7d7c34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9e4151ae2e220fdf87dfdc0f3493bf53f2cea054 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:50:13 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/MtlSoc: MTL UFS support

Added UFS initialization code to MTL SoC FRU. Additionaly, created routine
to support UFS Inline Encryption feature, and setup option to control
this - it is enabled on MTL by default.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 18013772817
Original commit date: Thu Nov 19 13:49:00 2020 +0100
Change-Id: Ie8c2f61619553160fa481d8c8d6e05831328c60e
Original commit hash: 5749c25c7de40ba78f0152e4e9d86cae93f7adcd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Scs/ScsConfig.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsIosf2OcpBridgeRegs.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c

================================================================================ 
Commit: 6717c69e30160054aeedcd26472d7f6d2189e750 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:50:09 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: Add support for ADL-P AEP Board

Added ADL-P AEP BIOS Support
- Power meter support
- GNSS Disable signal support
- TCH pannel support

Hsd-es-id: 16012188475
Original commit date: Tue Nov 24 11:30:54 2020 +0530
Change-Id: If9ab7a5622efd10a58800cd3569279be5a73a187
Original commit hash: 1629d06b397686b46cb3129dc95bb04f25538b61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 5aabb0ccafd65374f15e358a4c2809d49d50c3cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:50:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-J0-PO] Setting PCIESD to 11 is not support for SIP<17.

Setting PCIESE to 11 is not supported for SIP<17.

[
Hsd-es-id: 16012158076
Original commit date: Fri Nov 20 13:45:12 2020 +0530
Change-Id: I942e7d30f14c4e1376754e638c9e282345a7e847
Original commit hash: 6134258eb01cce1f55f391212c8e28aac4c2e242

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: b07401ea9bd6722bf7da8469382e4d565ba3223a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:49:57 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOnePkg/Gpio: Max Pax number for VGPIO gpio group is inreased to 29

For THC  two more VGPIO pads are added

internal-only: The changes are for ADP P and should go in master
Hsd-es-id: 16012187552
Original commit date: Wed Nov 18 20:16:31 2020 +0530
Change-Id: I657aca41f8c5c26fa4377812213897da8e3aaa4a
Original commit hash: 07879e4f0f2d4f4dd08fff8de87b21fdd6511cae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h

================================================================================ 
Commit: 2f3d043147ecfd0f679f8c4662ced45734f8dc1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:49:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TXT] Disable TXT in case SACM reports TXT failure

The change will allow to unlock memory in SCLEAN flow, then
later it will disable TXT mode.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 22011170745
Original commit date: Wed Nov 11 15:51:45 2020 -0800
Change-Id: Ie4507b8e75539ba3e5e41affcff7a3762620cfa3
Original commit hash: a875f266e151e66e9d938970183cec8d0991671b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c

================================================================================ 
Commit: ed96bcd7ab098ef4ee995b1cc4e9688d093a1021 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:49:12 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: [ADL-S] Power Meter support for CRB

Add ADL-S power meter support for below CRB SKUs.
Three power meter tables are required for the corresponding SKUs.

Table #1 (DDR4 ERB/CRB)
  03_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_RVP(ERB/FAB1/FAB2)
  04_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_EVCRB
  05_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_CPV_RVP(FAB1)

Table #2 (DDR5 ERB/CRB)
  06_ADL_S_ADP_S_DDR5_UDIMM_1DPC_CRB_FAB1/FAB2
  08_ADL_S_ADL_PCH_DDR5_SODIMM_2DPC_RVP FAB1
  09_ADL-S-ADP-S-UD5-1DPC-PPV FAB1/FAB2

Table #3 (DDR4 S12 Board)
  12_ADL_S_ADL_PCH_DDR4_SODIMM_1DPC_RVP

Hsd-es-id: 1508506399
Original commit date: Mon Nov 9 14:49:45 2020 +0800
Change-Id: I7450dffc3dcbdea97ce895cbf0d99043a68f8c8b
Original commit hash: 3e3025bd7a94d4d1b7767e2c00ea81ce1aba435d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: a61754e50fadef0c7ccd67fb50cf93dd5481c36b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:49:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1481_00

Hsd-es-id: N/A
Original commit date: Mon Nov 23 17:51:02 2020 -0800
Change-Id: I63831ef9def1b94c69e262b7e56ae97ec2e1ee23
Original commit hash: f4a65d2041ffcccdd001e67cbc12ff3171efa9a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 578720f7c417916bed6c46dccf0d15ad104be082 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:48:49 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Close source code change to use MpService2 PPI

Issue:
[ADL] UefiCpuPkg/CpuFeaturePei caused hang in FSP API mode bootloader
when FspsUpd->CpuMpPpi set to MpServices V1 produced by bootloader.
The reason is that Cpu RC started to use UefiCpuPkg/CpuFeaturePei module which depends on MpServices V2 PPI.

Solution:
Discussed with bootloader team and aligned that only MpServices V2 will be provided by bootloader.
It requires RC code to change all existing dependency to MpServices V1 to V2. Otherwise RC code cannot work with bootloader.

internal-only:
Hsd-es-id: 16012155266
Original commit date: Wed Nov 18 17:50:40 2020 +0800
Change-Id: Ie423dda9b933b57971ad7dedf10e8db97c789387
Original commit hash: 61570b8eb0100787b269291b023a073bdf15104b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/Thermal.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 63b28cd0abb87931e4f437c59fb778675ace093e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:48:45 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Cpu: MTRR Init Table and GDT needs to be 64 byte aligned for eSPI

Sync the modification of OEMx.

internal-only:
Hsd-es-id: 1508553179
Original commit date: Thu Nov 19 10:29:29 2020 +0800
Change-Id: I46d534e55c2cab0b129e213263d9af68dd85ef5e
Original commit hash: ca31dd96d74248f37862863429266ecaa2ef87ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm

================================================================================ 
Commit: 70290bc684f45d523237108c6c5cf83d56437f22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:48:33 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Update WA of pad termination

Apply 20K PU on ISH GP Pins to all Sku.
Apply 20K PU on GPP_F4 to S03 Fab1/Fab2.

internal-only:
Hsd-es-id: 22011296196 1508250611
Original commit date: Wed Nov 18 08:58:49 2020 +0800
Change-Id: I0d478c940197f41c95ff6aba531d9983435a8226
Original commit hash: bb5ad0fa7a077d00e56958a62dd08484abe40d7c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/Include/Library/SiliconInitLib.h
AlderLakeBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c

================================================================================ 
Commit: 1142ae1605d9a71f5fb5381a5cfe578121780983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:48:07 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Scs: Bios need to program IOSF-OCP programming for UFS

If the UFS is not the boot medion bios need to program the power and clock management fields.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 1508566474
Original commit date: Fri Nov 20 20:34:18 2020 +0530
Change-Id: I999fe7fee1af3dc33f1243366bcba31faf415256
Original commit hash: c14c08e9fa2f542cb60c484bc92002330fc10a30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c

================================================================================ 
Commit: 9377d3edf2eaac2a0c99087698bd96df514b2dc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:47:42 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 23 01:26:17 2020 -0800
Change-Id: Ic7357752429ffdd09a4e173cbf80e74aa0980397
Original commit hash: d99bdb46cb7ddc17b65ecd7e105937b214a827f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 78be67f0aceb785c4b1c66bf785600175f341df4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:47:27 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PmcPrivateLib: PMC Pwrmbase programming on IBL

Added correct PwrmBase enabling via ACPI Control register. PCI_COMMAND
writes are w/a for Simics and should be removed when proper enabling
will be supported.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: N/A
Original commit date: Thu Nov 19 12:03:29 2020 +0100
Change-Id: I765fbdedf3a523eb7ac7a7aaa1cd405c53fe5ccd
Original commit hash: b82ce8daff330542885e7f902a195bcd59884eea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 8a984fc9f1ae235a81b0cea85de0a27a1c71e0e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:46:59 2020 -0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW4720
 - Updates to ADL S ICCMAX, TDC, PL2, PL4 values

internal-only:
Hsd-es-id: 16012161788
Original commit date: Thu Nov 19 12:51:40 2020 +0530
Change-Id: Ie780a8eedda581aff9f518a7d76cc3f3b43101bb
Original commit hash: 2df6af27ab31c07f5879d276f64b701d8fa21b23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 59730230a6e8277b044dba30ec4b96af27e52ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:46:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1477_00

Hsd-es-id: N/A
Original commit date: Sun Nov 22 17:51:46 2020 -0800
Change-Id: I29ebf2534d9fbe49dfa835bc4deeb5f9fab51449
Original commit hash: eec9804d15adbd76625e4049aa5c6f93609a633a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9dd3b302d3ffd243bdb1b135848ad77c50e67c13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:46:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 22 01:24:09 2020 -0800
Change-Id: I662c2f0b291eb7cff944b7432730a79c4789df24
Original commit hash: 7a2b6b0031b7ee26d6dcc174bebd9b4a4d9051ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 27503cc86a176e2ea6e2b64d46691d22447b4c9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:45:53 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1476_00

Hsd-es-id: N/A
Original commit date: Sat Nov 21 17:49:41 2020 -0800
Change-Id: I47af6354e7328858de37e08c468ddd40dd04d379
Original commit hash: 26b57196013bcd338a19d1c9bd7c25231fa3af7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 81cedc756256d3a0c7ed050fc95260c0c7490d3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:45:45 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 21 01:26:01 2020 -0800
Change-Id: Ibcf71a066365205bb3fa6c0561c2da1caf4dbd29
Original commit hash: ac1f891a323b9651be03aa6dc92ec690698d3930

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 747e86f03b2301a602a64efd6b3aebb585c866ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:45:37 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Nov 21 08:51:18 2020 +0000
Original commit date: Sat Nov 21 08:51:18 2020 +0000
Original commit hash: 1d2c81fccc220473a6022530dc297bd7488742b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3be8109138609f6bb42e0c30d02a99bc9b654343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:45:33 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308166926][ADL-S ADL-P | DDR5 LP4 LP5] Enable PBR

1. Enable Per Bank\Same Bank Refresh for ADL-S
2. Configure refresh_abr_release value for all technologies per design recommendation
3. New GetSet item:
 GsmMccRefreshAbrRelease  SC_PBR.Refresh_ABR_release_HSH

Also enable Ddr4OneDpc by default in Setup, MRC policy and UPD.

[
Hsd-es-id: 1308166926
Original commit date: Mon Nov 16 13:19:09 2020 +0200
Change-Id: I3b432db0692d3112a01f61ac6aaa94dbb8b49aab
Original commit hash: afc7c0426877ed141ac646ac26b29a5eac37a00d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: ab6871e95fe6cd5addca783e11549e416f8c83db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:45:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1475_00

Hsd-es-id: N/A
Original commit date: Fri Nov 20 17:48:43 2020 -0800
Change-Id: I51ce01384e2370d3e95d9438a0578cf2680144ce
Original commit hash: 8bf76c26f80fac13360907d22bcc79b4ce2a8421

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e2f70e1d3d9a1dbff6e94fe1f8491a866f48627d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:45:06 2020 -0800 
-------------------------------------------------------------------------------- 
FSL sync to EGS 48.D38

FSL sync to EGS 48.D38

Hsd-es-id: N/A
Original commit date: Thu Nov 19 22:27:31 2020 -0700
Change-Id: I39a48ec70880c9d174c0eae7fde4fe8ebc85d1b8
Original commit hash: 2f547c94a4b30cb4a1c90507b94c1b7465c9652e

-------------------------------------------------------------------------------- 
[Changed Files]
FischerLakeRpPkg/Include/Fdf/FvOpUcode2Path.dsc

================================================================================ 
Commit: 296290a097002c01f800f054369101e542ca06dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:44:47 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 20 21:29:03 2020 +0000
Original commit date: Fri Nov 20 21:29:03 2020 +0000
Original commit hash: 18c453e6ee0724d461af17060d9506a2c0675ea2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b495010388813a63dbbe0b8b3b2c28a6b0a2f9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:44:43 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012170554][ADL-P | DDR5] Add DDR5 1Rx16 SPD table for ADL-P RVP

Changes:
  Add DDR5 1Rx16 SPD table for ADL-P RVP both in BIOS and Mini BIOS flows
Other Changes:
  1) WRDSEQT and RDAPT trainings kept disabled for Lpddr
  2) Remove 'PrintValue' from GetSets in SetupMcMprConfig().

[
Hsd-es-id: 16012170554
Original commit date: Fri Nov 20 18:52:41 2020 +0530
Change-Id: If907beb6a053563e3b35e6f147fda29428d6b013
Original commit hash: 8c1b46a4fb70d5c77fffc5c131ec3620bd69c3ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 1612cf344119be97d84de11e2f8aee04e1b162ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:44:08 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 20 18:49:57 2020 +0000
Original commit date: Fri Nov 20 18:49:57 2020 +0000
Original commit hash: 4d816c2abeec51b1c933b3cdd29fbcc2c03bbc92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eee616c156201a5f7e987c1c37919e53115b637d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:43:59 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308179058][ADL-S | DDR5][Enable Write0 Feature]

Enable Write0 Feature for DDR5
New GetSet items:
 GsmIocWrite0En       DDRSCRAM_CR_DDRMISCCONTROL0.write0_enable
 GsmIocScramWrite0En  DDRSCRAM_CR_DDRMISCCONTROL0.wrp_d5_wr_0
 GsmMccWrite0En       SC_GS_CFG.write0_enable

Additional changes:
 - Re-enable DDR4 SAGV on B-step
 - Add S-10 DDR5 OC RVP support to MiniBios

[
Hsd-es-id: 1308179058
Original commit date: Tue Nov 17 13:36:25 2020 +0200
Change-Id: Ib36bee98f57cde3f93ede76b17fc82450b8c4add
Original commit hash: 03998999d9f4bc7866aed9a2968fee4b2e164115

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 6155542a73335819f1ec53f7e60a672701a84eb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:43:42 2020 -0800 
-------------------------------------------------------------------------------- 
[Legacy Mebx] Adding MEBx version 16.0.0.0001

Added legacy MEBx binaries
Deprecated BpfVersion field.

Hsd-es-id: 18013543880
[
Original commit date: Fri Oct 30 15:19:53 2020 +0100
Change-Id: Id2480f032acd63a7be9fbc74f981d737cb175507
Original commit hash: b02e24c0eed4e780eff6a8662f0304c755039857

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/Dxe.dsc
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/MebxBiosParamsDebugDumpDxe.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/ProvisionFile.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFviInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c

================================================================================ 
Commit: 5fb9b1b3521cf19d5feb9ab5df999c858f246f0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:43:33 2020 -0800 
-------------------------------------------------------------------------------- 
ADL -P (682) 28W (LP4x) BEP+ Bios support Update MRC and use common code
Added for ADL-P BEP+ support
 - Updated MRC code snippet
 - Updated to use common code

Hsd-es-id: 16012131137
Original commit date: Fri Nov 20 10:37:42 2020 +0530
Change-Id: I4e083df42392e45923b0654e866cc37e1e352e86
Original commit hash: effedfeaf447f6c470fb970359ef46cb90d23075

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: af2f62f17dd476e49d8573c7c3554dc8a93f4f8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:43:13 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 20 01:27:17 2020 -0800
Change-Id: I5ac52f9e5ddf3e1472a62e647a4af22341b77e13
Original commit hash: 8c897845c1f54823b7514e4b155350b8d312fb68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: eaeebd29ec44a031ad7b6ead5781e9f1388845e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:42:58 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] AlderLakeBoardPkg/BoardPkg.fdf: Refine the microcode setting.

1. Does not add microcode of ADL-S when building ADL-P.
2. Refine the comments, since it will be used to generate release notes.
3. in ADLReleaseNoteGit.py, filter the generated microcode version
   according current support type.

Hsd-es-id: 1508555346
Original commit date: Thu Nov 19 15:41:28 2020 +0800
Change-Id: I2568d51483674ae9d20b7a31400ec69fe553e31b
Original commit hash: af5ccb09096ab27f21c372d4dc0f861ef8cddaf0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 157b487583a555c6650832df42a41a665cc36a51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:42:39 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 20 07:24:47 2020 +0000
Original commit date: Fri Nov 20 07:24:47 2020 +0000
Original commit hash: b271a0b405b20398c2d24f08b107befdf59060ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0c21adbbf688e213cab94e1c8c309aaea89cc8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:42:35 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P | LP5][integration_step_event] Enabling JEDEC WCK training

Changes applied:
1) Replaced MiscControl7 Register from TGL to WckControl1 Register for ADL
2) Program CccClkControls.Bits.CaValidPiGateDisable = 0
3) Added DataControl0 config
4) Set DqRxSdlBypassEn before Wck Sweep
5) Removed Setting of MR18[5] setting as per Lp5 JEDEC Spec
6) For CTE, shift Final WckPi Setting by 2clks (Design Recomendation)

Hsd-es-id: 14011189783

Original commit date: Wed Sep 23 20:05:41 2020 +0530
Change-Id: Ic1eb0d14ab8369c1e305ba8f96d2fbc0020bd863
Original commit hash: 6a1058117c33ca7bbd3af1cc6686c5014ee77eff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 261c23e08450d9e49699039b24092eeefaa774ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:42:31 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 20 07:04:56 2020 +0000
Original commit date: Fri Nov 20 07:04:56 2020 +0000
Original commit hash: c2181bbff1072f7393fb23242ee0745252008392

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 288e9b161379cda808a8ac4af87b0f77329559a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:42:22 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012156251][ADL-P | LP4] Vddq update for LP4

Changes:
  Update safe mode Vddq to 900 mV.
Other Changes:
  Add ForceRcomp in MrcFrequencySwitch

Hsd-es-id: 16012156251
Original commit date: Wed Nov 18 06:24:01 2020 +0530
Change-Id: Ib1d63edb821236a95222e591f8f1d62fc35449f7
Original commit hash: 914539b6813e6e1586ae27a210cfb542f4aa4794

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d71bbb2520cbfb379ed2537621ccc6874d694269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:42:17 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Add Vsys_crit support in BIOS menu

Add BIOS menu entry to enable Vsys_crit and change settings by using BIOS mailbox.

internal-only:
Hsd-es-id: 16011783441
Original commit date: Thu Nov 5 17:09:14 2020 +0800
Change-Id: Ie8a8d8269bcfdf39039841f96d5c9f5c16d52861
Original commit hash: 9f1795790741f5eb20cdb195d5c3d10360d6bf22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: f2b902164183995845e1221464d87b2aa1a00196 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:42:08 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: [TCSS][ADL] UCMX GPIO setting are not properly defined

Report I2C address and set "Enable UCMC Device" by default.

Hsd-es-id: 1508391285

[
Original commit date: Tue Oct 6 14:50:15 2020 +0800
Change-Id: I03fdc80c9fcd91edb2278d8daf05793ffbb6748e
Original commit hash: e1238b79249aa97ec7b37dd182e07718a8b281a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cUcmx.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 1923c17d2f8fdd288ff47a52bf788db292ce0a79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:41:59 2020 -0800 
-------------------------------------------------------------------------------- 
Removed checking Max value of IccMax.
 - Already added the MAX ICC value to BIOS Setup Knob

internal-only:
Hsd-es-id: 1308089822
Original commit date: Thu Nov 19 16:18:56 2020 +0530
Change-Id: Iffb00fe476c9aa9bd145f4dad56ebccac0e63408
Original commit hash: c0795224bd41cee175022a91bcff64b553822e12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: e61d6772ac299c7b851ab3c2576f95ef1bd5599a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:41:30 2020 -0800 
-------------------------------------------------------------------------------- 
Use the same max Fsp FV size definitions from FspPkg to BoardPkg

Create Pcd to control Max Size for FSP

Hsd-es-id: 16012020283
[
Original commit date: Thu Nov 5 10:55:34 2020 +0800
Change-Id: I42e64abc48f06253fc5f445ada919721ccdd28f2
Original commit hash: d4515ef834308c07615b1ad376bfb49b3b91debc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6271204df8a6e77b58ef4095ecba7e3fbf49550e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:41:17 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 20 02:30:31 2020 +0000
Original commit date: Fri Nov 20 02:30:31 2020 +0000
Original commit hash: 53e1ad8ad698ed736311c4e6505de94b2fb8d03a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b74ab055e042f69521d999384104b6d85568aa37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:41:06 2020 -0800 
-------------------------------------------------------------------------------- 
Eliminate the direct usage of EFI_CPUID_REGISTER from Client BIOS.

As for as an CPUID register is defined in Cpuid.h. Should leverage the define from there.

internal-only:
Hsd-es-id: 16012145433
Original commit date: Tue Nov 17 14:07:53 2020 +0800
Change-Id: I5f61a22bbedf62a280dbec26b4e09f6db35e1c73
Original commit hash: f2eb363954f34339be5d7fd88d8a38995e8b8319

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuDataStruct.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Microcode.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 98866751c8aac36368b8752cde101a99999f8c2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:41:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1474_01

Hsd-es-id: N/A
Original commit date: Thu Nov 19 17:50:35 2020 -0800
Change-Id: I9ab10a764e2ea84e6b8559b519953e565bea88fc
Original commit hash: 071182753b48e8e5e320918fae31f0cc96504da7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 02be2c592af00b982a7def603951046429ea1724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:40:53 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1474_00

Hsd-es-id: N/A
Original commit date: Thu Nov 19 17:22:19 2020 -0800
Change-Id: If773dcdd47de8cabb4bd6ede831c754229bef006
Original commit hash: 1b1b2381ade23b00ea188be8fe578ce6ea26c635

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5fe983feed133083fddad761d5e27ccd5da2da1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:40:39 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][OC]Correction in programing of Atom OC L2 Voltage and Offset.

Also added setup correction to rename Atom to Atom L2 domain.

internal-only:
Hsd-es-id: 14013005758
Original commit date: Mon Nov 16 17:55:59 2020 -0800
Change-Id: Ia0c130e4ff0eea1a2eecb1de9338227f3f943290
Original commit hash: d64d59c0ba14016ce5b91916ca30e11796c07c0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 16f85951f614643ac0d889292e0c18b2164c99fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:39:57 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/AdlPch: Handling a scenario in PchPeiReset, when the System Agent is missing

AdlPch is used with and without the System Agent. When the System Agent is enabled
there is a dependency on a suitable Config Block. But on projects without the SA (FHF),
part of the constrains should be skiped.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 1508473333
Original commit date: Fri Nov 13 21:05:38 2020 +0100
Change-Id: Id4e1867d650d45796ed6db2c654574070a0166a9
Original commit hash: d5de7346224697a1392db49a8786662fda2653e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: ff2c8832be1c1e3b3432a8e22bb1eb49fd39f21c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:39:42 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon/P2SB: [EGS] Enable IO trap feature.

EBG added a requirement to mask and lock PSTH registers,
 but because PSTH register is used for IO trap registration and configuration
 after EndOfPei P2SbLock needs to be done in DXE to allow its use.

P2SB still needs to be hidden at EndOfPei to avoid reenumeration of BARs and
 other [client] projects still mask and lock the endpoints at EndOfPei.

Clock gating enable is kept at the same time it was done.
 MASKLOCK is no longer RW/O but RW/1L.

P2SbSocLib includes now the table with PIDs for accesses that need to be removed in DXE
 and the functions to mask and lock in DXE too.

PchP2Sb.c includes functions to hide and mask (but not lock) at EndOfPei.

SbAccessUnlock added to LOCK_DOWN_HOB inside PCH_CONFIG_HOB so accesses are not removed
 if selected by this validation knob in the setup menu.

EbgP2SbLock is a wrapper for the P2SbLock function in the PEI private library in C1S.
 Now, with lock done at DXE the EbgP2SbLock in PchP2Sb.c is no longer needed because this file
 is part of the PeiPchInitLibEbg. Function removed.

PciSegment that removes accesses in DXE use the S3 version to save IO writes in boot script and
 MASKLOCK is also set at EndOfPei for S3 boot.

Hsd-es-id: 1307811302
Original commit date: Fri Aug 28 01:56:17 2020 +0200
Change-Id: Ibae81849ad769263b5f277725b4a96f2f0901cf1
Original commit hash: febb06bf1dfb7b302a2b9acb828efa07cb9ef245

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h

================================================================================ 
Commit: 1843526e6bec8bea233802d7eb8e9ed80bb3f3a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:39:31 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: eSPI_SMI_EN missing after S3

Issue was because SMI_LOCK was set before BIOS set ESPI_SMI_EN and
the write to enable this was blocked.

Moved ESPI_SMI_EN setting to different place to account for that.

Hsd-es-id: 16011966663
Original commit date: Fri Nov 13 10:30:13 2020 +0100
Change-Id: I31831ad44b9fe95dcec560bbac07ecaf0438acc3
Original commit hash: 698a942b8dde4b3c1a87feac0a46fce024e7209d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c

================================================================================ 
Commit: 7ad01e05a56a2b64518bef37c71d85893ecc34fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:39:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Nov 19 01:30:47 2020 -0800
Change-Id: I8eb549df1c6e8e365857abd024e4a340ce4b89d2
Original commit hash: 43a12466453325e4346e11bddf729cf35d7c40c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6b50b69ffbcdd2708aead81111f60683180c8b1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:39:23 2020 -0800 
-------------------------------------------------------------------------------- 
Configure memory access for CSME FW WLAN driver

Added HBM commands: Capabilities / Map / Unmap

Hsd-es-id: 18013811522
Original commit date: Mon Nov 9 12:45:35 2020 +0100
Change-Id: I32e840305e161a50c6d490bd68b601bc4234c130
Original commit hash: bbe3bd8cbcf212e1851c9208855b7bdac382a644

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MeiBusMsg.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 3d78331170ab0f67e9fa09611b829a206ddbe3ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:39:11 2020 -0800 
-------------------------------------------------------------------------------- 
AlderlakeBoardPkg/AcpiTable: Correcting the PCH value for ADP P.

Change : Adding PCH_P condition for ADL P

Hsd-es-id: N/A
Original commit date: Tue Nov 17 16:12:30 2020 +0530
Change-Id: I85af2a9c17d858ae72514d771bef07f2842d743f
Original commit hash: 56538e831666a38e96c58691d1271fc383330eb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl

================================================================================ 
Commit: a9ce31acfb67d17abcd8efa61508e7ebc8ec2dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:39:07 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 19 07:36:30 2020 +0000
Original commit date: Thu Nov 19 07:36:30 2020 +0000
Original commit hash: 98c16e5bbc7a516267631925f663b965fa6bae0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b95fd07770e8ac2e3c94e8316caecf1ad63778a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:38:58 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011907109][ADL-M ADL-P][LP5] Port CaVref and TxVref related fixes from TGL to ADL

Changes:
Port below changes from TGL to ADL.
1) Making TxVref a function of SoC Vddq instead of RttWr and WrDS
   Issue:
    TxVref is exceeding 225mV limit
   Root Cause:
    TxVref is as function of RttWr and WrDS
   Solution:
    Set TxVref to Vddq / 4 to ensure a "sweet spot" of voltage value
   SHA1 ID: 23695cab12c9357e62791e2e2372fd513c90058d

2) CaVref and TxVref are set to a very high value during JedecInit
   Issue:
   At 5400 CaVref is set to 62% of Vddq which is 310mV. 350mV is the maximum. We are setting is very high.
   TxVref set during Jedec init violates Jedec spec. Spec says max TxVref is 225 mV if
   freq is greater than 1600. But MRC is setting 229mV
   Root cause:
   Lpddr5OdtTable doesnt have recommended values from KIT team.OdtCa value came from power training. Therefore keep that value but massage the Vref equation.
   To fix TxVref use RttWr as per KIT recommendation.
   SHA1 ID: 07ca08a181d09e3dde6bb09af2d622f54806206a

Hsd-es-id: 16011907109
Original commit date: Thu Oct 8 22:01:50 2020 +0530
Change-Id: Ifb07e59e7ce035241d55b00b3c9a146afdd2e6ba
Original commit hash: 7c8dd4f1da9307c2cdf94c84e11ff4fdbbc405f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: a9cf13b2a66a19d3aa5621e96b84c1e30f80a6c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:38:35 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 19 05:21:49 2020 +0000
Original commit date: Thu Nov 19 05:21:49 2020 +0000
Original commit hash: 7fe8bee9f84193cb8844bd11bf1be60ac7e8c122

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e172cfdf247cc104e1f690238702e550529ea119 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:38:30 2020 -0800 
-------------------------------------------------------------------------------- 
CpRcPkg/BaseDdr5CoreLib: MRC Serial Logging Converged Requirements - DRAM

Add following DRAM signals into DisplayTrainResultsDdr5():
START_DATA_DRAM_ODTLON_WR
START_DATA_DRAM_ODTLOFF_WR
START_DATA_DRAM_ODTLON_NT_WR
START_DATA_DRAM_ODTLON_NT_RD
START_DATA_DRAM_ODTLOFF_NT_WR
START_DATA_DRAM_ODTLOFF_NT_RD
START_DATA_DRAM_CA_ODT
START_DATA_DRAM_CS_ODT
START_DATA_DRAM_CK_ODT
START_DATA_DRAM_DUTY_CYCLE_ADJ_QCLK_PER_BIT
START_DATA_DRAM_DUTY_CYCLE_ADJ_IBCLK_PER_BIT
START_DATA_DRAM_DUTY_CYCLE_ADJ_QBCLK_PER_BIT
START_DATA_DRAM_INTERNAL_WL_CYCLE
START_DATA_DRAM_VREFDQ_PER_BIT
START_DATA_DRAM_ODT_RTT_PARK
START_DATA_DRAM_ODT_DQS_PARK
START_DATA_DRAM_RTT_WR
START_DATA_DRAM_RTT_NOM_WR
START_DATA_DRAM_RTT_NOM_RD

Hsd-es-id: 1508532791
Original commit date: Fri Nov 13 16:36:17 2020 +0800
Change-Id: Ia4c0407d9ac404fc4515dd86aafc7e9e47848dd8
Original commit hash: df899c0fc6a3182ef04ef1bcbd538bc70ed48c35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 4b0ef8a7b17b2fbf2493c5aae831a30aa39fd651 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:38:18 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][LP5][LP4][integration_step_event] Enabling Lpddr Early Command Training on CTE Part-2

ADL specific changes for ECT

1) Update ADL specific safe values for CmdPi and CtlPi
2) Following settings are required to be done before sweep and needs to be restored to original value after sweep.
    -> DATAxCHy_CR_SDLCTL0_REG.rxsdl_cmn_rxmatchedpathen      = 0 (For Lp4 only)
    -> DATAxCHy_CR_AFEMISC_REG.rxall_cmn_rxlpddrmode          = MrcRxModeUnmatchedP; (For Lp4 only)
    -> DATAxCHy_CR_DATATRAINFEEDBACK_REG.ddrdqrxsdlbypassen   = 0x1; (For both Lp4 and Lp5)
    -> DATAxCHy_CR_DDRCRCMDBUSTRAIN_REG.ddrdqovrddata         = DqMapCpu2Dram[Byte][7]; (For Lp5 only)
    -> DATAxCHy_CR_DDRCRCMDBUSTRAIN_REG.ddrdqovrdmodeen       = DqMapCpu2Dram[Byte][7] | BIT0;   (For Lp5 only)
    -> MCMISCS_DDRWCKCONTROL_REG.WCkDiffLowInIdle             = 1; (For Lp5 only)
    -> MCMISCS_DDRWCKCONTROL1_REG.TrainWCkEn                  = 1; (For Lp5 only))
3) MC0_CH0_CR_SC_ADAPTIVE_PCIT_REG.ADAPTIVE_PCIT_WINDOW       = 0; (adaptive_pcit_window to 0 to prevent Precharge command being sent during ECT)
4) GetSets for rxsdl_cmn_rxmatchedpathen, rxall_cmn_rxlpddrmode.
5) Update DQ siwzzle table for LP5 RVP.

Hsd-es-id: 14011189747, 14011189748
Original commit date: Mon Oct 26 19:26:58 2020 +0530
Change-Id: I94b3303ea2fc913d948ed4eac62b9056314b24ba
Original commit hash: 45fa860ae79f421fd12ddf13b0a6dca5e92aa9b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 45686ac8793bd4b9260fa9e53b83b250c0827237 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:38:09 2020 -0800 
-------------------------------------------------------------------------------- 
Move RFI register defines to VR IP Block include

[
Hsd-es-id: 16012145411
Original commit date: Tue Nov 17 17:30:24 2020 +0530
Change-Id: Ia3166d63d1bdd5fe1a3259c3a1119acf15e6ff3f
Original commit hash: 6fc66a706e0f5db5b74e4dea78e42fa5b5ee4a2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h

================================================================================ 
Commit: 5871abe87d75324f2355c5f4d526b2aff5408d2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:37:42 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1473_00

Hsd-es-id: N/A
Original commit date: Wed Nov 18 17:50:49 2020 -0800
Change-Id: Iaff646e317a4217a169b1e02afc67dcad7932f82
Original commit hash: 4694ed3a67251150411ef8ab61c00e21ea172dd3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1ac1b81b78e6384d8f05ee9a1020b473bff9e35c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:37:34 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL]: Pep Constaint for HDA support both D0F1 and D3

User selection depends on audio driver present in system:
Intel SST Audio driver expects D0F1 and OEMx Inbox
Audio expects D3 as pep constraints

Hsd-es-id: 14012735898
Original commit date: Thu Nov 12 10:53:43 2020 +0800
Change-Id: I575993ed3476760355cd3e9e514c39b3ba8935f0
Original commit hash: 1b3c6433c550b2ad0344b3f1a305380e4d5f0e0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: e13f9fe1a0ca3e6d81caff6997a92d57198e2c4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:37:22 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 19 00:30:51 2020 +0000
Original commit date: Thu Nov 19 00:30:51 2020 +0000
Original commit hash: dfcccfef659aaf3ce4fbc4245922e9f2d700b75c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5159db185fd99d71111ae13764b0fee1b349cbf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:37:14 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012983807][ADL-S][B0] MRC stuck at Read Leveling during CPGC test on Rank2, with asymmetrical memory population

Issue:
  CPGC stuck on asymmetric rank population when CPGC Global start is enabled

Root cause:
  CPGC can send RD traffic to non-existent ranks if default L2P Rank mapping is used.
  Then CPGC TEST_DONE never happens because MC is not sending read completions back.

Solution:
  Initialize L2P Rank mapping for all CPGC request generators in PreTraining.
  This will ensure that CPGC traffic will go to existing physical ranks.

[
Hsd-es-id: 14012983807
Original commit date: Wed Nov 18 14:38:41 2020 +0200
Change-Id: I4b6452a33965701378e10880ed207728ae38de06
Original commit hash: 743f7a1711b0a6805007292ab5fd8ec0291b295b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 307a31ae6e129e80c6b3bca60f5318515af93382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:36:44 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: Legacy TM Trip points enabled when DTT trip points are enabled

Added Notify call for Thermal Zone 0, notify OSPM that trip-points have changed for Legacy TM.
The OSPM might trigger Legacy TM trip-points for Active/Passive/Critical Policies even
if DTT is enabled and its trip-points are active.

Hsd-es-id: 14012504231
Original commit date: Fri Sep 25 16:40:30 2020 -0700
Change-Id: Ie338e35d5ab6f1e5e49970a8332d719b819f0a84
Original commit hash: 238d7cfca16f490baf3f3fb4560deca83d4d60db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: 63655d63b1bebb0801cc43e781cdd560a40b45da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:36:25 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Disable SMX at end of boot when TXT is enabled.

The OS Virtualization Based Security (VBS) will not enable when SMX bit is set before OS.
The EDK2 change introduced static enabling of SMX that kept SMX enabled rest of BIOS boot.
Install BIOS ReadyToBoot Callback to disable SMX before OS hand-off.

Hsd-es-id: 16012105518
Original commit date: Fri Nov 13 19:58:58 2020 -0800
Change-Id: Ia1c0d9c3a0d44785402c3eb354ef33e27fa5b168
Original commit hash: ac894bfbf59490d59d5d0fd8772dc94a3d7ceb42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c

================================================================================ 
Commit: c925d9080ceee1cd40e299d3e0774ea74ab444f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:36:21 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Require G3 (Discrete side) camera card LEDs to be turned off when all Control Logics and Camera links are disabled in BIOS

internal-only:
Hsd-es-id: 16011768855
Original commit date: Mon Nov 9 14:15:44 2020 +0530
Change-Id: Ida8b2f26b8c242181b4ba1ac22b702a20ffadcce
Original commit hash: 21f928794a0d96a6b53e5a22500c1afa53ef974f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: b392759c909a2cbe9809ea6c03c92f63e1afbf57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:36:10 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: GpioConfig interfaces committed for backwards compatibility

Added
'The APIs in this file are designed to be backward compatible with previous versions.
 Any change in behavior of these APIs will result in newer version of the API'
note to all Gpio*.h files in C1S/Include directory.

Hsd-es-id: 22011586609

Original commit date: Mon Oct 26 15:30:42 2020 +0100
Change-Id: I449cb8fb5c40600ec8d57126b6caaa36ab03757e
Original commit hash: 3eb6b1234a5f566bd16ef5d560dcd73ed19a3e23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioConfig.h

================================================================================ 
Commit: 06d7a2c72303c2a0b1c191ca84c9ebdacaf47658 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:36:06 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P PO] Integrate GOP 1015

internal-only:
  - [GOP][ADLP] Fixes for ADLP-PO (#27)
Hsd-es-id: N/A

Original commit date: Tue Nov 17 22:42:22 2020 +0530
Change-Id: I08be755dedd4eb2dfe77938894728918fb433197
Original commit hash: 6f930a47b2846c6d41c0b8f5987c8733ccdedeef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 14d74ab3792aafbc8ab3eb2c7dadc32d7719256e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:36:01 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "C1S/HDA: Abstract PCR registers access"

This reverts commit 106effe536e3889e9e7e1c399f2a7ae86ce1f471.

Hsd-es-id: 16012154172
[
Original commit date: Wed Nov 18 04:26:56 2020 -0700
Change-Id: I99e61bdfcb636ad0a49bb8d031eac7bc56d452ef
Original commit hash: 5a11fc28003a0446079fcc57557972fbfcc94d95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c

================================================================================ 
Commit: c6119aabf23a49aed46576e604e134ccc717220d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:35:53 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Usb2PhyLib Fixed access to new P2SB SBI library

- Implement access to USB using new P2SB SBI library
- Fixed Read SBI message access
- Fixed SBI library I/O default values in case wrong arguments

Hsd-es-id: no-sighting

Original commit date: Wed Nov 18 08:08:14 2020 +0100
Change-Id: I75ea4b42b6c9ee820d9971362a208f2a72a0a88f
Original commit hash: 04525e24a07710556a07d45fc5351c5d0d6014a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: 1a93fb8ada6e12ba7322572affc1d2de61144de8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:35:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 18 01:28:15 2020 -0800
Change-Id: I1490ed9cd469ba2e4bc536d3cfdfa1e1ecc48c9e
Original commit hash: fc2220b71dc3520311aee979942ab41272b6d142

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c743a969b83c38cf5d8dd80bcfed5ca6f84c19db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:34:51 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Mark SPI PPI/Protocol as backward compatible

Marking SPI PPI and Protocol as backward compatible in header files.

Hsd-es-id: 22011586643
[
Original commit date: Wed Oct 28 13:27:10 2020 +0100
Change-Id: Id452d1248e617edddef8634a6a42054aac968304
Original commit hash: 75e0af890f179424637a27a3d8180d1d87c4317d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Ppi/Spi.h
ClientOneSiliconPkg/Include/Protocol/Spi.h

================================================================================ 
Commit: 61a3cf3ddde81783fa0a9c3c5d3a2e6c84fd966d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:34:36 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][HG] Address gap in HG flow
  --Removed HgSlot as its no more in use.
  --Created API which returns the Rootport Device and Function for HG.

Hsd-es-id: 16011954029
[
Original commit date: Fri Oct 16 16:51:41 2020 +0530
Change-Id: I798555e288d30ceb95078efd1f79145bded3def3
Original commit hash: d1ef70dc4e73db23b73133084697db79a3f86c6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Fru/AdlCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlCpu/HybridGraphics/Library/PeiDxeSmmHybridGraphicsInfoFruLib/HybridGraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/HybridGraphics/Library/PeiDxeSmmHybridGraphicsInfoFruLib/PeiDxeSmmHybridGraphicsInfoFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/Include/Library/HybridGraphicsInfoFruLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c

================================================================================ 
Commit: f9d741e07ae910c6f0520420f87e0d017467c5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:34:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1472_00

Hsd-es-id: N/A
Original commit date: Tue Nov 17 17:49:22 2020 -0800
Change-Id: I0b4f3ea10d202fef101f1bcddffadcf2101e4abc
Original commit hash: 4170a82cfd2cd13a4158755506b25c37b7eae385

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0e87caebf1fd6dde3c20463c90cca5d4524510d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:33:42 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 17 23:38:32 2020 +0000
Original commit date: Tue Nov 17 23:38:32 2020 +0000
Original commit hash: c8d98c39026b58ce35039ee5717efee3a50d9ec5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b0eb170c3f6bd9c3c20e515f3176b44d8cfbb765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:33:34 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308146990][ADL-S | DDR5] [Toggle preamble changes]

Use 4tCK Read Preamble in DDR5 Unmatched path at 3600 and above.
Use 2tCK preamble below 3600 (2000 and 3200)

Additional changes, per DE recommendations:
- RxDFE disabled below 5200
- Change initial DDR5 VrefCA to 68% of VDDQ, and change VrefCA sweep range in ECT to 65..75%
- Set DataSrzCtl.Bits.cktop_cmn_bonus[7] to bit [0] of UiLock (Block SDL With Rcven)
- DataDqRxCtl1.dqrx_cmn_rxvrefvdd2gmfc = 7 for DDR4/5
- DataDqRxCtl1.dqrx_cmn_rxvrefvssmfc   = 7 for LP4/5
- AfeMiscCtrl1.dqrx_cmn_dlydfenumuin = 1
- Removed ForceRcomp from MrcFrequencySwitch, it's not needed and we should not issue COMP cycle before PHY init.
- Added ForceRcomp at the end of PhyInitSeq3.
- Set FwdClkOffsetPs = 0 in LockUi calibration for B-step, to see the right side of the RdT eye.
- Decrement UiLock if FwdP/N codes are above 60, to avoid case of saturated RdT margin on the right.

[
Hsd-es-id: 1308146990
Original commit date: Wed Sep 9 23:04:39 2020 -0700
Change-Id: I16162ed00acdb3a5490b42f1329276d603209d17
Original commit hash: 1de595626ccb450c8f72beb32f4bd4e71ace8ee5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6242d203ffff436e613f69191c6f6a20dc7bdc3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:33:14 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Usb2PhyLib Revert to old P2SB SBI access

- Revert to old P2SB SBI access due regression related with new access to P2SB

Hsd-es-id: 18013813005
Original commit date: Tue Nov 17 14:44:51 2020 +0100
Change-Id: I732ea913b95cffb80cf4ebb5776111884fb5032f
Original commit hash: e151a373ef328df2649b193e60e8dc22c42b969b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: b11aa23fd542cec2960d584b3015cc0ab903e53d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:32:28 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] After performing OS sealing and Restart from UEFI firmware-page
or Use device\Enter Setup\Restart option system booting to Bios page

[Resolution] : Clearing BootNext variable in TDS flow during BDS phase
               is not effective, Since BootNext variable is cashed at
               BdsEntry. So moving the BootNext variable clear operation
               to TDS driver entry point (DXE phase).

Hsd-es-id: 16011945906

[
Original commit date: Tue Nov 10 17:18:46 2020 +0530
Change-Id: Ia79b51c4d1245312858fc96772dfc12ceb248614
Original commit hash: 1380d38e17ab89d82e448725c8bd241b6399d9e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.inf
AlderLakePlatSamplePkg/Include/TrustedDeviceSetup.h

================================================================================ 
Commit: 049b125c9df33dcb356f27e423eda7cc5a4e2227 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:32:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 17 01:26:09 2020 -0800
Change-Id: I7f2854a9b8bd78cb80f08a84760b5f40457f0293
Original commit hash: 0484063c85a3c3223fe183cff72f5fc5f525082a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3149beaea32b5d5ea7aec868269a198e7901cb03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:32:02 2020 -0800 
-------------------------------------------------------------------------------- 
ADL A0 Production patch ID 0x00000019

internal-only:
Hsd-es-id: NA
Original commit date: Tue Nov 17 10:40:19 2020 +0530
Change-Id: Ifd2acd824a3daf5527cda7154ece3a6655751425
Original commit hash: 8a9027c9ca034ccfe8b1f74371f70a3d1f0e5489

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 41fc2bbf67db3c283d781b6ef2290ca03588b1b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:31:54 2020 -0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW4520
 - Updated VR Overrides for IA domain TDC with/without iRMS and TDC time.
 - SA parameters added for ADL M Specific.
 - Updated ADL M SKU's Pmic, Discrete and Hybrid.

internal-only:
Hsd-es-id: 16012071790
Original commit date: Tue Nov 10 19:49:33 2020 +0530
Change-Id: I80422ba0e77a9699993ab1c359eed75ffe7b57fd
Original commit hash: fdfb039b13543be163e7c75591b75e479bf68b0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 4ec67f86df395857ddd0d5a484da657aba5f7cc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:31:42 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 17 05:01:48 2020 +0000
Original commit date: Tue Nov 17 05:01:48 2020 +0000
Original commit hash: ca5282d9393c3609b1df6abfcec0175620139e82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3fe357b540869adb3f799a54c039f75c9a61dc5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:31:34 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Support S12 SODIMM 6L DDR4 RVP

Refer to ADL_S_S12_SODIMM_6L_RVP_Platform_Mapping_document_Rev0p82_ww46p3.xlsx.

internal-only:
Hsd-es-id: 16012018610
Original commit date: Fri Nov 6 18:59:31 2020 +0800
Change-Id: Ib26850285ffbe0b926137e017517dc1efc278e1a
Original commit hash: 5a0affb6ef40a34b95c8086dd2047b988481fd8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: 1b75520660615ac4ba9ba64e6d907be30d9d0bbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:31:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1471_00

Hsd-es-id: N/A
Original commit date: Mon Nov 16 17:51:27 2020 -0800
Change-Id: I6ab7370d882268be8631ce83f53abe27cc83100e
Original commit hash: 3474b728c5ba9f576fbc6cd174e7ba6a84daa7be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8af453225fe32945721bddac17fa5e12c7eb61a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:30:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] DTBT ACPI Code optimization.

[
Hsd-es-id: 16012077486
Original commit date: Fri Oct 9 02:58:27 2020 +0530
Change-Id: I26d692a32c3b2d7710d2043baf6a14024bbfcd45
Original commit hash: 5c3a3b5849291ee5181fd672cc718f1e2fa59b43

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 9f70a5d34530c1a643688cd248c55f2348581b68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:29:58 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Add PcieSegmentAccessLib

PcieSegmentAccessLib is a wrapper for PciSegmentLib which converts the
PciSegmentLib interface to REGISTER_ACCESS API. This will allow for
easier implementation of IPs that can access PCI config via different
mechanism then standard ECAM access.

Hsd-es-id: 16011413012
Original commit date: Tue Sep 22 15:03:14 2020 +0200
Change-Id: Iac9aad901cd29917206dd53cc60dcf6485074c35
Original commit hash: 93c33ff259612ccf7b08d3558a82187f2c905f95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciSegmentRegAccessLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPciSegmentRegAccessLib/PeiPciSegmentRegAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPciSegmentRegAccessLib/PeiPciSegmentRegAccessLib.inf

================================================================================ 
Commit: 31739ad0f7fb82df900f5d3556e8c51fdcbb91e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:29:50 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSiSsidLib: PCIe Root port SSID programming

SSID registers of every PCIe root port have to be set up correctly.
Corrected function flow to allow programming them.

Hsd-es-id: 18013057951
[
Original commit date: Thu Sep 24 16:26:17 2020 +0200
Change-Id: I191046afe6c396c4b1f8162aea23c6f9219b5ef1
Original commit hash: 46ff7cec712e913c81ae05a6dba7b081eb4611d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c

================================================================================ 
Commit: b9feee892fa4eb2431a6953546ef1af85807ee0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:29:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 16 01:26:35 2020 -0800
Change-Id: I9b2106653a3e5748655288b09832d441affb5178
Original commit hash: db2936cbf5d52447749ce46fa7dd455a9bf13db3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7c08ab82830e14a8d897179ea12ca71a21d07329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:29:27 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: System Hang on DMI ASPM L1 - set appropriate Squelch Direction Propagation Override

Squelch Direction Propagation Override and Squelch Direction Control is project dependedt.
This change applies programming in accordance with project.

internal-only:
Hsd-es-id: 14012895473
Original commit date: Thu Nov 5 11:58:41 2020 +0100
Change-Id: I73e132592d3258ab0291ab3ae8d27d4b4fe7115b
Original commit hash: 848ed863e8ac0c2cb1fa5fc24d55c2cb630f7c86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 1e7b2a0703e8db2631f1d5fbb1afdb5d9b844fdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:28:49 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 16 02:19:57 2020 +0000
Original commit date: Mon Nov 16 02:19:57 2020 +0000
Original commit hash: df22faefa495e7ad9b4a24e3423b24b58bd30bd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4505b3679e9dbbaca953c9b3104e63bc828f2899 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:28:41 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/VTd: Add Flag for Disable PEI VTd DMA Protection by PMR

A PCD PcdVTdDisablePeiPmrProtection is added for disable PEI VTd DMA
 protection by PMR.
When PEI VTd DMA PMR protection is disabled, it will not install
 EdkiiVTdInfoPpi for execute DMA protection in IntelVTdPmrPei driver.
 And it will also not execute DMA protection in PlatformVTdInfoSamplePei
 driver.
Enable pre-boot VTd DMA protection for ADL-S by default.

[
Hsd-es-id: 22011643113
Original commit date: Tue Nov 10 11:45:47 2020 +0800
Change-Id: Ida5017f856c4d618ae27105cab53b0a8fea7f0bc
Original commit hash: bae6c62208de5b4bb1cc17a807dea9ea684a9a0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 2dbc523ac586e0f96f65552ddf340014abcd0436 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:28:30 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1467_00

Hsd-es-id: N/A
Original commit date: Sun Nov 15 17:51:04 2020 -0800
Change-Id: I03cf13bc76c734df1bee19247e47281981cf4314
Original commit hash: 443a6a75ce04bef46934849d7f82938ea71a3641

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: acad6bd776763c6756960336429d55664787ca05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:28:26 2020 -0800 
-------------------------------------------------------------------------------- 
Chasm falls: enable bdat table config

Hsd-es-id: 1508303519
[
Original commit date: Thu Nov 12 13:48:26 2020 +0800
Change-Id: I36b711434ca953cd92f1688cad3c77f391f3e88a
Original commit hash: 3aee47d3849d7ffefc749b09436aa387e23620bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c57090a617270a1a761114cd950e5c1aee985c94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:28:14 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] S3 resume fail with engineering craff and official craff on Daily BIOS v1453_00_548
Keep DTBT Enable in master

internal-only:
Hsd-es-id: 1508511337
Original commit date: Sun Nov 15 17:06:37 2020 +0530
Change-Id: I27dec20c42dc13778bbbbbaf90f44aa7adf6f14d
Original commit hash: 8d152290ee139ce887f438b91f3edc9275a8bd0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 8f15e4e142d1df96297dbe99d660a9f697993587 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:28:06 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 15 01:26:01 2020 -0800
Change-Id: I1f31d07261687f6521c06f2fe70f40d64ff0d40c
Original commit hash: b7eab7ee68b0c62ab5db2b1e201d490f1f15cf97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e264fc2b1141b23650bb620070fb329ed5f984d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:27:55 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1466_00

Hsd-es-id: N/A
Original commit date: Sat Nov 14 17:49:28 2020 -0800
Change-Id: Id0574a3a4336f46138b2c10fb56fedac58261974
Original commit hash: 2cd16a3253ada0af5357e2fe493dc6277654b9d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: af86d3645b7de750915557d2f3d734ab85565dbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:27:47 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 14 01:25:20 2020 -0800
Change-Id: Id4560445af01a3b395674a72bca8e6a3c01bc068
Original commit hash: a9e54ab8da1e81a7417819e6fabd9c67f326e039

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e3d27d8ffe607d0457d3741cdb3a84e7ba899a65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:27:36 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Nov 14 09:02:10 2020 +0000
Original commit date: Sat Nov 14 09:02:10 2020 +0000
Original commit hash: 4b2de10ed01ddf8c92330b2f284c66fbb4899dd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a41ca27fed0e61894bb055d8324c34f6c5bdd1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:27:32 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012739638][ADL-S][MRC][TXT_API]MRC change needed to support new SetPowerDownRequest(UINT8)  TXT library function

[Issue/Feature Description]
SetPowerDownRequest() is only for mrc usage, BIOS also has power down request. The function needs to be extended.

[Resolution]
Add a parameter PdrSrc to indicate the power down request type.
PdrSrc:
  0 - No Power Down Request
  1 - MRC requested Power Down due to scrubbing failure
  2 - BIOS setup requested power down
  3 - Power down through MOR interface

[
Hsd-es-id: 14012739638
Original commit date: Thu Nov 5 14:29:20 2020 +0800
Change-Id: I71807865f0b0193b7a9c9dca9b97c24d1b1745f3
Original commit hash: de32cca5466e405d5a39a74b84a74330c01dfa82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/TxtPeiLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLibNull/TxtPeiNull.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h

================================================================================ 
Commit: 2286147399cd99acfd9c5f41d862b4c00761ebbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:27:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1465_00

Hsd-es-id: N/A
Original commit date: Fri Nov 13 17:50:22 2020 -0800
Change-Id: Ia2ce3c7d6545e2fea8fd80008e25085420d744f0
Original commit hash: 434283bc1abcca52b336a2f29ade16c610b65154

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 818a16f771a2fd05189b2bdf44a7457bc2d94000 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:27:02 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 13 21:00:39 2020 +0000
Original commit date: Fri Nov 13 21:00:39 2020 +0000
Original commit hash: ffaa99a18c3595ea1f942bb96a4c526a1ab16dc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 71febb0b070b7ecdd2ea8b0e9ddd9a87213ff8fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:26:54 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD_TBD][Merge from TGL MRC 0.4.0.22: Fix for wrong frequency/gear on LPDDR Fast Boot]

Issue:
  Fast Boot fails normal mode memory test for LPDDR4 and SAGV.

Root Cause:
  For SAGV, PI divider needs to be synchronized before issuing JEDEC sequence.
  For LPDDR, PI divider must not be changed after PLL update in JEDEC sequence.

Change:
 - Added new variable to MrcOutputs: HighGear.
    This is used to save the current gear value through the Frequency Switch flow for LPDDR.
 - Removed HighFrequency from MrcSave as this gets overwritten by the current SAGV point frequency in the restore path.
 - Flush CR cache in MrcSaveMCValues
 - Updated McFrequencySet to move flow logic out of the function for detecting the LPDDR frequency switch flow and place the logic at the caller level.
    Added param to the function to indicate we should not look at OC overrides: LpJedecFreqSwitch.
    Removed MrcSetGear2() from the function as this functions job is to interact with locking the PLL.
    Removed MrcUpdateFrequencyParams() as it is no longer needed.
 - Updated MrcFreqencySwitch to take the new gear ratio to align to how frequency is handled.
 - MrcFrequencySwitch() now calls MrcSetGear2() before calling McFrequencySet().
    This ensure the correct PI Divider configuration is updated before the DCLK.EN toggling which synchronizes the PI Divider.
 - MrcFrequencyLock now only calls McFrequencySet() instead of logic to select between McFrequencySet() and MrcFrequencySwitch().
    This function now calles MrcSetGear2() after McFrequencySet() as these CR's cannot be written to until first PLL lock.
 - Updated MrcResetSequence() to print the frequency switches on fast boot.
 - Updated MrcJedecInitLpddr4() to print the MR's on FastBoot JEDEC Sequence.
 - Remove Outputs->Gear2Ever - not used in ADL.

[
Hsd-es-id: N/A
Original commit date: Thu Nov 12 00:11:07 2020 -0800
Change-Id: I7ce444231542bd4e48bf5238de12d790f7b3e67c
Original commit hash: 22c8b1e44d5f33e9a72d1f524298625dc81eb0f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: f18e4fe01925fbb4bbd880f3ea09ec11b0d052d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:26:19 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakePBoards: Disable VTd for AlderLakeP HSLE

[
Hsd-es-id: 16012038583
Original commit date: Fri Nov 13 13:23:56 2020 +0800
Change-Id: I84ee57aae0a42a4a3eedcb7e5be3a060eb8ffa57
Original commit hash: 278529a9d9b01e96ecda94f679314f7ecc9d3318

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 41083bb11c32dfb766e799a13f38e928d5e81972 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:26:15 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Usb init code cleanup

Removed not needed anymore version 17 init code. There's no project
using xHCI IP version 17 in trunk.

Hsd-es-id: n/a
[
Original commit date: Mon Nov 2 12:46:56 2020 +0100
Change-Id: I07120112040ea04d93939e84aa96a027e59b9c78
Original commit hash: 28d6358eaa97c12502b4caed169856f5271048ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 315d30cf9bf1939698685a5f9cc5f3a65a4d2871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:26:11 2020 -0800 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/SataLib: Snoop latency default value changed

Current value of snoop latency is too low to be able to enter PKGC.

Default value has been changed from 10us to 40us.

Hsd-es-id: 22011530175
Original commit date: Wed Oct 28 16:25:11 2020 +0100
Change-Id: I6a16e92a4c67e978af5cfb2c406ba3d49e62e56f
Original commit hash: 7851846296a7a140af764fbfe0d7fa310f7a1ac7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Include/Register/SataRegs.h
ClientOneSiliconPkg/IpBlock/Sata/IncludePrivate/Library/PeiSataLib.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: b9489c89122e1ef3c655f6072553ab5eea87a75f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:26:06 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Usb2PhyLib Refactor USB2 PHY programming for IOE

- Refactor USB2 PHY programming in USB IP block to account IOE and MTL Multichip support
- Adapt FRU code to new changes

Hsd-es-id: 18013713005
Original commit date: Mon Nov 9 14:32:45 2020 +0100
Change-Id: I954d3e0b97059ce66defda8d6dcfba10e37a9dd6
Original commit hash: ede4cdfeccef2e63f5266599f64ac1035c93cede

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/Usb2PhyLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/ExternalUsb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: 93ec6f8d4da6f885db37b4157dbb73638b7bcf73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:26:02 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/DMI: Remove DMI dependency for IBL

There is no DMI interface in Integrated Boot Logic (IBL)
but there are some DMI library dependencies in current IBL code.
The dependences shall be removed from the code and then PchDmiLib
shall be removed from IBL related build targets.
This change introduces an instance of PchCycyleDecodingLib for IBL
that allow to remove PchDmiLib for IBL BIOS.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: N/A
Original commit date: Tue Nov 10 16:35:11 2020 +0100
Change-Id: I05018b565afe197b775a308a52f4a63a75fc0bbb
Original commit hash: 429b3ca6ec7b19d2d1f7f8336b7ac005c1a969ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLibVer1.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLibVer1.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

================================================================================ 
Commit: e94caadafccaeded7180bc7a90c12f43d626b82e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:25:46 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Sps: Ignition FW communication support in FSP

1. Track boot status bits in the ME Health Status HOB.
2. Add FSP driver for Ignition FW communication.
3. Enable support in Eagle Stream.
4. Unify debugging console log messages.

Hsd-es-id: 18012387876

[
Original commit date: Tue Jul 28 16:53:43 2020 +0200
Change-Id: I52126c27bf0fc43d5146a91fa087f7b961920078
Original commit hash: 96b00bad114c84a26c8e6fb2042fac78090015a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeUefiFwHealthStatusLib.h

================================================================================ 
Commit: ee4ee7007230cb8f363373fe511285aab7eb2417 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:25:38 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 13 09:49:26 2020 +0000
Original commit date: Fri Nov 13 09:49:26 2020 +0000
Original commit hash: ee3ed9585af5249f1f9d443a5eea87d1ec67162c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a098f07da691808392a8cafc9d10909c1a83cfbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:25:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 13 01:28:20 2020 -0800
Change-Id: I87c73993f02dab7f7f43b14e0cbdcf96a338d138
Original commit hash: ac0b55143c837115e1e0ffdbb400220dc2bf2faa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d26553da485724f59480e4cde731b15d068419ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:25:19 2020 -0800 
-------------------------------------------------------------------------------- 
[PSMI] SPECIAL RESERVATION REPORT TIMING for PsmiHandler
  - PSMI Result Should write the register described in SPECIAL_RESERVATION_REPORT with the PSMI_HANDLER_RESULT and PSMI_HANDLER_BASE fields before MRC_DONE.

internal-only:
Hsd-es-id: 22011128704
Original commit date: Thu Nov 5 21:47:11 2020 +0530
Change-Id: I918b7238748a051f0b8be7e7bad96bc8a1845e2a
Original commit hash: 0fec68be8ca715b1d82dbedd728e82b8aa753867

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PsmiInitLib.h
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/PsmiDataHob.h
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLibNull/PeiPsmiInitLib.c

================================================================================ 
Commit: 1276610e7e0b20f23c6b46c35e156ee19e83cd90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:24:56 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Firmware update fails without connecting to display.

1.When GOP is not found during firmware update, continue the firmware update instead of exiting the update process.
2.Cherry pick from: ecc8d8c8a53e451a08a586a6349aef92f3e5f99b

Hsd-es-id: 1508316486
Original commit date: Wed Nov 4 14:55:25 2020 +0800
Change-Id: I589a6e18af94cf730f1304966c93560903152d86
Original commit hash: 0ea5f5dc2b856ecad8dfb076eb28b28227469c30

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.uni
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 5b3466177b40d20a89268d124f213dca2d32810e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:24:44 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/EC: Change the EC scan matrix

Change the EC scan matrix to Gtech layout.

Hsd-es-id: 16011799555
Original commit date: Mon Oct 12 11:07:38 2020 +0800
Change-Id: Ibc2cdad5144af139e8fd5d425e862a96e05e20c9
Original commit hash: 6ff694257556d3796ad1ff3161ce068bec18ce15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 3c35681f55c13dab1bdef3cec8dcf02ee24aba65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:24:22 2020 -0800 
-------------------------------------------------------------------------------- 
Enable _CPC nominal  performance and _CPC nominal frequency in performance scale
 - Update to Nominal Frequency reported in CPC Object.
 - BIOS should set the nominal performance field by nominal ratio * core scaling factor
   --- PLATFORM_INFO. Maximum Non-Turbo Ratio * core_type_Constant

internal-only:
Hsd-es-id: 16011889024
Original commit date: Wed Nov 11 16:02:43 2020 +0530
Change-Id: I077bea169d93d730f215507265937c11f1f51067
Original commit hash: cef5d37a699ae47bb7ef2cb9970327069540f0a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 99236c14a8795e4d7051751e8388d00c1aaf3152 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:23:56 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg/Vpd: Enable the GCC support in Fsp Wrapper - Platform"

This reverts commit 5bbeccf413513467e27c3f67e0de084e0387b03c.

Hsd-es-id: 1508491131
Original commit date: Thu Nov 12 15:18:35 2020 -0700
Change-Id: Id6c5f5a0e3de169f8da6a14f3bd3b8b8103b17af
Original commit hash: d0240476f32fad35e81337635bb69274518cb63e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc

================================================================================ 
Commit: d755b6205c1481a6f3e3954e6918b921c7aec0fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:23:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1464_00

Hsd-es-id: N/A
Original commit date: Thu Nov 12 17:50:36 2020 -0800
Change-Id: I072aedf7b89199196700076db718378c05b722c3
Original commit hash: 2d3d3c6dbf6595884284fb41486a93bdf15e9428

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5a2430c3f14f4bb6f2c56b1749461ae6126cdf74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:23:47 2020 -0800 
-------------------------------------------------------------------------------- 
FmpDeviceLib: Add LastAttemptStatus compatibility

Makes the changes necessary for these library instances of
FmpDeviceLib to be compatible with new functions added recently
to FmpDeviceLib.

In Edk2 open source repo, two new functions were introduced in FmpDeviceLib
to allow a library instance to return a Last Attempt Status code during
check image and set image operations:
  1. FmpDeviceCheckImageWithStatus ( )
  2. FmpDeviceSetImageWithStatus ( )

FmpDxe (in FmpDevicePkg) will begin calling these new functions
instead of the previous functions. Therefore, this change:
  1. Adds these functions to all the FmpDeviceLib instances in Intel repo.
  2. Moves the main functionality to these new functions
  3. Updates the old functions to call the new functions
     (for backward compatibility)

Hsd-es-id: N/A
Original commit date: Thu Nov 12 12:31:24 2020 +0800
Change-Id: Ic3c7097b7d72d6fb4d9609b786d89f1bbe44d808
Original commit hash: 4eeaceb783fd4ef7217506ab6d1098ebe22871ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c

================================================================================ 
Commit: f4260d5c65d92d18f4b5ca48d12728f4b3c9cd1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:23:25 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 13 00:04:28 2020 +0000
Original commit date: Fri Nov 13 00:04:28 2020 +0000
Original commit hash: 96f734eb9907a21b0ced24f93589c475298981aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a7b1a5ef398e126297367b1b43562d3f90aea898 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:23:17 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] WWAN _PRR should return MRST in all cases

The current design is to return MRST in WWAN _PRR when the supported WWAN VDID
is detected. BIOS may return DRST when WWAN VDID is unavailable due to modem
crash. The change is to return MRST in WWAN _PRR by checking WWEN and WWRP
instead of checking WWAN VDID so that WWAN _PRR can return the appropriate value
all the time.

Hsd-es-id: 16012112822
Original commit date: Wed Nov 11 15:56:33 2020 +0800
Change-Id: I069d7f96376145abfd539ce925fa9847d19dc9c1
Original commit hash: 5ccf0ad898650e85064282cb07fde4a4c296d628

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivityReset.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 3564743f0c9d3efedc1d3520d561c072ec2caa49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:23:13 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012139988][ADL-P | LP4][Write Leveling FlyBy updates during J0 PO]

ADL J0 enable LPDDR4 WriteLeveling flyby for MC Controller 1
 - Shift Ctl/Cmd pi by 64pi to get some head room in FlyBy algorithm to meet tCWL for MC1
 - Initial dec_TCWL is same for both controllers on LP4

Additional change:
 - Add DQS mapping table for ADL-P DDR5 board in MiniBios.

[
Hsd-es-id: 16012139988
Original commit date: Thu Nov 12 16:06:50 2020 +0530
Change-Id: Icfd7a3dc77904b092970a16b5522b0c7d3089c09
Original commit hash: bf0ef8a1cb7ae57a96f1c1bcc68c7d83cb8c0dac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c77ff2f3d528bdad4700ae9a3a3f679f15e9ba95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:19:43 2020 -0800 
-------------------------------------------------------------------------------- 
[NO_HSD][Update MRC version and release notes]

Update MRC version and release notes due to two commits being done one after another.

Hsd-es-id: N/A
Original commit date: Thu Nov 12 11:18:47 2020 -0800
Change-Id: I2ce1ecc623f2bdef7b3f6b89836016390853fcbc
Original commit hash: daafc6bfe924298a60d4dbef2d879e660f61c2eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d9117783f5476f2fcd9ac62cbb6ea387617433a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:19:24 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS GP# fault on MK-TME disable SKU

MK-TME MSRs should only be accesses if the hardware supports MK-TME.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 14012896145
Original commit date: Wed Nov 4 09:38:28 2020 -0800
Change-Id: If729395baceaf2d1ee63984e14cac45d027d269c
Original commit hash: 8f5105d6e3d76bcd27e5aa583f157dd3df7cc158

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/IpBlock/Tme/IncludePrivate/Library/TmeLib.h
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf

================================================================================ 
Commit: 1eacb598a50761e1237c880652c25e95ab8ed9fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:18:43 2020 -0800 
-------------------------------------------------------------------------------- 
System is not booting while disabling HWPS (Legacy P-State enabled)
- Added HWP Voting rights BIT1 to the HWP disable flow

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 1308133941
Original commit date: Mon Nov 9 19:50:12 2020 +0530
Change-Id: I45c27351b782c9ca0888fe9f807a9d55cb2a27b5
Original commit hash: 63cbc0134d079adee6b1b404e5d0f18315e890f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 95fb66e0ea9af77a37be191b59f44aeac1a4cdab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:18:32 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S]  Tracehub interfaces committed for backwards compatibility

Add an @note The APIs in this file are designed to be backward compatible with previous versions. Any change in behavior of these APIs will result in newer version of the API.

Hsd-es-id: 22011586535

[
Original commit date: Thu Nov 12 14:24:40 2020 +0800
Change-Id: Ie4fb9da5b4ba7cfdc6f639699456dcfa02ee1e76
Original commit hash: 51616a754544dd6bbd718f3f388b4278d2c3fc3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h

================================================================================ 
Commit: ff12e8a710ac0ffcd1e240d3ac61ec13f260afda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:18:28 2020 -0800 
-------------------------------------------------------------------------------- 
Build error with MTL latest code base on VS15
  --fixed with adding Braces at appropriate place.

internal-only:
Hsd-es-id: 16012056761
Original commit date: Wed Nov 11 13:46:07 2020 +0530
Change-Id: I89925c66ed7b289cfbab187caced32af74111c4a
Original commit hash: 8882b59811a4aaab651d7355ab0afecc52cf7fc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c

================================================================================ 
Commit: cae7657a23dbb30396f85ffdb69ae89f646a4a6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:18:13 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Bash: Enable the GCC support in Fsp Wrapper - Platform

1. Remove obsolete edk option because EDKII Native mode don't support now.
2. Align CLANGPDB/GCC behavior

Hsd-es-id: 1508491131
Original commit date: Thu Nov 12 10:19:33 2020 +0800
Change-Id: I120914bb350bb5905ff0942fe4e6c2aa59ad63cf
Original commit hash: b93e6a6992d0a4efdac1b2e6f36b28bf18bce8ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/PreBuild.sh
AlderLakeBoardPkg/PriBuild.sh

================================================================================ 
Commit: 0a1abf5316c84f161bafc9abd4d1b4700b218ca7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:18:09 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/ChasmFalls: Enable the GCC support in Fsp Wrapper - Platform

FwUpdateEfiLib.lib is CLANGPDB/MSFT compiler specific, and it can't use on GCC compiler. But FwUpdateEfiLib.lib don't release for GCC version for CSME.
Currently, ChasmFalls is por for OEMx not GCC. For GCC using NULL lib to unlock build failure.

Hsd-es-id: 1508491131
[
Original commit date: Thu Nov 12 08:44:46 2020 +0800
Change-Id: Ie88d3b947e0da980af9b137da32112355c19981c
Original commit hash: 7b33088d4d132e2677f48b0f3fbf4d8f4c3ddaa4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.inf
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: 78e343a855ad85e620bc1be94486c3882201c269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:17:53 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 12 06:11:41 2020 +0000
Original commit date: Thu Nov 12 06:11:41 2020 +0000
Original commit hash: 7f26ee32902b84d630d42b90ff7d639403005251

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbf545deb4efcce27cb4dd370cb792b559328d12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:17:45 2020 -0800 
-------------------------------------------------------------------------------- 
[PSMI] Expose Range Compatible only when PSMI ContinuoesTrace Region is Disabled.
  - capture error Out of Resources if No/less above 4G memory for alignment moved after the allocation
  - Added Support for Natual Alignment
  - when ContinuoesTrace is Enabled memory holes shloud be reversed so that PSMI can use 1 IMR to Reserve it

internal-only:
Hsd-es-id: 16011563024, 16011663734
Original commit date: Mon Nov 2 18:07:10 2020 +0530
Change-Id: I2323db1478d97c5e1d73965379bf04628e8b39fe
Original commit hash: efcf0f138261168d49d81d497bab8316dfa075c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c

================================================================================ 
Commit: 905ddac1b137b100a26169e165097707191a0465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:17:37 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012953765][DDR4][B0] Fastboot/WarmReset + SAGV -> stuck at 0x00D5

Issue:
 SW memtest failure in Fast / Warm flow with SAGV set to 1600G1 / 1600G1 / 1600G1 / 3200G2, on DDR4

Root cause:
 MrcFrequencySwitch routine calls ForceRcomp, and in non-cold flows this RCOMP happens before PHY registers are restored, which is incorrect.

Solution:
 Add a check in ForceRcomp to skip RCOMP if DDRLASTCR is not set yet.

[
Hsd-es-id: 14012953765
Original commit date: Wed Nov 11 13:22:06 2020 -0800
Change-Id: Ibab060322dc201be167d8a43c38a87899d7f9da1
Original commit hash: d33c32a379bbb39dbb4a1c21ef1cfc50cae74888

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 1dac6c37fb06cb01fbe86cb47c038d6262032bbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:17:21 2020 -0800 
-------------------------------------------------------------------------------- 
[MTL] Move common PCIe setup options of CPU and PCH into common config block.

Hsd-es-id: 16011781136
[
Original commit date: Fri Oct 9 00:45:46 2020 +0530
Change-Id: I65a43c5c993c7a857cca8f5cf0531c2bc1afafe3
Original commit hash: 3699773f6259f1b7b2d41c9f00c6edddac020dbd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/TccCpuPcieSetup.hfr
AlderLakePlatSamplePkg/Setup/TccSetup.hfr
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c

================================================================================ 
Commit: e3c93da998f5d87e3a2920e45817879fab3823d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:16:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1463_00

Hsd-es-id: N/A
Original commit date: Wed Nov 11 17:49:09 2020 -0800
Change-Id: I03d9f6aca760fbc8ddfbe20034fbf8cca10a7638
Original commit hash: 2cc78d2b42c3432bfc613b6ce8ec80d4be19974f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: afbd8ad5bb0b3c437c43bbe81fcc47382528cd86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:15:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 11 02:04:02 2020 -0800
Change-Id: I6e110f395faa20e13960ad76a02a2ab240d3db45
Original commit hash: 80f95db668421fbf47795fc9e930edf54493d3ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2aae63b85bf1fe4ea0785b4817faf7ba51d4724f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:15:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 11 01:27:21 2020 -0800
Change-Id: I5ec57d21a8b6e109df36fdb08796e2ae880649f5
Original commit hash: f8fdb5a93bf08156ca7d510acc21535df7c906a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ddccd2325b0554a7357978985b72105c3e4aaa9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:14:46 2020 -0800 
-------------------------------------------------------------------------------- 
[OC] Add BIOS knob to control PVD Ratio Threshold.

BIOS will set the PVD ratio as per the value selected in the BIOS knob.
BIOS uses the BIOS Mailbox OC Interface subcommand READ/WRITE_PVD_RATIO_THRESHOLD_OVERRIDE to set this threshold value.

Hsd-es-id: 14012903715, 14012903723
[
Original commit date: Tue Nov 3 10:58:21 2020 -0800
Change-Id: I3e4168204bd79fc192bc61cb80ec4cc4cf750349
Original commit hash: e900abfdaffa01ca7c7a38817705f18fb66752a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h

================================================================================ 
Commit: dc9c3a635451a1e80220b3c58cb14ec8bd984560 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:14:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1462_01

Hsd-es-id: N/A
Original commit date: Tue Nov 10 17:52:49 2020 -0800
Change-Id: I1dbd5bd26e1f6b3034f198eb5ad7a2204987c250
Original commit hash: 77b9257549d43550f57cef11540662b3bcc20376

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e0cee2e4e6804c2322068b0b1c03d99afa6fc3e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:14:13 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: Gen 6 ITSS Device interrupt tables, policy - Part 1

 - _PRT IRQ values updated to reflect new interrupt table
 - Updated PeiItssPolicyLib, PeiItssLib library definitions to Gen 6

Hsd-es-id: 22011634494
[
Original commit date: Thu Sep 24 13:31:09 2020 -0700
Change-Id: I169e263eb854443bbf0283ce71ff479789983d4a
Original commit hash: de6b7e2a01c6540a29c2a7eebc67417250ac2e5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6MP.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf

================================================================================ 
Commit: f4161b5211e9c9219dbfd1b639e39ea5b8b09640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:13:42 2020 -0800 
-------------------------------------------------------------------------------- 
[TXT][SINIT-ACPI-DRIVER] ASL code updated for MTL

Based on MTL CPUID, SINIT driver will have it's unique identifier.

internal-only:

Hsd-es-id: 14012079039
Original commit date: Mon Nov 2 18:10:14 2020 -0800
Change-Id: Ib2e90525a7db3590cff969ecda9db9c92d4f589f
Original commit hash: 53bf7c183795524510f5ba595511522a01a66965

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: a6483246a6f6652331e4e5dc3f92e6fba6487201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:13:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1462_00

Hsd-es-id: N/A
Original commit date: Tue Nov 10 12:39:30 2020 -0800
Change-Id: I11910b249cd767adf4385decb8a922eeda2c0051
Original commit hash: 8920bf8788efb84b712ef9a94e16dec1dd183d9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f59ae754ef8921370a6dda4ae7e6f1217450308f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:13:24 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][B0][PO] - Dekel Recipe update for DMI and PEG60 - Must for ADL S & ADL P B0 and beyond
adding DMI dekel recipe for B0 and beyond stepping

Hsd-es-id: 14012743156

Original commit date: Fri Oct 16 23:09:44 2020 +0530
Change-Id: Ibef911b0cad377021dfbc964b9da59979863399d
Original commit hash: ed4f60cc46ed27b8568817053901920837afff16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiCpuDmiDekelInitLib.h

================================================================================ 
Commit: 944f7ce2cc78fb8b48c1d22295de43536ab661f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:12:50 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - CpuPcieRpConfig

Hsd-es-id: 1508488944
[
Original commit date: Fri Nov 6 19:39:05 2020 +0530
Change-Id: I08feb4f6d77f07cf373c1e659eb335e4562a0ccc
Original commit hash: fc84b1fe7371e47f005d1d4306629f1dd6283390

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: 6ec38f07e2b9106d0c6e77d5f4000d38aabafae9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:12:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 10 05:03:25 2020 -0800
Change-Id: I6a5f2478defb193207493191c98668dcb6f9cc22
Original commit hash: 0aac9d8ac66f88a3fb10d39e91e5bb800fd339e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 11bfedc41e4d0a44e6b48e90934b18597e39c0db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:12:34 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix for programming of HCSPARAMS3

There was an invalid programming done in U2DEL field of HCSPARAMS3
register for EBG PCH. This change fixes that aligning xHCI programming
back to recommendations.

[
Hsd-es-id: 18013661025
Original commit date: Thu Nov 5 14:31:33 2020 +0100
Change-Id: I66d82c515259fd8d0f9445bfa3102d8cc25417e1
Original commit hash: f5d0f21e21ca741ba9380098e8e30397049f8575

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 6c623efbfafdbf74ccba9232516170b7768335e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:12:30 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch: Move PchInit and PchInfo to FRU

There is no common point between chipsets which implement this library
so we moved it to FRU layer.

Hsd-es-id: n/a
Original commit date: Thu Nov 5 14:09:14 2020 +0100
Change-Id: I30a809c99553fc7837dc8ea71354c444b9045747
Original commit hash: 689ec10497e1cea56634f59e403f5c72a48091fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibPrivate.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchClk.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEspi.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchGbe.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchPsth.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchRpInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcCnl.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcIcl.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcJsl.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibEbg.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPeiLib.dsc

================================================================================ 
Commit: 046fc00a30cecad16466344f2f721feb49028b67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:12:25 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 10 01:32:33 2020 -0800
Change-Id: I6c282735ee06f3fcf551a4032201312e841c3b83
Original commit hash: f6eb65962a55c698f194709a2015ab4535625a10

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b62f27198c060bbbb03eb4c0bfff5660cebc823a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:11:54 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg : [ADP-S][FIVR]:  Add External Vnn Voltage Rail Configuration

Hsd-es-id: 16011997971
Original commit date: Fri Nov 6 14:18:41 2020 +0530
Change-Id: I073c69adab1e0d04b6a190b59fe3d105a8b4b9f3
Original commit hash: 2470b76a586e64538ee9d9d09f0f56305af3b8a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.h
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: beda8b70482da94c98478a4bc818e26ffcdac062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:11:27 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Blank display observed with AlderLake_Daily1457_00_552

internal-only:
Hsd-es-id: 16012110405
Original commit date: Mon Nov 9 17:37:59 2020 +0530
Change-Id: I7c614de985e2c0b7b01d94abb9665ef69cdfde5e
Original commit hash: 8b1f63ceb86394041c9ab70ffb3b5e17838602da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: ee148de023e0d47438453472748bb74e2a3be4a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:11:23 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 10 04:52:02 2020 +0000
Original commit date: Tue Nov 10 04:52:02 2020 +0000
Original commit hash: c3c8aa8fd5c50986e552bb8b62127dfcfbd61438

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ef5e7c6a2eea541f04481cb8e61f11da6869521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:11:19 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308121881][ADL-S | DDR4 DDR5] Enable Temperature Read

Enable Temperature Read for ADL-S.

[
Hsd-es-id: 1308121881
Original commit date: Tue Nov 3 08:28:47 2020 +0200
Change-Id: Idd413956233ba482869f51eb623fa0fe9edfb534
Original commit hash: 9f1ece78b56245cef3ec1b0cdaab966a1333ee13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: db87bcca1fefd7b5d4610bf0a400045b173cc19b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:11:11 2020 -0800 
-------------------------------------------------------------------------------- 
Add ADL S B0 Production Patch 0x06

Hsd-es-id: N/A

Original commit date: Tue Nov 10 01:43:14 2020 +0800
Change-Id: Id0b8dbed267f74cb2df22920b8cde99e789a4d01
Original commit hash: c87f13e8bc32fbba32c8433bf5a4b7d0fbfbf5d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 64b3e9dc0821f899a2c8d610c8e10b7a59b2eeda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:11:03 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Support S10 DDR5 1DPC UDIMM OC RVP

Refer to ADL_S_OC_S10_DDR5_UDIMM_Fab1_RVP_Platform_Mapping_Doc_Rev0p1_ww41p3.xlsx.

Hsd-es-id: 16012041120
[
Original commit date: Sat Oct 10 11:08:18 2020 +0800
Change-Id: Ie948963759a402463c88ea9ed8c3c97e4f9b6795
Original commit hash: d1bc9000c35a93898c2a30f0952abcbf6f6f9bb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS10Rvp.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: 29351bdecb7790927dff62f52dd343ec6aa75b43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:10:59 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] - Change CPU Fan to 100% until HW thermal issue root caused and fixed -Part2

Add test option "CPU Fan Control"
  - 0:   Fan control by OS/BIOS/DTT
  - 75:  Fan is always running in 75% speed
  - 100: Fan is always running in full speed

Hsd-es-id: 1308082472
Original commit date: Tue Oct 20 18:56:52 2020 +0800
Change-Id: Idb75c315ac7923ce2772ccb5059103e5c9acc276
Original commit hash: 0fb3b24343213a9e7e824dcd769831104dc3e4b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: d637bee8c526fece62cdb9f529a385a070012236 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:10:54 2020 -0800 
-------------------------------------------------------------------------------- 
Seamless Recovery: add post code to indicate the status of capsule update for recovery validation.

internal-only: N/A
Hsd-es-id: 1508473491
Original commit date: Mon Nov 9 08:37:30 2020 +0800
Change-Id: Iadbee449d1b355eb93279e656a954ff22310b0b7
Original commit hash: 8cca9468dfaba142f1519070aa65d3f817f605c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: b61f507a716f7812ba8f806ce8224ce03302cde8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:10:50 2020 -0800 
-------------------------------------------------------------------------------- 
fdf changes: make fdf support debug and release two types, and adjust the
space to leave more rooms to microcode

internal-only: N/A
Hsd-es-id: 1508514133
Original commit date: Mon Nov 9 15:58:27 2020 +0800
Change-Id: Id22ac854024463bcabdbb08e9bd292f009ebeb05
Original commit hash: 90509cacafddd4c8d6c454b589f036296bf0c6c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Tools/StripFlashmap.py
AlderLakeBoardPkg/bld.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat

================================================================================ 
Commit: d1925298b00cc3ee573af8b1ea4e212f493bb784 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:10:42 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BuildIafw: Enable the GCC support in Fsp Wrapper - Platform

Add export TARGET_ARCH to prevent generating GuidedSectionTools.txt incorrectly.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 13:15:43 2020 +0800
Change-Id: I23114cb5308952deb7761811fe2801f52dddd284
Original commit hash: d036c7d53792f6720180624023288de0fc584853

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PreBuild.sh

================================================================================ 
Commit: 3f76e705ec0386f7030ede3845188d3c4d6d37e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:10:29 2020 -0800 
-------------------------------------------------------------------------------- 
[RPL] Add RPL CPUIDs

Add RPL CPUIDs

Hsd-es-id: 1508496350
internal-only:

Original commit date: Tue Nov 3 14:35:12 2020 +0800
Change-Id: Id5947540935b25282f24ec0d0a1760c869d719ed
Original commit hash: fcebc86dd8bd3392110945550c410b6c074709e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: b61acca72e30ca5cf69b35ac232f035f661eb3cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:10:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1461_00

Hsd-es-id: NA
Original commit date: Mon Nov 9 17:52:28 2020 -0800
Change-Id: I990a140d3f3043989f43ddd2912b641bfdd0cf12
Original commit hash: 06caebbc52e67ebe737f37d24c25bf7da815f613

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b6fcdf2c09cc96b1a0055ee7fa2ebb0803b305c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:10:13 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: GPIO update for S03 Fab1/Fab2, S05, S06 Fab1/Fab2, S07, S08

Add code to support discrete logic for PLN.
Add GPIO GPP_H15 and GPP_H23 for SSD PLN.
Remove HiZ on GPP_D2, set GPP_H0 to HiZ on S03 Fab1 for ClkReq of PCIe x4 Slot 1.
Change GPP_G0 to output low on S08 for Thunderbolt FRC_PWR.
Documents list:
  ADL_S_S3_S4_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p82_ww44p1.xlsx
  ADL_S_S3_S4_Fab-2_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p785_ww44p1.xlsx
  ADL_S5_Fab-1_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p785_ww44p1.xlsx
  ADL_S_S6_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p81_ww44p1.xlsx
  ADL_S_S6_S9_Fab-2_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p2_ww44p1.xlsx
  ADL_S_S7_UDIMM_6L_RVP_Platform_Mapping_document_Rev0p2_ww44p1.xlsx
  ADL_S_S8_SODIMM_6L_RVP_Platform_Mapping_document_Rev0p81_ww44p1.xlsx

Hsd-es-id: 1508480453
[
Original commit date: Mon Oct 26 09:51:21 2020 +0800
Change-Id: Ib1a52efb75497294c14e9bc24befafe69055b90b
Original commit hash: f66eee9bbb6bdfec8fe19098f18ccbbcdfcace95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakePlatSamplePkg/Features/Nvme/PowerLossNotifyDxe/PowerLossNotify.c

================================================================================ 
Commit: f2c08614473b6a9d8b770e17a99bc04f3f3ec6ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:10:05 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg & MeteorLakeBoardPkg: Change the Network include file

Using Network.dsc.inc instead of NetworkDefines.dsc.inc &
NetworkComponents.dsc.inc. It contains all the requirement
for the Network feature build.

Hsd-es-id: N/A
Original commit date: Wed Oct 28 18:24:39 2020 +0800
Change-Id: I08e1234dbf151f96918499476e34a5153b8f83f2
Original commit hash: f71fb525affccf539c05c6ce0eb6f8301c598291

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: e2108eda0371661ffec36c1c2279c197df55a044 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:08:46 2020 -0800 
-------------------------------------------------------------------------------- 
MeteorLake: Need a new editable field in BIOS to change SSID in PCI header cfg space for HDA bus ctrl.

Allow to programm Sub System Ids in BIOS settup. In ACE version of Audio SSID should be programmed by mirrors registers.

internal-only:
Hsd-es-id: 16011473641
Original commit date: Mon Nov 9 13:21:33 2020 +0100
Change-Id: Iab22c1468c1b4281b2a9c5098b14e3a418bcc191
Original commit hash: 5108a4c696c106fc3ae91447ab0211581c6c1f3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 83ee2d1fe6d5988d903b4e340747c16ec631c47e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:08:38 2020 -0800 
-------------------------------------------------------------------------------- 
Clean up unused IPU BIOS configuration SaIpuImrConfiguration
 --Removed IPU Gen and added IPU Camera

Hsd-es-id: 16011326558
[
Original commit date: Thu Oct 29 16:23:13 2020 +0530
Change-Id: I3c2fa479d8774c1f050e984fce110735225dd555
Original commit hash: 24816ed9cffe43100d048562a88f96690c9da8a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: a108f9965d7c2de7c844dfeefdda091d427b2967 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:08:18 2020 -0800 
-------------------------------------------------------------------------------- 
18013530288: [ME][SPS] Modify Delayed Authentication Mode (DAM) HECI Interface

1. Remove old API:
     ServerHeciGetDamState (), ServerHeciSetDamState ()
   that uses functions:
     ServerHeciReadFileMsg (), ServerHeciSetFileMsg (), ServerHeciCommitFilesMsg
   that has been removed also
2. Add new SpsDamLib with new API implementation
     SpsGetDamState ()
     SpsGetDamState ()
3. Add DAM update flow before EndOfDxe/CoreBiosDone signal
4. Update SPS setup to read policy information instead ME itself

Hsd-es-id: 18013530288
Original commit date: Wed Oct 21 13:32:26 2020 +0200
Change-Id: I3711f2ceae36698909dbed8f7953b82186201025
Original commit hash: e99feecd95a35beba0d0ccfa67f358a7615333c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.inf

================================================================================ 
Commit: 0bb6659f0e5cb0b4da5e94012afaa0072243743d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:08:14 2020 -0800 
-------------------------------------------------------------------------------- 
[MTL] Memory Map Refactoring
   - Print the Memory Map in the logs

Hsd-es-id: 16012056761
[
Original commit date: Thu Oct 1 21:51:04 2020 +0530
Change-Id: I8f192a3fc5d3c41f0432f7beccf20849d746df2d
Original commit hash: 2bfa6cabc844d31e0de6c16c72ee2383da6298cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf

================================================================================ 
Commit: 1ea9f90f6ff1bf21ec3d629b8dcdd089911c65dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:08:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Mon Nov 9 01:26:38 2020 -0800
Change-Id: I85072be8647273f8325444a1c62c2a7d348df187
Original commit hash: 04b1aa34c584306d985682283bcf6f387015a6c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ffb836bb06d1e28ff52e288f971a68f5f59db50b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:07:57 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] KH card on peg12 is not getting detected at GEN3 speed only and link is not stable(link in L0 only for 2ns)

BIOS needs to program L0LFFS register per port unlike other presettocoefficient programming which is per controller

Hsd-es-id: NA
[
Original commit date: Tue Nov 3 12:28:55 2020 +0530
Change-Id: Iff5a2a2998388c07d7b3062cab373b75a2b85277
Original commit hash: 41562e570b1d1d9454269c50c5fa4e6d4df0cba7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 94614d3fb3394a5e20c2b06af5ee3c78d6e19807 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:07:34 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg PCH HSIO - Refactor for IP block. Added I/O Expander HSIO init flow

- Refactor HSIO for IP block
- Modified related flows for USB3/SATA/PCIe
- Added I/O Expander flow for init HSIO

Hsd-es-id: 18013580764
Original commit date: Thu Nov 5 12:35:13 2020 +0100
Change-Id: Ie3fc115593a555e67f7bd7228dd33fc9055b76d7
Original commit hash: e67ba3eb1a92d205f77af18e32d8d7455513f24d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/HsioSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HsioSocLib/HsioSocLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HsioSocLib/HsioSocLibAdl.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioHandle.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioLane.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioLane.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioPreMem.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchGbe.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchRpInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: d35d00fe014a19de630e5141270835062586874a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:07:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1457_01

Hsd-es-id: NA
Original commit date: Sun Nov 8 22:58:20 2020 -0800
Change-Id: I4a0df7b1c3b397b63c3ca1da132f15f708e5962f
Original commit hash: e70d98e3b758e1d154dd7427d96499c04e61e2ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 819fe703612f47575e2b25c73f9fb4f99afdadbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:07:20 2020 -0800 
-------------------------------------------------------------------------------- 
Peg10&11 BWG settings mismatch in BIOS 1413

+------------------------+------------------+-----------------+
|      Register          | Offset[BitField] | BWG Recommended |
|                        |                  | value           |
+------------------------+------------------+-----------------+
|CMD.SEE                 |   04h [8]        | 1               |
|BCTRL.SE                |   3Eh [1]        | 1               |
|LCAP.EL1                |   4Ch [17:15]    | 0X6             |
|MPC.FCDL1E              |   D8h [21]       | 1               |
|V1CTL.TVM               | 02A0h [7:1]      | 0x0*            |
|PCIEPMECTL.POFFWT       | 0420h [19:18]    | 0               |
|PCIEPMECTL.POFFWT       | 0424h [27]       | 1               |
|ADVMCTRL.PMREQBLKPGRSPT | 05BCh [7:5]      | 0x2             |
|VNNREMCTL.LRSLFVNNRE    | 0C70h [1:0]      | 0               |
|RXMC1.MILRTS            | 0C90h [2]        | 0               |
|RXMC1.MSRVS             | 0C90h [31:26]    | 0x1F            |
|DCGEN1.PXLTULDCGEN      | 1350h [9]        | 0               |
|DCGEN1.PXTTULDCGEN      | 1350h [24]       | 1               |
|DCGM1.PXTTULDCGM        | 1358h [24]       | 1               |
|DCGEN3.PXCUPDCGEN       | 1360h [2]        | 0               |
|DCGM3.PXCUPDCGM         | 1368h [2]        | 0               |
|G5L0SCTL.G5L0SIC        | 1E00h [23:22]    | 0x3             |
|G5L0SCTL.G5ASL0SPL      | 1E00h [31:24]    | 0x50            |
+------------------------+------------------+-----------------+

Hsd-es-id: 16011966247
[
Original commit date: Thu Oct 22 22:47:40 2020 +0530
Change-Id: I47a320a4ba8a4c986e8528063aa16d99ded23f1d
Original commit hash: aa5ddf55aa3a291263a6b1dbb88a80b9a0b7ee32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: b675a2884df3ab2cb0edc2c895e74063b98b0fa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:07:11 2020 -0800 
-------------------------------------------------------------------------------- 
Remove duplicate definition of Cpu.asl from Platform BoardPkg

Duplicate copy of Cpu.asl exists in
AlderLakeBoardPkg\Acpi\BoardAcpiDxe\Dsdt\Cpu.asl
MeteorLakeBoardPkg\Acpi\BoardAcpiDxe\Dsdt\cpu.asl.
The above ones should be deleted.

BIOS uses the Cpu.asl from AlderLakeBoardPkg\Acpi\AcpiTables\Dsdt\Cpu.asl

Hsd-es-id: 16011853790
[
Original commit date: Mon Oct 26 18:37:41 2020 +0800
Change-Id: I97b9273afe130d185b1c25a0e166a1e933e3aa6c
Original commit hash: 0d0d5dbfef4e67d1e4840a3dc218a16bb6584748

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL

================================================================================ 
Commit: 5dc9adfc0761cdf250829986a1cd31edf82aec5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:07:07 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][AEP] - DG02 384 board support - Power meter support

- Power meter sync
- Added Enable GPIO for Wov LED driver chip

Hsd-es-id: 16011984309
Original commit date: Wed Nov 4 20:28:03 2020 +0530
Change-Id: I33ae16a9cd3d015da09e066538b1370633b8be92
Original commit hash: 3bce3847c386290db4e8b01f9a26bef2b9cfe63c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 0b3b62d4259ca846b55d6e040b1e30bcc30fd13b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:06:55 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Gcc: Enable the GCC support in Fsp Wrapper - Platform

Remove GCC workaround in long time ago

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 21:17:57 2020 +0800
Change-Id: I2b3befe040724199b8d116115819088daef5fb70
Original commit hash: 9f2d9901411b619adf86c6f39a8fef5a0960a8ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5613645ce1ec1763ca604578f76db0a866aef2c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:06:50 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Vpd: Enable the GCC support in Fsp Wrapper - Platform

1. Align VpdPcdPcieClkUsageMap with structure PCIE_CLOCKS_USAGE.

2. Seperate ADL-S and ADL-P board package.
Currently, ADL-S and ADL-P have standalone FSP. It means AlderLakePBoards and AlderLakeSBoards are exclusive.
To save binary size, ADL-S BIOS size shouldn't take up ADL-P BIOS size and vice versa.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 21:11:35 2020 +0800
Change-Id: I9e4d144c003ba0a17c7db811d61ceed93570a2b4
Original commit hash: 5bbeccf413513467e27c3f67e0de084e0387b03c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc

================================================================================ 
Commit: d5b9a176f2ea564768d2cfdf02214c621ab1bece 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:06:45 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/SystemAgent: Enable the GCC support in Fsp Wrapper - Platform

Align SkuType ussage with #if .. #else .. #endif to prevent ununsed variable.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 20:53:05 2020 +0800
Change-Id: I50e60837290ad4db6a3c6131693a51ebc716e043
Original commit hash: af4d4b4d4f188d588ab3586809f6393cf9b16e17

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c

================================================================================ 
Commit: 595a5cb51c2b40835a8afe0169d16cf592a1eaa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:06:41 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Hsio: Enable the GCC support in Fsp Wrapper - Platform

Both mGpioTableHsioSmbusPin and mGpioTableMonHsioSmbusPin belongs to ADL-S specific code.
They shouldn't exist in AlderLake common code. Move it from AlderLake to AlderLakeSBoards to prevent unused variable for ADL-P.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 20:49:07 2020 +0800
Change-Id: I4da4281ba0ee0e2e3cf2fb1d19ee80a32de1a3ea
Original commit hash: 19f42b5e650a34f1dc3dbd8968b9118bc467906a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c

================================================================================ 
Commit: 019e1bb789d4aebc1debf7b4e2540b8624a4c054 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:06:33 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 9 03:12:54 2020 +0000
Original commit date: Mon Nov 9 03:12:54 2020 +0000
Original commit hash: a403eedaec6364c70a4ee8d7b525459223de17c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6aec79b414abb378bd38749f8bcd8c790085376d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:06:25 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22011682423][ADL-S | LP4 DDR5][J0 updates from poweron]

ADL J0 power on updates and fixes for headless mode.
- Enable GlobalVsshiBypass for DDR5 on J0
- Use ReadMPR in Headless MRC while keeping only ERDMPR2D in regular MRC.
- DdrIoTranslateCccToMcChannel: Fix CCC mapping for DDR5 on ADL-P
- MrcGetTxFifoSeparation: update separation for ADL-P DDR5 and LP4
- Read Leveling: wrong variable used instead of EnDqsNRcvEnGateSave.
- ProgramDeswizzleRegisters: fix Strobe argument in usage of GsmMccDeswizzleBit for LPDDR
- Phy init changes for ADL-P:
 - CccClkAlignCtl2.d0tosig_offset  = 0xDB
 - CompUpdateCtrl.compupdatecntval = 0x40
 - MrcPhyInitSeq3: add timeout during CccPmFsm.initdone_status polling
- Skip MrcSetMcCplInterleave in STUB mode
- Add J0 ucode patch 0x80000006

[
Hsd-es-id: 22011682423
Original commit date: Sun Nov 8 22:46:16 2020 +0530
Change-Id: I5450525b0be82d547706f1bac3663fd0559742f7
Original commit hash: 550c4e9f78d9e76ff7456884f8670377b799b791

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9b40f328d5a0a65dfbf295b2acb86262a9c0886d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:06:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1457_00

Hsd-es-id: no sighting
Original commit date: Sun Nov 8 17:50:27 2020 -0800
Change-Id: I686531de5322f6776ccfe042553b0801fa8503e9
Original commit hash: a2d8f20d5cc58d31d265bbcd0f8aec2da6ae3960

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 72170202421b7e487f59171eb3c4eb27cb163f3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:06:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Nov 8 01:25:13 2020 -0800
Change-Id: I01f26ce1601ea4cb1bb6a60e1bc8d6bb98bd09bc
Original commit hash: 2fb4b88d0767e52e431652f0f45920275fcd839c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0fe28af860bab0e0062b69762eb2f7ee334245db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:05:56 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1456_00

Hsd-es-id: no sighting
Original commit date: Sat Nov 7 17:48:56 2020 -0800
Change-Id: Ibcb76e1b864102dc3c2571f4b7df82f11307005d
Original commit hash: 734eeee6a702145aa45a2779d9ee10a175fdd12a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 02e2e4d88730c7b21b513fe64935037f72deb2a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:05:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Nov 7 01:26:21 2020 -0800
Change-Id: I2ee54289b9ee7a7dd5acd7b69563206484a1f568
Original commit hash: 3296772d480733e7919126265692feb23c3a78bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6c40ab54abcf94001b0d556561a1535fc4a9f0b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:05:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1455_00

Hsd-es-id: no sighting
Original commit date: Fri Nov 6 17:54:07 2020 -0800
Change-Id: Icf51ecfaa7fb9fe2d56d591351dbec6c4d025878
Original commit hash: 0214fb47479e8d7fe41d5228e87e5f5ebdb40001

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 45c9f52a3ed9f9548465efa919057fc8f39b555c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:05:32 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Integrate GOP 1045
Revert "[ADL-S] Integrate GOP 1046"
This reverts commit 6cc1f8735123c130d740d0a3addf36fb3809a779.

No video output at BIOS Menu using GOP 1046

Hsd-es-id: 16012007160
[
Original commit date: Fri Nov 6 15:51:27 2020 -0700
Change-Id: I4c32c923e5570cfe499223bd70c8e8a96db6ee85
Original commit hash: cd4d2915d325681807664d744c77cc5469576c87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 1d947671e916d243655b0658cc07883d9e59379c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:05:15 2020 -0800 
-------------------------------------------------------------------------------- 
[BIOS] Add _DSD method for D3 enable/disable in VMD scope

Moved _DSD method under VMD scope and exposed policy for exposing/hiding this _DSD method.

Hsd-es-id: 14012421613
[
Original commit date: Tue Sep 1 13:13:50 2020 -0700
Change-Id: I84e8b5a636325e3983df84454e249c1f104d5a1c
Original commit hash: 8e58d285478663ebf2ee9733d16da2dd941cddc0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl

================================================================================ 
Commit: e3b374e196f5377a1c11968d4e4b729107a50010 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:04:53 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][PCIe] PCIe endpoint initialization Error

Hsd-es-id: 1508478671
[
Original commit date: Tue Sep 29 21:07:06 2020 +0530
Change-Id: Ice4e98c4c4bcb8d2fd3be8ff5ed07279074491a7
Original commit hash: 0754b2e0c81593fd17a06f2fd790b03e557ddbde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: e8bbd5e6974c67f7634e7b373202c0875fa2f6e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:04:43 2020 -0800 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/SmmCore: Change to hybrid core to support standalone MM.

Standalone MM driver is required for Seamless SMM Driver Update feature.
This patch is to add a hybrid SMM Core to Eagle Stream platform as first
step to support standalone MM driver dispatch. The driver runtime update
and reload will be added based on the hybrid SMM Core later.

The change is only added to seamless build target ('-su').

Hsd-es-id: 1508317865
Original commit date: Mon Oct 19 19:20:04 2020 +0800
Change-Id: I82aebe8c31709bdd75ef03da09b966b7a752fb02
Original commit hash: 9fc1e7ef11c397dd542df93b71193cf8d136e1a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf

================================================================================ 
Commit: a7f7bc83b8b43300f28c3555726490a729da1672 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:04:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Board PCDs correction: Bluetooth Usb Port

Corrected the PcdBleUsbInterfaceNumber PCD Value.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012098016
Original commit date: Fri Nov 6 14:00:41 2020 +0530
Change-Id: I1db549de2888368ae8cea087451a146318f49ac7
Original commit hash: 957153e6bf80c26517e1644b5c5d9ef00f5c06a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 776038b9fe91345f4e4e0fc12b8a77d5bbac1db5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:04:17 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]Making the CheckAndInitializePegVga available to the external BIOS.

PEG10 link will train to Gen1 in PostMem only so moving CheckAndInitiliazePegVga API after link trains and at the end of this API, we will do disabling iGFX if we will detect external graphics card on PEG10

Hsd-es-id: 1508463638, 16011818855
[
Original commit date: Tue Oct 27 14:30:42 2020 +0530
Change-Id: I896173c345baa7bdc3774325d2d4204d4013b551
Original commit hash: 2d8c7c63dca63831815c8d9a63b68b728c5fcc7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 5eb2bb091017a749d53b1b56c373f52a9d43cb67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:04:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Nov 6 01:25:52 2020 -0800
Change-Id: I2ccc4db9da722b9403417a6e09bbdae23366f215
Original commit hash: 51fadf1e2569f9fe9999e1ba0a04e7b332820064

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3907cd2ca52239934dbd6d516a40de63933e849e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:04:03 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/P2SB: Update P2SB device initialization

P2SB device in Integrated Boot Logic (IBL) has some differences
comparing to the device build-in PCH.
1. There is no PSFs in IBL so masking PSF EndPoint devices in P2SB
should be removed from the procedure.
2. Device hidding is handled in different way than in PCH
3. IBL's P2SB doesn't support IEC disabling
4. IBL doesn't support LegacyIO Low Latency
5. IBL doesn't support Parity Check
6. IBL doesn't support IOSF-SB Posted Write
This change updates P2SB initialization procedure specific
for IBL.

Note:
The update has been done according HAS revision V.18

Hsd-es-id: 18013313057
[
Original commit date: Wed Oct 14 18:31:59 2020 +0200
Change-Id: Iad1048234f6f454ce2ce22c6825edc477234c5d3
Original commit hash: 7a250fbff883603d5510a56c3c5d83ba925295f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c

================================================================================ 
Commit: 9bcda4191eb1be4a0ca28108db06892b8f027d72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:03:33 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakeSBoards: Disable pre-boot DMA protection on ADL-S

Disable pre-boot DMA protection for mAlderlakeSAdpSDdr5UDimm1DAepConfigPatchTable

[
Hsd-es-id: 22011643113
Original commit date: Fri Nov 6 14:54:52 2020 +0800
Change-Id: Ifa33fecbf37267b757c64616bc6e0980999fe2c1
Original commit hash: c7a8eaf2f761bde602dc6b1477cf4700592c413e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 2324d9d48d5fd111da4443d3547c59d52c44232a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:03:25 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0][PO] - PEG1011  avoid the use in test mode, to set the knob skip_link_training_PEG10

Hsd-es-id: 16012089351

Original commit date: Thu Oct 29 17:15:06 2020 +0530
Change-Id: I17f925bc1b6b6454e3ff3cf56087d5227ccc1ec9
Original commit hash: 0f2d75350f3069510ddc60d6a25edaf3e813acbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 01f4679d53b74849d9f82e61acf247add788add2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:03:15 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 6 06:08:14 2020 +0000
Original commit date: Fri Nov 6 06:08:14 2020 +0000
Original commit hash: c91464380cd7c844e1238db6692db5c3ec86001c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 13759f56421c1f3f4f5e03eeee393f6689e2151b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:03:10 2020 -0800 
-------------------------------------------------------------------------------- 
[NO_HSD][Disable SAGV on B-step]

Keep SAGV disabled on B-step

Hsd-es-id: N/A
Original commit date: Thu Nov 5 17:29:22 2020 -0800
Change-Id: Icd5dc7cff61882a03ea063552931f0632c3e8d14
Original commit hash: e3a512b04ef837e22ad5eff035c3e63fa6297077

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 537f28ca3ba036abb46a4827a456326b5abebeb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:03:06 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/UpdList: Update UPD list for coreboot

Add 'Lp5CccConfig' FSP-M UPD for coreboot build.

Impact Platforms: ADL
Hsd-es-id: N/A

Original commit date: Thu Nov 5 20:41:26 2020 +0530
Change-Id: Ia8bc1d43c6eab24aa75a6f64079da2ec25b781f8
Original commit hash: fb3a48e9cf54314855e828bba77cd6eb2b8b0059

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 6313fa803f59ec3a9fe597158af5c0a9412185ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:03:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Reverting the BIOS WA for RESET_CPL register programming since a pcode patch is available.

Hsd-es-id: 16011776762
[
Original commit date: Thu Oct 22 10:18:23 2020 +0530
Change-Id: I0b19c31b54a33371fe2308ef812c46f9729a5a94
Original commit hash: bf97e0a7509b64051ad3af480b48519af5670d07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 0f0fc44f94fc03f2e686d8d0767b502817a487aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:02:56 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakeSBoards: Disable pre-boot DMA protection on ADL-S

[
Hsd-es-id: 22011643113
Original commit date: Fri Nov 6 10:26:16 2020 +0800
Change-Id: I35f9d07f2eaaf7e3bbf48d63e8aff6db9377c833
Original commit hash: 37b1c702dac786d5207da74755781eac3ee6d693

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: c4742d26e597616425f0960a83e63f99051dc920 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:02:52 2020 -0800 
-------------------------------------------------------------------------------- 
CSME cant access the CSME IMR space due to BIOS not enabling VCm on the OPI

Hsd-es-id: 16012094007
Original commit date: Thu Nov 5 23:23:55 2020 +0530
Change-Id: I323cfe8e05b7859998bc96c6b17237c5e020628c
Original commit hash: d73c5ab8c599ac5ebc286f5e4a5b7d1892a90ef4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c

================================================================================ 
Commit: c694dcd478fecb34a4691ad8a422dd28b21d999d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:02:48 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Include\Protocol\Thc: Touch Host Controller (THC) interfaces committed for backwards compatibility

- Updated Thc.h header and THC_PROTOCOL description

[
Hsd-es-id: 22011586613
Original commit date: Thu Nov 5 16:25:36 2020 -0800
Change-Id: Ic7f0413fb8081bc545976d6f6065cdc32f801ff2
Original commit hash: e86464323adb09258e15c2918cba2c4ca6bc4aca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h

================================================================================ 
Commit: 03b6ac581ec79ff1ddc231b2be091a55246c793a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:02:36 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/PlatformSetup: Enable the GCC support in Fsp Wrapper - Platform

Fix incorrect code logic, ((Any value | BIT4) == 0) is always false

Hsd-es-id: 1508491131
[
Original commit date: Fri Nov 6 08:23:21 2020 +0800
Change-Id: I2236a287550535caa97d8434927291293b954abf
Original commit hash: 96e58ccc172f469e3089a33603686fdb51ba4519

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 82958781624faf9512390c9c2604e47b01bafc27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:02:31 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Vtio: Enable the GCC support in Fsp Wrapper - Platform

Align structure with correct bracket

Hsd-es-id: 1508491131
[
Original commit date: Fri Nov 6 08:15:27 2020 +0800
Change-Id: I9e68b86271c78bc4b3c4384adae05ef2b4501e57
Original commit hash: a53153438facd5703bb4d2fb3bd68a7b4d1433c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c

================================================================================ 
Commit: 6a0172be4c2b8cd405704742bd663a3f8227bb4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:02:27 2020 -0800 
-------------------------------------------------------------------------------- 
BoardPkg/MadtX2Apic.act: Enable the GCC support in Fsp Wrapper - Platform

Align structure with correct bracket

Hsd-es-id: 1508491131
[
Original commit date: Fri Nov 6 08:08:21 2020 +0800
Change-Id: I552501564a77ca570a7e15bec38e92badf3e4322
Original commit hash: a97360ec6e9d15ff25ae7d40033e6b0fed2bbdb1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Madt/MadtX2Apic.act

================================================================================ 
Commit: a443ea638aed9cff8b5e5b8fafb7bac4876aea58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:02:23 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/KeyEnroll: Enable the GCC support in Fsp Wrapper - Platform

strncpy will assume size need to use destination size rather than source size.
Use memcpy instead of strncpy.

Hsd-es-id: 1508491131
[
Original commit date: Thu Nov 5 17:00:06 2020 +0800
Change-Id: I7f9ade0f85cdf7db2747d0181b1169eda73534ca
Original commit hash: 1ef1c880d782540f3ccd67281c9c9aa47d8c66d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildPlatTools.sh
AlderLakePlatSamplePkg/.gitignore
AlderLakePlatSamplePkg/Tools/KeyEnroll/KeyEnroll.c

================================================================================ 
Commit: 761fe58a21df109019fe31d0abd44986f3fd6987 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:02:14 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/ClientOneSiliconBuild: Enable the GCC support in Fsp Wrapper - Platform

For Visual Studio 2019 on Windows, save 10 min build time.
For Clang11 on Windows, save 10 min build time.
For GCC5.4/GCC9.3 on Ubuntu, save 3 min build time.
For Clang11 on Ubuntu, save 3 min build time.

Hsd-es-id: 1508491131
[
Original commit date: Thu Nov 5 14:01:45 2020 +0800
Change-Id: I5bbbd52d07f2e13ce42f9d208607ca8923ede37e
Original commit hash: 904133f6f8db0e3edb960ff46b7f38cc0fbb2004

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py

================================================================================ 
Commit: 2935149b13bcc1c5d38776e99e506f16f103692d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:01:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1454_00

Hsd-es-id: no sighting
Original commit date: Thu Nov 5 17:50:27 2020 -0800
Change-Id: If531ded958c2c6a8be0225bcd72ed4b9d7d1d531
Original commit hash: c072287c1182a4911fdfcde3abafbf6b57f12e29

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d82490ffc32e48261b9ccd3caea201a6c6a19793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:01:52 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Support multiple PDT

Hsd-es-id: 16011826564
[
Original commit date: Wed Oct 14 22:31:22 2020 +0530
Change-Id: I832098d9fc2e1b0eda82bb906f9b618696664650
Original commit hash: 55e5ff2aad8ec20c00fcd39cc5d455ac145a1125

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
AlderLakePlatSamplePkg/Features/MultiPdt/MultiPdtDxe.c
AlderLakePlatSamplePkg/Features/MultiPdt/MultiPdtDxe.inf
AlderLakePlatSamplePkg/Include/Library/PdtUpdateLib.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.c
AlderLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/Setup.uni
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 62fc5392e499146a9da13818d60d2a032e2cbf7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:01:33 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012907747][ADL-S][b0][DDR5] Bios assert is limiting system from booting to windows with freq higher than 4000G2

Issue:
 BIOS hits ASSERT: "VarCheckHiiQuestion fail: Numeric mismatch" at 4400 and above

Root cause:
 Setup option for tCL has a limit of 36, while DDR5-4400 may use CL=40.

Solution:
 Increase numeric range limit for all DDR timings in setup, to avoid such issues with DDR5 / LP5 high speeds.

Additional change:
 - Remove DllBwEn0..3 setup options which are unused (legacy from SKL)

[
Hsd-es-id: 14012907747
Original commit date: Thu Nov 5 13:15:27 2020 -0800
Change-Id: I6affbf9fb813f13de91d4f1730140e8bd4e5af2f
Original commit hash: 5f82c823a086cb5d9abfd846dca3224461b8348c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: f66ba5b44aaf37e49d7c9ae775d31ebf087fb4eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:01:14 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 5 20:39:17 2020 +0000
Original commit date: Thu Nov 5 20:39:17 2020 +0000
Original commit hash: aa8e1540fd770c703f96b2d1af7c379d3e159c23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2df6feef020b1eddf107301d30ffb0c706b35839 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:01:09 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012907967][ADL-S][b0][DDR5] DDR5 byte Swizzling fail at ECT on 4400 or 4800G2

Issue:
 DDR5 DQ swizzle detection fails at 4400 and above.

Root Cause:
 DQ swizzle detection runs at the end of ECT, before the full JEDEC init was executed.
 Hence MR0 was not programmed yet, and it has a default RL value of 22.
 This RL is too short for high speeds such as 4400.

Solution:
 Issue a JEDEC reset/init before DQ mapping.
 This will program all MR's including MR0.

[
Hsd-es-id: 14012907967
Original commit date: Thu Nov 5 10:55:55 2020 -0800
Change-Id: I713cc6a60bc9369d5b1cef5d868f8508962a6314
Original commit hash: 2ed9f3b319d9bd150986b8ada1183c6477123db2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 347d4111a08e25d89ca3c488e81fbe23e939fd2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:00:41 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 5 18:52:17 2020 +0000
Original commit date: Thu Nov 5 18:52:17 2020 +0000
Original commit hash: 3a9bd583eb51e94e3e78c0d1f7e652976f5e10e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 79bca8e712149bf119ff2427ed2caf7b96490604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:00:36 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Adl: Enable the GCC support in Fsp Wrapper - MRC

1. For "? 1 : 0", GCC5.4/5.5/8.3/9.3 will report bitwise-conditional-parentheses error
2. For PrintBorder[], CLANG11/GCC9.3 will report _memcpy error
3. For sys_in_gb and cl_in_gb, it's debug only function.
4. For "else miss {}", GCC9.3 will reportmisleading-indentation

Hsd-es-id: 1508491114
[
Original commit date: Thu Nov 5 15:55:38 2020 +0800
Change-Id: Ica41b02a8e04cac80397b3e3734fb3e217aa9413
Original commit hash: b1ab4740a291dbf8d7e0292407db34098293d8d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d3756809ce043a72136a8abb25602cbfebd3fe31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 15:00:13 2020 -0800 
-------------------------------------------------------------------------------- 
BoardPkg DSC, FDF: Remove temporary workaround to invoke EFI Shell

There's a temporary WA implemented which was needed to invoke EfiShell.
DxeMain didn't support signature verification services initially,
so the FvApp, which is signed, was not verified and could not be dispatched.
This commit adds RSA2048Sha256 support to DxeMain so DXE dispatcher will
verify a signature of FvApp.

Hsd-es-id: 22011247117
[
Original commit date: Thu Oct 29 17:01:07 2020 -0700
Change-Id: Ia8e3c55b36c8ffc0d61277653df14142e0ed1f61
Original commit hash: 1069d04748364664eff0517b8ebf718ee9687460

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 8cae482197ac388f8803cbb7b702328b34dfd831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:59:36 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/UART: Update UART initialization code for IBL

UART device integrated in Integrated Boot Logic (IBL)
is compliant with 16550 standard.
Current IBL BIOS uses SerialIO UART initialization code
what is not correct. IBL UART should be initalized with
standard EDK BaseSerialPortLib16550 library.
This change removes SerialIO Uart code from IBL initialization patch.

Hsd-es-id: 18013656274
[
Original commit date: Tue Nov 3 14:24:51 2020 +0100
Change-Id: I38480694988f473a63733eac4bd141e7e377e3ef
Original commit hash: 3076375e6fc97fd073658512794b2c5f12a238da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 9a06b77f30cea3e924e68525ea5f1a5e0236682c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:58:54 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Add acoustic noise menu options for VCCSA

ADL M  :
VCCIA - no change
VCCGT - need to remove the only Fast/16.
VCCSA - add Fast and Fast/2 and make it default to disable

Hsd-es-id: 16011796205
[
Original commit date: Thu Oct 29 11:18:01 2020 +0800
Change-Id: I39d7f62c0a6050783ad1e083207686d12fdf7a36
Original commit hash: bc74c6d82fe2ad9cbfca7ac0f065001f3066ba45

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 0be855e0582c8c5f1e1b61e31e76f5efa80cc110 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:58:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Nov 5 01:42:42 2020 -0800
Change-Id: I271627fe03dbc2465441f34a19b9195eef8af159
Original commit hash: 3510cb92d0a85bd2ea6302a746800d119f327990

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 41b2a2a15a71934fd4f410e2f65260996e2f45d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:58:29 2020 -0800 
-------------------------------------------------------------------------------- 
L1.2 LTR Threshold needs device-specific handling for Teton Glacier and Pyramid Glacier devices

Hsd-es-id: 16011937443
[
Original commit date: Mon Oct 12 15:18:04 2020 +0530
Change-Id: I6322227242e6992a5b17788ff3ca052f8cf30364
Original commit hash: 28ea2513ef97cef815246b9b0d494154d7f29de1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c

================================================================================ 
Commit: a4132c586c15e24a2c874183cacb9985ce43468e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:58:20 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] GOP 1014

internal-only:
  - EDP Port-Sync implementation
  - Implement new private Platform PPI for to get Lid Status in PEIM driver
Hsd-es-id: 16012084478

Original commit date: Wed Nov 4 14:51:51 2020 +0530
Change-Id: I444e2345e8c1773ad659eb5186ebd5bf4ca439bc
Original commit hash: b8ae875d0ccdc75f8b2e435ee525c3b1e5332279

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 304c540922680fe0eb528d0b781b134519d89871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:58:12 2020 -0800 
-------------------------------------------------------------------------------- 
ADL -P (682) 28W (LP4x) BEP+ Bios support
Added ADL-P BEP+ support
 - PowerMeter support
 - GPIO pin changes

Hsd-es-id: 16011984303
Original commit date: Tue Nov 3 18:57:15 2020 +0530
Change-Id: Ie451063bbc01fe0476883926914d673c9722c379
Original commit hash: 122dd0609aa1c2ac0d80c7286f39c342c14c847c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: db4219cf6fb96efa35fef019c6e6b01a908b35ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:58:03 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SystemAgent: Enable the GCC support in Fsp Wrapper - SA

1. Remove unused variable
2. Use ZeroMem instead of assign value when declare variable
3. Align local variable in #if ... #endif
4. Align enum that structure define on SaLateInitSmm.c

Hsd-es-id: 1508491134
[
Original commit date: Tue Nov 3 10:14:59 2020 +0800
Change-Id: Ib3f54be17d97eaa33487c0938299905d182a5edf
Original commit hash: 1bf27370292756b1753eec00e39df6fa628797eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: a1ec77840da4f6f2e0e43018baa55050312d1f2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:57:58 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 5 05:27:45 2020 +0000
Original commit date: Thu Nov 5 05:27:45 2020 +0000
Original commit hash: b3c3a78bf608642ae83cce97482b568ab1b81f72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 57baaac5dc2bc372814318818e1f573c064e2273 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:57:53 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/FastBoot: Enable the GCC support in Fsp Wrapper - Platform

1. Prevent ununsed variable on FastBootHandler.c

2. Prevent always false case Variable != Variable on FastBootSupport.c

Hsd-es-id: 1508491131
[
Original commit date: Wed Nov 4 15:42:30 2020 +0800
Change-Id: Ie9847ae607fb79e447046a502774d9101915a311
Original commit hash: 6703435b27c14e356f5d4509a99b3c520639b518

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c

================================================================================ 
Commit: 37a0d6e74d2a36daed1598e867bac367e7646cd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:57:48 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Rst: Enable the GCC support in Fsp Wrapper - Platform

Remove //#define, it can't identify by GCC

Hsd-es-id: 1508491131
[
Original commit date: Wed Nov 4 15:36:06 2020 +0800
Change-Id: I8629564170754de74a30f389eb946cb200487d8c
Original commit hash: 692b62a515bf412438407af8a7c86401bb1e9c29

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Ppi/RstConfigPpi.h

================================================================================ 
Commit: afb513dfa9d15dd0185817d1ccad7071d226ef11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:57:44 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Dnx: Enable the GCC support in Fsp Wrapper - Platform

Align BootFailTriggerDnx with EFI_RSC_HANDLER_CALLBACK on ReportStatusCodeHandler.h

Hsd-es-id: 1508491131
[
Original commit date: Wed Nov 4 15:19:37 2020 +0800
Change-Id: I704d73fc97b30b74784f8fc7f21926b68858e888
Original commit hash: 8f7895c8ba9d73be3e8977a8deae924034591797

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.c

================================================================================ 
Commit: 92c9eb1d6b7c37bd1e672c5095e5d2c8c04f608d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:57:36 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012898397][ADL-S][B0] PeriodicDCC setting not restored in fastboot

Issue:
 Periodic DCC feature is disabled after Fast boot.

Root cause:
 Periodic DCC registers are not part of save/restore table

Solution:
 Add Periodic DCC registers to S/R table, per SAGV point:
  DCSCTL0              0x3CA8
  DCSCTL1              0x3CAC
  DCSCTL3              0x3CB4
  DCSRUNMODE           0x3CCC
  TXDLLSIGGRPDCCCTL34  0x3CD0
  TXDLLSIGGRPDCCCTL35  0x3CD4

[
Hsd-es-id: 14012898397
Original commit date: Wed Nov 4 12:49:26 2020 -0800
Change-Id: I2fff0cb3ccd55767582dcfee91135a858d3a3270
Original commit hash: 9b23de1bec11528b19e96bf980766d0324cbf962

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 89c9e7a4b29ed370d576504fd40ea2ad00a678cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:57:07 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/pmc]:Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual = 0x0

Changing the value of Cppm_CG_Pol2a register

Hsd-es-id: 22011628021
[
Original commit date: Thu Oct 29 16:46:09 2020 -0700
Change-Id: I2526d025d3e2ffbddbbce86b8b3081c6a6c9a5bd
Original commit hash: 30fa705bac061684dfad67a286df1ca197adaff6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 1ab4b56190c0cbb8bb7b09354f0092fb0a655679 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:57:03 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1453_00

Hsd-es-id: no sighting
Original commit date: Wed Nov 4 17:50:35 2020 -0800
Change-Id: Ieceffd620183907efd7d9e6358feeaed4ff9d4e5
Original commit hash: b90d00881a8dc2e73f031985b9fc24cb27251b29

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a2dca31eac41e44e0c79fc0cd84c9c8221151fb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:56:54 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]BWG settings missing in BIOS 1352

Updated the programming FCUCTL register according to bwg version 1.3

Hsd-es-id: 22011380213

Original commit date: Wed Oct 14 10:15:49 2020 -0700
Change-Id: Ie1146c5831b28cabaa22a592e686ea8d2c76e112
Original commit hash: 86b15aaff6d9c78fcad7d4083ced85d03a160acb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 55f0d566463600a16a23baeffc2bab966a23f61e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:56:11 2020 -0800 
-------------------------------------------------------------------------------- 
[Bootguard][C1S] Adding a new PCD PcdC1sBtgTxtDisable to enable/disable BTG C1S package

Since ADL/MTL uses common ClientOneSiliconPkg, a new PCD PcdC1sBtgTxtDisable is defined,
for ADL it will be TRUE, so that leagcy Bootguard Library is used, we need this change
to introduce C1S for MTL.

Hsd-es-id: 14012626776
[
Original commit date: Thu Oct 15 10:48:38 2020 -0700
Change-Id: I06825d5f1b69df6c608db33f33e57f9ee4d0e204
Original commit hash: 9f54934267695aedd1d49c8077b72fb222748340

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/Include/Library/BootGuardLibVer1.h
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLib/BootGuardLibrary.c
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLib/PeiDxeSmmBootGuardLib.inf
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLibNull/BootGuardLibraryNull.c
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLibNull/PeiDxeSmmBootGuardLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuTraceHubLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ad6fe10ddc185aee8013564e71d1476e8fb07cf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:56:00 2020 -0800 
-------------------------------------------------------------------------------- 
EGS:  Cleanup IASL Warnings.

Minor PMEC non-coherency usage cleanup to eliminate warnings.

Hsd-es-id: 14012898495
Original commit date: Wed Nov 4 14:30:40 2020 -0600
Change-Id: I4b4e8082aa68c5c6216cc9470945faf4db0f848a
Original commit hash: d3f052dff5659ae80887c0e852956c3944ce9e66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoCommon.asl

================================================================================ 
Commit: 359beda3802383b0ecd348530f348c3bdd901e45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:55:43 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U] [Regression] BSOD (ACPI BIOS ERROR) occurs when ACPI D3Cold support is disabled in BIOS

Added VMD RTD3 support for TBT platform configurations

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 18012980284
Original commit date: Tue Nov 3 18:14:27 2020 -0800
Change-Id: I540172b1155ffaae22e8d3ad70e3d1439166224b
Original commit hash: eacd6864970e3550ccfcdebb9be29c182cd5fe44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl

================================================================================ 
Commit: 8946147ab8753506119e09d6620feb2a32bc5f69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:55:15 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012891786][ADL-S | DDR5] ECT updates from ADL-P CTE Part 2

- AdlPMrcConfigInit: add support for hard-coded SPD table for ADL-P DDR5 board (1Rx8 16GB).
- ProgramDeswizzleRegisters: fix DESWIZZLE_HIGH encoding for LP4/5 second sub-channel. Should use +4 encoding.
- CTE DDR5: Program RL before DQ mapping in ECT, to avoid Denali error spBinInvalidAtMrr_CL
- CTE DDR5: Use MR3 in Roundtrip Match because it has all zeroes, to avoid MRR checker failure.

Hsd-es-id: 14012891786
[
Original commit date: Thu Oct 15 22:10:08 2020 -0700
Change-Id: Iea30e68226435e28b4790cc3c6979d22daa09803
Original commit hash: c0fc5306b59a759be2493823dca4bbc45a863950

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/Include/Library/BoardConfigLib.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 718b2a97c512279226545288762b83bcfb1b91a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:54:42 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: remove gFspApiModePpiGuid

gFspApiModePpiGuid was duplicate of gFspInApiModePpiGuid from
IntelFsp2Pkg, so remove its definition and replace its references with
gFspInApiModePpiGuid

Hsd-es-id: 1507754194

Original commit date: Mon Jul 20 17:11:16 2020 +0200
Change-Id: I8022faf8e9f939539343acdaceeb601e1352ce90
Original commit hash: 712e734c920b54abc034cd6fe6a6bc4281cc1ec1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
ClientOneSiliconPkg/Fsp/Library/FspEmptyLib/FspEmptyLib.inf

================================================================================ 
Commit: dd463b80630afcddc60982dd22ca107d6dc70975 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:54:37 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Incorrect SATAGC REGLOCK register value

32 bit Pci write during Parity Error handling set blocks SATAGC.REGLOCK
bit which is set on EndOfDxe

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 18013652275
Original commit date: Wed Nov 4 09:54:25 2020 +0100
Change-Id: Idea5e4b3b2a6d7f64af885707f2ddad0284e12f2
Original commit hash: f371ec8ed8c6b7d2931e52d87dc7430afae95f34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: e3ad2e8b235fcfee11c8898a6ab61e5f554674ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:54:32 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg, ServerSiliconPkg: remove gPeiSmmControlPpiGuid

gPeiSmmControlPpiGuid in both Client and Server packages were duplicates of
gEfiPeiMmControlPpiGuid from MdePkg, so remove theirs definitions and replace
their references by gEfiPeiMmControlPpiGuid

Hsd-es-id: 1507754194

Original commit date: Mon Jul 20 17:39:15 2020 +0200
Change-Id: I09ce8d021b39a899f655499ddcaeb7e29330a070
Original commit hash: fcb4a2833a7a2e2f61fc22467a33701725b172d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Ppi/SmmControl.h
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.inf

================================================================================ 
Commit: 03a10d1defb7709a9d36c4a97f0dc59dd762a84f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:54:27 2020 -0800 
-------------------------------------------------------------------------------- 
ClinetOneSiliconPkg: HdAudio IP cleanup.

Removed unused libraries: HdaLib, PeiHdaInitLib, DxeHdaNhlt
All PeiHdaInitLib functionality are covered by PeiCavsInitLib/PeiAceInitLib.
All DxeHdaNhlt functionality are covered by NhltFeaturePkg.
Hda Device number and Hda Function number values should be used from PchPciBdfLib.
Removed unused Dmic definitions.
Removed unused Sv settings.

Hsd-es-id: N/A
[
Original commit date: Wed Oct 28 13:57:04 2020 +0100
Change-Id: Iba397b258761f9b560e968ba5737bbfb7d3a0509
Original commit hash: 6adc1f43c30e40fb31cd1e1f71467df3e524a79a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/DxeLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/DxeHdaNhlt.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/Include/Library/DxeHdaNhltLib.h
ClientOneSiliconPkg/Include/Library/HdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.c
ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.inf
ClientOneSiliconPkg/IpBlock/Hda/Library/HdaLib/HdaLib.c
ClientOneSiliconPkg/IpBlock/Hda/Library/HdaLib/HdaLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: 911eb111538839e211b310f444f529566ab5915c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:54:06 2020 -0800 
-------------------------------------------------------------------------------- 
BoardPkg: ACPI v6.3 Support

Update FADT minor version and also related definitions

Hsd-es-id: 16011783213
Original commit date: Fri Sep 18 21:04:21 2020 +0800
Change-Id: I98c81acd516eb7cbb51d9dfdee474fa18aa42c1c
Original commit hash: 09960ef0dec62807643126c607ba4acfedae449a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.3.act
AlderLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.3.h
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/EC/EC.c
AlderLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: 6f1d6ecd90d1ffcb04e0608462f11d1ebf09217c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:53:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Wed Nov 4 01:41:41 2020 -0800
Change-Id: Ibe96ec36ce36cade3edaccb31b423a3996589406
Original commit hash: 8b7e196290db8e84d7aa1a95ff3bc54dd8319ee4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 38f2b0e7cd3fbe3082e58e9beb5e9837bdc2f1dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:53:38 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Security: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable on SecureIntegratedGraphicsConfiguration.c
2. For array assign value, need to use static to prevent _memcpy error on PeiCpuPolicyUpdatePreMem.c
3. Remove unused variable on SecuritySetup.c

Hsd-es-id: 1508491131
[
Original commit date: Mon Nov 2 08:54:08 2020 +0800
Change-Id: I6e9ba42b5ffbc7a833835480159413442c664561
Original commit hash: 2d81123ef149f49f0ecdcc69dff7aef0e52476b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SecuritySetup.c

================================================================================ 
Commit: 6a2502c1954f267bdb20ef8bb99dd2c6c914b993 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:53:29 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Tbt: Enable the GCC support in Fsp Wrapper - SA

Align VproTbtDockNvsEndOfDxeUpdate with EFI_CREATE_EVENT_EX on UefiSpec.h

Hsd-es-id: 1508491134
[
Original commit date: Wed Nov 4 11:04:23 2020 +0800
Change-Id: I1ec4462a88ffabd001e7cc3e60b44993bdbe0d9d
Original commit hash: 35ffc9a743ccb3fb3474cb2316169715c042a228

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.c

================================================================================ 
Commit: d09f16019346d14d9b44e5eefa6dd552a7f6d5ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:53:05 2020 -0800 
-------------------------------------------------------------------------------- 
Force Power becoming obsolete for any functional flow

Removed force power policy
Moved force power gpio init can move to board init package

Hsd-es-id: 16011663741
[
Original commit date: Tue Nov 3 06:52:36 2020 -0800
Change-Id: Ie87f87d4052e4a84abe5e60cfec87bd8737b766c
Original commit hash: f434466d661a83a503c070d8cccc4d193819a7f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Include/PeiDTbtGenericStructure.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeDTbtPolicy.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtNvs.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: e7d18d72719fa1a12f51251a42d1640704780e69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:52:56 2020 -0800 
-------------------------------------------------------------------------------- 
Added PD Spec for ADL P 682 15W PO SKU.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: NA
Original commit date: Mon Nov 2 12:03:46 2020 +0530
Change-Id: Id1aa30b5949620e0af9254b3776e6a3204f752e9
Original commit hash: 17b75c39fc2f0b4d0715725ac8cb5cce7b7f2a3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h

================================================================================ 
Commit: 83b717eb8861505777e720a9e44948b988d3006b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:52:48 2020 -0800 
-------------------------------------------------------------------------------- 
BIOS doesn't support 601 SKU(DID isn't correct)
 - Added ADL S 601 DID to CPU identifier

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012071898
Original commit date: Tue Nov 3 14:39:00 2020 +0530
Change-Id: Ib16e6a662b1c3ba3a387993c8e0e0d3a4fd8c847
Original commit hash: 7525f674503ea0a19dbe8d135aa08b03fe018e27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: b321b9e81db227bab84e8326704a95717fe87d2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:52:26 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/TraceHub: Enable the GCC support in Fsp Wrapper - PCH

Align fuction implement with TraceHookLib.h

Hsd-es-id: 1508491115
[
Original commit date: Wed Nov 4 10:48:32 2020 +0800
Change-Id: Iedcf09ed45464c06eca5366427e58fb91ddab34e
Original commit hash: 1db4fd8f50483e905c5f0c472b310c012c7d7eed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c

================================================================================ 
Commit: b8c7af7c7eaef95235f6b0a736c1870c0bb662ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:51:53 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Usb: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable
2. Align correct enum with structure

Hsd-es-id: 1508491131
[
Original commit date: Wed Nov 4 09:04:26 2020 +0800
Change-Id: I6fc6199d4ef31337ec051fee029b9711430b40ae
Original commit hash: 8feaa10c0e54af41fb0d658b8094cc15e25f81e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciInterface.h
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciTable.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciUtility.c

================================================================================ 
Commit: 55b19ac60c973445545dc6b3024e65dd9454a2f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:51:48 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1452_00

Hsd-es-id: no sighting
Original commit date: Tue Nov 3 17:48:50 2020 -0800
Change-Id: Ifbd1b412d5e4796390880ca615df7e277272b893
Original commit hash: a31204ab0641c5184dc6b425dbea53d03ab6b7c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b7d8087d4f2fe883eb83c071c13d92646273c27a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:51:35 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLCPU+ADP BiG][Security] BIOS Guard Module Update 0x1307 (2.0.4871)

* Integrate BIOS Guard module 0x1307 (2.0.4871) - NPW Signed
* Increased BIOS SVN to 1451
* Module 0x1307 supports ADL-S/P/M CPU

Hsd-es-id: 16011853303
Original commit date: Tue Nov 3 09:59:54 2020 -0800
Change-Id: I32d39c66cad2a93671ff0cfdd04a98d6f92d217e
Original commit hash: 7359d8bceff304c554e7ac394c681c8a5a201ef6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 0ea53708517f80b9c508280e6d450deba162fa50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:51:13 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 3 20:00:10 2020 +0000
Original commit date: Tue Nov 3 20:00:10 2020 +0000
Original commit hash: 8fa8cce8e4df59f994ebfa753c0a8248ef99d7f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e4ceafc105ced9abdeeffe8a53c1e297af343b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:51:08 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1508378896][ADL MRC] Enable MARS feature only in symmetrical configurations

Enable MARS feature in CCF.
Copy MARS related registers from memory subsystem to CCF IDP registers:
 MAD_INTER_CHANNEL
 MAD_INTRA_CH0/1
 MAD_DIMM_CH0/1
 CHANNEL_HASH
 CHANNEL_EHASH
 CMI_MEMORY_SLICE_HASH
 CMI_MAD_SLICE
Only enable MARS in symmetrical population across controllers / channels / DIMMs.
Call MARS init in non-cold flows as well, because these registers are not in S/R table.

Hsd-es-id: 1508378896
[
Original commit date: Wed Sep 9 11:01:08 2020 +0800
Change-Id: I3032f004237f62f544255dcbc16d35435d79cc6e
Original commit hash: 43b97987fc2e4fb7db4a3bc57b30678e02f5d76d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: b4aa2acabf22bbf41fc4b80923914384c07e238f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:50:47 2020 -0800 
-------------------------------------------------------------------------------- 
Fix DMI Replay Timer value mismatch as per BWG 1.4

Hsd-es-id: 16012067242

Original commit date: Mon Nov 2 19:40:20 2020 +0530
Change-Id: Iad62fd7a903efcf361e7afdf1888439e26f38f0e
Original commit hash: 8958534f3271b123876d10782998114921f9466c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: fdaee4959367b3fbbe0d521dd952cdd670e45746 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:50:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Adding Debug Messages related to TCSS.

Hsd-es-id: NA
[
Original commit date: Fri Oct 23 15:56:27 2020 +0530
Change-Id: Iebd599d70d6877446d9404e448ff6422fab13a90
Original commit hash: 8befbf3af20ec375c25cfd4e096bcd12bfe83a6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c

================================================================================ 
Commit: 4094cb84cc8fae297e2a5aecffd53152054d7aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:50:07 2020 -0800 
-------------------------------------------------------------------------------- 
AutoThermalReporting BIOS setup value is not passed from Setup to HOBs

Hsd-es-id: 16012066699
[
Original commit date: Mon Nov 2 20:12:34 2020 +0530
Change-Id: I49ad89a71908ad5a89beb4984782889cf749c7a4
Original commit hash: fb84779ebd15f3fa5e3836715402583c48d9dec0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 7a0f8fa7555e211d216bc9707b514a4e834ca9da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:50:03 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Adding PcdDTbtEnable PCD as Switch/Build flag to enable or disable Discrete TBT Feature of Platform Sample Package.

[
Hsd-es-id: 14012881651
Original commit date: Wed Oct 7 20:03:44 2020 +0530
Change-Id: Iade61e0af9cca195d2ed75b3ed1f2db5178a31ab
Original commit hash: c7e76b67b25e24c7c54239562c9576390f0be27f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibrary.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLibNull/DxeTbtSecurityLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLibNull/DxeTbtSecurityLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibrary.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformDxeLib.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.h
AlderLakePlatSamplePkg/PlatformPeiLib.dsc
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 6dc883b9f508d46148091574b6741c9f42100527 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:49:56 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove unused IpBlock code for PCH IPs

Removed verX files which are no longer required by any project.

Hsd-es-id: n/a
Original commit date: Tue Oct 27 12:18:36 2020 +0100
Change-Id: I7bf46c31e1109fe1935e344be46c75f2ac80784d
Original commit hash: 2124d8020e1f0588e5592abc5552e6f701c30035

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibHelperVer1.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer1.inf
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/PeiDxeSmmDciPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer1.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer1.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer1.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer1.c
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer1.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer4.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer4.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer1.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer1H.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer1Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer1N.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer1p1N.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer1.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer1.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer1.inf
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer1.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer1.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibIcl.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibJsl.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/IclPchScs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf

================================================================================ 
Commit: 0609f91d5faf58486124b5a2a7edd2aa900126e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:49:39 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Bios to add Power meter support for ADL-M RVP-1(Lp4x based) Board

Add Power Meter support from the Microchip reference ASL code.
Six functions are implemented by DSM Rev.1
The PAC193X driver support for DSM Rev. 1 has been implemented starting with Driver Version 1.3.

Hsd-es-id: 16011885732

Original commit date: Tue Nov 3 12:19:50 2020 +0530
Change-Id: I76e1f460255c257a72dcdaee9eaa03fc0aa3795a
Original commit hash: e339d79a32ea3788d89d2b61a1630c9fbc691c47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: 987f26a992d832fcc31416060901de219de481f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:49:30 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/HDA: Abstract PCR registers access

To make Hda IP Block initialization code real independent
from SoC integration the Register Access method shall be abstracted.
This change introduces PCR abstraction for Hda IP Block init driver.

Hsd-es-id: N/A
[
Original commit date: Mon Nov 2 14:48:43 2020 +0100
Change-Id: I2bbc3f11d7a1391bc86a9e941f2163f9e9f5fa2c
Original commit hash: 106effe536e3889e9e7e1c399f2a7ae86ce1f471

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c

================================================================================ 
Commit: f5a853cd7114b3f94cf3e1985960463747c6a3de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:49:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Nov 3 01:28:29 2020 -0800
Change-Id: I3dd99cc6613e30af235ab73ddf573c3a1733732c
Original commit hash: f6a3f0c928e1929157543cfd6038c9691a5d5d24

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2c8aa1eb0ac7515008c8e136c3b7ea78835cfab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:48:49 2020 -0800 
-------------------------------------------------------------------------------- 
Add ADL S A0 Production Patch 0x18

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: NA
Original commit date: Tue Nov 3 12:22:46 2020 +0530
Change-Id: I4f9791ab8c987fc6fad0f3f34db722d841cecfe4
Original commit hash: 2511a0aad8f83b76d4003e0ad047ee6ffb92ed9e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fe239981652e29696d1aa62dd962347b73db1677 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:48:44 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Clean up duplicated PlatformBoardId.h

Clean AlderLakePlatSamplePkg\Include\PlatformBoardId.h

Hsd-es-id: 1508496225
Original commit date: Mon Nov 2 18:19:49 2020 +0800
Change-Id: I6759586006aef75c007cb95d7d572cdc7f750e7d
Original commit hash: 2ddf653e312c450c1344d624ddac19261ea1ab77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakePlatSamplePkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 9302db7ce465749b8907cfea2a0a76946f08c61f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:48:40 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 3 08:28:25 2020 +0000
Original commit date: Tue Nov 3 08:28:25 2020 +0000
Original commit hash: 568efca763ed3a7d4525105e4c74472c8ef3962e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c326f2470474337918717696de250fbbc66ed81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:48:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Hotplug driver is not getting dispatched if iTBT Policy is disable.

Hsd-es-id: 1508477974
[
Original commit date: Thu Oct 8 22:13:15 2020 +0530
Change-Id: Ifafd5549a79ebfcee84a99e83d5ea53ef887f817
Original commit hash: d37417b091d696b49ac92e14ae3fe2d3c045006b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/Tbt/Include/DTbtDefinition.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugItbt.inf

================================================================================ 
Commit: 7dcb0922946cedc5497dec3693bef9424f8ef9d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:48:26 2020 -0800 
-------------------------------------------------------------------------------- 
Crashlog - Add knob for re-arm action

1. Add setup option for re-arm.
2. Add re-arm to CPU crashlog flow.
3. Update data structure to align with crashlog HAS.

Affected platforms: ADL

Hsd-es-id: 16011782499
Original commit date: Tue Oct 20 15:59:47 2020 +0800
Change-Id: I6e0c4565d692130b4fb20e84775c1ecbf9e06d65
Original commit hash: 85bada473b7c198400a7156adce684ad99890883

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.uni
ClientOneSiliconPkg/Include/Library/TelemetryLib.h
ClientOneSiliconPkg/Include/Register/TelemetryRegs.h
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c

================================================================================ 
Commit: 76df20c7f8e65b78b88dc1e09c2ab8f16f61e510 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:48:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][LP-5][integration_step_event] Enable Multichannel MRC for Lpddr5 on CTE

Changes:
-> Program MC_INIT_STATE register as per IpChannel

Hsd-es-id: 16011088146
Original commit date: Thu Oct 29 01:48:34 2020 +0530
Change-Id: I770717ca881188df95c0dec154c26c4bed4170ad
Original commit hash: a9ea1e10ec5a63a71a8c287c969123e0696a0c06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8b0da83a9dd8350f846d8f417a73200f0ef07c89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:48:13 2020 -0800 
-------------------------------------------------------------------------------- 
[ACPI] CPU PCIE RP ACPI Device dynamic address support.

Dynamic PCI Address (Device and function number) detection of CPU PCIE RP
ACPI device's _ADR ACPI Method. CPU PCIE RP address may vary from SKU to SKU.
So based the SKU detection we will save the CPU PCIE RP address in NVS
variable and pass it to AML code to be used by _ADR method.

Hsd-es-id: 1508478065
[
Original commit date: Fri Oct 9 18:25:50 2020 +0530
Change-Id: Ib5c3f7bcec7432ce6e64ede8e3672b175f3272f1
Original commit hash: 4a8ca8ab2208b98d1e973e6fcbf538fa7d73fef3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 0e8af8c05125ddfb278976cf56fdcd2c9c624521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:47:45 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component"

This reverts commit 224c8eae9b75d220d5f5ee14fb02043f55698716.

Hsd-es-id: 1508473491
[
Original commit date: Mon Nov 2 22:35:20 2020 -0700
Change-Id: Ifd160d5c1746078d3e5959a3dacc82bd42161e6e
Original commit hash: d84b8194b5e8ecca5048926ec18178d9896c29b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: f4243fd6d751b45c52d348df2a75d8cd1ea7c849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:47:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U][FMP] Microcode update fail, if support FMP microcode update.

This issue is appear when FIT table has been destroyed and boot guard disabled.
This issue is related two parts of root cause.

The first issue is the address of first microcode not correct, because the value
of 'PcdCpuMicrocodePatchAddress' was overridden in boardpkg.fdf, original implementation
is match to unsupported FMP microcode update feature.
The second issue is the offset of microcode(microcode size) incorrect when the
first microcode located and not matched with CPUID, next run of locating microcode
will add an offset that the value is from microcode binary's header parameter,
it's the older mechanism and not satisfied support FMP microcode update feature's
slot size that define in prep.bat.

The solution is to fix the microcode start address and size, and fix the search
algorithm in FSP.

Hsd-es-id: 1508419417
Original commit date: Mon Oct 26 12:12:09 2020 +0800
Change-Id: I62d3a40ea63551b20ded7a1fa6d5d8893dc3fe21
Original commit hash: 340920444d53de396ac111bdfe81957e57059de8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
AlderLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: aa9a0f663d4a692a5e41f62fb149b0f725e7867e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:47:13 2020 -0800 
-------------------------------------------------------------------------------- 
Remove unnecessary FspHeader module build before FSP

Remove FspHeader module build from BuildFv.cmd and BuildFv.sh.

Hsd-es-id: 1508499792
Original commit date: Mon Nov 2 18:17:12 2020 +0800
Change-Id: Ia9f7a60aa87eff4f7fcf0ef5ad610457723ffc96
Original commit hash: 8c950893ba2b865d3cf7052b8771272dc4afb389

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: b8abf712d2ac70230c726e3adf595d18ad344f52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:47:08 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/VR: Add user menu for VCC Demotion

VCCIA Demotion can be configured in 3 states:
 * Enabled (default setting in PCODE)
 * Enabled with User Config
 * Disabled

The change adds the user menu for VCC Demotion control.

Hsd-es-id: 1508446497
Original commit date: Tue Oct 20 19:37:08 2020 +0800
Change-Id: I651d16ea956f785649e4b15c605fcd3fa6333504
Original commit hash: 22f86240832dcbd45b685dabfa72dfe63878e79b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 29ec0adabf6908634972b5220a081baba400fadf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:47:03 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Skip Opal Password Console When TDS is Enabled

Once Trusted Device Setup is enabled, skip the Opal Password console
prompt since the system disk is locked during manafacturing and
end-users has no idea of what the password is to unlock the system disk.

Hsd-es-id: 16011954260

[
Original commit date: Tue Oct 27 16:15:54 2020 +0530
Change-Id: Iec30655e60e01e620776f210190071c0917943c1
Original commit hash: 667a53da93554e295dd39d8d6022791d7a8d06c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 73fe2bfb84fe19c6047b6566e76fb13af211eda1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:46:58 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Board PCDs correction: TouchPad Irq

Corrected the PcdTouchpadIrqGpioPolarity PCD Value.

Hsd-es-id: 16012042017
    [
Original commit date: Tue Nov 3 08:05:15 2020 +0530
Change-Id: Iff07451aa7b75c7a453039db6d4748d6e184fb54
Original commit hash: dfd995b2408d98661cf6d082f56a0b9023eff854

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 64810da648fc8c80ab3a815efa0393932338817d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:46:42 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/UiApp: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable on BootOption.c, FileExplorer.c and UpdatePage.c
2. Correct code logic to prevent always return false on BmLib.c

Hsd-es-id: 1508491131
[
Original commit date: Tue Nov 3 09:12:10 2020 +0800
Change-Id: Icb1c2d6f68da4a04789118c8c3b738a642c9d3d7
Original commit hash: 32d49b975fe3ce646c6eef0ea58c8946d4bf823c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/BmLib.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/BootOption.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c

================================================================================ 
Commit: 49b4804823b6da242d0d7dd6835633089f1a4605 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:46:29 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1451_00

Hsd-es-id: no sighting
Original commit date: Mon Nov 2 17:53:10 2020 -0800
Change-Id: I6c33adb9aee715d46a3cfe8b3cc7169c9ea9d60e
Original commit hash: a87b6c6b880ccb350bb6bc19129046faa4794fa9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4efdda5638c0546884c552407439c6bdf44b3fdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:46:20 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] CpuFeaturesPei should not link a different Debug Library than rest of FSP.

Remove DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf

Hsd-es-id: 22011305569
[
Original commit date: Fri Oct 30 14:43:45 2020 +0800
Change-Id: I9be737d631ee403daf5faeb9b27c5b2c087f1d0a
Original commit hash: 192ee4f43b1db06b89a2065f2ee43bfe33f0148b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc

================================================================================ 
Commit: 1cd5a8094df777bd8a1796a31d8d0f45a7ee9722 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:46:16 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component

Hsd-es-id: 1508473491
[
Original commit date: Wed Oct 28 16:55:12 2020 +0800
Change-Id: I947b4902375ed5cf6e39945a4f1fb8ef2308bc43
Original commit hash: 224c8eae9b75d220d5f5ee14fb02043f55698716

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: b04eb43e1036828e7a56a8f90fee9fec8bcfd2e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:46:07 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Enable the GCC support in Fsp Wrapper - PCH

1. Remove unused variable
2. For array assign value, need to use static to prevent _memcpy error
3. Align using case by #if .. #endif

Hsd-es-id: 1508491115
[
Original commit date: Mon Nov 2 09:07:58 2020 +0800
Change-Id: I95c01e1a9eb300a43a90c3a18139a61f272f128d
Original commit hash: 18f28415593495c6bf4c3214664a8f77a9a1d9b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Include/Library/PeiDxeSmmReserveMmio64SizeLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
Features/Audio/SndwFeaturePkg/LibraryPrivate/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.c

================================================================================ 
Commit: 0a34245b5821afc17ec8434d724486b57c99a31e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:45:33 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 2 23:28:00 2020 +0000
Original commit date: Mon Nov 2 23:28:00 2020 +0000
Original commit hash: c9aaabff9a4d20a4e110522e64404c40abeee5ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b0d58ac652b9ef9b423bbde9bd30cb11fd52128e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:45:23 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012057577][ADL-P | LP4 LP5] Sync LP4 initial ODT, RCOMP and Vdd related settings from TGL to ADL

Changes:
1) Sync below ODT and RCOMP settings from TGL.
   DQODT: 1R-40, 2R-48
   CAODT: 1R-48, 2R-60
   RdOdt: 40, WrDS: 40, WrDSCmd: 30, WrDSCtl: 30, WrDSClk: 30
2) Vdd is derived from Outputs->VccddqVoltage instead of fixed Vdd of VDD_1_10.
3) Enable Inputs->VddqVoltageOverride knob to update Vdd through setup knob.

Other changes:
1) Set DataDqsTxRxCtl.Bits.dqstx_cmn_txvttparkendqsn = Lpddr for DQS overshoot protection.
2) Set LP4 SafeConfig frequency to f1067.

Hsd-es-id: 16012057577
Original commit date: Sun Nov 1 22:29:08 2020 +0530
Change-Id: I260078495a875d3e628b930447c95da6437847ac
Original commit hash: 6da5543d854023c5f4f588e4bd2adb6bbdb565f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 36fcae89ad8241de928c7e58f3838b571c1144cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:45:02 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 2 21:54:15 2020 +0000
Original commit date: Mon Nov 2 21:54:15 2020 +0000
Original commit hash: a48fdb86f7c28117c955e9be481ec1fdcce7c9f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9da935d7d01f7acaf9bc981328d4c47ab6f711fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:44:54 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308114226][ADL-S | DDR4] Enable DDR4_1DPC

Remove Ddr4OneDpc feature disable from MrcSafeMode()

Hsd-es-id: 1308114226
[
Original commit date: Sun Nov 1 18:22:59 2020 +0200
Change-Id: I95daf05c7ef2716c5959faeb4d8c33b8d787b17b
Original commit hash: 163259f6fe4fc84a7918506d1d5d46cf46a33b7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 81bdb37490b19dcab917a20a771be733172733f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:43:55 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0]- Change default settings for PEG60/10

Hsd-es-id: 1508377162
[
Original commit date: Wed Oct 21 22:25:25 2020 +0530
Change-Id: I5d043a8084b6055c582d03521f01d01dc7e98f1a
Original commit hash: d1b5956104f37de41aac445d07eb5199b3e9ac1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: f9853c80d1380119ea2df6a4cf16b1bc0b104eb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:43:33 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Power sequence change for Touch pannels in RTD3.

 Merge from ADL-S HSD:16011767848

Hsd-es-id: N/A
[
Original commit date: Mon Nov 2 17:06:57 2020 +0530
Change-Id: Ia93d9894bead6c3a10c91ee3cf566b680030558f
Original commit hash: b3c7457233f78adc6a18c57451fc8c92fb72398a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl

================================================================================ 
Commit: bd4c1168b4cde9cc0934981ce3c0a5830c7d2db9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:43:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Enable back the PcdUsbcEcPdNegotiation to support EC-PD Design.

Corrected the PCD PcdUsbcEcPdNegotiation value to TRUE,
as ADL-P supports EC-PD design, for communication between EC and PD.

Hsd-es-id: 16012042017
    [
Original commit date: Mon Nov 2 19:20:34 2020 +0530
Change-Id: I51d788da6bce2c1304349e0e916ca16535acd5f5
Original commit hash: d102b7bed8bff5bdc50d79991be7e5a1f9a13f3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 36671375d5c32af57aa3b17833540b418d7085c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:43:15 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Board PCDs correction for ADL P RVPs

Corrected the below PCD Values.
- PcdXhciAcpiTableSignature: Incorrectly re-updated in DXE.
  Removed duplicate.
- PcdWwanFullCardPowerOffGpioPolarity: Corrected as this PCD expects the
  Tx State value.
- PcdSataLedEnable: Enabled this PCD in board rework case.
- PcdUsbcEcPdNegotiation: Changed to FALSE as it is Ec-Less PD Design.
- PcdTouchpanelRstGpioPolarity: Corrected as this PCD expects the
  Tx State value.
- Updated the PatchTable updation in Dxe Phase.

Hsd-es-id: 16012042017
    [
Original commit date: Mon Nov 2 13:48:06 2020 +0530
Change-Id: Iedb089bd81bff3f1c2a34e64dc670b4d895e85f4
Original commit hash: c737f65e671c338c9aea39cd169821085a47ad69

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 7ce1459d6042a8fefeec3e5b42d1150cd67ea58b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:43:08 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IpBlock/Pmc: PMC programming updates on IBL

There are some differences in PMC/ACPI service in
Integrated Boot Logic (IBL)
This change address the delta in PMC register definition and changes
Acpi BAR and SCI IRQ programming in order to meet the requirements.
In addition, unnecessary definitions have been removed.

Hsd-es-id: 18013202120
[
Original commit date: Mon Oct 5 14:18:15 2020 +0200
Change-Id: I411fb740867e1930be534616658e5c55e1ccdf77
Original commit hash: 6ccfaaab33545261ed9a72bd027957629edd783a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 65dcb32994518d868d4dea81fad1b7c328667bb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:43:00 2020 -0800 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg\AlderLakeBoardPkg: Remove unused SoundWire devices definitions.

Removed SoundWire devices definitions from HdaSlaveDevices.asl and used definitions already defined in HdaSoundWireDev.asl.

Hsd-es-id: N/A
[
Original commit date: Mon Nov 2 12:49:42 2020 +0100
Change-Id: Id021c824307e57ebcc59e35d2f16caa0090f2a76
Original commit hash: b7d713d191bd7648ef54d29f7987762690c00cb9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl

================================================================================ 
Commit: ce4e7c1136939640a603162d8c3bb8c54949d758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:42:34 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Need to correct Dekel Firmware status API

Hsd-es-id: 1508474528
[
Original commit date: Mon Nov 2 11:43:56 2020 +0530
Change-Id: I5097720d63aa1bb1e93bc9b109c32d9c75ad754d
Original commit hash: d1310e9a0d25689f045e6c20bdec8978df7a362b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: f87a65dfed50a40e496aa6a01bc750d1b85f7f8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:42:27 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Responsiveness cold boot delay due to PreMemSaOnPolicy Module

Moved the CpuPcieCheckforLinkActive() call to post-mem for all Root ports.

Hsd-es-id: 22011571914
[
Original commit date: Thu Oct 29 14:46:59 2020 +0530
Change-Id: I3a0248da103bb984538eaf7ea55cc527db312ca9
Original commit hash: 54c7afaf17dc06feeda3d774c5f70691a3d92c71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: caaf609c614ec8544ede1cffce1c634251429565 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:42:13 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: Update the setup option and Policy as per ADL P RVP

Update the CNV GPIO to F4 and F5
If CNVI is enabled UART2 should be disabled as GPIO pin is shared.

Hsd-es-id: NA
[
Original commit date: Thu Oct 22 20:51:44 2020 +0530
Change-Id: Ibee7568e7d85d41f4d5eccd9ffd814a88aece740
Original commit hash: ef541cdcfc66b3a7c1351bcf0a7961efcbabcf1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 35839f3425c025b14b73bfac787ed09c5e62b48f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:42:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Nov 2 01:39:55 2020 -0800
Change-Id: I0dd4c97fa463101cdbee80648e26bbc7b7bd5990
Original commit hash: e0a5202165bf40352e6cc0c50b6c0af29581231f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f5478818351ff4b41f17f639454eab4ae695e4ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:41:26 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Chasm falls: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable
2. Align function implement and function define
3. Global variable duplicate declare

Hsd-es-id: 1508491131
[
Original commit date: Mon Nov 2 08:33:43 2020 +0800
Change-Id: I91b4b84f9a2f6774dba02b31931a36f493ce39ed
Original commit hash: fd0ef2c3e33ab9248e6e7355c4e6614266aa7a25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/ComponentUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDependencySupportLib/FmpDependencySupportLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
AlderLakePlatSamplePkg/Features/TcssRetimerCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
AlderLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c

================================================================================ 
Commit: dfdb884a344ebefe98ef152e3cb9b11b5f31d223 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:41:08 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 2 08:45:45 2020 +0000
Original commit date: Mon Nov 2 08:45:45 2020 +0000
Original commit hash: 86a3f3a66fb7118f98f6f777a6dc2eacd4c22bf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 45e5138810f0eb29067ed91bcfa10069ffd26d6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:40:59 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: BIOS to remove the option to disable C6DRAM Mcheck
- Disaggregate MCHECK flow with C6DRAM

[
Hsd-es-id: 16011887553
Original commit date: Fri Oct 16 03:11:23 2020 -0700
Change-Id: I705dca2c61ec9540f243d2e35c46f32e4686e98b
Original commit hash: 1e1153bf6c34819f722f84276af2f9c103a737d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: eb7ce12e0fedb871fd0981ed0b3692da54652e36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:40:50 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012871621][ADL-S | DDR5] ECT updates from ADL-P CTE

1. MrcIssueMpc: no need to go to 1N mode
2. Roundtrip Match should be called after DDR5 ECT, because we only do partial JEDEC Reset before ECT.
   Move MrcRoundTripMatch to a separate task in the MRC call table, invoked right after ReadLeveling.
   This way it will be called at the right spot in silicon and CTE as well, in gate and training steps cases.
3. Added more Device ID values for ADL-P
4. Add MrcChannelExist check in ProgramDeswizzleRegisters where we dump DESWIZZLE registers.
5. DDR5 ECT: FindCsTrainingLimits: shift CS PI to 0 after the sweep, and before CADB stop.
   This is to avoid DRAM latching a wrong command because CS PI is shifted to the right and CA pins will change value during CADB stop.

Hsd-es-id: 14012871621
[
Original commit date: Sun Nov 1 19:51:54 2020 -0800
Change-Id: Ic45e1b8aaa86043a32bbfe9245220b3d425d3dbb
Original commit hash: 15d7bf48e18f29e8c1063eafdc368def949fc21c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 3a2972d85fd0b605e81b92e04d76d84063020e1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:40:39 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S AEP] - ADLS Aep new setup variable not get updated via. patch table
Changes made to update setup variable to get updated via. patch table

Hsd-es-id: 16012044487
Original commit date: Thu Oct 29 16:49:04 2020 +0530
Change-Id: Ia5c556f955c4d33f134ce87c4696852b697dd815
Original commit hash: c5f0d4d0fbc381fb2022d4af5d4ba0b45643551b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 30c433799831cd98eda95bb8534debf189a3324b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:40:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][MR]Change request to BIOS - GPIO behavior definition

1. 10ms delay in RTD3 entry, S3/S4/S5/reset, plus 10ms delay in BIOS boot phase for S3/S4/S5/G3 exit.
2. Optimized _SB.PC00.RP09.PWRG

Hsd-es-id: 1308027828
[
Original commit date: Thu Oct 29 00:08:28 2020 -0700
Change-Id: I9b3d88921a73028db032178ff45b9988fb14409b
Original commit hash: 77a390ab66a8a3979bd7f5442fdf1c9ef2ff1664

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: db8cad5c56a891d26a14286cd2c17220e65b5176 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:40:13 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 2 07:42:13 2020 +0000
Original commit date: Mon Nov 2 07:42:13 2020 +0000
Original commit hash: 60af1bf4d810d7470b460c41c17454ce84f4ab35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9328be8730cb8711a63e14be8c41c616a1eb333d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:39:47 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGLU/Y-B0][MRC] DqTimeCentering overrides the status for previous rank

Issue
In DQTimeCentering1D, if Rank 0 has a failure (e.g. on LP5 there is a case where Rank 0 has low margin, see attached log), but Rank 1 is ok, the error status is cleared and the algorithm will false pass, resulting in subsequent training failures.
This is true for all tech but we detected it on LP5

Fix
ChangeMargin should never fail unless parameter is invalid, getset hash is undefines
or MRH engine times out. Therefore its good to check status for ChangeMargin function as well but the way this should be handled is that MRC checks CPGC error status and updates the Status variable and ChangeMargin updates another status variable. The function returns an OR of both these status variables.

Hsd-es-id: 14011538271
[
Original commit date: Wed Oct 14 20:53:11 2020 +0530
Change-Id: I1def01198eed5652e2fc630effa959abcb49db16
Original commit hash: fc98facccbc0e3a8af9db0cd258bdfb4d71eeb20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: fec9141b63ea8d92636146087ef27d44aefdcfb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:39:37 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/P2SB: Remove redundant function definitions

Remove P2sbDevNumber / P2sbFuncNumber in P2sbLib.h

Hsd-es-id: 1508488611
Original commit date: Mon Nov 2 11:03:24 2020 +0800
Change-Id: I22caa545258c968e6cea6568e7ab1ef4e2ec025a
Original commit hash: 85c9bff6d67df920c79bc148f5f7655352515ced

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/P2sbLib.h

================================================================================ 
Commit: 259486bb94e4fa29c7b7f49b7a089ed7dc84bf5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:39:29 2020 -0800 
-------------------------------------------------------------------------------- 
VCCIA VR ICCMAX is 255.75A instead of 280A
- Updated the MAX value to 280A

[
Hsd-es-id: 1308089822
Original commit date: Fri Oct 23 10:34:55 2020 +0530
Change-Id: I0fb37ae28151038e8b2be599906b3d4db0615ee2
Original commit hash: 8e99f7082846d18284d53ee864a578a70756ee93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: c4d4ea07736749a6ff7d4e47946bcfde9598ac12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:39:21 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 2 05:30:04 2020 +0000
Original commit date: Mon Nov 2 05:30:04 2020 +0000
Original commit hash: 564af239429cea87cf29005c74cde168f18c47dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d34e180d8cf4643111a0d0577effb4d9474e0a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:38:59 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/ADL[LP4][LP5] Increase CMD sweep range and add channel independent limit check for LP4/5

[Problem]
  Port from TGL patch.
  LP5 CMD is double pumped so total CMD margin should be larger.
  We observe WCK clamping while doing [-128;128] sweep
  In CmdLinearFindEdgesLpddr function we sweep 4 parameters/signal (LPDDR5 case)
  1) WCK 2) RecEn 3) TxDq 4) CLK.
  All these signals have different limits.

[Resolution]
  Suggested solution is to add function which takes current PI value for every signal (WCK, RecEn, TxDq, CLK) and check if it can be swept [-128;128].
  If not, this function should define maximum possible sweep interval for all signals. This requires MRC to store [PiLow:PiHigh] pair for each channel.
  In case of LP4 all pairs will stay [-64;64]

[Impacted Platform]
  LP4 and LP5

Hsd-es-id: 1508406029
[
Original commit date: Mon Oct 26 13:29:20 2020 +0800
Change-Id: I7e12eae4e22d0b0e83b836d7a7c89cfc20ee15cb
Original commit hash: 216d29a6e7c4c1226c3f478c8eccbabe1cf89fdb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 027e4d1640c120fad565806d4cc4ff9c38286ba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:38:44 2020 -0800 
-------------------------------------------------------------------------------- 
Use the same max Fsp FV size definitions from FspPkg to BoardPkg

Reserved One Block for FSP-S Sign fv

Hsd-es-id: 16012020283
[
Original commit date: Fri Oct 30 17:13:09 2020 +0800
Change-Id: I031f795e1436dd2889dbe592938c0f70f9a6b8ed
Original commit hash: 3348d4ce74a61db8053d6245c4bf74dfbfa4baf9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: d2059510a610416f5f6ba1178dabac6fd74460fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:38:25 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1447_00

Hsd-es-id: no sighting
Original commit date: Sun Nov 1 17:51:04 2020 -0800
Change-Id: I9637f2a483e72e3251c8ea103ac275c2b5d35d06
Original commit hash: 208b995bad9af46b5dbb486dd6d87f2320f00a25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ac6ec28559008e9150679a7c58c02f4ab2515bb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:37:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Nov 1 01:26:29 2020 -0800
Change-Id: If16add2f82b297d15f81527120cfbbbe84db294d
Original commit hash: 6cff7f9fcea340888b505e88ee2a53f3f410032b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 866081507397ecb3a892ce63fe90601325a637ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:37:41 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sun Nov 1 04:52:43 2020 +0000
Original commit date: Sun Nov 1 04:52:43 2020 +0000
Original commit hash: eab011ac0ef7b23740aa758e7ce79a5727943365

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 863a9469ede98315cfe464eb3b8ff679f62c3bde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:37:33 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[MRC][LP5] Issuing DqVref to incorrect MR.

Update MrcSetVrefLpddr5 to follow JEDEC Spec.
For x16 devices
  if byte0
    Write MR14[6:0] for Dq[7:0] Vref
  else // byte 1
    Write MR15[6:0] for Dq[15:8] Vref

For x8 devices
  if byte0
    Write MR14[6:0] for Dq[7:0] Vref

Hsd-es-id:2208036410
[
Original commit date: Mon Oct 12 21:52:35 2020 +0530
Change-Id: I1d29819d75640e7eead617656420c00e3825f17a
Original commit hash: c0ccf74c598448b3ec4dc6a328acc34c1b0e09ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: fcef39bddac647faa6292c3f64baed4a002a57da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:37:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1446_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 31 17:48:52 2020 -0700
Change-Id: Iad0948652ceba8e8e681409351f141f95c41e4a8
Original commit hash: 8c12347437a52aee3e1a795a2adee66856bf87d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 715d36c7dd62eb516be514ed8246623befd9752c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:36:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Oct 31 01:38:00 2020 -0700
Change-Id: Iff30df5de57b3d422ba41d56af1308487c66c95a
Original commit hash: b8e0716e33f22c96dcc9ed8ccde041c15dd03113

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bf5f6a1de40c21980dd3775cab6b3f810436a7eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:36:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1445_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 30 17:48:59 2020 -0700
Change-Id: Icb89acd30f481217d0329d4c0312df9df19f130f
Original commit hash: 6e9902f9ced6944221210579a6d06699ed6e8477

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f2de5d766a5b53f89fe9a89df748e79acc3632e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:36:28 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] When we click on Httpv4 boot option for downloading , it returns back to BIOS page.

Merging 44f85cfcf63b2af6d004c7151aee0da73453fcbf from TGL to ADL.

Hsd-es-id: 16011934468
Original commit date: Fri Oct 30 21:06:13 2020 +0800
Change-Id: I3229e9c7536acaf7fe35ef7866f2e6f26e167032
Original commit hash: 8a4b71d5af7365e131cd2678065709d557db64ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 8b0289bf9c1aaacddd0ec4e6cc08160710e3aaf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:35:56 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 30 21:35:30 2020 +0000
Original commit date: Fri Oct 30 21:35:30 2020 +0000
Original commit hash: 7e392c285c66846e1d096a1bdba52c0faddc1ecb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e18a9f57f0a20f14d0fe64cc5453039cec62b672 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:35:48 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012014640][ADL-P | LP4 LP5 DDR5] MiniBios updates for LP4 LP5 and DDR5 RVPs

Various minibios updates for power on.
 - Add DQ/DQS swizzle tables and SPD tables for LP4 and LP5.
 - DDR5 BoardId update to read SPD data.
 - Update Lp5CccConfig to 0xFF to support descending CCC order.
 - Sync PlatformBoardId.h to PlatformBoardId.h from BoardPkg and cleanup TGL BoardId references.

Hsd-es-id: 16012014640
[
Original commit date: Sun Oct 11 19:28:42 2020 +0530
Change-Id: I525dcc0ad4b1ca8296f48ca2b43fd170bbe1db1f
Original commit hash: e4127045111d4f1b8cb52809b89f98bbbac6cdbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 002c63b082018ffe5428e224c3271dea7cacf98f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:35:06 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 30 18:57:40 2020 +0000
Original commit date: Fri Oct 30 18:57:40 2020 +0000
Original commit hash: fafa15025d636fb6264c82140cd01105eb921f1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1eef9f6a99e9d3c60f001dc4b6a2c39a8adcaf94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:34:57 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011991617] [ADL-P | DDR4 DDR5 LP4 LP5] PhyInit delta updates from B0 to J0.

Changes:
J0: DATA_CR_DDRCRDATACONTROL0.internalclockson = !Lpddr
CCC_CR_MDLLCTL1.mdll_cmn_picapsel = 3 (for all steppings)
J0: DDRVCCDLL_CR_AFE_CTRL1_NEW.iolvrtop_cmn_lvroffsetcal = 0x10
CCC_CR_DDRCRPINSUSED.CCCMuxSelect = 0 for LP5 Descending
CCC_CR_DDRCRPINSUSED.AltMuxLp5DEn = 1 for LP5 Descending

Other Changes:
- CtlGrpPi Hash update for LP5 per CCC ascending/descending config.
- Use CccIndexToFub[] on ADL-S only

Hsd-es-id: 16011991617
Original commit date: Wed Oct 21 07:57:08 2020 +0530
Change-Id: I170ba92c29b1547d3d464e6a7975284faf656a1e
Original commit hash: 856a0864a367a684857d89d46be847bd0b20266a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6bc4ef6b1378e5811b08a41c8e9a166384014834 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:33:49 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/SMBUS: Update SMBUS initialization code

Following PCH-IBL differences have been implemented
for SMBUS initialization code:
1. SMBUS controller cannot be disabled in IBL
Override Enable option to prevent disabling the controller
2. Power Management options aree not supported in IBL's SMBUS
3. SMBUS TCO timer doesn't support SMI generation in case of TCO timeout

Note:
Update has been done according SMBUS HAS revision V.25

Hsd-es-id: 18013326079
[
Original commit date: Thu Oct 15 15:36:00 2020 +0200
Change-Id: I41c643656dd3606a68e652d36a51881fcc69edea
Original commit hash: c864a839af9fe39b432c77db2e86b0750da80836

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchSmbus.c

================================================================================ 
Commit: 56a1451639226e74a2eeacf5b38674c73c44e1ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:33:40 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/ITSS: Update ITSS, IOAPIC initialization for IBL

The programing has been verified and updated
accorging ITSS HAS revision V.18.
We have no PSF in IBL so related programming shall
be removed from ITSS initialization code and moved
to FRU layer.

Hsd-es-id: 18013316231
[
Original commit date: Thu Oct 15 11:40:56 2020 +0200
Change-Id: I9d1b5d88a62fb0bb675ed8119176dd598c1886bf
Original commit hash: 57a778431c838bb2843e2c0ba91c5b67b01c517b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer4.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 9b0f63e8ac03acfaed84b8dd6f70511b3768f2e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:33:31 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL: Implement solution to hide devices from OS

Solution is to hide the device using a register in P2SB space.
Integ Boot Device Hide Control (INTEGBOOT_DEV_HIDE_CTL)-Offset 5000h
register is used to hide devices in IBL.
This change introduces device hide function for all IBL devices.

Hsd-es-id: 1508438643
[
Original commit date: Wed Oct 14 14:44:19 2020 +0200
Change-Id: I986c9f78d90a6e1f32c80ee68a1ba3ed2a3aa00a
Original commit hash: 040142f083a15c10ffc7557bd5dee7c59c62f83f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h

================================================================================ 
Commit: 54928d6c1b85b01a602b8ff1a75af804ed8ff17a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:33:23 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/eSPI: Abstract PCR registers access

To make eSPI IP Block initialization code real independent
from SoC integration the Register Access method shall be abstracted.
This change introduces PCR abstraction for eSPI IP Block init driver.

Hsd-es-id: 18013558872
[
Original commit date: Tue Oct 27 11:47:20 2020 +0100
Change-Id: I33ae994c439b0337ea5cb49aec5758a6846575e0
Original commit hash: 2e3717a228a79fa11c356e6a3e193aff6dd2a4ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/EspiHandle.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/P2SbSidebandAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEspi.c

================================================================================ 
Commit: c75fd6d469123bb5051ccc911978e01dc87df636 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:32:33 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IpBlockEspi: Refactor eSPI init for multichip design

eSPI IpBlock code is not comliant with multichip design
or subZero API or I1S specification. This causes a problem
with reusing the driver for more complex systems where
we have more than one eSPI controller.
This change make the eSPI driver compliant with the specitication.

The change also updates eSPI initialization code for IBL:
1. Skip Power Management initialization

Hsd-es-id: 18013470975, 18013482270
[
Original commit date: Wed Oct 21 18:07:01 2020 +0200
Change-Id: Ife90837e1ab34bb7c72ce36d4f9bc73fc4f4b10a
Original commit hash: dd32b4254eb3aa437663c7b639ec1631379f27ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/EspiHandle.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/PeiEspiInitLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEspi.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: 000cab32dbd6f2bea017bb47407b4427676c4488 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:32:25 2020 -0800 
-------------------------------------------------------------------------------- 
[ME] Enable the GCC support in Fsp Wrapper - ME

1. Remove unused variable
2. Align function implement and function define
3. For array assign value, need to use static to prevent _memcpy error

Hsd-es-id: 1508491117
[
Original commit date: Fri Oct 30 14:24:47 2020 +0800
Change-Id: I5a72711d7e27254df4a6a2e5d1319c65be9bc807
Original commit hash: ff3b0a4925456de9c33b9e40eb38571ce6803977

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryFileSupport.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Include/Library/DxeMebxDisplayWrapperLib.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/DxeAmthiMsgsLib/AmthiMsgsLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h

================================================================================ 
Commit: b2136812876159933d828b3e7ebd2d9792727ce1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:32:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Oct 30 01:26:27 2020 -0700
Change-Id: I00e2e2090a39503917bdc1d26363fb498a4b5265
Original commit hash: 55fa11b3f67a1e18d096443a05aa5b6521cb11e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 67e38323e20c6d3364fedb7f1747c2ce4ad6c153 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:31:42 2020 -0800 
-------------------------------------------------------------------------------- 
[EC] Enable the GCC support in Fsp Wrapper - Platform

Remove unuse function after d755316aaeffb2363a5bb11426e6573aac08b90c

Hsd-es-id: 1508491131
[
Original commit date: Fri Oct 30 14:10:05 2020 +0800
Change-Id: I1273615f527f8f89d3b75f2185df4580d68b66ce
Original commit hash: 28affe2b04f31712c9f0b146d395c2893afbb1b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: 637e2cad419f5674f51c705e2b1e12fc3bc241d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:31:35 2020 -0800 
-------------------------------------------------------------------------------- 
[MebxFeaturePkg] Include DxeMebxWrapperLib.h instead of using prototypes.

Replaced prototype with library include.

Hsd-es-id: N/A
[
Original commit date: Wed Oct 28 12:31:03 2020 +0100
Change-Id: I13efb695b1717dd991a7078a3a3bf36d98c20fdc
Original commit hash: 44c57634818ffd33bd73aea9f1a7aa3d996af321

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c

================================================================================ 
Commit: bbc267e3906392bcfb500063e07c95e5264ec1a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:31:09 2020 -0800 
-------------------------------------------------------------------------------- 
Use the same max Fsp FV size definitions from FspPkg to BoardPkg

Add pcd to control FSP size

Hsd-es-id: 16012020283
[
Original commit date: Wed Oct 28 17:24:57 2020 +0800
Change-Id: Ia1622c4fc3edd7d33a39eb62ae601cf90f4184dd
Original commit hash: 258db48d788c464e97fa82ab35d95f80d4604d1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 6113337ee93f63d57e193dbd1e0b03833bf57cbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:30:55 2020 -0800 
-------------------------------------------------------------------------------- 
[CPU] Enable the GCC support in Fsp Wrapper - CPU

1. Remove unused variable
2. Align function implement and function define

Hsd-es-id: 1508491123
[
Original commit date: Fri Oct 30 10:10:24 2020 +0800
Change-Id: I50afa12bef6c065c06bf35df855d2d0e7ef62fcd
Original commit hash: 527291c175d25c390a2e4d64ea68fa9a729dec8d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: 7099b4af7ccded0f0d50e67ad9b18fa66abbe2ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:30:46 2020 -0800 
-------------------------------------------------------------------------------- 
[FSP] Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable
2. Align function implement and function define

Hsd-es-id: 1508491131
[
Original commit date: Fri Oct 30 09:47:27 2020 +0800
Change-Id: I4e3874852ce00610777a3e1e072c08828d2c192a
Original commit hash: 1a74e09d14b9b4ea45a3260952ff9b3671300919

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
AlderLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c

================================================================================ 
Commit: 4050a4d56d1fcfbf49e6d2486045e97a5eb47de2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:30:34 2020 -0800 
-------------------------------------------------------------------------------- 
Fix for board ID index mismatch when using external build.

Hsd-es-id: N/A
Original commit date: Thu Oct 29 16:46:04 2020 +0200
Change-Id: I8f178e1c1b30e1fcb5b5ab0c4d11c12f304993e7
Original commit hash: 9281e90467538d51023f7a43e57aa7baabc7ade3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 0e427375d6404a3ca2c923b6692f84e3a511398b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:29:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1444_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 29 17:50:25 2020 -0700
Change-Id: Ic247e40cef312eaaf396f80a09fadb67e61f5baf
Original commit hash: 4ccd1e67475e14b858db421aa3be4c2eedd3730b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 25fde3c20e0559f0e6efd73d42c25219f5eeb99e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:28:44 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 29 18:24:27 2020 +0000
Original commit date: Thu Oct 29 18:24:27 2020 +0000
Original commit hash: 232950fa6630d23cee2aded6a92b259294414a39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d67a9bf73839a50811d52a95ac7b8ca8c7e4fa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:28:34 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][LP5][LP4][integration_step_event] Enabling Lpddr Early Command Training on CTE Part-1
Merge TGL Early Command Training Changes into ADL MRC

List of Changes taken from TGL MRC for LPDDR ECT
1) (MrcPhyInitStaticCccEarlyAfe) Save CmdPi and CtlPi into SaveOutputs structure during DDR-IO
2) (MrcResetSequence) Program Low Frequency Saved Pi values for Cmd and Ctl during JEDEC RESET
3) (MrcLpddrSwitchToHigh) Program CkeOn to 0 before switching FSP-OP to High
4) Early 2-D  Ctl Cmd Sweep Algorithm updates from TGL MRC
5) LPDDR Early Command Training Code updates
6) Merge TGL MRC Changes : [TGL][MRC][LP5] Restore host structure data for CmdPiCode/CtlPiCode during Fastboot
7) Merge TGL MRC Changes : [TGL][MRC][LP5] Set Outputs->LowFreqCsCmd2DSweepDone and  Outputs->LpddrEctDone to TRUE during the restore flow

Hsd-es-id: 14011189747, 14011189748
Original commit date: Tue Sep 1 12:10:16 2020 +0530
Change-Id: I34a0fefa15e83f181d083f16ac2dba2c8a271ef8
Original commit hash: bf8f1a32399efd0def7a8066c848f4ac99c83698

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: b39c679cb57fbfbe08840b3d348841f8b98d7072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:27:24 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][CNV][WIFI] 11Ax control via wifi DSM

Bit A - Apply changes to country Ukraine. 11Ax Setting within module certification
00 - None. Work with Wi-Fi FW/OTP definitions
01 - Apply changes
Bit B - 11Ax Mode. Effective only if Bit A set to 1
00 - Disable 11Ax on country Ukraine
01 - Enable 11Ax on country Ukraine

Hsd-es-id: 16011784123
[
Original commit date: Thu Oct 29 18:22:03 2020 +0530
Change-Id: I44e877e618900ea12504f4d510521540339eb288
Original commit hash: ebaa46df6783ac0f15d1a90e507f43b9dfaa70ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: f37e98bc3fb91adeaca6c96e6b58e7491a5f61ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:26:55 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][CVF] CVF Dependency Requirements

Native Mode
----------------------------------------------------------------------------------
Device          	Dependency	                  DeviceScope
----------------------------------------------------------------------------------
CAMERA(LNK1)            PCH-I2C/Control Logic/CVF	  SB.PC00
Flash(FLM1)             Existing dependencies(GPIO/I2C)	  SB.PC00
SPIOED(SPFD.CVFD)       No as of now	                  SB.PC00.SPI1
----------------------------------------------------------------------------------

USB Bridge Mode
----------------------------------------------------------------------------------
Device 	                 Dependency	                   DeviceScope
----------------------------------------------------------------------------------
CAMERA(LNK1)             VI2C/Control Logic/CVF	           SB.PC00
SPIOED(SPFD.CVFD)        VGPO	                           SB.PC00.SPI1
FLASH(FLM1)              VGPO/VI2C	                   SB.PC00
USB Virtual I2C(VI2C)    No dependency	                   SB.PC00.XHCI.RHUB.HS04
USB Virtual GPIO(VGPO)   No dependency	                   SB.PC00.XHCI.RHUB.HS04
----------------------------------------------------------------------------------

Hsd-es-id: 16011618745
[
Original commit date: Wed Oct 28 14:58:02 2020 +0530
Change-Id: I1c7d49b2bc5b6f5af0924c7f104833a40297f9c7
Original commit hash: 2fdc6bb6504fc65845bf2981740d18768d90e1c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 6e12b4c4f06de787375443aa9c3eb6d740a9c49e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:26:47 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 29 09:46:08 2020 +0000
Original commit date: Thu Oct 29 09:46:08 2020 +0000
Original commit hash: a309977fb3d960854da9ef9239a1d20df5cfc24d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a4282e9d2c2db478e6e78d3507f9f00f787bd0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:26:37 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][VP]:Change Board ID for ADL-P simics

ADL-P Simics has board ID as 0x1 by default. This conflicts with ADL-M RVP board ID. Since Bios is common for ADL-P and ADL-M,
 need to change board ID for simics. Hence chaging it to 0x3F.

Hsd-es-id: 16011799584
[
Original commit date: Mon Sep 21 16:38:10 2020 +0530
Change-Id: Ieb8471e85a37ce1e50fe57bb989a8383f9504392
Original commit hash: 8530bb2d9b2541134207e3ab175b001c7b77e4a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSimicsPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSimicsPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSimicsUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: f6d2a4b9a2caa8878d8133c59e2201cddfc15da3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:26:23 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg\Me\MeSps\PtuLoader: Added decompress funcionality.

Added part of code for decompress funcionality in PtuLoaderEntryPoint() function.

Hsd-es-id: 18013208217
Original commit date: Tue Oct 13 15:14:27 2020 +0200
Change-Id: I98eb10337fd9a8b2641fe582031b2da30ad93805
Original commit hash: 92870edda51aae19ece322f3afa6c4dd2c21d7e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/PtuLoader/PtuLoader.c
ClientOneSiliconPkg/IpBlock/Sps/PtuLoader/PtuLoader.inf

================================================================================ 
Commit: fc12179f6a95a6b6418f5ef4189b8b91bb52e0f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:25:10 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Oct 29 01:34:49 2020 -0700
Change-Id: Ieb3f48fef25d230df17dd09848239c0f4e0926d5
Original commit hash: 4ce4aea8df322bb8870cb8e9bdec1b6e8a7dad4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 58a6a2afce17a0846e058773b45047d309509f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:24:38 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - TelemetryPreMemConfig

 Updated the default values in Policy

Hsd-es-id: 1508488979
[
Original commit date: Wed Oct 28 16:32:55 2020 +0530
Change-Id: I51ad6a7e9948216dfd06cf0472026985dca9deeb
Original commit hash: 1c5f275f0ad13d1e0cd4d63f3bd4d3fc0f104e11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c

================================================================================ 
Commit: 8f0cb84accb90500a67b083aa9d67709f5d7ee3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:22:42 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1443_00

Hsd-es-id: no sighting
Original commit date: Wed Oct 28 17:49:26 2020 -0700
Change-Id: Ib09649300a44cc24470b6c5d69781ce1e6c44200
Original commit hash: f6bdee04cea1e3bbb0bd529337c33fc93e12b619

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 82dbc965cc55c4a4b5970b119c93cdd914000451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:22:15 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 28 22:47:43 2020 +0000
Original commit date: Wed Oct 28 22:47:43 2020 +0000
Original commit hash: 8b4884eb10b81db0dea13a2451d4a9666a70ba70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae32887d9a9befd0fb1a4c43c056257e4ded1f4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:22:08 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308107060][ADL-S][A0][DDR5] Windows hang w SAGV on 2R dimms

Issue:
Windows hangs w\ SAGV enabled on 2R dimms

Root cause:
Generic MRS FSM sends ACT instead of NOP on non refreshing ranks

Solution:
Clear TC_RFP.HPRefOnMRS as a permanent WA, on LP5/DDR5 which use Generic MRS FSM

Hsd-es-id: 1308107060
[
Original commit date: Wed Oct 28 15:24:37 2020 +0200
Change-Id: Iad7797e82e6dfc62505eab4937057f3edda4e8c5
Original commit hash: 7e65cb02a0fa2e88ff58197b546d0358f3cd78c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: 94769e55b7d583e2394b4b1cc2dd80dfb51a76d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:21:53 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 28 19:31:32 2020 +0000
Original commit date: Wed Oct 28 19:31:32 2020 +0000
Original commit hash: 27af8895bc687532ab3f161380cf98ac4a06819d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5ef16af229f17582f3b146ba8777193cf16ac5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:21:35 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012544988][ADL-S | DDR4 DDR5][First Comp Flow -- Periodic DCC]

Periodic DCC enabling in phy init:
1. Static programming in MrcPhyInitStaticPeriodicDcc, called from MrcPhyInitSeq1.
2. Periodic init in MrcPhyInitPeriodicDcc, called from MrcPhyInitSeq1 after DCC serializer init.
 - Set DcsInit.dcs_init and poll for completion
 - Set TXDLLSIGGRPDCCCTL34.periodic_init_dcccode = TXDLLSIGGRPDCCCTL35.periodic_initcode_status
 - Toggle DCSCTL3.dcsfsm_rst_b to 0 and back to 1
 - Set DCSRUNMODE.dcs_run_mode = 2 (RUN_EACH_RELOCK)
3. Set enperiodicdcc and enperiodicdccondvfs in MrcPhyInitSeq3

Hsd-es-id: 14012544988
[
Original commit date: Tue Oct 27 20:46:55 2020 -0700
Change-Id: Ie631179179728750d452a7a90518fd97f051f37a
Original commit hash: ecd326e604d208aeb2cca1f7f10af8393ae3e051

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 616b0fb4f5cbc5147459d95b66823da66504a9a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:21:11 2020 -0800 
-------------------------------------------------------------------------------- 
Add ADL_A0 Production patchID 0x00000017

[
Hsd-es-id: NA
Original commit date: Fri Oct 23 11:00:24 2020 +0530
Change-Id: I6359a4aca37df377193857dd69fef7b023fe3647
Original commit hash: 8dad73e7269a0b29eb822dcf2d6928bb28e8150d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f12045aed315e33b035f3e017c0fbde7a759d736 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:20:57 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg: PsfLib refactor: remove wrappers for SOC functions"

This reverts commit 516246eab4496372a47f39be74925c71d1d545e3.

Hsd-es-id: 18011980290
Original commit date: Wed Oct 28 09:18:11 2020 -0700
Change-Id: I42094ca6020a4bd254fb237dd5feff74da3c6f13
Original commit hash: 65a52992f77649758a93c1090ce8b6c2c8a0e126

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: fcd310c4d666d8a8950a14d4a7641be9eec6a8c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:20:27 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][DMI] BIOS to implement CPU DMI register based on latest BWG 1.4

Hsd-es-id: 16011795604
[
Original commit date: Tue Oct 6 01:07:18 2020 +0530
Change-Id: Iebb3a3af2478e43949492bdaeeae81387370b793
Original commit hash: bfcfbcb558ad055bac120b5eea9ba432ecf049c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: a3d76d694e8ea64f9ea0c3cf03edea7cb78947b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:19:54 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Revert override when building process finish

This issue was introduced in 888c5aed3c66f38b88acb73bbd22b051ba1f97e5.
The microcode_padding.py script will re-generation MicrocodeVersion.data
binary file when doing building process. If this file is changed, will
affects code submission with CR process. So we should revert this file
when building process finish.

For the new payload in MicrocodeFv, we should not need MicrocodeArray.data
any more, remove it.

Hsd-es-id: N/A
Original commit date: Mon Oct 26 11:17:18 2020 +0800
Change-Id: I1814e2a7b50789c625ce4f00612fc7257634a297
Original commit hash: a35d51fb0bbe1fa74af05d9f8009391725745239

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/microcode_padding.py

================================================================================ 
Commit: 2de757ef6f092780ef381024781a50f3687d2468 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:19:48 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]: Policy default mismatch with Setup Default - SerialIoConfig

Remove policy default mismatch warning messages.

Hsd-es-id: 1508485699
Original commit date: Tue Oct 27 17:51:32 2020 +0800
Change-Id: I4f18f582fe09147eb5e39e68a351b4525f063466
Original commit hash: 11ae2a571092671afde26eda9a9274b16f98bc59

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 61ac0ebd9c8299a26082acb2bbfa26e8dcc0c7e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:19:18 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PsfLib refactor: remove wrappers for SOC functions

Remove wrappers for Psf<Hide/Unhide/Enable/Disable>Device functions
Remove wrappers for PsfEnableDeviceMemSpace, PsfSetDeviceBarValue functions

Hsd-es-id: 18011980290
Original commit date: Fri Oct 23 15:51:49 2020 +0200
Change-Id: I2b409cef3c69e0eeaaadd97b0fe620c46b5a8d4d
Original commit hash: 516246eab4496372a47f39be74925c71d1d545e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: b3da44c05cea1369b0b27edc014dd65b1fc55f25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:19:06 2020 -0800 
-------------------------------------------------------------------------------- 
Fix QualityCheck Teamcity failure

In SHA-ID 9eb0c8c25c54cf24dcd0f0bff573b369b9d8a3eb, people ignored the git hook check and submit the aht change with update the relative NVS asl and NvsAreaDef.h
The code change here is updating them to fix teamcity QualityCheck build failure.

Hsd-es-id: N/A
[
Original commit date: Wed Oct 28 16:45:59 2020 +0800
Change-Id: I9416cdac5ffebdbf76bbfa2e05a70c34415084d1
Original commit hash: 7bd2fb6b4497d7f1f8484d9991fde4ea84247e90

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 0c59716dace0a074c61b35f8d18c84b5cd2b0254 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:18:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Wed Oct 28 01:28:51 2020 -0700
Change-Id: Ib9e2410d188b2125c44e56201e553022ea107bb3
Original commit hash: 54fce75d11e8b310b496594d1f5ea25e391c8370

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1c76068d41774d9dc719d514a4ad68e0edc801c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:18:31 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 28 07:12:24 2020 +0000
Original commit date: Wed Oct 28 07:12:24 2020 +0000
Original commit hash: 50a9a711fa75c452c968fe95eb094012be379b7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f901257165ed7bdc271c2f006a26f984114df100 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:18:26 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Remove duplicate Initialization of MMIO Power Limits1 and 2 from Cpu Power Management DXE modue

cTDP MMIO Power limits 1 and 2 are programmed in SelectCtdpPowerLimits () in part of Pei PowerMgnt Init
We have an code duplication in below module, which needs to be cleaned up.
ClientOneSiliconPkg\Cpu\PowerManagement\Dxe\PowerLimits.c

Hsd-es-id: 16012007190
[
Original commit date: Tue Oct 27 10:40:23 2020 +0800
Change-Id: I67b1c55ac6595866d929e89e1ea82f65e9708cef
Original commit hash: 116e361695b4e74a69b8a177fc2a8a8ee707e31b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerLimits.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: 47c737e7e20863266ca8df677bfcf364525d1c80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:18:20 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Remove duplicate Initialization of Power Aware Interrupt Routing (PAIR) Configuration

Power Aware Interrupt Routing (PAIR) Configuration programming is done in PEI Phase itself
There is an duplicate piece of code reside in Cpu Power Management DXE.
So remove it from Cpu Power Management DXE module

Hsd-es-id: 1508466137
[
Original commit date: Tue Oct 27 10:07:55 2020 +0800
Change-Id: Ic189971946db33cb5a0d0fc473fba1194801baed
Original commit hash: f70ae038bc72d2fca339953475445cfe6b909f93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: 75b975344998831e2dc5c247364b30bafa102573 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:18:14 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S AEP] - ADLS AEP DTT Fan Issue (3 Fan's are not running at individual speed controlled by DTT.)
    - Fixed the offset changes suggested by EC for DDR Fan (PWM port control)
    - Fixed PENV shared among multiple fan.

Hsd-es-id: 16011978490
Original commit date: Wed Sep 23 12:30:16 2020 +0530
Change-Id: Ifeb720757be3c052d6a6af7cf109ecb2d40ed93a
Original commit hash: 9eb0c8c25c54cf24dcd0f0bff573b369b9d8a3eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN3Participant.asl

================================================================================ 
Commit: c1e7aca5aecd68abd2a3069ba452cf5f20ede6b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:18:06 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011189440][ADL-P | DDR4 DDR5 LP4 LP5] SA GV Flow

Add SAGV points and gear table for ADL-P, which is different from ADL-S.
Use only first two POR SA GV points for power-on.

Additional changes:
 Port from TGL: Changing the bit-mask for lpddr4_discrete.codt to hold MR22[5:0] fields.

Hsd-es-id: 14011189440
[
Original commit date: Thu Oct 22 20:37:49 2020 +0530
Change-Id: I20f8cc28dd8fb2056308a248cdbdd09930789dcb
Original commit hash: 15af27841d8feeddd3807e75f56df30106026b4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6c5284af00bb1966dbbf1daf3db997d35ee45f04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:17:22 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 28 05:45:46 2020 +0000
Original commit date: Wed Oct 28 05:45:46 2020 +0000
Original commit hash: b360cf47e2cfc807c1f7d851fc4b940abdd75007

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed673e8dbbac57ff6a78cbde98d096794ca26721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:17:14 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011883193][ADL-M ADL-P] [LP4 | DDR4] Phy register changes to support LP4 and DDR4 Gear2.

Changes:
Update Receive Enable delays.
Update TxFifoSeparation, RxFifoChDelay, RxIoTclDelay and RxFifoRdEnFlybyDelay values.
Reduce TxDqDelay and TxDqsDelay PI values by 128 to keep both of these delays under 256 to avoid different TxRankMuxDelay/TxDqsRankMuxDelay for Dq-Dqs pair during JWL.

Hsd-es-id: 16011883193
[
Original commit date: Fri Oct 2 21:58:48 2020 +0530
Change-Id: Ie798c431b110dc1e30ec8315ca78833ba8bd22ad
Original commit hash: 8401973d29d1afe6202f578f10e166a979b63bef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2329d08df649f23816468e4635063df0562fa224 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:17:00 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 28 05:23:28 2020 +0000
Original commit date: Wed Oct 28 05:23:28 2020 +0000
Original commit hash: 1624d533e23bd8593fd60e993f4168a95359a023

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 37d130516e0bf0ae0ee4b30b214fda31be2cd4ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:16:44 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011189524][ADL-M ADL-P][LP5 | DDR5] First Comp Flow -- Unmatched

Changes:
Enable unmatched receiver mode for LP5 and DDR5.
Update rstnumpre and rxtogglepreamble for LP5 two toggle preamble.
ReadDqsOffset is considered only DDR5 unmatched receiver settings.

Hsd-es-id: 14011189524
Original commit date: Thu Oct 8 22:41:23 2020 +0530
Change-Id: I7934411e3095d54773aaa692636e776172a2deed
Original commit hash: 143ebd21f069e649e67c8097282e20789dc67577

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e4e743e77610645c18fbc4048aeac5bcf542c7b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:16:01 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "[C1S][ADL][MTL]Lean SMM POC:Remove DigitalThermalSensor SMI handlers or refactor not to use SMI"

This reverts commit ef20e905371b9efcbb245d86ea0ec36a670aeb12.

Hsd-es-id: 22010434906
Original commit date: Mon Oct 26 18:40:27 2020 +0800
Change-Id: I277cf0bec008e81eda98092cd674d8a3b0954295
Original commit hash: 5e06e8f97d4953572025e1c729e8fdd0674ed537

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDtsLib.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc

================================================================================ 
Commit: faa2209b6998418f30aebe222dd67612c52e1d75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:15:42 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 27 22:29:49 2020 +0000
Original commit date: Tue Oct 27 22:29:49 2020 +0000
Original commit hash: ae55508d081db7a551bc84b7440c565d5272fdad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab880c0cdc0a49542b684c6eef8c99d10b8470c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:15:29 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012832751][ADL-S | DDR4 DDR5] [Add special flow for unpopulated MC]

MRC needs to program the following registers on the empty MC when going to Normal mode, from B-step and on:
 mc_init_state.rank_occupancy = 0
 mcdecs_second_cbit.mock_insr = 1
 mcdecs_second_cbit.mock_insr_for_mc = 1
 pm_control.override_ddrpldraindone_cbit = 1
 normalmode_cfg = 1

Hsd-es-id: 14012832751
[
Original commit date: Mon Oct 26 22:34:02 2020 -0700
Change-Id: I3067b1b291b6665c36f3e3acea7e11b52f31791a
Original commit hash: b4f990d41ab2611bdc976934be9fe188f08c01d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: dacad792b1f6007e47ba2e17db4badd2f31c4a0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:15:06 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 27 21:53:02 2020 +0000
Original commit date: Tue Oct 27 21:53:02 2020 +0000
Original commit hash: 165acbf973f04672fec058ad9e5d97257e322238

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4ad81be4be5ca8f4fa57f91d274073f8bbd561e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:14:58 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012832162][ADL-S | DDR4 DDR5][B0 updates for LDO FFCodeLock and Gear1]

MrcLdoFFCodeLockCalibration: skip the maxima search for B0 and later, and distribute the final code.
Enable FsmSkipCtrl.En_codewl for runtime FFcodelock updates on B0.
Gear1 tuning on B0: program CccClkAlignCtl2.d0tosig_offset to 0xDC and clkalignd0piclkpicodeoffset to 0.

Hsd-es-id: 14012832162
[
Original commit date: Mon Oct 26 19:39:33 2020 -0700
Change-Id: I77fbd81904d480cd190912c24a1ce339b0dfceeb
Original commit hash: 8eaff0093edd61deea3b27651e1622bad3351441

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: dfc426f9435307e34d26ec2a200eebd80de31434 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:14:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Oct 27 07:57:07 2020 -0700
Change-Id: Ieae830bcaa4c4a52f44cf068cc610eb9414e5eaa
Original commit hash: ed7df756c8e7849dd3102467f3a341127a00093b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fa1a0265a39b6743134694f96ca94b75dc506806 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:13:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1442_00

Hsd-es-id: no sighting
Original commit date: Tue Oct 27 05:20:06 2020 -0700
Change-Id: Ia88105594d2a841e9529ab414c1b637432e9bf28
Original commit hash: d2159bfc99b421d85228ab318a34ed61c12e4126

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f161601ffcab66438550f7eb17b7696534cc8e4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:13:30 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg : [ADP-P][FIVR]Add S0 state to VNN and V1.05 FIVR rail

Changes:

Add Enable Rail in S0  setup query for V1P05 and Vnn Rail

Hide Override External Vnn Rail settings in Sx states

Hide External Vnn Sx Icc Max Value and External Vnn Sx Voltage Value

Hsd-es-id: 16011997971
Original commit date: Wed Oct 21 20:35:14 2020 +0530
Change-Id: I29ca271833ab530a1bd3c0cb310a9ac8b3b3f5f5
Original commit hash: 3c7ce72e4c1fe8686012eb5cefca236926111df7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 04e65f43a3bcc7d9bfc5a2dd8ab3cb1ce521196e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:13:12 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011958088][ADL-P] [LP5 | DDR5 ] MRC changes for ADL-P LP5 and DDR5 boards.

Changes:
Update bit and byte swizzle tables for LP5 RVP.
Add SPD data for DRAM part used on LP5 RVP.
Add new PCD PcdMrcLp5CccConfig to pass LP5 CCC configuration to MRC.
Update SPD address PCDs for LP4/LP5/DDR5 boards.

Hsd-es-id: 16011958088
Original commit date: Fri Oct 16 19:24:26 2020 +0530
Change-Id: Ibffd0e222402cc761b278ba274ced95741029784
Original commit hash: 6d85d0a6c6635f5f458ec5d61ea514f5dc1a1f47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: b988a3221ebf572d234ed4f3641b623e795dd3ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:13:03 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Gpio pin mapping fix for lp4 and lp5.

Hsd-es-id: NA
[
Original commit date: Fri Oct 16 15:09:31 2020 +0530
Change-Id: Ibf45bdab8b32646e6db5135413ecb718020de94a
Original commit hash: b0053a5fdc6eb6670276a3bcdec5bdfa2427f6b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: a4edc1f6fc455b13ff3f1596ba4dd2c3b1c093b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:12:45 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: Honor PCIe _DSM request to keep Power

Ported from CNL:

Commit	792fc2dde865c118bb78b721e76ec91d9fb761e2
CannonLakePlatSamplePkg/AcpiTables: Core power from PCIe slots
should not be removed in case of PSON de-assertion veto If a PCIe
device driver requests to veto core power removal, we should keep
slot power ON as well

Commit	112e8da10b491a325fb0fd35f28c21658b8b1be5
CannonLakePlatSamplePkg/ACPI: Fix core power removal bug in PSON flow
Previous check-in was comparing against a wrong condition. The condition
is fixed with this change

Hsd-es-id: N/A

Original commit date: Fri Oct 23 19:25:20 2020 +0800
Change-Id: I8094f22f616563e374442e693487978eb7b6fa4f
Original commit hash: 31d651a21e1a566419f4f9fbe8d1d7b4d288a901

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl

================================================================================ 
Commit: 1f34e5d358eb4074e66b67b5dad23cced2b6e0ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:12:37 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remove Board rework compliance code from ADL code base

Removed Board rework compliance driver from the ADL code base.

Testing:
ADL-S System was booting to OS.

Hsd-es-id: 1508417186
[
Original commit date: Fri Oct 23 10:30:53 2020 +0530
Change-Id: Ic196245df894a60221fd13a1f6a830261a6ca499
Original commit hash: 008ecfd46917c80c0fba5ce2556436e4032b69c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.c
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.h
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.inf
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.c
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.hfr
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.uni
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/Setup/Advanced.vfr
AlderLakePlatSamplePkg/Setup/InitStringList.h
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 15764a2183e1c1ed574d2da2fd4a1fd901d32067 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:12:28 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakePlatSamplePkg: Update BIOS Setup for HDA related settings.

Update pin muxing definitions for ADL-P.
Update Sndw/Dmic settings for ADL-P.
Update Tmode supported.

Hsd-es-id: N/A
[
Original commit date: Fri Oct 9 14:54:36 2020 +0200
Change-Id: Iaaca0d7303c102780609b84648cfe9a26f1bfdbe
Original commit hash: 9677f97e43241ad9ad5463e19db0bfa44d210656

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: a65efc72c3b472a068487c19c0ca5bcf1b7d52e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:12:20 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL C1S][OC] Merged from [RKL S] AC/DC Loadline values not getting programmed correctly

- Issue:
  1. VR Load Line settings can't be programmed by BIOS when OC enable.
  2. Incorrect LoadLine value will cause Vcore be over voltage too higher and might cause CPU burning out.
- Solution: Resolved PCODE mailbox not to config Voltage Limit and TDC related.

Hsd-es-id: 16011759367
[
Original commit date: Fri Oct 23 01:03:45 2020 -0700
Change-Id: Ic938a226ad31cbcf3871f6203abfe4a7ab846095
Original commit hash: 44def877c294fb82ee1363fc89320f8cd6d8bcee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 82c49b2108aed43d3785219dbe915da435185104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:12:14 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Board Rework option part2

Hsd-es-id: 16011815928,16011815891
[
Original commit date: Tue Oct 27 10:15:48 2020 +0530
Change-Id: Ic922ad7eca10a0587c9d4387878c949d2356ef83
Original commit hash: 0e9297112f545ebdc97f8fbc9e6b84994339c87b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: d9eae6acfeb95d5db3dad01ca647f48597d06a47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:12:07 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S AEP] - ADLS AEP SCI GPIOs must be GpioHostOwnAcpi
	- Fixed this for ADL-S AEP BIOS
Hsd-es-id: 1508469284

Original commit date: Thu Oct 22 21:19:46 2020 +0530
Change-Id: I4163db37a85dcc717d93f5dec8c46ae2aa5b99fd
Original commit hash: 2a6779c343b913ac21eefd4a2946d5985c9f9622

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: b2e15d4098d5df2a433196dadacd90d489203f60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:11:33 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 27 07:14:54 2020 +0000
Original commit date: Tue Oct 27 07:14:54 2020 +0000
Original commit hash: d5011ba36dde8dee0b6ec0a558b9c0f58cb740ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03640c6213897200768f15282a7279ccb6c9d990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:11:26 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][LP-5][integration_step_event] Enable Gate Test for LPDDR-5 Gear2 2200MHz

Code Changes :
1) Remove Hardcoding of tWckPre value in PHY init
2) Use Equation based calculation of WckControl.tWckPre
3) Remove programming of PmSrefConfig.delay_qsync for 2200 Frequency in CTE
   Programming delay_qsync causes dclk to align at wrong phase and
   CTE Test Fails with R_MC_NEW_REQUEST_TO_DRAM_DEC_ON_WRONG_PHASE_2

Hsd-es-id: 16011088146

Original commit date: Tue Sep 29 18:25:51 2020 +0530
Change-Id: Ib8394311a513cb8415dff4577b0af86e33c6fb36
Original commit hash: 244e451a41b02c6061bae12c05f3340ed23aa421

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7548448cc5f6a7f9e52e6eeda5b7fb1a913b7482 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:11:00 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Integrate GOP 1046

Hsd-es-id: 16012007160
[
Original commit date: Thu Oct 22 13:17:48 2020 +0530
Change-Id: I9adb98fd38c56028620a285440b50ffe0596216f
Original commit hash: 6cc1f8735123c130d740d0a3addf36fb3809a779

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 7743807431a6cb6276397093883d2d480b475682 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:10:44 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP][CVF] Resources for Flash device

Virtual GPIO 3 is exposed for flash device

Hsd-es-id: 16011901572
Original commit date: Fri Oct 16 14:08:32 2020 +0530
Change-Id: I2228679270a5aace6bfb6c2fd324606d15dff7c0
Original commit hash: 4907cec5eccd0d5c07907b650a236ab95b652890

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 91f356eb6fb0acfd28492978076552792913a7c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:10:21 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakeSBoards: Enable pre-boot DMA protection on ADL-S

Enable pre-boot DMA protection on ADL-S by default.

Hsd-es-id: 2209658433
[
Original commit date: Thu Oct 22 17:18:59 2020 +0800
Change-Id: I17c0d256aa76fb28bf494f9e6e0d4c797fbaa738
Original commit hash: 6617d943062817ec387abe659097a9b6cf6a0347

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 8099288c26e18b5bdfff576323de069486c7bd79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:09:34 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Remove EDKII Native mode support from Alderlake BIOS

1. Cleaned up the code for "gSiPkgTokenSpaceGuid.PcdFspWrapperEnable == FALSE" condition
2. Removed "edk" build option parameter from prep batch file

Hsd-es-id: 1508444151
[internal-only]

Original commit date: Fri Oct 23 17:09:59 2020 -0700
Change-Id: I14f53b1af2f3376064ea8757cb7dc911757253fa
Original commit hash: af1d5fc05f1801f3c644df71c90b2ff2b3acaf5a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/prep.bat
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: af876ad1d8d1a51f12ca98553fd635261bc1eb2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 7 14:09:28 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Fixing KW issue

KW issue #8124 Array Index out of bounds

Hsd-es-id: 22011439806
[internal-only]

Original commit date: Tue Oct 20 14:08:12 2020 -0700
Change-Id: I0aeb169cc4e5cbd41ac4f2365551de08cef34de1
Original commit hash: 486490b8029c40fd8da8a5457dff6f3e52376a47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
