Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Apr 06 22:04:41 2018
| Host         : DESKTOP-URB8A7L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[10]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[11]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[12]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[13]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[14]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[15]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[16]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[17]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[18]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[19]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[1]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[20]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[2]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[3]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[4]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[5]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[6]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[7]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[8]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkgen1/cnt_reg[9]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[0]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[10]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[11]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[12]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[13]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[14]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[15]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[16]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[17]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[18]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[19]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[1]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[20]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[2]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[3]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[4]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[5]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[6]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[7]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[8]/C (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[9]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1024 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.719        0.000                      0                   55        0.099        0.000                      0                   55        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.719        0.000                      0                   55        0.099        0.000                      0                   55        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.862ns (18.775%)  route 3.729ns (81.225%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.566     5.087    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clkgen2/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clkgen2/cnt_reg[18]/Q
                         net (fo=2, routed)           0.857     6.462    clkgen2/cnt_reg[18]
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.586 r  clkgen2/clk_50M_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.545     7.132    clkgen2/clk_50M_BUFG_inst_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.256 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     7.834    clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.930 r  clk_50M_BUFG_inst/O
                         net (fo=442, routed)         1.748     9.678    clkgen2/clk_50M_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.436    14.777    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    clkgen2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.862ns (18.994%)  route 3.676ns (81.006%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkgen2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.793     6.386    clkgen2/cnt_reg[20]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.510 r  clkgen2/clk_50M_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.545     7.055    clkgen2/clk_50M_BUFG_inst_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.179 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     7.757    clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.853 r  clk_50M_BUFG_inst/O
                         net (fo=442, routed)         1.760     9.613    clkgen2/clk_50M_BUFG
    SLICE_X38Y45         FDRE                                         r  clkgen2/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clkgen2/cnt_reg[0]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524    14.407    clkgen2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.862ns (18.990%)  route 3.677ns (81.010%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkgen2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.793     6.386    clkgen2/cnt_reg[20]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.510 r  clkgen2/clk_50M_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.545     7.055    clkgen2/clk_50M_BUFG_inst_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.179 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     7.757    clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.853 r  clk_50M_BUFG_inst/O
                         net (fo=442, routed)         1.761     9.614    clkgen2/clk_50M_BUFG
    SLICE_X38Y47         FDRE                                         r  clkgen2/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clkgen2/cnt_reg[10]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.524    14.408    clkgen2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.862ns (18.990%)  route 3.677ns (81.010%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkgen2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.793     6.386    clkgen2/cnt_reg[20]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.510 r  clkgen2/clk_50M_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.545     7.055    clkgen2/clk_50M_BUFG_inst_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.179 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     7.757    clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.853 r  clk_50M_BUFG_inst/O
                         net (fo=442, routed)         1.761     9.614    clkgen2/clk_50M_BUFG
    SLICE_X38Y47         FDRE                                         r  clkgen2/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clkgen2/cnt_reg[11]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.524    14.408    clkgen2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.862ns (18.990%)  route 3.677ns (81.010%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkgen2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.793     6.386    clkgen2/cnt_reg[20]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.510 r  clkgen2/clk_50M_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.545     7.055    clkgen2/clk_50M_BUFG_inst_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.179 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     7.757    clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.853 r  clk_50M_BUFG_inst/O
                         net (fo=442, routed)         1.761     9.614    clkgen2/clk_50M_BUFG
    SLICE_X38Y48         FDRE                                         r  clkgen2/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clkgen2/cnt_reg[12]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.408    clkgen2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.862ns (18.990%)  route 3.677ns (81.010%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkgen2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.793     6.386    clkgen2/cnt_reg[20]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.510 r  clkgen2/clk_50M_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.545     7.055    clkgen2/clk_50M_BUFG_inst_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.179 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     7.757    clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.853 r  clk_50M_BUFG_inst/O
                         net (fo=442, routed)         1.761     9.614    clkgen2/clk_50M_BUFG
    SLICE_X38Y48         FDRE                                         r  clkgen2/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clkgen2/cnt_reg[13]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.408    clkgen2/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.862ns (18.990%)  route 3.677ns (81.010%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkgen2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.793     6.386    clkgen2/cnt_reg[20]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.510 r  clkgen2/clk_50M_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.545     7.055    clkgen2/clk_50M_BUFG_inst_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.179 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     7.757    clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.853 r  clk_50M_BUFG_inst/O
                         net (fo=442, routed)         1.761     9.614    clkgen2/clk_50M_BUFG
    SLICE_X38Y48         FDRE                                         r  clkgen2/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clkgen2/cnt_reg[14]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.408    clkgen2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.862ns (18.990%)  route 3.677ns (81.010%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkgen2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.793     6.386    clkgen2/cnt_reg[20]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.510 r  clkgen2/clk_50M_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.545     7.055    clkgen2/clk_50M_BUFG_inst_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.179 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     7.757    clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.853 r  clk_50M_BUFG_inst/O
                         net (fo=442, routed)         1.761     9.614    clkgen2/clk_50M_BUFG
    SLICE_X38Y48         FDRE                                         r  clkgen2/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clkgen2/cnt_reg[15]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.408    clkgen2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.862ns (18.990%)  route 3.677ns (81.010%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkgen2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.793     6.386    clkgen2/cnt_reg[20]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.510 r  clkgen2/clk_50M_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.545     7.055    clkgen2/clk_50M_BUFG_inst_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.179 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     7.757    clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.853 r  clk_50M_BUFG_inst/O
                         net (fo=442, routed)         1.761     9.614    clkgen2/clk_50M_BUFG
    SLICE_X38Y49         FDRE                                         r  clkgen2/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clkgen2/cnt_reg[16]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.408    clkgen2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.862ns (18.990%)  route 3.677ns (81.010%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  clkgen2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.793     6.386    clkgen2/cnt_reg[20]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.510 r  clkgen2/clk_50M_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.545     7.055    clkgen2/clk_50M_BUFG_inst_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.179 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     7.757    clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.853 r  clk_50M_BUFG_inst/O
                         net (fo=442, routed)         1.761     9.614    clkgen2/clk_50M_BUFG
    SLICE_X38Y49         FDRE                                         r  clkgen2/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clkgen2/cnt_reg[17]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.408    clkgen2/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clkgen2/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.447    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clkgen2/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clkgen2/cnt_reg[18]/Q
                         net (fo=2, routed)           0.126     1.737    clkgen2/cnt_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clkgen2/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clkgen2/cnt_reg[16]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  clkgen2/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    clkgen2/cnt_reg[20]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.958    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clkgen2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clkgen2/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  clkgen2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkgen2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.126     1.736    clkgen2/cnt_reg[6]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clkgen2/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    clkgen2/cnt_reg[4]_i_1_n_5
    SLICE_X38Y46         FDRE                                         r  clkgen2/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  clkgen2/cnt_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.134     1.580    clkgen2/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clkgen2/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.447    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clkgen2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clkgen2/cnt_reg[10]/Q
                         net (fo=2, routed)           0.126     1.737    clkgen2/cnt_reg[10]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  clkgen2/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    clkgen2/cnt_reg[8]_i_1_n_5
    SLICE_X38Y47         FDRE                                         r  clkgen2/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.960    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clkgen2/cnt_reg[10]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.134     1.581    clkgen2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clkgen2/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.447    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clkgen2/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clkgen2/cnt_reg[18]/Q
                         net (fo=2, routed)           0.126     1.737    clkgen2/cnt_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  clkgen2/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    clkgen2/cnt_reg[16]_i_1_n_5
    SLICE_X38Y49         FDRE                                         r  clkgen2/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.960    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clkgen2/cnt_reg[18]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.134     1.581    clkgen2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkgen2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.447    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clkgen2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clkgen2/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127     1.738    clkgen2/cnt_reg[14]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  clkgen2/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    clkgen2/cnt_reg[12]_i_1_n_5
    SLICE_X38Y48         FDRE                                         r  clkgen2/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.960    clkgen2/CLK_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  clkgen2/cnt_reg[14]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.134     1.581    clkgen2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u1/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    u1/CLK_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  u1/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u1/count2_reg[10]/Q
                         net (fo=9, routed)           0.122     1.729    u1/count2_reg[10]
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  u1/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    u1/count2_reg[8]_i_1_n_5
    SLICE_X61Y79         FDRE                                         r  u1/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.978    u1/CLK_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  u1/count2_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.105     1.571    u1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    u1/CLK_IBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  u1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u1/count2_reg[3]/Q
                         net (fo=11, routed)          0.132     1.739    u1/count2_reg[3]
    SLICE_X61Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  u1/count2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    u1/count2_reg[0]_i_1_n_4
    SLICE_X61Y77         FDRE                                         r  u1/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.849     1.976    u1/CLK_IBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  u1/count2_reg[3]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.105     1.570    u1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u1/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    u1/CLK_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  u1/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u1/count2_reg[11]/Q
                         net (fo=5, routed)           0.133     1.740    u1/count2_reg[11]
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  u1/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    u1/count2_reg[8]_i_1_n_4
    SLICE_X61Y79         FDRE                                         r  u1/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.978    u1/CLK_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  u1/count2_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.105     1.571    u1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u1/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    u1/CLK_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  u1/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u1/count2_reg[8]/Q
                         net (fo=5, routed)           0.130     1.737    u1/count2_reg[8]
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.852 r  u1/count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    u1/count2_reg[8]_i_1_n_7
    SLICE_X61Y79         FDRE                                         r  u1/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.978    u1/CLK_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  u1/count2_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.105     1.571    u1/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u1/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.344%)  route 0.134ns (34.656%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    u1/CLK_IBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  u1/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u1/count2_reg[2]/Q
                         net (fo=10, routed)          0.134     1.740    u1/count2_reg[2]
    SLICE_X61Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  u1/count2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    u1/count2_reg[0]_i_1_n_5
    SLICE_X61Y77         FDRE                                         r  u1/count2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.849     1.976    u1/CLK_IBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  u1/count2_reg[2]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.105     1.570    u1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   clkgen2/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y47   clkgen2/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y47   clkgen2/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   clkgen2/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   clkgen2/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   clkgen2/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   clkgen2/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   clkgen2/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   clkgen2/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clkgen2/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   clkgen2/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   clkgen2/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   clkgen2/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   clkgen2/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   clkgen2/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   clkgen2/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   clkgen2/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   clkgen2/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   clkgen2/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   clkgen2/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79   u1/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79   u1/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79   u1/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79   u1/count2_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clkgen2/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clkgen2/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clkgen2/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clkgen2/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   clkgen2/cnt_reg[4]/C



