
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032475                       # Number of seconds simulated
sim_ticks                                 32475046353                       # Number of ticks simulated
final_tick                               603977969472                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 260601                       # Simulator instruction rate (inst/s)
host_op_rate                                   333668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1825512                       # Simulator tick rate (ticks/s)
host_mem_usage                               16931092                       # Number of bytes of host memory used
host_seconds                                 17789.56                       # Real time elapsed on the host
sim_insts                                  4635968050                       # Number of instructions simulated
sim_ops                                    5935802351                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1392384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1481728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       489728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       461568                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3833600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1421696                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1421696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10878                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11576                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3826                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3606                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29950                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11107                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11107                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        63064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     42875505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45626663                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55181                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15080132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        82771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14213005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               118047561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        63064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55181                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        82771                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             252255                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43778105                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43778105                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43778105                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        63064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     42875505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45626663                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55181                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15080132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        82771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14213005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161825666                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77877810                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28419265                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24851088                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801594                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14190900                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13671369                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043367                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56740                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33520848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158144027                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28419265                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15714736                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32556167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8839829                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3702294                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16523183                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713164                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76807312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.370072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44251145     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614508      2.10%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2951733      3.84%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2766545      3.60%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4553097      5.93%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749556      6.18%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128683      1.47%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847368      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13944677     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76807312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364921                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.030669                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34568626                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3580651                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31508700                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126529                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7022796                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3091706                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176937472                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7022796                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36018118                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1182668                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       416576                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30170639                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1996506                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172285335                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690101                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       794345                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228767657                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784171991                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784171991                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79871485                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20330                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5369811                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26491968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96780                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2055891                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163051353                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137634629                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181568                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48904752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134249523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76807312                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.791947                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840232                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26468597     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14318573     18.64%     53.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12590075     16.39%     69.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7672341      9.99%     79.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8012113     10.43%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4724619      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2082368      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555880      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382746      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76807312                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542950     66.42%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174510     21.35%     87.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        99989     12.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107966376     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085404      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23686111     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4886817      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137634629                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.767315                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817449                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005939                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353075587                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211976387                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133141818                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138452078                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339603                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7561897                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          890                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406026                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7022796                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         622627                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        55677                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163071211                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190836                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26491968                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759381                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9933                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30881                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          170                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060367                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021214                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135061712                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22764839                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2572917                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27534769                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20411988                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4769930                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.734277                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133291571                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133141818                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81826111                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199711543                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.709625                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409721                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49460242                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806343                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69784516                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628034                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320691                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31976014     45.82%     45.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14841728     21.27%     67.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303410     11.90%     78.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815182      4.03%     83.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695178      3.86%     86.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1129306      1.62%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3010657      4.31%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       878021      1.26%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4135020      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69784516                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4135020                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228721323                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333172405                       # The number of ROB writes
system.switch_cpus0.timesIdled                  27257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1070498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.778778                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.778778                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.284063                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.284063                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624750320                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174533781                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182364398                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77877810                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28169656                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22918840                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1923436                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11864099                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10985350                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2975765                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81333                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28275888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156268230                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28169656                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13961115                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34374823                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10324442                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5656096                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13838181                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       813599                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76664942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42290119     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3020911      3.94%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2457277      3.21%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5927095      7.73%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1604583      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2065402      2.69%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1496073      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          834014      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16969468     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76664942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361716                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006582                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29579336                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5484830                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33057818                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223033                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8319920                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4796171                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38511                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186816005                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        76178                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8319920                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31742515                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1197516                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1093135                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31066420                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3245431                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180226192                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        27121                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1345331                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1010503                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          782                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252387767                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841356094                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841356094                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154695110                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97692635                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36780                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20637                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8907367                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16810773                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8538043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133797                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2840899                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170424188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135372980                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       260313                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58868935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179847971                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5387                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76664942                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765774                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26489864     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16530490     21.56%     56.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10876133     14.19%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8018636     10.46%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6885780      8.98%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3575358      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3059828      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       575386      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       653467      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76664942                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         793263     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161134     14.45%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160475     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112796441     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1927270      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14982      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13448510      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7185777      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135372980                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738274                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1114881                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008236                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348786091                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229329054                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131935657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136487861                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       509478                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6630955                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2782                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          581                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2171919                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8319920                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         483021                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        72799                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170459540                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       429371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16810773                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8538043                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20369                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          581                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1150730                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2230436                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133238270                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12616567                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2134705                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19620449                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18793514                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7003882                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710863                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132024087                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131935657                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85993891                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242752826                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694137                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354245                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90623458                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111292567                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59167586                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1927743                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68345022                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628393                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140297                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26441976     38.69%     38.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18999169     27.80%     66.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7732196     11.31%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4341789      6.35%     84.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3552040      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1443559      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1718665      2.51%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859330      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3256298      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68345022                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90623458                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111292567                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16545939                       # Number of memory references committed
system.switch_cpus1.commit.loads             10179815                       # Number of loads committed
system.switch_cpus1.commit.membars              14982                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15990417                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100278432                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2265466                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3256298                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235548877                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349245424                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1212868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90623458                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111292567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90623458                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859356                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859356                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163662                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163662                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599407066                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182390229                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172385978                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29964                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                77877810                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28829405                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23503298                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1927335                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12135914                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11260939                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3112376                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85171                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28852942                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158347382                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28829405                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14373315                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35172530                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10234420                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4739466                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14244731                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       936342                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77048356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        41875826     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2326459      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4337256      5.63%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4340288      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2683569      3.48%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2154304      2.80%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1337649      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1252302      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16740703     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77048356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370188                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033280                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30085147                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4686084                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33787793                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       206873                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8282458                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4877948                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          918                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     189993070                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3992                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8282458                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32269330                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         915832                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       785214                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31768208                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3027310                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183191496                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1259207                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       925209                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    257298825                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    854586208                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    854586208                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159062609                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98236153                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32615                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15663                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8423029                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16950505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8639407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       108086                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3109769                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172712442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31325                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137563187                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       270778                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58427912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178721972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77048356                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785414                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896555                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26246934     34.07%     34.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16764450     21.76%     55.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11169385     14.50%     70.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7260244      9.42%     79.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7651137      9.93%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3686089      4.78%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2926160      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       664374      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       679583      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77048356                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         857079     72.61%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162166     13.74%     86.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161119     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115071000     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1847984      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15661      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13314643      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7313899      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137563187                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766398                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1180364                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008581                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    353625867                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231171997                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134414919                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138743551                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       428124                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6581216                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1704                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          318                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2070543                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8282458                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         474825                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83254                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172743774                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       345053                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16950505                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8639407                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15663                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65419                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          318                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1206516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1067997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2274513                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135743997                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12698750                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1819185                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19842605                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19245323                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7143855                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.743038                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134457180                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134414919                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85666643                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        245871883                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725972                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348420                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92638319                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114064985                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58679167                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1949934                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68765897                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658744                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149740                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     25950470     37.74%     37.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19327653     28.11%     65.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8032066     11.68%     77.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4000820      5.82%     83.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3998513      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1619729      2.36%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1623477      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       868171      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3344998      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68765897                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92638319                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114064985                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16938150                       # Number of memory references committed
system.switch_cpus2.commit.loads             10369286                       # Number of loads committed
system.switch_cpus2.commit.membars              15662                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16464170                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102763681                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2352644                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3344998                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238165051                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          353776199                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 829454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92638319                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114064985                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92638319                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840665                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840665                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189534                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189534                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       609779967                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186751752                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174511174                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31324                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                77877810                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29356828                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23957667                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1958386                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12380345                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11591753                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3034278                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86094                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     30416158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             159553979                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29356828                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14626031                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             34593785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10213657                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4344760                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         14805216                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       751712                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     77593724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.542549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.339273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        42999939     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2821091      3.64%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4266637      5.50%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2944532      3.79%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2069756      2.67%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2026493      2.61%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1214573      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2606639      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16644064     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     77593724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376960                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.048773                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        31282426                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4558420                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         33030091                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       484195                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8238579                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4941151                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          557                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     191062920                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2420                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8238579                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        33026224                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         471906                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1565812                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         31734654                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2556538                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     185372976                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1072791                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       867813                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    259883494                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    862868887                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    862868887                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    160205505                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        99677965                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33410                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        15954                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7603094                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17025641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8707562                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       109288                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2549394                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         172825715                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        31846                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138109897                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       275143                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     57545625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    176085398                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     77593724                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.779911                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.918835                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27619777     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15579478     20.08%     55.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11208443     14.45%     70.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7454653      9.61%     79.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7542076      9.72%     89.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3632437      4.68%     94.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3213142      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       609511      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       734207      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     77593724                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         750550     70.91%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             9      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149737     14.15%     85.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       158110     14.94%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115496882     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1748718      1.27%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15893      0.01%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13586131      9.84%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7262273      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138109897                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.773418                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1058406                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007664                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    355147060                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    230403637                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134291057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139168303                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       433468                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6599885                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         5885                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          455                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2083611                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8238579                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         248820                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        46324                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    172857563                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       604156                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17025641                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8707562                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        15952                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         39111                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          455                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1192755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1066699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2259454                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135573863                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12699910                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2536027                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19784069                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19269449                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7084159                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.740854                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134349548                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134291057                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         87010816                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        247112927                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.724382                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352110                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93174800                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114847715                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     58010078                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31788                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1973914                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69355145                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.655936                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.178254                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26399593     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19913476     28.71%     66.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7532314     10.86%     77.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4218685      6.08%     83.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3560854      5.13%     88.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1594588      2.30%     91.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1522249      2.19%     93.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1043382      1.50%     94.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3570004      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69355145                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93174800                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114847715                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17049692                       # Number of memory references committed
system.switch_cpus3.commit.loads             10425756                       # Number of loads committed
system.switch_cpus3.commit.membars              15894                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16657112                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103393006                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2372959                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3570004                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           238642934                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          353959523                       # The number of ROB writes
system.switch_cpus3.timesIdled                  16749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 284086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93174800                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114847715                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93174800                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.835825                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.835825                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.196423                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.196423                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       608940214                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      186719424                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      175677194                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31788                       # number of misc regfile writes
system.l2.replacements                          29950                       # number of replacements
system.l2.tagsinuse                      65535.888815                       # Cycle average of tags in use
system.l2.total_refs                          1577301                       # Total number of references to valid blocks.
system.l2.sampled_refs                          95486                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.518662                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3563.595910                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.816373                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5335.965618                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.228365                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5428.999207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.670639                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1834.498625                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.806271                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1712.627288                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              0.993934                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          17089.447331                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.876754                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12631.378771                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           9791.363812                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           8090.619916                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.054376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.081420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.082840                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000193                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.027992                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.026133                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.260764                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000013                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.192740                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.149404                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.123453                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        38684                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        53995                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        32204                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        27310                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  152194                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            49531                       # number of Writeback hits
system.l2.Writeback_hits::total                 49531                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        38684                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        53995                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32204                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        27310                       # number of demand (read+write) hits
system.l2.demand_hits::total                   152194                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        38684                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        53995                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32204                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        27310                       # number of overall hits
system.l2.overall_hits::total                  152194                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10878                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11576                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3826                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3587                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 29931                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10878                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11576                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3826                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3606                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29950                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10878                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11576                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3826                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3606                       # number of overall misses
system.l2.overall_misses::total                 29950                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       855521                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    671139902                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       751314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    686551586                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       751197                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    243365611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1160322                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    228051277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1832626730                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1288180                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1288180                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       855521                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    671139902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       751314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    686551586                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       751197                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    243365611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1160322                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    229339457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1833914910                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       855521                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    671139902                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       751314                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    686551586                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       751197                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    243365611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1160322                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    229339457                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1833914910                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49562                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65571                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36030                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        30897                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              182125                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        49531                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             49531                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49562                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36030                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        30916                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               182144                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49562                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36030                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        30916                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              182144                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.219483                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.176541                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.106189                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.116095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.164343                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.219483                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.176541                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.106189                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.116639                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164430                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.219483                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.176541                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.106189                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.116639                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164430                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53470.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61696.994117                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57793.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59308.188148                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 53656.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63608.366702                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 55253.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 63577.161137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61228.382947                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 67798.947368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67798.947368                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53470.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61696.994117                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57793.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59308.188148                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 53656.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63608.366702                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 55253.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 63599.405713                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61232.551252                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53470.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61696.994117                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57793.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59308.188148                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 53656.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63608.366702                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 55253.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 63599.405713                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61232.551252                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11107                       # number of writebacks
system.l2.writebacks::total                     11107                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10878                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11576                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3826                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3587                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            29931                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             29950                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29950                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       764645                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    608012796                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       677146                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    619422824                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       670500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    221318342                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1041244                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    207325015                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1659232512                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      1180073                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1180073                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       764645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    608012796                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       677146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    619422824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       670500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    221318342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1041244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    208505088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1660412585                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       764645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    608012796                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       677146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    619422824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       670500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    221318342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1041244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    208505088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1660412585                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219483                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176541                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.106189                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.116095                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.164343                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.219483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.176541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.106189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.116639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164430                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.219483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.176541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.106189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.116639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164430                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47790.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55893.803640                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52088.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53509.228058                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47892.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57845.881338                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49583.047619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57799.000558                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55435.251478                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 62109.105263                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62109.105263                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47790.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55893.803640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52088.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53509.228058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 47892.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57845.881338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 49583.047619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 57821.710483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55439.485309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47790.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55893.803640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52088.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53509.228058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 47892.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57845.881338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 49583.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 57821.710483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55439.485309                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.989518                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016555278                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872109.167587                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.989518                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025624                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870176                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16523164                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16523164                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16523164                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16523164                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16523164                       # number of overall hits
system.cpu0.icache.overall_hits::total       16523164                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1038001                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1038001                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1038001                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1038001                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1038001                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1038001                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16523183                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16523183                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16523183                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16523183                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16523183                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16523183                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54631.631579                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54631.631579                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54631.631579                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54631.631579                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54631.631579                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54631.631579                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       874389                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       874389                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       874389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       874389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       874389                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       874389                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54649.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54649.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54649.312500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54649.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54649.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54649.312500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49562                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455696                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49818                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.121442                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.434470                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.565530                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825916                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174084                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672932                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672932                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006424                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006424                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006424                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006424                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       148524                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       148524                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       148524                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        148524                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       148524                       # number of overall misses
system.cpu0.dcache.overall_misses::total       148524                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6100012252                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6100012252                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6100012252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6100012252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6100012252                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6100012252                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20821456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20821456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25154948                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25154948                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25154948                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25154948                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007133                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007133                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005904                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005904                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005904                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005904                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41070.885864                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41070.885864                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41070.885864                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41070.885864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41070.885864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41070.885864                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12818                       # number of writebacks
system.cpu0.dcache.writebacks::total            12818                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98962                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98962                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        98962                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        98962                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        98962                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        98962                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49562                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49562                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49562                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49562                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49562                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49562                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    993267143                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    993267143                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    993267143                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    993267143                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    993267143                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    993267143                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20040.901154                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20040.901154                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20040.901154                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20040.901154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20040.901154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20040.901154                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996779                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100811579                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219378.183468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996779                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13838165                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13838165                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13838165                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13838165                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13838165                       # number of overall hits
system.cpu1.icache.overall_hits::total       13838165                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       917896                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       917896                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       917896                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       917896                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       917896                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       917896                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13838181                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13838181                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13838181                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13838181                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13838181                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13838181                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57368.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57368.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57368.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57368.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57368.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57368.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       764984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       764984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       764984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       764984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       764984                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       764984                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58844.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58844.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58844.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58844.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58844.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58844.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65571                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192155903                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65827                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2919.104668                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.104211                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.895789                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898845                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101155                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9584067                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9584067                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6336160                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6336160                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20010                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20010                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14982                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14982                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15920227                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15920227                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15920227                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15920227                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140068                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140068                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140068                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140068                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140068                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4330080704                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4330080704                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4330080704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4330080704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4330080704                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4330080704                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9724135                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9724135                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6336160                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6336160                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16060295                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16060295                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16060295                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16060295                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014404                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014404                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008721                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008721                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008721                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008721                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30914.132450                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30914.132450                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30914.132450                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30914.132450                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30914.132450                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30914.132450                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20344                       # number of writebacks
system.cpu1.dcache.writebacks::total            20344                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74497                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74497                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74497                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74497                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74497                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74497                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65571                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65571                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65571                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65571                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1169330770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1169330770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1169330770                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1169330770                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1169330770                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1169330770                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004083                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004083                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004083                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004083                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17833.047689                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17833.047689                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17833.047689                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17833.047689                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17833.047689                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17833.047689                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995764                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098884399                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373400.429806                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995764                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14244715                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14244715                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14244715                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14244715                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14244715                       # number of overall hits
system.cpu2.icache.overall_hits::total       14244715                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       978722                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       978722                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       978722                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       978722                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       978722                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       978722                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14244731                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14244731                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14244731                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14244731                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14244731                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14244731                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 61170.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61170.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 61170.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61170.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 61170.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61170.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       767877                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       767877                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       767877                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       767877                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       767877                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       767877                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54848.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54848.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 54848.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54848.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 54848.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54848.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36030                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180816635                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36286                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4983.096373                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.415777                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.584223                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907874                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092126                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9690820                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9690820                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6538048                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6538048                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15663                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15663                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15662                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15662                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16228868                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16228868                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16228868                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16228868                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94335                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94335                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        94335                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         94335                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        94335                       # number of overall misses
system.cpu2.dcache.overall_misses::total        94335                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2970050101                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2970050101                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2970050101                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2970050101                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2970050101                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2970050101                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9785155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9785155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6538048                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6538048                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15662                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15662                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16323203                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16323203                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16323203                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16323203                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009641                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009641                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005779                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005779                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005779                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005779                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31484.073790                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31484.073790                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31484.073790                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31484.073790                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31484.073790                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31484.073790                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8510                       # number of writebacks
system.cpu2.dcache.writebacks::total             8510                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58305                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58305                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58305                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58305                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58305                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58305                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36030                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36030                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36030                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36030                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36030                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36030                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    491981815                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    491981815                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    491981815                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    491981815                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    491981815                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    491981815                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13654.782542                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13654.782542                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13654.782542                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13654.782542                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13654.782542                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13654.782542                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               464.373710                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1102746477                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   468                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2356295.891026                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.373710                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.029445                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.744189                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14805190                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14805190                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14805190                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14805190                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14805190                       # number of overall hits
system.cpu3.icache.overall_hits::total       14805190                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            26                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.cpu3.icache.overall_misses::total           26                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1517638                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1517638                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1517638                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1517638                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1517638                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1517638                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14805216                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14805216                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14805216                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14805216                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14805216                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14805216                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 58370.692308                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58370.692308                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 58370.692308                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58370.692308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 58370.692308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58370.692308                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           22                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           22                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           22                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1205058                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1205058                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1205058                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1205058                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1205058                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1205058                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54775.363636                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54775.363636                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 54775.363636                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54775.363636                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 54775.363636                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54775.363636                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 30916                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               175880190                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 31172                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5642.249134                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   230.884705                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    25.115295                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.901893                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.098107                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9670965                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9670965                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6591734                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6591734                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        15928                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        15928                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15894                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15894                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16262699                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16262699                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16262699                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16262699                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        63520                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        63520                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          141                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        63661                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         63661                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        63661                       # number of overall misses
system.cpu3.dcache.overall_misses::total        63661                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1702059375                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1702059375                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     11063771                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     11063771                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1713123146                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1713123146                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1713123146                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1713123146                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9734485                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9734485                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6591875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6591875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        15928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        15928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15894                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15894                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16326360                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16326360                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16326360                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16326360                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006525                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006525                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003899                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003899                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003899                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003899                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26795.645072                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26795.645072                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 78466.460993                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78466.460993                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26910.088531                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26910.088531                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 26910.088531                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26910.088531                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        56845                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        56845                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7859                       # number of writebacks
system.cpu3.dcache.writebacks::total             7859                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        32623                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        32623                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          122                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        32745                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        32745                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        32745                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        32745                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        30897                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        30897                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        30916                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        30916                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        30916                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        30916                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    475032374                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    475032374                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1328723                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1328723                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    476361097                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    476361097                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    476361097                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    476361097                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001894                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001894                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15374.708677                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15374.708677                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69932.789474                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69932.789474                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15408.238356                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15408.238356                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15408.238356                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15408.238356                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
