#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 14 09:07:42 2019
# Process ID: 2516
# Current directory: E:/EE478 LAB4/LAB4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13856 E:\EE478 LAB4\LAB4\LAB4.xpr
# Log file: E:/EE478 LAB4/LAB4/vivado.log
# Journal file: E:/EE478 LAB4/LAB4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/EE478 LAB4/LAB4/LAB4.xpr}
update_compile_order -fileset sources_1
add_files -norecurse {{E:/EE478 LAB4/LAB4/ssm2603_i2s.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Chen/Downloads/ssm2603_i2s.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Chen/Downloads/ssm2603_i2s.vhd
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip}
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {12.288} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {23} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78} CONFIG.CLKOUT1_JITTER {273.836} CONFIG.CLKOUT1_PHASE_ERROR {192.574}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/sim_scripts} -ip_user_files_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files} -ipstatic_source_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/modelsim} {questa=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/questa} {riviera=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/riviera} {activehdl=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name mclk_gen -dir {e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {mclk_gen} CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {36} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {237.312} CONFIG.CLKOUT1_PHASE_ERROR {249.865}] [get_ips mclk_gen]
generate_target {instantiation_template} [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}]
catch { config_ip_cache -export [get_ips -all mclk_gen] }
export_ip_user_files -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}]
launch_runs -jobs 4 mclk_gen_synth_1
export_simulation -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}] -directory {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/sim_scripts} -ip_user_files_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files} -ipstatic_source_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/modelsim} {questa=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/questa} {riviera=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/riviera} {activehdl=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}] -no_script -reset -force -quiet
remove_files  -fileset mclk_gen {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name mclk_gen -dir {e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {mclk_gen} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {12.288} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {7} CONFIG.MMCM_CLKFBOUT_MULT_F {42.750} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {62.125} CONFIG.CLKOUT1_JITTER {473.813} CONFIG.CLKOUT1_PHASE_ERROR {351.816}] [get_ips mclk_gen]
generate_target {instantiation_template} [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}]
generate_target all [get_files  {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}]
catch { config_ip_cache -export [get_ips -all mclk_gen] }
export_ip_user_files -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}]
launch_runs -jobs 4 mclk_gen_synth_1
export_simulation -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}] -directory {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/sim_scripts} -ip_user_files_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files} -ipstatic_source_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/modelsim} {questa=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/questa} {riviera=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/riviera} {activehdl=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
