INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_4_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_4_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_5_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_5_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_6_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_6_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_7_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_7_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_8_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_8_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_9_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_9_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_10_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_10_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_11_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_11_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_12_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_12_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_13_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_13_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_14_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_14_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_15_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_15_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_16_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_16_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_17_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_17_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_18_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_18_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_19_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_19_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_20_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_20_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_21_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_21_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_22_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_22_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_23_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_23_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_24_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_24_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_25_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_25_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_26_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_26_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_27_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_27_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_28_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_28_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_29_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_29_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_30_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_30_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_31_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_31_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_32_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_32_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_33_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_33_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_34_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_34_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_35_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_35_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_36_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_36_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_37_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_37_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_38_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_38_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_39_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_39_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_40_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_40_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_41_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_41_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_42_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_42_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_43_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_43_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_44_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_44_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_45_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_45_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_46_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_46_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_47_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_47_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_48_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_48_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_49_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_49_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_50_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_50_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_51_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_51_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_52_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_52_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_53_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_53_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_54_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_54_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_55_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_55_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_56_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_56_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_57_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_57_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_58_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_58_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_59_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_59_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_60_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_60_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_61_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_61_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_62_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_62_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_63_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_63_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_4_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_4_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_5_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_5_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_6_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_6_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_7_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_7_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_8_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_8_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_9_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_9_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_10_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_10_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_11_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_11_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_12_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_12_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_13_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_13_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_14_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_14_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_15_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_15_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_16_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_16_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_17_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_17_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_18_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_18_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_19_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_19_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_20_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_20_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_21_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_21_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_22_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_22_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_23_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_23_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_24_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_24_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_25_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_25_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_26_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_26_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_27_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_27_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_28_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_28_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_29_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_29_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_30_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_30_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_31_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_31_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_32_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_32_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_33_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_33_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_34_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_34_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_35_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_35_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_36_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_36_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_37_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_37_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_38_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_38_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_39_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_39_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_40_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_40_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_41_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_41_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_42_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_42_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_43_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_43_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_44_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_44_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_45_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_45_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_46_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_46_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_47_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_47_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_48_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_48_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_49_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_49_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_50_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_50_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_51_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_51_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_52_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_52_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_53_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_53_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_54_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_54_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_55_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_55_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_56_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_56_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_57_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_57_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_58_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_58_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_59_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_59_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_60_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_60_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_61_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_61_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_62_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_62_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_initial_state_63_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_initial_state_63_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_4_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_4_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_5_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_5_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_6_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_6_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_7_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_7_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_8_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_8_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_9_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_9_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_10_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_10_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_11_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_11_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_12_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_12_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_13_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_13_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_14_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_14_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_15_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_15_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_16_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_16_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_17_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_17_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_18_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_18_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_19_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_19_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_20_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_20_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_21_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_21_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_22_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_22_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_23_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_23_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_24_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_24_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_25_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_25_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_26_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_26_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_27_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_27_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_28_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_28_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_29_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_29_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_30_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_30_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_31_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_31_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_32_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_32_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_33_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_33_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_34_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_34_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_35_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_35_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_36_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_36_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_37_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_37_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_38_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_38_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_39_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_39_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_40_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_40_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_41_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_41_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_42_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_42_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_43_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_43_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_44_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_44_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_45_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_45_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_46_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_46_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_47_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_47_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_48_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_48_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_49_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_49_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_50_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_50_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_51_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_51_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_52_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_52_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_53_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_53_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_54_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_54_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_55_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_55_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_56_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_56_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_57_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_57_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_58_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_58_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_59_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_59_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_60_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_60_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_61_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_61_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_62_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_62_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_63_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_63_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/dense_resource_ap_fixed_ap_fixed_config2_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_resource_ap_fixed_ap_fixed_config2_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/dense_resource_ap_fixed_ap_fixed_config2_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_resource_ap_fixed_ap_fixed_config2_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/tanh_ap_fixed_ap_fixed_16_8_5_3_0_tanh_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_ap_fixed_ap_fixed_16_8_5_3_0_tanh_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/gru_static_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_static_ap_fixed_ap_fixed_16_8_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/gru_stack_switch_ap_fixed_ap_fixed_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_stack_switch_ap_fixed_ap_fixed_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16ns_16s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16ns_16s_24_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16ns_16s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/myproject_mul_mul_5ns_16s_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_5ns_16s_21_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_5ns_16s_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/dense_resource_ap_fixed_ap_fixed_config2_1_s_w2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_resource_ap_fixed_ap_fixed_config2_1_s_w2_V_rom
INFO: [VRFC 10-311] analyzing module dense_resource_ap_fixed_ap_fixed_config2_1_s_w2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/myproject_mux_646_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_646_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/dense_resource_ap_fixed_ap_fixed_config2_2_s_wr2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_resource_ap_fixed_ap_fixed_config2_2_s_wr2_V_rom
INFO: [VRFC 10-311] analyzing module dense_resource_ap_fixed_ap_fixed_config2_2_s_wr2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb_rom
INFO: [VRFC 10-311] analyzing module sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/tanh_ap_fixed_ap_fixed_16_8_5_3_0_tanh_config2_s_tanh_tabcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_ap_fixed_ap_fixed_16_8_5_3_0_tanh_config2_s_tanh_tabcud_rom
INFO: [VRFC 10-311] analyzing module tanh_ap_fixed_ap_fixed_16_8_5_3_0_tanh_config2_s_tanh_tabcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_16s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_24_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/myproject_mul_mul_17s_16s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_17s_16s_24_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_17s_16s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/3_31/GRU/gru_layer_stream_init/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_16s_16s_24s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_16s_16s_24s_24_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_16s_16s_24s_24_1_1
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sigmoid_ap_fixed_ap_fixed_sigmoi...
Compiling module xil_defaultlib.sigmoid_ap_fixed_ap_fixed_sigmoi...
Compiling module xil_defaultlib.sigmoid_ap_fixed_ap_fixed_sigmoi...
Compiling module xil_defaultlib.dense_resource_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.dense_resource_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.myproject_mul_mul_16ns_16s_24_1_...
Compiling module xil_defaultlib.myproject_mul_mul_16ns_16s_24_1_...
Compiling module xil_defaultlib.myproject_mul_mul_5ns_16s_21_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_5ns_16s_21_1_1...
Compiling module xil_defaultlib.dense_resource_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.dense_resource_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.dense_resource_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.myproject_mux_646_16_1_1(ID=1,di...
Compiling module xil_defaultlib.dense_resource_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.tanh_ap_fixed_ap_fixed_16_8_5_3_...
Compiling module xil_defaultlib.tanh_ap_fixed_ap_fixed_16_8_5_3_...
Compiling module xil_defaultlib.tanh_ap_fixed_ap_fixed_16_8_5_3_...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_24_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_24_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_17s_16s_24_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_17s_16s_24_1_1...
Compiling module xil_defaultlib.myproject_mac_muladd_16s_16s_24s...
Compiling module xil_defaultlib.myproject_mac_muladd_16s_16s_24s...
Compiling module xil_defaultlib.gru_static_ap_fixed_ap_fixed_16_...
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.gru_stack_switch_ap_fixed_ap_fix...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=73,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_1_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_3_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_4_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_5_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_6_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_7_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_8_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_9_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_10_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_11_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_12_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_13_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_14_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_15_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_16_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_17_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_18_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_19_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_20_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_21_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_22_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_23_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_24_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_25_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_26_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_27_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_28_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_29_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_30_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_31_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_32_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_33_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_34_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_35_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_36_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_37_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_38_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_39_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_40_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_41_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_42_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_43_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_44_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_45_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_46_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_47_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_48_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_49_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_50_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_51_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_52_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_53_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_54_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_55_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_56_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_57_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_58_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_59_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_60_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_61_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_62_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_63_V_V
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_initial_state_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_3_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_4_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_5_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_6_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_7_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_8_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_9_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_10_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_11_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_12_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_13_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_14_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_15_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_16_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_17_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_18_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_19_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_20_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_21_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_22_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_23_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_24_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_25_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_26_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_27_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_28_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_29_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_30_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_31_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_32_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_33_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_34_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_35_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_36_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_37_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_38_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_39_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_40_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_41_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_42_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_43_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_44_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_45_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_46_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_47_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_48_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_49_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_50_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_51_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_52_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_53_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_54_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_55_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_56_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_57_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_58_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_59_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_60_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_61_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_62_V_V
Compiling module xil_defaultlib.AESL_axi_s_initial_state_63_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_3_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_4_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_5_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_6_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_7_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_8_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_9_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_10_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_11_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_12_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_13_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_14_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_15_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_16_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_17_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_18_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_19_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_20_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_21_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_22_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_23_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_24_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_25_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_26_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_27_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_28_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_29_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_30_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_31_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_32_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_33_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_34_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_35_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_36_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_37_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_38_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_39_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_40_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_41_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_42_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_43_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_44_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_45_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_46_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_47_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_48_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_49_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_50_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_51_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_52_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_53_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_54_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_55_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_56_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_57_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_58_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_59_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_60_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_61_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_62_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_63_V_V
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject
