

================================================================
== Vitis HLS Report for 'avgBSamplesFifoProc'
================================================================
* Date:           Fri Jun 28 16:03:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.310 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       17|       17|  0.136 us|  0.136 us|    7|    7|  yes(flp)|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 7, D = 18, States = { 1 14 15 16 17 18 2 3 8 9 10 11 12 13 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 14 
2 --> 3 
3 --> 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln432 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 2, i32 0, i32 0, void @empty_2" [../mpd_data_processor.cpp:432]   --->   Operation 28 'specpipeline' 'specpipeline_ln432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i13P0A, i13 %s_avgBSamplesOut, i32 1" [../mpd_data_processor.cpp:432]   --->   Operation 29 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_5, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5"   --->   Operation 30 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_4, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4"   --->   Operation 31 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_3, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3"   --->   Operation 32 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_2, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2"   --->   Operation 33 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_1, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1"   --->   Operation 34 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples"   --->   Operation 35 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln432 = br i1 %tmp_i, void %avgBSamplesFifoProc.exit, void %if.then.i" [../mpd_data_processor.cpp:432]   --->   Operation 36 'br' 'br_ln432' <Predicate = true> <Delay = 0.00>

State 2 <SV = 6> <Delay = 2.65>
ST_2 : Operation 37 [1/1] (2.65ns)   --->   "%s_avgBSamplesOut_read = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %s_avgBSamplesOut" [../mpd_data_processor.cpp:434]   --->   Operation 37 'read' 's_avgBSamplesOut_read' <Predicate = (tmp_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>

State 3 <SV = 7> <Delay = 2.22>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%wr_idx_load = load i4 %wr_idx" [../mpd_data_processor.cpp:435]   --->   Operation 38 'load' 'wr_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln435 = trunc i4 %wr_idx_load" [../mpd_data_processor.cpp:435]   --->   Operation 39 'trunc' 'trunc_ln435' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.46ns)   --->   "%switch_ln435 = switch i3 %trunc_ln435, void %V.i58.case.5.i, i3 0, void %V.i58.case.0.i, i3 1, void %V.i58.case.1.i, i3 2, void %V.i58.case.2.i, i3 3, void %V.i58.case.3.i, i3 4, void %V.i58.case.4.i" [../mpd_data_processor.cpp:435]   --->   Operation 40 'switch' 'switch_ln435' <Predicate = (tmp_i)> <Delay = 1.46>
ST_3 : Operation 41 [1/1] (1.06ns)   --->   "%icmp_ln437 = icmp_eq  i4 %wr_idx_load, i4 5" [../mpd_data_processor.cpp:437]   --->   Operation 41 'icmp' 'icmp_ln437' <Predicate = (tmp_i)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln437 = br i1 %icmp_ln437, void %if.end.i, void %for.inc.i" [../mpd_data_processor.cpp:437]   --->   Operation 42 'br' 'br_ln437' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%wr_pos_load = load i8 %wr_pos" [../mpd_data_processor.cpp:448]   --->   Operation 43 'load' 'wr_pos_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln448 = sext i8 %wr_pos_load" [../mpd_data_processor.cpp:448]   --->   Operation 44 'sext' 'sext_ln448' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln448 = trunc i8 %wr_pos_load" [../mpd_data_processor.cpp:448]   --->   Operation 45 'trunc' 'trunc_ln448' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.46ns)   --->   "%icmp_ln448 = icmp_eq  i8 %wr_pos_load, i8 127" [../mpd_data_processor.cpp:448]   --->   Operation 46 'icmp' 'icmp_ln448' <Predicate = (tmp_i)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln448 = br i1 %icmp_ln448, void %if.end20.i, void %if.then18.i" [../mpd_data_processor.cpp:448]   --->   Operation 47 'br' 'br_ln448' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.06ns)   --->   "%add_ln449 = add i4 %wr_idx_load, i4 1" [../mpd_data_processor.cpp:449]   --->   Operation 48 'add' 'add_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [8/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 49 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.46ns)   --->   "%add_ln451 = add i9 %sext_ln448, i9 1" [../mpd_data_processor.cpp:451]   --->   Operation 50 'add' 'add_ln451' <Predicate = (tmp_i)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln451, i32 8" [../mpd_data_processor.cpp:451]   --->   Operation 51 'bitselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln451 = trunc i9 %add_ln451" [../mpd_data_processor.cpp:451]   --->   Operation 52 'trunc' 'trunc_ln451' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln451)   --->   "%xor_ln451 = xor i7 %trunc_ln448, i7 127" [../mpd_data_processor.cpp:451]   --->   Operation 53 'xor' 'xor_ln451' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln451)   --->   "%p_and_t = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %xor_ln451" [../mpd_data_processor.cpp:451]   --->   Operation 54 'bitconcatenate' 'p_and_t' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.46ns) (out node of the LUT)   --->   "%sub_ln451 = sub i8 0, i8 %p_and_t" [../mpd_data_processor.cpp:451]   --->   Operation 55 'sub' 'sub_ln451' <Predicate = (tmp_i)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %trunc_ln451" [../mpd_data_processor.cpp:451]   --->   Operation 56 'bitconcatenate' 'tmp_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.59ns)   --->   "%select_ln451 = select i1 %tmp, i8 %sub_ln451, i8 %tmp_4" [../mpd_data_processor.cpp:451]   --->   Operation 57 'select' 'select_ln451' <Predicate = (tmp_i)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln451 = store i8 %select_ln451, i8 %wr_pos" [../mpd_data_processor.cpp:451]   --->   Operation 58 'store' 'store_ln451' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln452 = br void %avgBSamplesFifoProc.exit" [../mpd_data_processor.cpp:452]   --->   Operation 59 'br' 'br_ln452' <Predicate = (tmp_i)> <Delay = 0.00>

State 4 <SV = 14> <Delay = 2.65>
ST_4 : Operation 60 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 60 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 == 4)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 61 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 == 4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 62 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 == 3)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 63 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 == 3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 64 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 == 2)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 65 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 == 2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 66 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 == 1)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 67 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 == 1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 68 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 == 0)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 69 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 == 0)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i13 %s_avgBSamplesOut_read" [../mpd_data_processor.cpp:435]   --->   Operation 70 'write' 'write_ln435' <Predicate = (tmp_i & trunc_ln435 != 0 & trunc_ln435 != 1 & trunc_ln435 != 2 & trunc_ln435 != 3 & trunc_ln435 != 4)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln435 = br void %V.i58.exit.i" [../mpd_data_processor.cpp:435]   --->   Operation 71 'br' 'br_ln435' <Predicate = (tmp_i & trunc_ln435 != 0 & trunc_ln435 != 1 & trunc_ln435 != 2 & trunc_ln435 != 3 & trunc_ln435 != 4)> <Delay = 0.00>
ST_4 : Operation 72 [1/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 72 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln449 = store i4 %srem_ln449, i4 %wr_idx" [../mpd_data_processor.cpp:449]   --->   Operation 73 'store' 'store_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln449 = br void %if.end20.i" [../mpd_data_processor.cpp:449]   --->   Operation 74 'br' 'br_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 0.00>

State 5 <SV = 15> <Delay = 5.31>
ST_5 : Operation 75 [1/1] (2.65ns)   --->   "%pair_val = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5" [../mpd_data_processor.cpp:442]   --->   Operation 75 'read' 'pair_val' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_5 : Operation 76 [1/1] (2.65ns)   --->   "%pair_val_1 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4" [../mpd_data_processor.cpp:443]   --->   Operation 76 'read' 'pair_val_1' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_15_i = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i3.i13, i13 %pair_val_1, i3 0, i13 %pair_val" [../mpd_data_processor.cpp:444]   --->   Operation 77 'bitconcatenate' 'tmp_15_i' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln444 = zext i29 %tmp_15_i" [../mpd_data_processor.cpp:444]   --->   Operation 78 'zext' 'zext_ln444' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.65ns)   --->   "%write_ln444 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn, i32 %zext_ln444" [../mpd_data_processor.cpp:444]   --->   Operation 79 'write' 'write_ln444' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 80 [1/1] (2.65ns)   --->   "%pair_val_2 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3" [../mpd_data_processor.cpp:442]   --->   Operation 80 'read' 'pair_val_2' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_5 : Operation 81 [1/1] (2.65ns)   --->   "%pair_val_3 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2" [../mpd_data_processor.cpp:443]   --->   Operation 81 'read' 'pair_val_3' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_5 : Operation 82 [1/1] (2.65ns)   --->   "%pair_val_4 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1" [../mpd_data_processor.cpp:442]   --->   Operation 82 'read' 'pair_val_4' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_5 : Operation 83 [1/1] (2.65ns)   --->   "%pair_val_5 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples" [../mpd_data_processor.cpp:443]   --->   Operation 83 'read' 'pair_val_5' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>

State 6 <SV = 16> <Delay = 2.65>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_16_i = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i3.i13, i13 %pair_val_3, i3 0, i13 %pair_val_2" [../mpd_data_processor.cpp:444]   --->   Operation 84 'bitconcatenate' 'tmp_16_i' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln444_1 = zext i29 %tmp_16_i" [../mpd_data_processor.cpp:444]   --->   Operation 85 'zext' 'zext_ln444_1' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.65ns)   --->   "%write_ln444 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn, i32 %zext_ln444_1" [../mpd_data_processor.cpp:444]   --->   Operation 86 'write' 'write_ln444' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 17> <Delay = 2.65>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_17_i = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i3.i13, i13 %pair_val_5, i3 0, i13 %pair_val_4" [../mpd_data_processor.cpp:444]   --->   Operation 87 'bitconcatenate' 'tmp_17_i' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln444_2 = zext i29 %tmp_17_i" [../mpd_data_processor.cpp:444]   --->   Operation 88 'zext' 'zext_ln444_2' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (2.65ns)   --->   "%write_ln444 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn, i32 %zext_ln444_2" [../mpd_data_processor.cpp:444]   --->   Operation 89 'write' 'write_ln444' <Predicate = (tmp_i & icmp_ln437)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln446 = br void %if.end.i" [../mpd_data_processor.cpp:446]   --->   Operation 90 'br' 'br_ln446' <Predicate = (tmp_i & icmp_ln437)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 8> <Delay = 1.16>
ST_8 : Operation 92 [7/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 92 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 9> <Delay = 1.16>
ST_9 : Operation 93 [6/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 93 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 10> <Delay = 1.16>
ST_10 : Operation 94 [5/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 94 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 11> <Delay = 1.16>
ST_11 : Operation 95 [4/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 95 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 12> <Delay = 1.16>
ST_12 : Operation 96 [3/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 96 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 13> <Delay = 1.16>
ST_13 : Operation 97 [2/8] (1.16ns)   --->   "%srem_ln449 = srem i4 %add_ln449, i4 6" [../mpd_data_processor.cpp:449]   --->   Operation 97 'srem' 'srem_ln449' <Predicate = (tmp_i & icmp_ln448)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 1> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.00>

State 16 <SV = 3> <Delay = 0.00>

State 17 <SV = 4> <Delay = 0.00>

State 18 <SV = 5> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 1.000ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 2.655ns
The critical path consists of the following:
	fifo read operation ('s_avgBSamplesOut_read', ../mpd_data_processor.cpp:434) on port 's_avgBSamplesOut' (../mpd_data_processor.cpp:434) [35]  (2.655 ns)

 <State 3>: 2.222ns
The critical path consists of the following:
	'load' operation ('wr_idx_load', ../mpd_data_processor.cpp:435) on static variable 'wr_idx' [36]  (0.000 ns)
	'add' operation ('add_ln449', ../mpd_data_processor.cpp:449) [84]  (1.062 ns)
	'srem' operation ('srem_ln449', ../mpd_data_processor.cpp:449) [85]  (1.160 ns)

 <State 4>: 2.655ns
The critical path consists of the following:
	fifo write operation ('write_ln435', ../mpd_data_processor.cpp:435) on port 'avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples' (../mpd_data_processor.cpp:435) [55]  (2.655 ns)

 <State 5>: 5.310ns
The critical path consists of the following:
	fifo read operation ('pair_val', ../mpd_data_processor.cpp:442) on port 'avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5' (../mpd_data_processor.cpp:442) [61]  (2.655 ns)
	fifo write operation ('write_ln444', ../mpd_data_processor.cpp:444) on port 's_avgBSamplesIn' (../mpd_data_processor.cpp:444) [65]  (2.655 ns)

 <State 6>: 2.655ns
The critical path consists of the following:
	fifo write operation ('write_ln444', ../mpd_data_processor.cpp:444) on port 's_avgBSamplesIn' (../mpd_data_processor.cpp:444) [70]  (2.655 ns)

 <State 7>: 2.655ns
The critical path consists of the following:
	fifo write operation ('write_ln444', ../mpd_data_processor.cpp:444) on port 's_avgBSamplesIn' (../mpd_data_processor.cpp:444) [75]  (2.655 ns)

 <State 8>: 1.160ns
The critical path consists of the following:
	'srem' operation ('srem_ln449', ../mpd_data_processor.cpp:449) [85]  (1.160 ns)

 <State 9>: 1.160ns
The critical path consists of the following:
	'srem' operation ('srem_ln449', ../mpd_data_processor.cpp:449) [85]  (1.160 ns)

 <State 10>: 1.160ns
The critical path consists of the following:
	'srem' operation ('srem_ln449', ../mpd_data_processor.cpp:449) [85]  (1.160 ns)

 <State 11>: 1.160ns
The critical path consists of the following:
	'srem' operation ('srem_ln449', ../mpd_data_processor.cpp:449) [85]  (1.160 ns)

 <State 12>: 1.160ns
The critical path consists of the following:
	'srem' operation ('srem_ln449', ../mpd_data_processor.cpp:449) [85]  (1.160 ns)

 <State 13>: 1.160ns
The critical path consists of the following:
	'srem' operation ('srem_ln449', ../mpd_data_processor.cpp:449) [85]  (1.160 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
