Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Sep 15 15:02:18 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fetch_gnns_1_wrapper_timing_summary_routed.rpt -pb fetch_gnns_1_wrapper_timing_summary_routed.pb -rpx fetch_gnns_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fetch_gnns_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.819        0.000                      0                   73        0.177        0.000                      0                   73       41.160        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.819        0.000                      0                   67        0.177        0.000                      0                   67       41.160        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             80.131        0.000                      0                    6        0.872        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.819ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.890ns (22.113%)  route 3.135ns (77.887%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.794     5.338    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=10, routed)          1.157     7.013    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[1]
    SLICE_X5Y120         LUT6 (Prop_lut6_I0_O)        0.124     7.137 f  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5/O
                         net (fo=6, routed)           0.616     7.753    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.877 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          0.846     8.723    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.516     9.363    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.671    88.366    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X4Y120         FDRE (Setup_fdre_C_R)       -0.429    88.182    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.182    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 78.819    

Slack (MET) :             78.819ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.890ns (22.113%)  route 3.135ns (77.887%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.794     5.338    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=10, routed)          1.157     7.013    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[1]
    SLICE_X5Y120         LUT6 (Prop_lut6_I0_O)        0.124     7.137 f  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5/O
                         net (fo=6, routed)           0.616     7.753    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.877 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          0.846     8.723    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.516     9.363    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.671    88.366    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X4Y120         FDRE (Setup_fdre_C_R)       -0.429    88.182    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.182    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 78.819    

Slack (MET) :             78.819ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.890ns (22.113%)  route 3.135ns (77.887%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.794     5.338    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=10, routed)          1.157     7.013    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[1]
    SLICE_X5Y120         LUT6 (Prop_lut6_I0_O)        0.124     7.137 f  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5/O
                         net (fo=6, routed)           0.616     7.753    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.877 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          0.846     8.723    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.516     9.363    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.671    88.366    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X4Y120         FDRE (Setup_fdre_C_R)       -0.429    88.182    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         88.182    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 78.819    

Slack (MET) :             78.851ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.704%)  route 3.030ns (77.296%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 88.365 - 83.330 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.794     5.338    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=10, routed)          1.157     7.013    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[1]
    SLICE_X5Y120         LUT6 (Prop_lut6_I0_O)        0.124     7.137 f  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5/O
                         net (fo=6, routed)           0.616     7.753    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.877 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          0.846     8.723    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.411     9.258    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670    88.365    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                         clock pessimism              0.303    88.668    
                         clock uncertainty           -0.035    88.633    
    SLICE_X6Y121         FDRE (Setup_fdre_C_R)       -0.524    88.109    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.109    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 78.851    

Slack (MET) :             78.869ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.938%)  route 2.990ns (77.062%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.794     5.338    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=10, routed)          1.157     7.013    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[1]
    SLICE_X5Y120         LUT6 (Prop_lut6_I0_O)        0.124     7.137 f  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5/O
                         net (fo=6, routed)           0.616     7.753    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.877 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          0.846     8.723    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.371     9.218    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.671    88.366    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X6Y120         FDRE (Setup_fdre_C_R)       -0.524    88.087    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         88.087    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                 78.869    

Slack (MET) :             78.869ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.938%)  route 2.990ns (77.062%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.794     5.338    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=10, routed)          1.157     7.013    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[1]
    SLICE_X5Y120         LUT6 (Prop_lut6_I0_O)        0.124     7.137 f  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5/O
                         net (fo=6, routed)           0.616     7.753    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.877 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          0.846     8.723    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.371     9.218    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.671    88.366    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X6Y120         FDRE (Setup_fdre_C_R)       -0.524    88.087    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.087    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                 78.869    

Slack (MET) :             78.869ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.938%)  route 2.990ns (77.062%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.794     5.338    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=10, routed)          1.157     7.013    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[1]
    SLICE_X5Y120         LUT6 (Prop_lut6_I0_O)        0.124     7.137 f  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5/O
                         net (fo=6, routed)           0.616     7.753    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.877 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          0.846     8.723    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.371     9.218    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.671    88.366    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X6Y120         FDRE (Setup_fdre_C_R)       -0.524    88.087    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.087    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                 78.869    

Slack (MET) :             78.965ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.954%)  route 2.987ns (77.046%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 88.365 - 83.330 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.794     5.338    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=10, routed)          1.157     7.013    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[1]
    SLICE_X5Y120         LUT6 (Prop_lut6_I0_O)        0.124     7.137 f  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5/O
                         net (fo=6, routed)           0.616     7.753    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_5_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.877 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2/O
                         net (fo=12, routed)          0.846     8.723    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_2_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.124     8.847 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1/O
                         net (fo=8, routed)           0.368     9.215    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_1_n_0
    SLICE_X4Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670    88.365    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.280    88.645    
                         clock uncertainty           -0.035    88.610    
    SLICE_X4Y121         FDRE (Setup_fdre_C_R)       -0.429    88.181    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         88.181    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 78.965    

Slack (MET) :             79.523ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.120ns (29.652%)  route 2.657ns (70.348%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.795     5.339    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     5.857 f  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=9, routed)           0.990     6.847    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X6Y120         LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_7/O
                         net (fo=5, routed)           0.810     7.781    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[8]_i_7_n_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.152     7.933 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=1, routed)           0.858     8.790    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y120         LUT5 (Prop_lut5_I2_O)        0.326     9.116 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.116    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.671    88.366    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y120         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X5Y120         FDRE (Setup_fdre_C_D)        0.029    88.640    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         88.640    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 79.523    

Slack (MET) :             79.564ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.897ns (25.605%)  route 2.606ns (74.395%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.791     5.335    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X2Y123         FDRE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.478     5.813 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/Q
                         net (fo=8, routed)           1.136     6.949    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg_n_0_[1]
    SLICE_X3Y121         LUT2 (Prop_lut2_I0_O)        0.295     7.244 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt[5]_i_3/O
                         net (fo=1, routed)           0.809     8.053    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt[5]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I2_O)        0.124     8.177 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt[5]_i_1/O
                         net (fo=6, routed)           0.661     8.838    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt0
    SLICE_X3Y123         FDRE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668    88.363    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/C
                         clock pessimism              0.280    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X3Y123         FDRE (Setup_fdre_C_CE)      -0.205    88.403    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         88.403    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                 79.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.664     1.568    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X5Y122         FDRE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  fetch_gnns_1_i/GNSS_Sender_0/U0/state_reg/Q
                         net (fo=3, routed)           0.108     1.817    fetch_gnns_1_i/GNSS_Sender_0/U0/state
    SLICE_X4Y122         LUT2 (Prop_lut2_I0_O)        0.048     1.865 r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_i_1/O
                         net (fo=1, routed)           0.000     1.865    fetch_gnns_1_i/GNSS_Sender_0/U0/led1_i_1_n_0
    SLICE_X4Y122         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.935     2.085    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X4Y122         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
                         clock pessimism             -0.503     1.581    
    SLICE_X4Y122         FDCE (Hold_fdce_C_D)         0.107     1.688    fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.664     1.568    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X4Y122         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.141     1.709 f  fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/Q
                         net (fo=2, routed)           0.097     1.806    fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev
    SLICE_X5Y122         LUT4 (Prop_lut4_I0_O)        0.045     1.851 r  fetch_gnns_1_i/GNSS_Sender_0/U0/state_i_1/O
                         net (fo=1, routed)           0.000     1.851    fetch_gnns_1_i/GNSS_Sender_0/U0/state_i_1_n_0
    SLICE_X5Y122         FDRE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.935     2.085    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X5Y122         FDRE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/state_reg/C
                         clock pessimism             -0.503     1.581    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.091     1.672    fetch_gnns_1_i/GNSS_Sender_0/U0/state_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.239%)  route 0.133ns (41.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.664     1.568    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X7Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          0.133     1.843    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg_n_0_[0]
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.045     1.888 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count[1]_i_1_n_0
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.936     2.086    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                         clock pessimism             -0.504     1.581    
    SLICE_X6Y121         FDRE (Hold_fdre_C_D)         0.120     1.701    fetch_gnns_1_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.664     1.568    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X5Y122         FDRE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  fetch_gnns_1_i/GNSS_Sender_0/U0/state_reg/Q
                         net (fo=3, routed)           0.108     1.817    fetch_gnns_1_i/GNSS_Sender_0/U0/state
    SLICE_X4Y122         LUT3 (Prop_lut3_I1_O)        0.045     1.862 r  fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_i_1/O
                         net (fo=1, routed)           0.000     1.862    fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_i_1_n_0
    SLICE_X4Y122         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.935     2.085    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X4Y122         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/C
                         clock pessimism             -0.503     1.581    
    SLICE_X4Y122         FDCE (Hold_fdce_C_D)         0.091     1.672    fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.665     1.569    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X2Y121         FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.148     1.717 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.075     1.792    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X2Y121         LUT4 (Prop_lut4_I3_O)        0.098     1.890 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y121         FDPE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.938     2.088    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X2Y121         FDPE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.518     1.569    
    SLICE_X2Y121         FDPE (Hold_fdpe_C_D)         0.120     1.689    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.908%)  route 0.166ns (47.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.664     1.568    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y122         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.166     1.875    fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg_n_0_[0]
    SLICE_X3Y121         LUT6 (Prop_lut6_I1_O)        0.045     1.920 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.920    fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Byte[2]_i_1_n_0
    SLICE_X3Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.938     2.088    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y121         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/C
                         clock pessimism             -0.483     1.604    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.092     1.696    fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.665     1.569    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/Q
                         net (fo=2, routed)           0.163     1.896    fetch_gnns_1_i/Switchmod_0/U0/State_reg_n_0
    SLICE_X2Y122         LUT3 (Prop_lut3_I2_O)        0.043     1.939 r  fetch_gnns_1_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     1.939    fetch_gnns_1_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.937     2.087    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/C
                         clock pessimism             -0.517     1.569    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.133     1.702    fetch_gnns_1_i/Switchmod_0/U0/State_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.287%)  route 0.144ns (43.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.663     1.567    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/Q
                         net (fo=4, routed)           0.144     1.853    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg_n_0_[4]
    SLICE_X3Y123         LUT6 (Prop_lut6_I5_O)        0.045     1.898 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.898    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt[4]_i_1_n_0
    SLICE_X3Y123         FDRE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.935     2.085    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/C
                         clock pessimism             -0.517     1.567    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.092     1.659    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.118%)  route 0.145ns (43.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.663     1.567    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/Q
                         net (fo=4, routed)           0.145     1.854    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg_n_0_[4]
    SLICE_X3Y123         LUT6 (Prop_lut6_I2_O)        0.045     1.899 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     1.899    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt[5]_i_2_n_0
    SLICE_X3Y123         FDRE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.935     2.085    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[5]/C
                         clock pessimism             -0.517     1.567    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.091     1.658    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.664     1.568    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y122         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.192     1.901    fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg_n_0_[0]
    SLICE_X6Y122         LUT6 (Prop_lut6_I2_O)        0.045     1.946 r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.946    fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index[1]_i_1_n_0
    SLICE_X6Y122         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.935     2.085    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y122         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.503     1.581    
    SLICE_X6Y122         FDRE (Hold_fdre_C_D)         0.121     1.702    fetch_gnns_1_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y121   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y123   fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.872ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.131ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.670ns (26.018%)  route 1.905ns (73.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.792     5.336    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           1.141     6.995    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.152     7.147 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=4, routed)           0.764     7.911    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X2Y121         FDPE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.671    88.366    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X2Y121         FDPE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X2Y121         FDPE (Recov_fdpe_C_PRE)     -0.569    88.042    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         88.042    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 80.131    

Slack (MET) :             80.131ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.670ns (26.018%)  route 1.905ns (73.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.792     5.336    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           1.141     6.995    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.152     7.147 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=4, routed)           0.764     7.911    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X2Y121         FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.671    88.366    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X2Y121         FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X2Y121         FDCE (Recov_fdce_C_CLR)     -0.569    88.042    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         88.042    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 80.131    

Slack (MET) :             80.173ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.670ns (26.018%)  route 1.905ns (73.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.792     5.336    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           1.141     6.995    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.152     7.147 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=4, routed)           0.764     7.911    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X2Y121         FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.671    88.366    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X2Y121         FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X2Y121         FDCE (Recov_fdce_C_CLR)     -0.527    88.084    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.084    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 80.173    

Slack (MET) :             80.173ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/o_gnss_drive_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.670ns (26.018%)  route 1.905ns (73.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.792     5.336    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           1.141     6.995    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.152     7.147 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=4, routed)           0.764     7.911    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X2Y121         FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/o_gnss_drive_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.671    88.366    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X2Y121         FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/o_gnss_drive_reg/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X2Y121         FDCE (Recov_fdce_C_CLR)     -0.527    88.084    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/o_gnss_drive_reg
  -------------------------------------------------------------------
                         required time                         88.084    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 80.173    

Slack (MET) :             80.543ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.642ns (27.796%)  route 1.668ns (72.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.792     5.336    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           1.141     6.995    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.124     7.119 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=2, routed)           0.527     7.646    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X4Y122         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668    88.363    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X4Y122         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    88.189    fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg
  -------------------------------------------------------------------
                         required time                         88.189    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                 80.543    

Slack (MET) :             80.543ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.642ns (27.796%)  route 1.668ns (72.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.792     5.336    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           1.141     6.995    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.124     7.119 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=2, routed)           0.527     7.646    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X4Y122         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668    88.363    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X4Y122         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    88.189    fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg
  -------------------------------------------------------------------
                         required time                         88.189    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                 80.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.748%)  route 0.603ns (74.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.665     1.569    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.412     2.145    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.045     2.190 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=2, routed)           0.191     2.381    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X4Y122         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.935     2.085    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X4Y122         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X4Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.509    fetch_gnns_1_i/GNSS_Sender_0/U0/data_ready_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.748%)  route 0.603ns (74.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.665     1.569    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.412     2.145    fetch_gnns_1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.045     2.190 f  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=2, routed)           0.191     2.381    fetch_gnns_1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X4Y122         FDCE                                         f  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.935     2.085    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X4Y122         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X4Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.509    fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.209ns (23.323%)  route 0.687ns (76.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.665     1.569    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.412     2.145    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.045     2.190 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=4, routed)           0.275     2.465    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X2Y121         FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.938     2.088    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X2Y121         FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X2Y121         FDCE (Remov_fdce_C_CLR)     -0.134     1.449    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.209ns (23.323%)  route 0.687ns (76.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.665     1.569    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.412     2.145    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.045     2.190 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=4, routed)           0.275     2.465    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X2Y121         FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.938     2.088    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X2Y121         FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X2Y121         FDCE (Remov_fdce_C_CLR)     -0.134     1.449    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/o_gnss_drive_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.209ns (23.323%)  route 0.687ns (76.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.665     1.569    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.412     2.145    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.045     2.190 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=4, routed)           0.275     2.465    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X2Y121         FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/o_gnss_drive_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.938     2.088    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X2Y121         FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/o_gnss_drive_reg/C
                         clock pessimism             -0.504     1.583    
    SLICE_X2Y121         FDCE (Remov_fdce_C_CLR)     -0.134     1.449    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/o_gnss_drive_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.209ns (23.323%)  route 0.687ns (76.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.665     1.569    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.412     2.145    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.045     2.190 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=4, routed)           0.275     2.465    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X2Y121         FDPE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.938     2.088    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X2Y121         FDPE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X2Y121         FDPE (Remov_fdpe_C_PRE)     -0.138     1.445    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.020    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 4.160ns (68.694%)  route 1.896ns (31.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.792     5.336    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.478     5.814 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/Q
                         net (fo=1, routed)           1.896     7.710    lopt_1
    C15                  OBUF (Prop_obuf_I_O)         3.682    11.392 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000    11.392    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.932ns  (logic 4.086ns (68.885%)  route 1.846ns (31.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.791     5.335    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X4Y122         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/Q
                         net (fo=2, routed)           1.846     7.600    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.667    11.267 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.267    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 4.026ns (68.016%)  route 1.893ns (31.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.792     5.336    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           1.893     7.747    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.255 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.255    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.375ns (77.051%)  route 0.410ns (22.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.664     1.568    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X4Y122         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.128     1.696 r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/Q
                         net (fo=2, routed)           0.410     2.106    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.247     3.353 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.353    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.373ns (76.143%)  route 0.430ns (23.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.665     1.569    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.733 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           0.430     2.163    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.372 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.372    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.408ns (75.993%)  route 0.445ns (24.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.665     1.569    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.148     1.717 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.445     2.162    lopt_1
    C15                  OBUF (Prop_obuf_I_O)         1.260     3.422 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.422    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GNSS_TX
                            (input port)
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.457ns (28.739%)  route 3.614ns (71.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  GNSS_TX (IN)
                         net (fo=0)                   0.000     0.000    GNSS_TX
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  GNSS_TX_IBUF_inst/O
                         net (fo=1, routed)           3.614     5.071    fetch_gnns_1_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X6Y118         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.672     5.037    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y118         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 1.587ns (47.227%)  route 1.773ns (52.773%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.235     2.698    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X2Y122         LUT3 (Prop_lut3_I1_O)        0.124     2.822 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.538     3.360    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.669     5.034    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.171ns  (logic 1.587ns (50.045%)  route 1.584ns (49.955%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.235     2.698    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X2Y122         LUT3 (Prop_lut3_I1_O)        0.124     2.822 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.349     3.171    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.669     5.034    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.171ns  (logic 1.587ns (50.045%)  route 1.584ns (49.955%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.235     2.698    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X2Y122         LUT3 (Prop_lut3_I1_O)        0.124     2.822 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.349     3.171    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.669     5.034    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.942ns  (logic 1.463ns (49.727%)  route 1.479ns (50.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.479     2.942    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.669     5.034    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.814ns  (logic 1.579ns (56.111%)  route 1.235ns (43.889%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.235     2.698    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X2Y122         LUT3 (Prop_lut3_I0_O)        0.116     2.814 r  fetch_gnns_1_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     2.814    fetch_gnns_1_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.669     5.034    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.279ns (36.659%)  route 0.482ns (63.341%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.482     0.713    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X2Y122         LUT3 (Prop_lut3_I0_O)        0.048     0.761 r  fetch_gnns_1_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     0.761    fetch_gnns_1_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.937     2.087    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.231ns (29.275%)  route 0.558ns (70.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.558     0.789    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.937     2.087    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.276ns (31.147%)  route 0.610ns (68.853%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.482     0.713    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X2Y122         LUT3 (Prop_lut3_I1_O)        0.045     0.758 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.128     0.886    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.937     2.087    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.276ns (31.147%)  route 0.610ns (68.853%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.482     0.713    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X2Y122         LUT3 (Prop_lut3_I1_O)        0.045     0.758 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.128     0.886    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.937     2.087    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.276ns (29.163%)  route 0.670ns (70.837%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.482     0.713    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X2Y122         LUT3 (Prop_lut3_I1_O)        0.045     0.758 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.188     0.946    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.937     2.087    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y122         FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 GNSS_TX
                            (input port)
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.821ns  (logic 0.225ns (12.380%)  route 1.596ns (87.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  GNSS_TX (IN)
                         net (fo=0)                   0.000     0.000    GNSS_TX
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  GNSS_TX_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.821    fetch_gnns_1_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X6Y118         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.939     2.089    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X6Y118         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C





