Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 26 21:16:45 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 2.300ns (42.940%)  route 3.056ns (57.060%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          1.244     6.030    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.299     6.329 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[8]_i_1__0/O
                         net (fo=1, routed)           0.000     6.329    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[8]_i_1__0_n_0
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 2.300ns (44.323%)  route 2.889ns (55.677%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          1.077     5.863    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X30Y52         LUT4 (Prop_lut4_I2_O)        0.299     6.162 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.162    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[6]_i_1__0_n_0
    SLICE_X30Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X30Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y52         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.300ns (44.511%)  route 2.867ns (55.490%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          1.055     5.841    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.299     6.140 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[9]_i_1__0/O
                         net (fo=1, routed)           0.000     6.140    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[9]_i_1__0_n_0
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 2.300ns (45.912%)  route 2.710ns (54.088%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.898     5.684    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.299     5.983 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.983    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[2]_i_1__0_n_0
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 2.300ns (46.429%)  route 2.654ns (53.571%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.842     5.628    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.299     5.927 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     5.927    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 2.300ns (45.998%)  route 2.700ns (54.002%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.888     5.674    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X30Y52         LUT4 (Prop_lut4_I2_O)        0.299     5.973 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.973    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[7]_i_1__0_n_0
    SLICE_X30Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X30Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y52         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 2.300ns (46.470%)  route 2.649ns (53.530%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.837     5.623    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.299     5.922 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     5.922    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.300ns (46.552%)  route 2.641ns (53.448%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.829     5.615    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.299     5.914 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.914    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[3]_i_1__0_n_0
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 2.300ns (47.227%)  route 2.570ns (52.773%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.758     5.544    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.299     5.843 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.843    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[0]_i_1__0_n_0
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 2.300ns (47.257%)  route 2.567ns (52.744%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=125, routed)         1.812     3.241    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/dividend_tmp_reg[1]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124     3.365 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_i_5__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.766 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.766    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.994    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.108    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.222    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.336    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.450 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.450    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.564 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     4.564    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.786 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=16, routed)          0.755     5.541    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/p_0_in
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.299     5.840 r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.840    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp[1]_i_1__0_n_0
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/ap_clk
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  5.080    




