//////
/// don't edit! auto-generated by docc: Galois_memmap.h
////////////////////////////////////////////////////////////
#ifndef Galois_memmap_h
#define Galois_memmap_h (){}


#include "ctypes.h"

#pragma pack(1)
#ifdef __cplusplus
  extern "C" {
#endif

#ifndef _DOCC_H_BITOPS_
#define _DOCC_H_BITOPS_ (){}

    #define _bSETMASK_(b)                                      ((b)<32 ? (1<<((b)&31)) : 0)
    #define _NSETMASK_(msb,lsb)                                (_bSETMASK_((msb)+1)-_bSETMASK_(lsb))
    #define _bCLRMASK_(b)                                      (~_bSETMASK_(b))
    #define _NCLRMASK_(msb,lsb)                                (~_NSETMASK_(msb,lsb))
    #define _BFGET_(r,msb,lsb)                                 (_NSETMASK_((msb)-(lsb),0)&((r)>>(lsb)))
    #define _BFSET_(r,msb,lsb,v)                               do{ (r)&=_NCLRMASK_(msb,lsb); (r)|=_NSETMASK_(msb,lsb)&((v)<<(lsb)); }while(0)

#endif



//////
/// 
/// $INTERFACE MEMMAP                                   (4,4)
///     # # ----------------------------------------------------------
///               : DRAM_CACHE_BASE    0x0
///                            ###
///                            * This should be big enough. Bigger dram will make not make sense for cost consideration.
///                            * 1024 MB
///                            ###
///               : DRAM_CACHE_SIZE    0x40000000
///                            ###
///                            * Size of cacheable DDR memory mapping
///                            ###
///               : DRAM_CACHE_DEC_BIT 0x1E
///                            ###
///                            * 1024 MB has a 30 bits offset
///                            ###
///               : DRAM_UNCACHE_BASE  0x40000000
///                            ###
///                            * Start address of uncacheable DDR
///                            * 1024 MB
///                            ###
///               : DRAM_UNCACHE_SIZE  0x40000000
///                            ###
///                            * Size of uncacheable DDR memory mapping
///                            ###
///               : DRAM_UNCACHE_DEC_BIT 0x1E
///                            ###
///                            * 1024 MB has a 30 bits offset
///                            ###
///               : DRAM_2GBTO3GB_BASE 0x80000000
///                            ###
///                            * Start address of 2GB to 3GB DDR
///                            * 1024 MB
///                            ###
///               : DRAM_2GBTO3GB_SIZE 0x40000000
///                            ###
///                            * Size of 2GB to 3GB memory mapping
///                            ###
///               : DRAM_2GBTO3GB_DEC_BIT 0x1E
///                            ###
///                            * 1024 MB has 30 bits offset
///                            ###
///               : DRAM_3GBTO3P5GB_BASE 0xC0000000
///                            ###
///                            * Start address of 3GB to 3.5GB DDR
///                            * 512 MB
///                            ###
///               : DRAM_3GBTO3P5GB_SIZE 0x20000000
///                            ###
///                            * Size of 3GB to 3.5GB memory mapping
///                            ###
///               : DRAM_3GBTO3P5GB_DEC_BIT 0x1D
///                            ###
///                            * 512 MB has 29 bits offset
///                            ###
///               : PCIE_UPSTREAM_BASE 0xE0000000
///                            ###
///                            * PCIe memory from endpoint's point of view
///                            * 256 MB
///                            * **INTERNAL_ONLY**
///                            ###
///               : PCIE_UPSTREAM_SIZE 0x10000000
///                            ###
///                            * Size of PCI-Express upstream memory mapping
///                            ###
///               : PCIE_UPSTREAM_DEC_BIT 0x1C
///                            ###
///                            * 256MB has a 28 bits offset
///                            * Memory map for Data Cross-bar control Register base
///                            ###
///               : DXBAR_REG_BASE     0xA0000000
///                            ###
///                            * DXBAR Control Register Base Address
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : DXBAR_REG_SIZE     0x10000
///                            ###
///                            * Size of DxBar control register
///                            ###
///               : DXBAR_REG_DEC_BIT  0x10
///                            ###
///                            * 64KB has a 16 bits offset
///                            ###
///               : PXBAR_REG_BASE     0xA0010000
///                            ###
///                            * PXBAR control register base address
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : PXBAR_REG_SIZE     0x10000
///                            ###
///                            * Size of PXBAR control register
///                            ###
///               : PXBAR_REG_DEC_BIT  0x10
///                            ###
///                            * 64KB has a 16 bits offset
///                            ###
///               : CXBAR_REG_BASE     0xA0020000
///                            ###
///                            * CXBAR control register address
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : CXBAR_REG_SIZE     0x10000
///                            ###
///                            * size of CXBAR control register
///                            ###
///               : AXBAR_REG_BASE     0xA0030000
///                            ###
///                            * AXBAR control register address , Need to chek if required to be used
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : AXBAR_REG_SIZE     0x10000
///                            ###
///                            * Size of AXBAR control register
///                            ###
///               : AXBAR_REG_DEC_BIT  0x10
///                            ###
///                            * 64KB has 16 bits offset
///                            ###
///               : CXBAR_REG_DEC_BIT  0x10
///                            ###
///                            * 64KB has 16 bits offset
///                            ###
///               : RESERVED_BASE      0xA0040000
///                            ###
///                            * Reserved memory space
///                            * 1 GB - 64KB
///                            ###
///               : PCIE_DOWNSTREAM_BASE 0xE0000000
///                            ###
///                            * Reserved (space to map Galois DDR to PCIe host. This is from the PCIe host point of view. So this space COULD still be used by Galois CPU, but intentionally left blank to avoid causing any confusion)
///                            * 256 MB
///                            * **INTERNAL_ONLY**
///                            ###
///               : PCIE_DOWNSTREAM_SIZE 0x10000000
///                            ###
///                            * Size of PCI-Express Down Stream memory mapping
///                            ###
///               : PCIE_DOWNSTREAM_DEC_BIT 0x1C
///                            ###
///                            * 256 MB has a 28 bits offset
///                            ###
///               : SPI_FLASH_BASE     0xF0000000
///                            ###
///                            * The following 256 MB can be mapped to host PCI-Express for easier access /debugging
///                            * Base address for SPI flash
///                            * 64 MB (depends on the configuration)
///                            * 100M AHB
///                            ###
///               : SPI_FLASH_SIZE     0x4000000
///                            ###
///                            * Size of SPI flash
///                            * 64 MB
///                            ###
///               : SPI_FLASH_DEC_BIT  0x1A
///                            ###
///                            * 64 MB has a 26 bits offset
///                            ###
///               : SUNOL_FLASH_BASE   0xF4000000
///                            ###
///                            * Base address for Sunol flash
///                            * 32 MB
///                            * 100M AHB
///                            * **INTERNAL_ONLY**
///                            ###
///               : SUNOL_FLASH_SIZE   0x2000000
///                            ###
///                            * Size of Sunol flash
///                            * 32 MB
///                            ###
///               : SUNOL_FLASH_DEC_BIT 0x19
///                            ###
///                            * 32 MB has a 25 bits offset
///                            ###
///               : SLOW_REG_BASE      0xF6000000
///                            ###
///                            * 100MHz AHB
///                            * all on-chip devices not listed in “Fast Register” section, minimal 64k Byte space for each
///                            * The base address will equal with the last slow register section base
///                            * The slow register base address is descent from 0xF8000000.
///                            * 0x36 * 64 KB
///                            * **INTERNAL_ONLY**
///                            * Memory map for CORESIGHT registers
///                            ###
///               : CORESIGHT_REG_BASE 0xF6800000
///                            ###
///                            * Base address of CS registers
///                            * 8MB
///                            * Size of CORESIGHT registers
///                            ###
///               : CORESIGHT_REG_SIZE 0x800000
///                            ###
///                            * Size of CS Registers
///                            * Address decoding bit
///                            ###
///               : CORESIGHT_REG_DEC_BIT 0x17
///                            ###
///                            * 8MB has 23-bit offset
///                            ###
///               : H1_REG_BASE        0xF7000000
///                            ###
///                            * Base address of H1 Registers
///                            * 4MB
///                            ###
///               : H1_REG_SIZE        0x400000
///                            ###
///                            * Size of H1 Registers
///                            ###
///               : H1_REG_DEC_BIT     0x16
///                            ###
///                            * 4MB has 22-bit offset
///                            ###
///               : AVIO_REG_BASE      0xF7400000
///                            ###
///                            * Base address of AVIO Registers
///                            * 2MB
///                            ###
///               : AVIO_REG_SIZE      0x200000
///                            ###
///                            * Size of AVIO Registers
///                            * Address decoding bit
///                            ###
///               : AVIO_REG_DEC_BIT   0x15
///                            ###
///                            * 2MB has 21-bit offset
///                            ###
///               : V4G_REG_BASE       0xF7600000
///                            ###
///                            * Base address of V2G Registers
///                            * 2MB
///                            ###
///               : V4G_REG_SIZE       0x200000
///                            ###
///                            * Size of V4G Registers
///                            ###
///               : V4G_REG_DEC_BIT    0x15
///                            ###
///                            * 2MB has 21-bit offset
///                            ###
///               : MPU0_REG_BASE      0xF7800000
///                            ###
///                            * Base address of MPU0 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : MPU0_REG_SIZE      0x10000
///                            ###
///                            * Size of MPU0 Registers
///                            ###
///               : MPU0_REG_DEC_BIT   0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : MPU1_REG_BASE      0xF7810000
///                            ###
///                            * Base address of MPU1 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : MPU1_REG_SIZE      0x10000
///                            ###
///                            * Size of MPU1 Registers
///                            ###
///               : MPU1_REG_DEC_BIT   0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : MPU2_REG_BASE      0xF7820000
///                            ###
///                            * Base address of MPU2 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : MPU2_REG_SIZE      0x10000
///                            ###
///                            * Size of MPU2 Registers
///                            ###
///               : MPU2_REG_DEC_BIT   0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : MPU3_REG_BASE      0xF7830000
///                            ###
///                            * Base address of MPU3 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : MPU3_REG_SIZE      0x10000
///                            ###
///                            * Size of MPU3 Registers
///                            ###
///               : MPU3_REG_DEC_BIT   0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : TZC0_REG_BASE      0xF7840000
///                            ###
///                            * Base address for TZC0 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : TZC0_REG_SIZE      0x10000
///                            ###
///                            * Size of TZC 0 register memory mapping
///                            ###
///               : TZC0_REG_DEC_BIT   0x10
///                            ###
///                            * 64 KB has 16-bit offset
///                            ###
///               : TZC1_REG_BASE      0xF7850000
///                            ###
///                            * Base address for TZC1 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : TZC1_REG_SIZE      0x10000
///                            ###
///                            * Size of TZC 1 register memory mapping
///                            ###
///               : TZC1_REG_DEC_BIT   0x10
///                            ###
///                            * 64 KB has 16-bit offset
///                            ###
///               : TZC2_REG_BASE      0xF7860000
///                            ###
///                            * Base address for TZC2 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : TZC2_REG_SIZE      0x10000
///                            ###
///                            * Size of TZC 2 register memory mapping
///                            ###
///               : TZC2_REG_DEC_BIT   0x10
///                            ###
///                            * 64 KB has 16-bit offset
///                            ###
///               : TZC3_REG_BASE      0xF7870000
///                            ###
///                            * Base address for TZC3 Registers
///                            * 64KB
///                            ###
///               : TZC3_REG_SIZE      0x10000
///                            ###
///                            * Size of TZC 3 register memory mapping
///                            * **INTERNAL_ONLY**
///                            ###
///               : TZC3_REG_DEC_BIT   0x10
///                            ###
///                            * 64 KB has 16-bit offset
///                            ###
///               : BCMCR5_REG_BASE    0xF7880000
///                            ###
///                            * Base address of BCMCR5 Registers
///                            * 256KB
///                            ###
///               : BCMCR5_REG_SIZE    0x40000
///                            ###
///                            * Size of BCMCR5 memory mapping
///                            ###
///               : BCMCR5_REG_DEC_BIT 0x12
///                            ###
///                            * 256 KB has a 18 bits offset
///                            ###
///               : OVP_REG_BASE       0xF78C0000
///                            ###
///                            * Base address of OVP Registers
///                            * 64KB
///                            ###
///               : OVP_REG_SIZE       0x10000
///                            ###
///                            * Size of OVP Registers
///                            ###
///               : OVP_REG_DEC_BIT    0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : GXBAR_REG_BASE     0xF78D0000
///                            ###
///                            * Base address of GXBAR Registers
///                            * 64KB
///                            ###
///               : GXBAR_REG_SIZE     0x10000
///                            ###
///                            * Size of GXBAR registers
///                            ###
///               : GXBAR_REG_DEC_BIT  0x10
///                            ###
///                            * 64KB has 16bit offset
///                            ###
///               : VXBAR_REG_BASE     0xF78E0000
///                            ###
///                            * Base address of VXBAR Register
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : VXBAR_REG_SIZE     0x10000
///                            ###
///                            * Size of VXBAR Registers
///                            ###
///               : VXBAR_REG_DEC_BIT  0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : CPXBAR_REG_BASE    0xF78F0000
///                            ###
///                            * Base address of CPXBAR Register
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : CPXBAR_REG_SIZE    0x10000
///                            ###
///                            * Size of CPXBAR Registers
///                            ###
///               : CPXBAR_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : GIC_REG_BASE       0xF7900000
///                            ###
///                            * Base address of GIC400 Registers
///                            * 64KB
///                            ###
///               : GIC_REG_SIZE       0x10000
///                            ###
///                            * Size of GIC 400 Registers
///                            ###
///               : GIC_REG_DEC_BIT    0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : G1_REG_BASE        0xF7910000
///                            ###
///                            * Base address of G1(HANTRO) Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : G1_REG_SIZE        0x10000
///                            ###
///                            * Size of G1 Registers
///                            ###
///               : G1_REG_DEC_BIT     0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : CA7_REG_BASE       0xF7920000
///                            ###
///                            * Base address of CA7 and CPUPLL Registers
///                            * 64KB
///                            ###
///               : CA7_REG_SIZE       0x10000
///                            ###
///                            * Size of CA7 Registers
///                            ###
///               : CA7_REG_DEC_BIT    0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : BCM_REG_BASE       0xF7930000
///                            ###
///                            * Base address of BCM Registers
///                            * 64KB
///                            ###
///               : BCM_REG_SIZE       0x10000
///                            ###
///                            * Size of BCM Registers
///                            ###
///               : BCM_REG_DEC_BIT    0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : MCTRLSS_REG_BASE   0xF7940000
///                            ###
///                            * Base address of MCTRL_SS Registers
///                            * 64KB
///                            ###
///               : MCTRLSS_REG_SIZE   0x10000
///                            ###
///                            * Size of MCTRLSS Registers
///                            ###
///               : MCTRLSS_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for AVIF Global inside AVIF subsystem
///                            ###
///               : AVIF_GBL_REG_BASE  0xF7950000
///                            ###
///                            * Base address of AVIF_GBL Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            * Size of AVIF_GBL registers
///                            ###
///               : AVIF_GBL_REG_SIZE  0x10000
///                            ###
///                            * Size of AVIF_GBL Registers
///                            * Address decoding bit
///                            ###
///               : AVIF_GBL_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for AHB Bus Activity Monitor inside SoC subsystem
///                            ###
///               : BUSMON_REG_BASE    0xF7960000
///                            ###
///                            * Base address of BUSMON Registers
///                            * 64KB
///                            * Size of BUSMON registers
///                            ###
///               : BUSMON_REG_SIZE    0x10000
///                            ###
///                            * Size of BUSMON Registers
///                            * Address decoding bit
///                            ###
///               : BUSMON_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for Smart Card Controller1 inside perif subsystem
///                            ###
///               : USIM1_REG_BASE     0xF7970000
///                            ###
///                            * Base address of USIM1 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            * Size of USIM1 registers
///                            ###
///               : USIM1_REG_SIZE     0x10000
///                            ###
///                            * Size of USIM1 Registers
///                            * Address decoding bit
///                            ###
///               : USIM1_REG_DEC_BIT  0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for GFX3D subsystem
///                            ###
///               : GFX3D_REG_BASE     0xF7980000
///                            ###
///                            * Base address of GFX3D Registers
///                            * 512KB
///                            * Size of GFX3D registers
///                            ###
///               : GFX3D_REG_SIZE     0x80000
///                            ###
///                            * Size of GFX3D Registers
///                            * Address decoding bit
///                            ###
///               : GFX3D_REG_DEC_BIT  0x13
///                            ###
///                            * 512KB has 19-bit offset
///                            * Memory map for Smart Card Controller0 inside perif subsystem
///                            ###
///               : USIM0_REG_BASE     0xF7A00000
///                            ###
///                            * Base address of USIM0 Registers
///                            * 64KB
///                            * Size of USIM0 registers
///                            ###
///               : USIM0_REG_SIZE     0x10000
///                            ###
///                            * Size of USIM0 Registers
///                            * Address decoding bit
///                            ###
///               : USIM0_REG_DEC_BIT  0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for CI Controller inside perif subsystem
///                            ###
///               : CIC_REG_BASE       0xF7A10000
///                            ###
///                            * Base address of CIC Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            * Size of CIC registers
///                            ###
///               : CIC_REG_SIZE       0x10000
///                            ###
///                            * Size of CIC Registers
///                            * Address decoding bit
///                            ###
///               : CIC_REG_DEC_BIT    0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for LEGACY USB3 inside perif subsystem
///                            ###
///               : USB3_LEGACY_REG_BASE 0xF7A20000
///                            ###
///                            * Base address of USB3 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            * Size of LEGACY USB3 registers
///                            ###
///               : USB3_LEGACY_REG_SIZE 0x10000
///                            ###
///                            * Size of USB3 Registers
///                            * Address decoding bit
///                            ###
///               : USB3_LEGACY_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for USB2 inside perif subsystem
///                            ###
///               : USB2_REG_BASE      0xF7A30000
///                            ###
///                            * Base address of USB2 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            * Size of USB2 registers
///                            ###
///               : USB2_REG_SIZE      0x10000
///                            ###
///                            * Size of USB2 Registers
///                            * Address decoding bit
///                            ###
///               : USB2_REG_DEC_BIT   0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for TSP inside perif subsystem
///                            ###
///               : TSP_REG_BASE       0xF7A40000
///                            ###
///                            * Base address of TSP Registers
///                            * 256KB
///                            * Size of TSP registers
///                            ###
///               : TSP_REG_SIZE       0x40000
///                            ###
///                            * Size of TSP Registers
///                            * Address decoding bit
///                            ###
///               : TSP_REG_DEC_BIT    0x12
///                            ###
///                            * 256KB has 18-bit offset
///                            ###
///               : GFX_ALM_REG_BASE   0xF7A80000
///                            ###
///                            * Base address for Axi Latency meter in GFX
///                            * 64 KB
///                            ###
///               : GFX_ALM_REG_SIZE   0x10000
///                            ###
///                            * Size of GFX ALM Registers memory mapping
///                            ###
///               : GFX_ALM_REG_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : VXBAR_ALM_REG_BASE 0xF7A90000
///                            ###
///                            * Base address for V4G ALM registers
///                            * 64KB
///                            ###
///               : VXBAR_ALM_REG_SIZE 0x10000
///                            ###
///                            * size of V4G ALM register space
///                            ###
///               : VXBAR_ALM_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for EMMC inside perif subsystem
///                            ###
///               : EMMC_REG_BASE      0xF7AA0000
///                            ###
///                            * Base address of EMMC Registers
///                            * 64KB
///                            * Size of EMMC registers
///                            ###
///               : EMMC_REG_SIZE      0x10000
///                            ###
///                            * Size of EMMC Registers
///                            * Address decoding bit
///                            ###
///               : EMMC_REG_DEC_BIT   0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for SDIO3 inside perif subsystem
///                            ###
///               : SDIO3_REG_BASE     0xF7AB0000
///                            ###
///                            * Base address of SDIO3 Registers
///                            * 64KB
///                            * Size of SDIO3 registers
///                            ###
///               : SDIO3_REG_SIZE     0x10000
///                            ###
///                            * Size of SDIO3 Registers
///                            * Address decoding bit
///                            ###
///               : SDIO3_REG_DEC_BIT  0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for SL2C (System L2 Cache) registers inside PJ4B-MP sub-system
///                            ###
///               : CPU_SL2C_REG_BASE  0xF7AC0000
///                            ###
///                            * Base address of CPU_SL2C Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            * Size of CPU_SL2C memory mapping
///                            ###
///               : CPU_SL2C_REG_SIZE  0x10000
///                            ###
///                            * Size of CPU_PMR Registers
///                            * Address decoding bit
///                            ###
///               : CPU_SL2C_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for PMR inside PJ4B-MP sub-system
///                            ###
///               : CPU_PMR_REG_BASE   0xF7AD0000
///                            ###
///                            * Base address of CPU_PMR Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            * Size of CPU_PMR memory mapping
///                            ###
///               : CPU_PMR_REG_SIZE   0x10000
///                            ###
///                            * Size of CPU_PMR Registers
///                            * **INTERNAL_ONLY**
///                            * Address decodin bit
///                            ###
///               : CPU_PMR_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for Video Input Port Data Streaming Hub
///                            ###
///               : VIP_LEGACY_DHUB_REG_BASE 0xF7AE0000
///                            ###
///                            * Base address of VIP DHUB control Registers
///                            * 128KB
///                            * **INTERNAL_ONLY**
///                            * Size of VIP DHUB register memory mapping
///                            ###
///               : VIP_LEGACY_DHUB_REG_SIZE 0x20000
///                            ###
///                            * Size of VIP DHUB control Registers
///                            * **INTERNAL_ONLY**
///                            * Address decodin bit
///                            ###
///               : VIP_LEGACY_DHUB_REG_DEC_BIT 0x11
///                            ###
///                            * 128KB has 17-bit offset
///                            * Memory map for LEGACY MC DFI0
///                            ###
///               : MC_LEGACY_DFI0_REG_BASE 0xF7AE0000
///                            ###
///                            * Base address of MC DFI0 Control Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            * Size of LEGACYMC DFI0 register memory mapping
///                            ###
///               : MC_LEGACY_DFI0_REG_SIZE 0x10000
///                            ###
///                            * Size of MC DFI0 control Registers
///                            * Address decodin bit
///                            ###
///               : MC_LEGACY_DFI0_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for LEGACY MC DFI1
///                            ###
///               : MC_LEGACY_DFI1_REG_BASE 0xF7AF0000
///                            ###
///                            * Base address of MC DFI1 Control Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            * Size of LEGACY MC DFI1 register memory mapping
///                            ###
///               : MC_LEGACY_DFI1_REG_SIZE 0x10000
///                            ###
///                            * Size of MC DFI1 control Registers
///                            * Address decodin bit
///                            ###
///               : MC_LEGACY_DFI1_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for MC DFI2
///                            ###
///               : MC_DFI2_REG_BASE   0xF7B00000
///                            ###
///                            * Base address of MC DFI2 Control Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            * Size of MC DFI2 register memory mapping
///                            ###
///               : MC_DFI2_REG_SIZE   0x10000
///                            ###
///                            * Size of MC DFI2 control Registers
///                            * Address decodin bit
///                            ###
///               : MC_DFI2_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for MC DFI3
///                            ###
///               : MC_DFI3_REG_BASE   0xF7B10000
///                            ###
///                            * Base address of MC DFI3 Control Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            * Size of MC DFI3 register memory mapping
///                            ###
///               : MC_DFI3_REG_SIZE   0x10000
///                            ###
///                            * Size of MC DFI3 control Registers
///                            * Address decodin bit
///                            ###
///               : MC_DFI3_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : NNA_REG_BASE       0xF7B20000
///                            ###
///                            * Base address for NNA Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : NNA_REG_SIZE       0x10000
///                            ###
///                            * Size of SPU register space
///                            ###
///               : NNA_REG_DEC_BIT    0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : PB_REG_BASE        0xF7B30000
///                            ###
///                            * Base address for PBridge registers
///                            * 64KB
///                            ###
///               : PB_REG_SIZE        0x10000
///                            ###
///                            * Size of PBridge Registers
///                            ###
///               : PB_REG_DEC_BIT     0x10
///                            ###
///                            * 64KB has a 16bits offset
///                            ###
///               : MTEST_REG_BASE     0xF7B40000
///                            ###
///                            * Base address for MTEST Registers
///                            * 64KB
///                            ###
///               : MTEST_REG_SIZE     0x10000
///                            ###
///                            * Size of MTEST Registers
///                            ###
///               : MTEST_REG_DEC_BIT  0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : AVIO_RSRVD0_REG_BASE 0xF7B50000
///                            ###
///                            * Remove this later
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : AVIO_RSRVD0_REG_SIZE 0x10000
///                            ###
///                            * Remove this later
///                            ###
///               : AVIO_RSRVD0_REG_DEC_BIT 0x10
///                            ###
///                            * Remove this later
///                            * Memory map for Gigabit Ethernet Controller
///                            ###
///               : GE_REG_BASE        0xF7B60000
///                            ###
///                            * Base address for Gigabit Ethernet Controller Registers
///                            * 64KB
///                            * Size of Gigabit Ethernet Controller Registers
///                            ###
///               : GE_REG_SIZE        0x10000
///                            ###
///                            * Size of Gigabit Ethernet Controller Registers
///                            * Address decoding bit
///                            ###
///               : GE_REG_DEC_BIT     0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            * Memory map for PHYPERIF
///                            ###
///               : PHYPERIF_REG_BASE  0xF7B70000
///                            ###
///                            * Base address for PHY Peripheral Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : PHYPERIF_REG_SIZE  0x10000
///                            ###
///                            * Size of PHY Peripheral Registers
///                            ###
///               : PHYPERIF_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : SDIO1_REG_BASE     0xF7B80000
///                            ###
///                            * Base address for SDIO1 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : SDIO1_REG_SIZE     0x10000
///                            ###
///                            * Size of SDIO1 Registers
///                            ###
///               : SDIO1_REG_DEC_BIT  0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : ETHERNET1_REG_BASE 0xF7B90000
///                            ###
///                            * Base address for ETHERNET1 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : ETHERNET1_REG_SIZE 0x10000
///                            ###
///                            * Size of ETHERNET1 Registers
///                            ###
///               : ETHERNET1_REG_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : PTP1_REG_BASE      0xF7BA0000
///                            ###
///                            * Base address for PTP1 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : PTP1_REG_SIZE      0x10000
///                            ###
///                            * Size of PTP1 Registers
///                            ###
///               : PTP1_REG_DEC_BIT   0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : AVIO_RESR0_BASE    0xF7BB0000
///                            ###
///                            * Base address for AVIO Reserve0 Registers
///                            * 64KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : AVIO_RESR0_SIZE    0x10000
///                            ###
///                            * Size of AVIO Reserve0 Registers
///                            ###
///               : AVIO_RESR0_DEC_BIT 0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : NPU_REG_BASE       0xF7BC0000
///                            ###
///                            * Legacy Base address for NPU Registers
///                            * 256KB
///                            ###
///               : NPU_REG_SIZE       0x40000
///                            ###
///                            * Size of legacy NPU Registers
///                            ###
///               : NPU_REG_DEC_BIT    0x12
///                            ###
///                            * 256KB has 18-bit offset
///                            ###
///               : USB0_REG_BASE      0xF7C00000
///                            ###
///                            * Base address for USB OTG Registers
///                            * 512KB
///                            ###
///               : USB0_REG_SIZE      0x80000
///                            ###
///                            * Size of USB OTG register memory mapping
///                            ###
///               : USB0_REG_DEC_BIT   0x13
///                            ###
///                            * 512KB has 19-bit offset
///                            ###
///               : USB0_PHY_REG_BASE  0xF7C40000
///                            ###
///                            * Base address for USB0 PHY registers. Defined for SW usage.
///                            * **FOR SW PURPOSE ONLY**
///                            ###
///               : AVIO_RESR1_BASE    0xF7C80000
///                            ###
///                            * Base address for TSP Registers
///                            * 128KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : AVIO_RESR1_SIZE    0x20000
///                            ###
///                            * Size of TSP register memory mapping
///                            ###
///               : AVIO_RESR1_DEC_BIT 0x11
///                            ###
///                            * 128 KB has 17-bit offset
///                            ###
///               : SOC_REG_BASE       0xF7CA0000
///                            ###
///                            * Base address for SOC registers
///                            * 64KB
///                            ###
///               : SOC_REG_SIZE       0x10000
///                            ###
///                            * Size of SOC register memory mapping
///                            ###
///               : SOC_REG_DEC_BIT    0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : DDR_REG_BASE       0xF7CB0000
///                            ###
///                            * Base address for DDR registers
///                            * 64KB
///                            ###
///               : DDR_REG_SIZE       0x10000
///                            ###
///                            * Size of DDR registers memory mapping
///                            ###
///               : DDR_REG_DEC_BIT    0x10
///                            ###
///                            * 64KB has 16-bit offset
///                            ###
///               : TSI_REG_BASE       0xF7CC0000
///                            ###
///                            * Base address of TSI register region
///                            * 256KB
///                            ###
///               : TSI_REG_SIZE       0x40000
///                            ###
///                            * Size of TSI register region
///                            ###
///               : TSI_REG_DEC_BIT    0x12
///                            ###
///                            * 256KB has 18-bit offset
///                            ###
///               : USB3_REG_BASE      0xF7D00000
///                            ###
///                            * Base address of USB3 Registers
///                            * 1MB
///                            ###
///               : USB3_REG_SIZE      0x100000
///                            ###
///                            * Size of USB3 Registers
///                            ###
///               : USB3_REG_DEC_BIT   0x14
///                            ###
///                            * 1MB has 20-bit offset
///                            ###
///               : VOP_OSD_REG_BASE   0xF7E00000
///                            ###
///                            * Base address for VOP On Screen Display Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : VOP_OSD_REG_SIZE   0x10000
///                            ###
///                            * Size of VOP OSD Registers memory mapping
///                            ###
///               : VOP_OSD_REG_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : AVIO_RESR2_BASE    0xF7E10000
///                            ###
///                            * Base address for AVIO Reserve2 Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : AVIO_RESR2_SIZE    0x10000
///                            ###
///                            * Size of AVIO Reserve2 Registers
///                            ###
///               : AVIO_RESR2_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16-bit offset
///                            ###
///               : AVIO_RSRVD4_REG_BASE 0xF7E20000
///                            ###
///                            * Base address for AVIO Global Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : AVIO_RSRVD4_REG_SIZE 0x10000
///                            ###
///                            * Size of AVIO Global Registers
///                            ###
///               : AVIO_RSRVD4_REG_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16-bit offset
///                            ###
///               : PCI_REG_BASE       0xF7E30000
///                            ###
///                            * Base address for PCI Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : PCI_REG_SIZE       0x10000
///                            ###
///                            * Size of PCI Registers memory mapping
///                            ###
///               : PCI_REG_DEC_BIT    0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : PCIE_REG_BASE      0xF7E40000
///                            ###
///                            * Base address for PCI-Express Registers
///                            * 64 KB
///                            ###
///               : PCIE_REG_SIZE      0x10000
///                            ###
///                            * Size of PCI-Express Registers memory mapping
///                            ###
///               : PCIE_REG_DEC_BIT   0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : ETHERNET_REG_BASE  0xF7E50000
///                            ###
///                            * Base address for Ethernet Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : ETHERNET_REG_SIZE  0x10000
///                            ###
///                            * Size of Ethernet Registers memory mapping
///                            ###
///               : ETHERNET_REG_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : SPDIF_REG_BASE     0xF7E60000
///                            ###
///                            * Base address for SPDIF Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : SPDIF_REG_SIZE     0x10000
///                            ###
///                            * Size of SPDIF Registers memory mapping
///                            ###
///               : SPDIF_REG_DEC_BIT  0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : AVIO_RSRVD5_REG_BASE 0xF7E70000
///                            ###
///                            * Base address for I2S Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : AVIO_RSRVD5_REG_SIZE 0x10000
///                            ###
///                            * Size of I2S Registers memory mapping
///                            ###
///               : AVIO_RSRVD5_REG_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : APBPERIF_REG_BASE  0xF7E80000
///                            ###
///                            * Base address for ApbPerif Registers
///                            * ApbPerif is designed to integrate all the low speed I/O functionalities.
///                            * It provides an AHB interface for processor to access the low speed I/O devices and memory-mapped SPI Flash device. It also have a OCP master interface for external Host to access chip internal address through I2C interface
///                            * I2C master/slave; SPI master; UART controller; GPIO; Timer; Watchdog timer; Interrupt controller
///                            * 64 KB
///                            ###
///               : APBPERIF_REG_SIZE  0x10000
///                            ###
///                            * Size of ApbPerif Registers memory mapping
///                            ###
///               : APBPERIF_REG_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : SATA_REG_BASE      0xF7E90000
///                            ###
///                            * Base address for SATA Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : SATA_REG_SIZE      0x10000
///                            ###
///                            * Size of SATA Registers memory mapping
///                            ###
///               : SATA_REG_DEC_BIT   0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : CHIP_CTRL_REG_BASE 0xF7EA0000
///                            ###
///                            * Chip Control (Processor Reset, Bootstrap, ...)
///                            * 64 KB
///                            ###
///               : CHIP_CTRL_REG_SIZE 0x10000
///                            ###
///                            * Size of CHIP ID Registers memory mapping
///                            ###
///               : CHIP_CTRL_REG_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : MPP_REG_BASE       0xF7EB0000
///                            ###
///                            * Base address for MPP
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : MPP_REG_SIZE       0x10000
///                            ###
///                            * Size of MPP Registers memory mapping
///                            ###
///               : MPP_REG_DEC_BIT    0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : AVIO_SEMAPHORE_REG_BASE 0xF7EC0000
///                            ###
///                            * Base address of AVIO semaphore control Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : AVIO_SEMAPHORE_REG_SIZE 0x10000
///                            ###
///                            * Size of AVIO semaphore Registers memory mapping
///                            ###
///               : AVIO_SEMAPHORE_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : USB0_LEGACY_REG_BASE 0xF7ED0000
///                            ###
///                            * Base address of USB 0 control Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : USB0_LEGACY_REG_SIZE 0x10000
///                            ###
///                            * Size of USB 0 Registers memory mapping
///                            ###
///               : USB0_LEGACY_REG_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : USB1_REG_BASE      0xF7EE0000
///                            ###
///                            * Base address of USB 1 control Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : USB1_REG_SIZE      0x10000
///                            ###
///                            * Size of USB 1 Registers memory mapping
///                            ###
///               : USB1_REG_DEC_BIT   0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : GFX2D_REG_BASE     0xF7EF0000
///                            ###
///                            * Base address of 2D Graphics control Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : GFX2D_REG_SIZE     0x10000
///                            ###
///                            * Size of GFX 2D Registers memory mapping
///                            ###
///               : GFX2D_REG_DEC_BIT  0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : NAND_FLASH_REG_BASE 0xF7F00000
///                            ###
///                            * Base address of NAND flash control Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : NAND_FLASH_REG_SIZE 0x10000
///                            ###
///                            * Size of NAND flash Registers memory mapping
///                            ###
///               : NAND_FLASH_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : LBC_REG_BASE       0xF7F10000
///                            ###
///                            * Base address of Local Bus Controller Registers
///                            * 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : LBC_REG_SIZE       0x10000
///                            ###
///                            * Size of Local Bus Controller Registers memory mapping
///                            ###
///               : LBC_REG_DEC_BIT    0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : PWM_REG_BASE       0xF7F20000
///                            ###
///                            * Base address of Pulse Width Modulator control Registers
///                            * 64 KB
///                            ###
///               : PWM_REG_SIZE       0x10000
///                            ###
///                            * Size of Pulse Width Modulator Registers memory mapping
///                            ###
///               : PWM_REG_DEC_BIT    0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : AVIO_RSRVD6_REG_BASE 0xF7F60000
///                            ###
///                            * Base address of Video Post Process control Registers
///                            * 128 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : AVIO_RSRVD6_REG_SIZE 0x20000
///                            ###
///                            * Size of Video Post Process Registers memory mapping
///                            ###
///               : AVIO_RSRVD6_REG_DEC_BIT 0x11
///                            ###
///                            * 128 KB has a 16 bits offset
///                            ###
///               : AVIO_RSRVD7_REG_BASE 0xF7F40000
///                            ###
///                            * Base address of VPP 128 bit DHUB control Registers
///                            * 128 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : AVIO_RSRVD7_REG_SIZE 0x20000
///                            ###
///                            * Size of VPP 128bit DHUB Registers memory mapping
///                            ###
///               : AVIO_RSRVD7_REG_DEC_BIT 0x11
///                            ###
///                            * 128 KB has a 16 bits offset
///                            ###
///               : SM_REG_BASE        0xF7F80000
///                            ###
///                            * Base address of SM registers
///                            * 512 K Byte
///                            ###
///               : SM_REG_SIZE        0x80000
///                            ###
///                            * Size of SM memory mapping
///                            ###
///               : SM_REG_DEC_BIT     0x13
///                            ###
///                            * 512 KB has a 19 bits offset
///                            ###
///               : FAST_REG_BASE      0xF8000000
///                            ###
///                            * Starting address for all memory mapping of fast register
///                            * 64MB ~ 512KB
///                            * 400 AHB (Local Bus)
///                            * **INTERNAL_ONLY**
///                            ###
///               : MC_DFI0_REG_BASE   0xF8000000
///                            ###
///                            * Base address of MC DFI0 Control Registers
///                            * 8MB
///                            ###
///               : MC_DFI0_REG_SIZE   0x800000
///                            ###
///                            * Size of MC DFI0 control Registers
///                            ###
///               : MC_DFI0_REG_DEC_BIT 0x17
///                            ###
///                            * 8MB has 23-bit offset
///                            ###
///               : MC_DFI1_REG_BASE   0xF8800000
///                            ###
///                            * Base address of MC DFI1 Control Registers
///                            * 8MB
///                            ###
///               : MC_DFI1_REG_SIZE   0x800000
///                            ###
///                            * Size of MC DFI1 control Registers
///                            ###
///               : MC_DFI1_REG_DEC_BIT 0x17
///                            ###
///                            * 8MB has 23-bit offset
///                            ###
///               : MPT_REG_BASE       0xF9000000
///                            ###
///                            * Base address of MPT Registers
///                            * 256KB
///                            ###
///               : MPT_REG_SIZE       0x40000
///                            ###
///                            * Size of MPT memory mapping
///                            ###
///               : MPT_REG_DEC_BIT    0x12
///                            ###
///                            * 256KB has a 18 bits offset
///                            ###
///               : ISP_REG_BASE       0xF9100000
///                            ###
///                            * Base address of ISP Registers
///                            * 1MB
///                            ###
///               : ISP_REG_SIZE       0x100000
///                            ###
///                            * Size of ISP memory mapping
///                            ###
///               : ISP_REG_DEC_BIT    0x14
///                            ###
///                            * 1MB has a 20 bits offset
///                            ###
///               : ONCHIP_LOW_ROM_BASE 0xFF800000
///                            ###
///                            * Reserved for on-chip ROM. Left blank for TC1
///                            * 512 KB - 64 KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : ONCHIP_LOW_ROM_SIZE 0x10000
///                            ###
///                            * Size of On-chip's low address ROM
///                            * 64 KB ((8192 + 8128) * 32bits)
///                            ###
///               : ONCHIP_LOW_ROM_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : HIGH_ROM_VECTOR_BASE 0xFFFF0000
///                            ###
///                            * VECTORS = 0xFFFF-0000 ~ 0xFFFF-BFFF
///                            * HIGH ADDRESS ROM = 0xFFFF-C000 ~ 0xFFFF-FFFF
///                            ###
///               : HIGH_ROM_VECTOR_SIZE 0x10000
///                            ###
///                            * VECTOR has 48 KB; High address ROM has 16 KB
///                            * 64 KB
///                            ###
///               : HIGH_ROM_VECTOR_DEC_BIT 0x10
///                            ###
///                            * 64 KB has a 16 bits offset
///                            ###
///               : VECTOR_BASE        0xFFFF0000
///                            ###
///                            * Interrupt Vectors Register base
///                            * 32 bytes
///                            * 8 vectors, with 0xFFFF0000 pointing to
///                            * --- external flash on power up for TC1 or
///                            * --- internal ROM some where Depending on strap pin
///                            * **INTERNAL_ONLY**
///                            ###
///               : VECTOR_SIZE        0x20
///                            ###
///                            * Size of Interrupt Vectors Registers
///                            ###
///               : VECTOR_DEC_BIT     0x5
///                            ###
///                            * 32 bytes has a 5 bits offset
///                            ###
///               : HIGH_EXCEPT_RESET_REG 0xFFFF0000
///                            ###
///                            * The first instruction address after reseting
///                            * Readable/Writable for both software and hardware
///                            * Default value is 0xe59ff018 {LDR pc, [pc + #0x20 - #8]}
///                            * Default value is loading the content of 0xFFFF0020 as the PC address
///                            * **INTERNAL_ONLY**
///                            ###
///               : HIGH_EXCEPT_UNDEF_REG 0xFFFF0004
///                            ###
///                            * The first instruction address for undefined instruction exception
///                            * Readable/Writable for both software and hardware
///                            * Fix value is 0xe59ff018 {LDR pc, [pc + #0x20 - #8]}
///                            * Fix value is loading the content of 0xFFFF0024 as the PC address
///                            * **INTERNAL_ONLY**
///                            ###
///               : HIGH_EXCEPT_SOFT_REG 0xFFFF0008
///                            ###
///                            * The first instruction address for software interrupt exception
///                            * Readable/Writable for both software and hardware
///                            * Fix value is 0xe59ff018 {LDR pc, [pc + #0x20 - #8]}
///                            * Fix value is loading the content of 0xFFFF0028 as the PC address
///                            * **INTERNAL_ONLY**
///                            ###
///               : HIGH_EXCEPT_PREFETCH_REG 0xFFFF000C
///                            ###
///                            * The first instruction address for instruction fetch memory abort
///                            * Readable/Writable for both software and hardware
///                            * Fix value is 0xe59ff018 {LDR pc, [pc + #0x20 - #8]}
///                            * Fix value is loading the content of 0xFFFF002C as the PC address
///                            * **INTERNAL_ONLY**
///                            ###
///               : HIGH_EXCEPT_DATA_REG 0xFFFF0010
///                            ###
///                            * The first instruction address for data access memory abort
///                            * Readable/Writable for both software and hardware
///                            * Fix value is 0xe59ff018 {LDR pc, [pc + #0x20 - #8]}
///                            * Fix value is loading the content of 0xFFFF0030 as the PC address
///                            * **INTERNAL_ONLY**
///                            ###
///               : HIGH_EXCEPT_UNUSED_REG 0xFFFF0014
///                            ###
///                            * Fix value is 0xe59ff018 {LDR pc, [pc + #0x20 - #8]}
///                            * **INTERNAL_ONLY**
///                            ###
///               : HIGH_EXCEPT_IRQ_REG 0xFFFF0018
///                            ###
///                            * The address for IRQ service routine entry
///                            * Readable/Writable for both software and hardware
///                            * Fix value is 0xe59ff018 {LDR pc, [pc + #0x20 - #8]}
///                            * Fix value is loading the content of 0xFFFF0038 as the PC address
///                            * ISR will be universal ISR for all CPUs.
///                            * **INTERNAL_ONLY**
///                            ###
///               : HIGH_EXCEPT_FIQ_REG 0xFFFF001C
///                            ###
///                            * The address for FIQ service routine entry
///                            * Readable/Writable for both software and hardware
///                            * Fix value is 0xe59ff018 {LDR pc, [pc + #0x20 - #8]}
///                            * Fix value is loading the content of 0xFFFF003C as the PC address
///                            * FIQ service routine will be universal entry for all CPU's FIQ
///                            * **INTERNAL_ONLY**
///                            ###
///               : ADDR_DATA_REG_BASE 0xFFFF0020
///                            ###
///                            * Addr_data_?_? Table base address
///                            * 128 bytes – 3 x 8 registers – 3x8x4=96
///                            * **INTERNAL_ONLY**
///                            ###
///               : ADDR_DATA_REG_SIZE 0x80
///                            ###
///                            * Size of Addr_data_?_? Table
///                            ###
///               : VECTOR_ADDR_0_REG  0xFFFF0020
///                            ###
///                            * Vector address register for reset
///                            * Software read ONLY/ hardware readable/writable
///                            * Default value is 0xFFFFC000 (booting from DRAM)
///                            * 0xFFFFC240 booting from ROM / 0xFFFFC200 booting from others
///                            * **INTERNAL_ONLY**
///                            ###
///               : VECTOR_ADDR_1_REG  0xFFFF0024
///                            ###
///                            * Vector address register for undefined instruction
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : VECTOR_ADDR_2_REG  0xFFFF0028
///                            ###
///                            * Vector address register for software interrupt
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : VECTOR_ADDR_3_REG  0xFFFF002C
///                            ###
///                            * Vector address register for prefetch abort
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : VECTOR_ADDR_4_REG  0xFFFF0030
///                            ###
///                            * Vector address register for Data Abort
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : VECTOR_ADDR_5_REG  0xFFFF0034
///                            ###
///                            * Not used
///                            * **INTERNAL_ONLY**
///                            ###
///               : VECTOR_ADDR_6_REG  0xFFFF0038
///                            ###
///                            * Vector address register for universal IRQ service routine entry
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : VECTOR_ADDR_7_REG  0xFFFF003C
///                            ###
///                            * Vector address register for universal FIQ service routine entry
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_1_0_REG  0xFFFF0040
///                            ###
///                            * Undefined Instruction Exception Handler entry address for CPU #0
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_1_1_REG  0xFFFF0044
///                            ###
///                            * Undefined Instruction Exception Handler entry address for CPU #1
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_1_2_REG  0xFFFF0048
///                            ###
///                            * Undefined Instruction Exception Handler entry address for CPU #2
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_2_0_REG  0xFFFF004C
///                            ###
///                            * Software Interrupt Exception Handler entry address for CPU #0
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_2_1_REG  0xFFFF0050
///                            ###
///                            * Software Interrupt Exception Handler entry address for CPU #1
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_2_2_REG  0xFFFF0054
///                            ###
///                            * Software Interrupt Exception Handler entry address for CPU #2
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_3_0_REG  0xFFFF0058
///                            ###
///                            * Instruction Prefetch Abort Exception Handler entry address for CPU #0
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_3_1_REG  0xFFFF005C
///                            ###
///                            * Instruction Prefetch Abort Exception Handler entry address for CPU #1
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_3_2_REG  0xFFFF0060
///                            ###
///                            * Instruction Prefetch Abort Exception Handler entry address for CPU #2
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_4_0_REG  0xFFFF0064
///                            ###
///                            * Data Abort Exception Handler entry address for CPU #0
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_4_1_REG  0xFFFF0068
///                            ###
///                            * Data Abort Exception Handler entry address for CPU #1
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_4_2_REG  0xFFFF006C
///                            ###
///                            * Data Abort Exception Handler entry address for CPU #2
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_5_0_REG  0xFFFF0070
///                            ###
///                            * Not used
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_5_1_REG  0xFFFF0074
///                            ###
///                            * Not used
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_5_2_REG  0xFFFF0078
///                            ###
///                            * Not used
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_6_0_REG  0xFFFF007C
///                            ###
///                            * IRQ service routine entry address for CPU #0
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_6_1_REG  0xFFFF0080
///                            ###
///                            * IRQ service routine entry address for CPU #1
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_6_2_REG  0xFFFF0084
///                            ###
///                            * IRQ service routine entry address for CPU #2
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_7_0_REG  0xFFFF0088
///                            ###
///                            * FIQ service routine entry address for CPU #0
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_7_1_REG  0xFFFF008C
///                            ###
///                            * FIQ service routine entry address for CPU #1
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY**
///                            ###
///               : BRCH_ADDR_7_2_REG  0xFFFF0090
///                            ###
///                            * FIQ service routine entry address for CPU #2
///                            * Software and hardware readable and writable
///                            * **INTERNAL_ONLY*****INTERNAL_ONLY**
///                            ###
///               : SOFTWARE_RESET_ADDR_REG 0xFFFF0094
///                            ###
///                            * After software reset the special CPU or whole system,
///                            * The CPU(s) will fetch the value of this register as the address of
///                            * The first instruction.
///                            * To make it work, please change register HIGH_EXCEPT_RESET_REG
///                            * (0xFFFF-0000) with value 0xe59ff08C {LDR pc, [pc + #0x94 - #8]}
///                            * **INTERNAL_ONLY**
///                            ###
///               : ONCHIP_HIGH_ROM_BASE 0xFFFFC000
///                            ###
///                            * High address space ROM
///                            * 16KB
///                            * **INTERNAL_ONLY**
///                            ###
///               : ONCHIP_HIGH_ROM_SIZE 0x4000
///                            ###
///                            * Size of On-chip's high address ROM
///                            ###
///               : ONCHIP_HIGH_ROM_DEC_BIT 0xE
///                            ###
///                            * 16 KB has a 14 bits offset
///                            ###
///     @ 0x00000 memmap               (R-)
///               %signed   32 dummy                     0
///                                    ###
///                                    * Dummy word for automatically generates header file
///                                    * **INTERNAL_ONLY**
///                                    ###
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       4B, bits:      32b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_MEMMAP
#define h_MEMMAP (){}

    #define        MEMMAP_DRAM_CACHE_BASE                      0x0
    #define        MEMMAP_DRAM_CACHE_SIZE                      0x40000000
    #define        MEMMAP_DRAM_CACHE_DEC_BIT                   0x1E
    #define        MEMMAP_DRAM_UNCACHE_BASE                    0x40000000
    #define        MEMMAP_DRAM_UNCACHE_SIZE                    0x40000000
    #define        MEMMAP_DRAM_UNCACHE_DEC_BIT                 0x1E
    #define        MEMMAP_DRAM_2GBTO3GB_BASE                   0x80000000
    #define        MEMMAP_DRAM_2GBTO3GB_SIZE                   0x40000000
    #define        MEMMAP_DRAM_2GBTO3GB_DEC_BIT                0x1E
    #define        MEMMAP_DRAM_3GBTO3P5GB_BASE                 0xC0000000
    #define        MEMMAP_DRAM_3GBTO3P5GB_SIZE                 0x20000000
    #define        MEMMAP_DRAM_3GBTO3P5GB_DEC_BIT              0x1D
    #define        MEMMAP_PCIE_UPSTREAM_BASE                   0xE0000000
    #define        MEMMAP_PCIE_UPSTREAM_SIZE                   0x10000000
    #define        MEMMAP_PCIE_UPSTREAM_DEC_BIT                0x1C
    #define        MEMMAP_DXBAR_REG_BASE                       0xA0000000
    #define        MEMMAP_DXBAR_REG_SIZE                       0x10000
    #define        MEMMAP_DXBAR_REG_DEC_BIT                    0x10
    #define        MEMMAP_PXBAR_REG_BASE                       0xA0010000
    #define        MEMMAP_PXBAR_REG_SIZE                       0x10000
    #define        MEMMAP_PXBAR_REG_DEC_BIT                    0x10
    #define        MEMMAP_CXBAR_REG_BASE                       0xA0020000
    #define        MEMMAP_CXBAR_REG_SIZE                       0x10000
    #define        MEMMAP_AXBAR_REG_BASE                       0xA0030000
    #define        MEMMAP_AXBAR_REG_SIZE                       0x10000
    #define        MEMMAP_AXBAR_REG_DEC_BIT                    0x10
    #define        MEMMAP_CXBAR_REG_DEC_BIT                    0x10
    #define        MEMMAP_RESERVED_BASE                        0xA0040000
    #define        MEMMAP_PCIE_DOWNSTREAM_BASE                 0xE0000000
    #define        MEMMAP_PCIE_DOWNSTREAM_SIZE                 0x10000000
    #define        MEMMAP_PCIE_DOWNSTREAM_DEC_BIT              0x1C
    #define        MEMMAP_SPI_FLASH_BASE                       0xF0000000
    #define        MEMMAP_SPI_FLASH_SIZE                       0x4000000
    #define        MEMMAP_SPI_FLASH_DEC_BIT                    0x1A
    #define        MEMMAP_SUNOL_FLASH_BASE                     0xF4000000
    #define        MEMMAP_SUNOL_FLASH_SIZE                     0x2000000
    #define        MEMMAP_SUNOL_FLASH_DEC_BIT                  0x19
    #define        MEMMAP_SLOW_REG_BASE                        0xF6000000
    #define        MEMMAP_CORESIGHT_REG_BASE                   0xF6800000
    #define        MEMMAP_CORESIGHT_REG_SIZE                   0x800000
    #define        MEMMAP_CORESIGHT_REG_DEC_BIT                0x17
    #define        MEMMAP_H1_REG_BASE                          0xF7000000
    #define        MEMMAP_H1_REG_SIZE                          0x400000
    #define        MEMMAP_H1_REG_DEC_BIT                       0x16
    #define        MEMMAP_AVIO_REG_BASE                        0xF7400000
    #define        MEMMAP_AVIO_REG_SIZE                        0x200000
    #define        MEMMAP_AVIO_REG_DEC_BIT                     0x15
    #define        MEMMAP_V4G_REG_BASE                         0xF7600000
    #define        MEMMAP_V4G_REG_SIZE                         0x200000
    #define        MEMMAP_V4G_REG_DEC_BIT                      0x15
    #define        MEMMAP_MPU0_REG_BASE                        0xF7800000
    #define        MEMMAP_MPU0_REG_SIZE                        0x10000
    #define        MEMMAP_MPU0_REG_DEC_BIT                     0x10
    #define        MEMMAP_MPU1_REG_BASE                        0xF7810000
    #define        MEMMAP_MPU1_REG_SIZE                        0x10000
    #define        MEMMAP_MPU1_REG_DEC_BIT                     0x10
    #define        MEMMAP_MPU2_REG_BASE                        0xF7820000
    #define        MEMMAP_MPU2_REG_SIZE                        0x10000
    #define        MEMMAP_MPU2_REG_DEC_BIT                     0x10
    #define        MEMMAP_MPU3_REG_BASE                        0xF7830000
    #define        MEMMAP_MPU3_REG_SIZE                        0x10000
    #define        MEMMAP_MPU3_REG_DEC_BIT                     0x10
    #define        MEMMAP_TZC0_REG_BASE                        0xF7840000
    #define        MEMMAP_TZC0_REG_SIZE                        0x10000
    #define        MEMMAP_TZC0_REG_DEC_BIT                     0x10
    #define        MEMMAP_TZC1_REG_BASE                        0xF7850000
    #define        MEMMAP_TZC1_REG_SIZE                        0x10000
    #define        MEMMAP_TZC1_REG_DEC_BIT                     0x10
    #define        MEMMAP_TZC2_REG_BASE                        0xF7860000
    #define        MEMMAP_TZC2_REG_SIZE                        0x10000
    #define        MEMMAP_TZC2_REG_DEC_BIT                     0x10
    #define        MEMMAP_TZC3_REG_BASE                        0xF7870000
    #define        MEMMAP_TZC3_REG_SIZE                        0x10000
    #define        MEMMAP_TZC3_REG_DEC_BIT                     0x10
    #define        MEMMAP_BCMCR5_REG_BASE                      0xF7880000
    #define        MEMMAP_BCMCR5_REG_SIZE                      0x40000
    #define        MEMMAP_BCMCR5_REG_DEC_BIT                   0x12
    #define        MEMMAP_OVP_REG_BASE                         0xF78C0000
    #define        MEMMAP_OVP_REG_SIZE                         0x10000
    #define        MEMMAP_OVP_REG_DEC_BIT                      0x10
    #define        MEMMAP_GXBAR_REG_BASE                       0xF78D0000
    #define        MEMMAP_GXBAR_REG_SIZE                       0x10000
    #define        MEMMAP_GXBAR_REG_DEC_BIT                    0x10
    #define        MEMMAP_VXBAR_REG_BASE                       0xF78E0000
    #define        MEMMAP_VXBAR_REG_SIZE                       0x10000
    #define        MEMMAP_VXBAR_REG_DEC_BIT                    0x10
    #define        MEMMAP_CPXBAR_REG_BASE                      0xF78F0000
    #define        MEMMAP_CPXBAR_REG_SIZE                      0x10000
    #define        MEMMAP_CPXBAR_REG_DEC_BIT                   0x10
    #define        MEMMAP_GIC_REG_BASE                         0xF7900000
    #define        MEMMAP_GIC_REG_SIZE                         0x10000
    #define        MEMMAP_GIC_REG_DEC_BIT                      0x10
    #define        MEMMAP_G1_REG_BASE                          0xF7910000
    #define        MEMMAP_G1_REG_SIZE                          0x10000
    #define        MEMMAP_G1_REG_DEC_BIT                       0x10
    #define        MEMMAP_CA7_REG_BASE                         0xF7920000
    #define        MEMMAP_CA7_REG_SIZE                         0x10000
    #define        MEMMAP_CA7_REG_DEC_BIT                      0x10
    #define        MEMMAP_BCM_REG_BASE                         0xF7930000
    #define        MEMMAP_BCM_REG_SIZE                         0x10000
    #define        MEMMAP_BCM_REG_DEC_BIT                      0x10
    #define        MEMMAP_MCTRLSS_REG_BASE                     0xF7940000
    #define        MEMMAP_MCTRLSS_REG_SIZE                     0x10000
    #define        MEMMAP_MCTRLSS_REG_DEC_BIT                  0x10
    #define        MEMMAP_AVIF_GBL_REG_BASE                    0xF7950000
    #define        MEMMAP_AVIF_GBL_REG_SIZE                    0x10000
    #define        MEMMAP_AVIF_GBL_REG_DEC_BIT                 0x10
    #define        MEMMAP_BUSMON_REG_BASE                      0xF7960000
    #define        MEMMAP_BUSMON_REG_SIZE                      0x10000
    #define        MEMMAP_BUSMON_REG_DEC_BIT                   0x10
    #define        MEMMAP_USIM1_REG_BASE                       0xF7970000
    #define        MEMMAP_USIM1_REG_SIZE                       0x10000
    #define        MEMMAP_USIM1_REG_DEC_BIT                    0x10
    #define        MEMMAP_GFX3D_REG_BASE                       0xF7980000
    #define        MEMMAP_GFX3D_REG_SIZE                       0x80000
    #define        MEMMAP_GFX3D_REG_DEC_BIT                    0x13
    #define        MEMMAP_USIM0_REG_BASE                       0xF7A00000
    #define        MEMMAP_USIM0_REG_SIZE                       0x10000
    #define        MEMMAP_USIM0_REG_DEC_BIT                    0x10
    #define        MEMMAP_CIC_REG_BASE                         0xF7A10000
    #define        MEMMAP_CIC_REG_SIZE                         0x10000
    #define        MEMMAP_CIC_REG_DEC_BIT                      0x10
    #define        MEMMAP_USB3_LEGACY_REG_BASE                 0xF7A20000
    #define        MEMMAP_USB3_LEGACY_REG_SIZE                 0x10000
    #define        MEMMAP_USB3_LEGACY_REG_DEC_BIT              0x10
    #define        MEMMAP_USB2_REG_BASE                        0xF7A30000
    #define        MEMMAP_USB2_REG_SIZE                        0x10000
    #define        MEMMAP_USB2_REG_DEC_BIT                     0x10
    #define        MEMMAP_TSP_REG_BASE                         0xF7A40000
    #define        MEMMAP_TSP_REG_SIZE                         0x40000
    #define        MEMMAP_TSP_REG_DEC_BIT                      0x12
    #define        MEMMAP_GFX_ALM_REG_BASE                     0xF7A80000
    #define        MEMMAP_GFX_ALM_REG_SIZE                     0x10000
    #define        MEMMAP_GFX_ALM_REG_DEC_BIT                  0x10
    #define        MEMMAP_VXBAR_ALM_REG_BASE                   0xF7A90000
    #define        MEMMAP_VXBAR_ALM_REG_SIZE                   0x10000
    #define        MEMMAP_VXBAR_ALM_REG_DEC_BIT                0x10
    #define        MEMMAP_EMMC_REG_BASE                        0xF7AA0000
    #define        MEMMAP_EMMC_REG_SIZE                        0x10000
    #define        MEMMAP_EMMC_REG_DEC_BIT                     0x10
    #define        MEMMAP_SDIO3_REG_BASE                       0xF7AB0000
    #define        MEMMAP_SDIO3_REG_SIZE                       0x10000
    #define        MEMMAP_SDIO3_REG_DEC_BIT                    0x10
    #define        MEMMAP_CPU_SL2C_REG_BASE                    0xF7AC0000
    #define        MEMMAP_CPU_SL2C_REG_SIZE                    0x10000
    #define        MEMMAP_CPU_SL2C_REG_DEC_BIT                 0x10
    #define        MEMMAP_CPU_PMR_REG_BASE                     0xF7AD0000
    #define        MEMMAP_CPU_PMR_REG_SIZE                     0x10000
    #define        MEMMAP_CPU_PMR_REG_DEC_BIT                  0x10
    #define        MEMMAP_VIP_LEGACY_DHUB_REG_BASE             0xF7AE0000
    #define        MEMMAP_VIP_LEGACY_DHUB_REG_SIZE             0x20000
    #define        MEMMAP_VIP_LEGACY_DHUB_REG_DEC_BIT          0x11
    #define        MEMMAP_MC_LEGACY_DFI0_REG_BASE              0xF7AE0000
    #define        MEMMAP_MC_LEGACY_DFI0_REG_SIZE              0x10000
    #define        MEMMAP_MC_LEGACY_DFI0_REG_DEC_BIT           0x10
    #define        MEMMAP_MC_LEGACY_DFI1_REG_BASE              0xF7AF0000
    #define        MEMMAP_MC_LEGACY_DFI1_REG_SIZE              0x10000
    #define        MEMMAP_MC_LEGACY_DFI1_REG_DEC_BIT           0x10
    #define        MEMMAP_MC_DFI2_REG_BASE                     0xF7B00000
    #define        MEMMAP_MC_DFI2_REG_SIZE                     0x10000
    #define        MEMMAP_MC_DFI2_REG_DEC_BIT                  0x10
    #define        MEMMAP_MC_DFI3_REG_BASE                     0xF7B10000
    #define        MEMMAP_MC_DFI3_REG_SIZE                     0x10000
    #define        MEMMAP_MC_DFI3_REG_DEC_BIT                  0x10
    #define        MEMMAP_NNA_REG_BASE                         0xF7B20000
    #define        MEMMAP_NNA_REG_SIZE                         0x10000
    #define        MEMMAP_NNA_REG_DEC_BIT                      0x10
    #define        MEMMAP_PB_REG_BASE                          0xF7B30000
    #define        MEMMAP_PB_REG_SIZE                          0x10000
    #define        MEMMAP_PB_REG_DEC_BIT                       0x10
    #define        MEMMAP_MTEST_REG_BASE                       0xF7B40000
    #define        MEMMAP_MTEST_REG_SIZE                       0x10000
    #define        MEMMAP_MTEST_REG_DEC_BIT                    0x10
    #define        MEMMAP_AVIO_RSRVD0_REG_BASE                 0xF7B50000
    #define        MEMMAP_AVIO_RSRVD0_REG_SIZE                 0x10000
    #define        MEMMAP_AVIO_RSRVD0_REG_DEC_BIT              0x10
    #define        MEMMAP_GE_REG_BASE                          0xF7B60000
    #define        MEMMAP_GE_REG_SIZE                          0x10000
    #define        MEMMAP_GE_REG_DEC_BIT                       0x10
    #define        MEMMAP_PHYPERIF_REG_BASE                    0xF7B70000
    #define        MEMMAP_PHYPERIF_REG_SIZE                    0x10000
    #define        MEMMAP_PHYPERIF_REG_DEC_BIT                 0x10
    #define        MEMMAP_SDIO1_REG_BASE                       0xF7B80000
    #define        MEMMAP_SDIO1_REG_SIZE                       0x10000
    #define        MEMMAP_SDIO1_REG_DEC_BIT                    0x10
    #define        MEMMAP_ETHERNET1_REG_BASE                   0xF7B90000
    #define        MEMMAP_ETHERNET1_REG_SIZE                   0x10000
    #define        MEMMAP_ETHERNET1_REG_DEC_BIT                0x10
    #define        MEMMAP_PTP1_REG_BASE                        0xF7BA0000
    #define        MEMMAP_PTP1_REG_SIZE                        0x10000
    #define        MEMMAP_PTP1_REG_DEC_BIT                     0x10
    #define        MEMMAP_AVIO_RESR0_BASE                      0xF7BB0000
    #define        MEMMAP_AVIO_RESR0_SIZE                      0x10000
    #define        MEMMAP_AVIO_RESR0_DEC_BIT                   0x10
    #define        MEMMAP_NPU_REG_BASE                         0xF7BC0000
    #define        MEMMAP_NPU_REG_SIZE                         0x40000
    #define        MEMMAP_NPU_REG_DEC_BIT                      0x12
    #define        MEMMAP_USB0_REG_BASE                        0xF7C00000
    #define        MEMMAP_USB0_REG_SIZE                        0x80000
    #define        MEMMAP_USB0_REG_DEC_BIT                     0x13
    #define        MEMMAP_USB0_PHY_REG_BASE                    0xF7C40000
    #define        MEMMAP_AVIO_RESR1_BASE                      0xF7C80000
    #define        MEMMAP_AVIO_RESR1_SIZE                      0x20000
    #define        MEMMAP_AVIO_RESR1_DEC_BIT                   0x11
    #define        MEMMAP_SOC_REG_BASE                         0xF7CA0000
    #define        MEMMAP_SOC_REG_SIZE                         0x10000
    #define        MEMMAP_SOC_REG_DEC_BIT                      0x10
    #define        MEMMAP_DDR_REG_BASE                         0xF7CB0000
    #define        MEMMAP_DDR_REG_SIZE                         0x10000
    #define        MEMMAP_DDR_REG_DEC_BIT                      0x10
    #define        MEMMAP_TSI_REG_BASE                         0xF7CC0000
    #define        MEMMAP_TSI_REG_SIZE                         0x40000
    #define        MEMMAP_TSI_REG_DEC_BIT                      0x12
    #define        MEMMAP_USB3_REG_BASE                        0xF7D00000
    #define        MEMMAP_USB3_REG_SIZE                        0x100000
    #define        MEMMAP_USB3_REG_DEC_BIT                     0x14
    #define        MEMMAP_VOP_OSD_REG_BASE                     0xF7E00000
    #define        MEMMAP_VOP_OSD_REG_SIZE                     0x10000
    #define        MEMMAP_VOP_OSD_REG_DEC_BIT                  0x10
    #define        MEMMAP_AVIO_RESR2_BASE                      0xF7E10000
    #define        MEMMAP_AVIO_RESR2_SIZE                      0x10000
    #define        MEMMAP_AVIO_RESR2_DEC_BIT                   0x10
    #define        MEMMAP_AVIO_RSRVD4_REG_BASE                 0xF7E20000
    #define        MEMMAP_AVIO_RSRVD4_REG_SIZE                 0x10000
    #define        MEMMAP_AVIO_RSRVD4_REG_DEC_BIT              0x10
    #define        MEMMAP_PCI_REG_BASE                         0xF7E30000
    #define        MEMMAP_PCI_REG_SIZE                         0x10000
    #define        MEMMAP_PCI_REG_DEC_BIT                      0x10
    #define        MEMMAP_PCIE_REG_BASE                        0xF7E40000
    #define        MEMMAP_PCIE_REG_SIZE                        0x10000
    #define        MEMMAP_PCIE_REG_DEC_BIT                     0x10
    #define        MEMMAP_ETHERNET_REG_BASE                    0xF7E50000
    #define        MEMMAP_ETHERNET_REG_SIZE                    0x10000
    #define        MEMMAP_ETHERNET_REG_DEC_BIT                 0x10
    #define        MEMMAP_SPDIF_REG_BASE                       0xF7E60000
    #define        MEMMAP_SPDIF_REG_SIZE                       0x10000
    #define        MEMMAP_SPDIF_REG_DEC_BIT                    0x10
    #define        MEMMAP_AVIO_RSRVD5_REG_BASE                 0xF7E70000
    #define        MEMMAP_AVIO_RSRVD5_REG_SIZE                 0x10000
    #define        MEMMAP_AVIO_RSRVD5_REG_DEC_BIT              0x10
    #define        MEMMAP_APBPERIF_REG_BASE                    0xF7E80000
    #define        MEMMAP_APBPERIF_REG_SIZE                    0x10000
    #define        MEMMAP_APBPERIF_REG_DEC_BIT                 0x10
    #define        MEMMAP_SATA_REG_BASE                        0xF7E90000
    #define        MEMMAP_SATA_REG_SIZE                        0x10000
    #define        MEMMAP_SATA_REG_DEC_BIT                     0x10
    #define        MEMMAP_CHIP_CTRL_REG_BASE                   0xF7EA0000
    #define        MEMMAP_CHIP_CTRL_REG_SIZE                   0x10000
    #define        MEMMAP_CHIP_CTRL_REG_DEC_BIT                0x10
    #define        MEMMAP_MPP_REG_BASE                         0xF7EB0000
    #define        MEMMAP_MPP_REG_SIZE                         0x10000
    #define        MEMMAP_MPP_REG_DEC_BIT                      0x10
    #define        MEMMAP_AVIO_SEMAPHORE_REG_BASE              0xF7EC0000
    #define        MEMMAP_AVIO_SEMAPHORE_REG_SIZE              0x10000
    #define        MEMMAP_AVIO_SEMAPHORE_DEC_BIT               0x10
    #define        MEMMAP_USB0_LEGACY_REG_BASE                 0xF7ED0000
    #define        MEMMAP_USB0_LEGACY_REG_SIZE                 0x10000
    #define        MEMMAP_USB0_LEGACY_REG_DEC_BIT              0x10
    #define        MEMMAP_USB1_REG_BASE                        0xF7EE0000
    #define        MEMMAP_USB1_REG_SIZE                        0x10000
    #define        MEMMAP_USB1_REG_DEC_BIT                     0x10
    #define        MEMMAP_GFX2D_REG_BASE                       0xF7EF0000
    #define        MEMMAP_GFX2D_REG_SIZE                       0x10000
    #define        MEMMAP_GFX2D_REG_DEC_BIT                    0x10
    #define        MEMMAP_NAND_FLASH_REG_BASE                  0xF7F00000
    #define        MEMMAP_NAND_FLASH_REG_SIZE                  0x10000
    #define        MEMMAP_NAND_FLASH_DEC_BIT                   0x10
    #define        MEMMAP_LBC_REG_BASE                         0xF7F10000
    #define        MEMMAP_LBC_REG_SIZE                         0x10000
    #define        MEMMAP_LBC_REG_DEC_BIT                      0x10
    #define        MEMMAP_PWM_REG_BASE                         0xF7F20000
    #define        MEMMAP_PWM_REG_SIZE                         0x10000
    #define        MEMMAP_PWM_REG_DEC_BIT                      0x10
    #define        MEMMAP_AVIO_RSRVD6_REG_BASE                 0xF7F60000
    #define        MEMMAP_AVIO_RSRVD6_REG_SIZE                 0x20000
    #define        MEMMAP_AVIO_RSRVD6_REG_DEC_BIT              0x11
    #define        MEMMAP_AVIO_RSRVD7_REG_BASE                 0xF7F40000
    #define        MEMMAP_AVIO_RSRVD7_REG_SIZE                 0x20000
    #define        MEMMAP_AVIO_RSRVD7_REG_DEC_BIT              0x11
    #define        MEMMAP_SM_REG_BASE                          0xF7F80000
    #define        MEMMAP_SM_REG_SIZE                          0x80000
    #define        MEMMAP_SM_REG_DEC_BIT                       0x13
    #define        MEMMAP_FAST_REG_BASE                        0xF8000000
    #define        MEMMAP_MC_DFI0_REG_BASE                     0xF8000000
    #define        MEMMAP_MC_DFI0_REG_SIZE                     0x800000
    #define        MEMMAP_MC_DFI0_REG_DEC_BIT                  0x17
    #define        MEMMAP_MC_DFI1_REG_BASE                     0xF8800000
    #define        MEMMAP_MC_DFI1_REG_SIZE                     0x800000
    #define        MEMMAP_MC_DFI1_REG_DEC_BIT                  0x17
    #define        MEMMAP_MPT_REG_BASE                         0xF9000000
    #define        MEMMAP_MPT_REG_SIZE                         0x40000
    #define        MEMMAP_MPT_REG_DEC_BIT                      0x12
    #define        MEMMAP_ISP_REG_BASE                         0xF9100000
    #define        MEMMAP_ISP_REG_SIZE                         0x100000
    #define        MEMMAP_ISP_REG_DEC_BIT                      0x14
    #define        MEMMAP_ONCHIP_LOW_ROM_BASE                  0xFF800000
    #define        MEMMAP_ONCHIP_LOW_ROM_SIZE                  0x10000
    #define        MEMMAP_ONCHIP_LOW_ROM_DEC_BIT               0x10
    #define        MEMMAP_HIGH_ROM_VECTOR_BASE                 0xFFFF0000
    #define        MEMMAP_HIGH_ROM_VECTOR_SIZE                 0x10000
    #define        MEMMAP_HIGH_ROM_VECTOR_DEC_BIT              0x10
    #define        MEMMAP_VECTOR_BASE                          0xFFFF0000
    #define        MEMMAP_VECTOR_SIZE                          0x20
    #define        MEMMAP_VECTOR_DEC_BIT                       0x5
    #define        MEMMAP_HIGH_EXCEPT_RESET_REG                0xFFFF0000
    #define        MEMMAP_HIGH_EXCEPT_UNDEF_REG                0xFFFF0004
    #define        MEMMAP_HIGH_EXCEPT_SOFT_REG                 0xFFFF0008
    #define        MEMMAP_HIGH_EXCEPT_PREFETCH_REG             0xFFFF000C
    #define        MEMMAP_HIGH_EXCEPT_DATA_REG                 0xFFFF0010
    #define        MEMMAP_HIGH_EXCEPT_UNUSED_REG               0xFFFF0014
    #define        MEMMAP_HIGH_EXCEPT_IRQ_REG                  0xFFFF0018
    #define        MEMMAP_HIGH_EXCEPT_FIQ_REG                  0xFFFF001C
    #define        MEMMAP_ADDR_DATA_REG_BASE                   0xFFFF0020
    #define        MEMMAP_ADDR_DATA_REG_SIZE                   0x80
    #define        MEMMAP_VECTOR_ADDR_0_REG                    0xFFFF0020
    #define        MEMMAP_VECTOR_ADDR_1_REG                    0xFFFF0024
    #define        MEMMAP_VECTOR_ADDR_2_REG                    0xFFFF0028
    #define        MEMMAP_VECTOR_ADDR_3_REG                    0xFFFF002C
    #define        MEMMAP_VECTOR_ADDR_4_REG                    0xFFFF0030
    #define        MEMMAP_VECTOR_ADDR_5_REG                    0xFFFF0034
    #define        MEMMAP_VECTOR_ADDR_6_REG                    0xFFFF0038
    #define        MEMMAP_VECTOR_ADDR_7_REG                    0xFFFF003C
    #define        MEMMAP_BRCH_ADDR_1_0_REG                    0xFFFF0040
    #define        MEMMAP_BRCH_ADDR_1_1_REG                    0xFFFF0044
    #define        MEMMAP_BRCH_ADDR_1_2_REG                    0xFFFF0048
    #define        MEMMAP_BRCH_ADDR_2_0_REG                    0xFFFF004C
    #define        MEMMAP_BRCH_ADDR_2_1_REG                    0xFFFF0050
    #define        MEMMAP_BRCH_ADDR_2_2_REG                    0xFFFF0054
    #define        MEMMAP_BRCH_ADDR_3_0_REG                    0xFFFF0058
    #define        MEMMAP_BRCH_ADDR_3_1_REG                    0xFFFF005C
    #define        MEMMAP_BRCH_ADDR_3_2_REG                    0xFFFF0060
    #define        MEMMAP_BRCH_ADDR_4_0_REG                    0xFFFF0064
    #define        MEMMAP_BRCH_ADDR_4_1_REG                    0xFFFF0068
    #define        MEMMAP_BRCH_ADDR_4_2_REG                    0xFFFF006C
    #define        MEMMAP_BRCH_ADDR_5_0_REG                    0xFFFF0070
    #define        MEMMAP_BRCH_ADDR_5_1_REG                    0xFFFF0074
    #define        MEMMAP_BRCH_ADDR_5_2_REG                    0xFFFF0078
    #define        MEMMAP_BRCH_ADDR_6_0_REG                    0xFFFF007C
    #define        MEMMAP_BRCH_ADDR_6_1_REG                    0xFFFF0080
    #define        MEMMAP_BRCH_ADDR_6_2_REG                    0xFFFF0084
    #define        MEMMAP_BRCH_ADDR_7_0_REG                    0xFFFF0088
    #define        MEMMAP_BRCH_ADDR_7_1_REG                    0xFFFF008C
    #define        MEMMAP_BRCH_ADDR_7_2_REG                    0xFFFF0090
    #define        MEMMAP_SOFTWARE_RESET_ADDR_REG              0xFFFF0094
    #define        MEMMAP_ONCHIP_HIGH_ROM_BASE                 0xFFFFC000
    #define        MEMMAP_ONCHIP_HIGH_ROM_SIZE                 0x4000
    #define        MEMMAP_ONCHIP_HIGH_ROM_DEC_BIT              0xE
    ///////////////////////////////////////////////////////////
    #define     RA_MEMMAP_memmap                               0x0000

    #define     BA_MEMMAP_memmap_dummy                         0x0000
    #define     B16MEMMAP_memmap_dummy                         0x0000
    #define   LSb32MEMMAP_memmap_dummy                            0
    #define   LSb16MEMMAP_memmap_dummy                            0
    #define       bMEMMAP_memmap_dummy                         32
    #define   MSK32MEMMAP_memmap_dummy                            0xFFFFFFFF
    ///////////////////////////////////////////////////////////

    typedef struct SIE_MEMMAP {
    ///////////////////////////////////////////////////////////
    #define   GET32MEMMAP_memmap_dummy(r32)                    _BFGET_(r32,31, 0)
    #define   SET32MEMMAP_memmap_dummy(r32,v)                  _BFSET_(r32,31, 0,v)

    #define     w32MEMMAP_memmap                               {\
            UNSG32 smemmap_dummy                               : 32;\
          }
    union { UNSG32 u32MEMMAP_memmap;
            struct w32MEMMAP_memmap;
          };
    ///////////////////////////////////////////////////////////
    } SIE_MEMMAP;

    typedef union  T32MEMMAP_memmap
          { UNSG32 u32;
            struct w32MEMMAP_memmap;
                 } T32MEMMAP_memmap;
    ///////////////////////////////////////////////////////////

    typedef union  TMEMMAP_memmap
          { UNSG32 u32[1];
            struct {
            struct w32MEMMAP_memmap;
                   };
                 } TMEMMAP_memmap;

    ///////////////////////////////////////////////////////////
     SIGN32 MEMMAP_drvrd(SIE_MEMMAP *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 MEMMAP_drvwr(SIE_MEMMAP *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void MEMMAP_reset(SIE_MEMMAP *p);
     SIGN32 MEMMAP_cmp  (SIE_MEMMAP *p, SIE_MEMMAP *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define MEMMAP_check(p,pie,pfx,hLOG) MEMMAP_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define MEMMAP_print(p,    pfx,hLOG) MEMMAP_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: MEMMAP
////////////////////////////////////////////////////////////



#ifdef __cplusplus
  }
#endif
#pragma  pack()

#endif
//////
/// ENDOFFILE: Galois_memmap.h
////////////////////////////////////////////////////////////

