-series GW5AT
-device GW5AT-60
-device_version B
-package PBGA484A
-part_number GW5AT-LV60PG484AC1/I0


-mod_name pll_ddr3_MOD
-file_name pll_ddr3_mod
-path /Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/gowin/gowin_pll/
-type PLL_ADV
-file_type vlg
-ip_version 1.0
-ssc false
-rst true
-rst_pwd false
-rst_i false
-mdrp_en true
-rst_o false
-fclkin 27
-idiv_sel 1
-clkfb_sel 0
-fbdiv_sel 1
-icp_sel x
-lpf_res x
-lpf_cap 0
-en_lock true
-dyn_dpa_en false
-clkout0_bypass false
-odiv0_sel 3
-odiv0_frac_sel 0
-clkout0_dt_dir 1
-clkout0_dt_step 0
-dyn_pe0_sel false
-clkout0_pe_coarse 0
-clkout0_pe_fine 0
-de0_en false
-clkout0_dt_dir 1
-clkout0_dt_step 0
-en_clkout1 false
-en_clkout2 true
-clkout2_bypass false
-odiv2_sel 3
-clkout2_dt_dir 1
-clkout2_dt_step 0
-dyn_pe2_sel false
-clkout2_pe_coarse 0
-clkout2_pe_fine 0
-de2_en false
-en_clkout3 false
-en_clkout4 false
-en_clkout5 false
-en_clkout6 false
-en_clkfbout false
-mdiv_sel 33
-mdiv_frac_sel 0