// Copyright 2018 Google LLC
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     https://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

//! Driver for the UART controllers capable of sending and receiving data
//! asynchronously.
//!
//! The UART has a configurable baud rate and can run with or without hardware
//! flow-control. There is no DMA for the UART, but it has a 32-character deep
//! FIFO transmit and receive buffer.
//!
//! # Examples
//!
//! Before using the UART you must configure the TX and/or RX pins and set the
//! baud rate:w
//!
//! ```
//! let uart = &h1::uart::UART0;
//! let pinmux = unsafe { &mut *h1::pinmux::PINMUX };
//! pinmux.dioa0.select.set(h1::pinmux::Function::Uart0Tx);
//! uart.config(115200);
//! uart.enable_tx();
//! ```
//! Then, you can (unsafely) send bytes synchronously (e.g. for debugging)
//!
//! ```
//! uart.send_bytes_sync("Debug string".as_bytes());
//! ```
//!
//! Or asynchornously:
//!
//! ```
//! uart.send_bytes("Pretend I'm a very long string").as_bytes());
//! ```
//! you'll be notified of completion through a callback
//!
//! TODO
//!

use core::cell::Cell;
use kernel::common::cells::{OptionalCell, TakeCell, VolatileCell};
use kernel::hil;
use kernel::ReturnCode;
use crate::pmu::{Clock, PeripheralClock, PeripheralClock1};

/// Registers for the UART controller
#[allow(dead_code)]
struct Registers {
    read_data: VolatileCell<u32>,
    write_data: VolatileCell<u32>,
    nco: VolatileCell<u32>,
    control: VolatileCell<u32>,
    interrupt_control: VolatileCell<u32>,
    state: VolatileCell<u32>,
    clear_state: VolatileCell<u32>,
    interrupt_state: VolatileCell<u32>,
    clear_interrupt_state: VolatileCell<u32>,
}

const UART0_BASE: *mut Registers = 0x40600000 as *mut Registers;
const UART1_BASE: *mut Registers = 0x40610000 as *mut Registers;
const UART2_BASE: *mut Registers = 0x40620000 as *mut Registers;

pub static mut UART0: UART = unsafe { UART::new(UART0_BASE, PeripheralClock1::Uart0Timer) };

pub static mut UART1: UART = unsafe { UART::new(UART1_BASE, PeripheralClock1::Uart1Timer) };

pub static mut UART2: UART = unsafe { UART::new(UART2_BASE, PeripheralClock1::Uart2Timer) };

/// A UART channel
///
/// Each UART manages its own clock and NVIC interrupt internally.
pub struct UART<'a> {
    regs: *mut Registers,
    clock: Clock,
    tx_buffer: TakeCell<'static, [u8]>,
    tx_limit: Cell<usize>,
    tx_cursor: Cell<usize>,
    rx_buffer: TakeCell<'static, [u8]>,
    rx_limit: Cell<usize>,
    rx_cursor: Cell<usize>,
    tx_client: OptionalCell<&'a dyn hil::uart::TransmitClient>,
    rx_client: OptionalCell<&'a dyn hil::uart::ReceiveClient>,
}

impl<'a> hil::uart::Uart<'a> for UART<'a> {}

impl<'a> UART<'a> {
    const unsafe fn new(uart: *mut Registers, clock: PeripheralClock1) -> UART<'a> {
        UART {
            regs: uart,
            clock: Clock::new(PeripheralClock::Bank1(clock)),
            tx_buffer: TakeCell::empty(),
            tx_limit: Cell::new(0),
            tx_cursor: Cell::new(0),
            rx_buffer: TakeCell::empty(),
            rx_limit: Cell::new(0),
            rx_cursor: Cell::new(0),
            tx_client: OptionalCell::empty(),
            rx_client: OptionalCell::empty(),
        }
    }

    /// Enables transmission on the UART
    ///
    /// Side-effect: ensures the clock is on.
    pub fn enable_tx(&self) {
        let regs = unsafe { &*self.regs };

        self.clock.enable();

        let ctrl = regs.control.get() | 0b1;
        regs.control.set(ctrl);
    }

    /// Disable transmission on the UART
    ///
    /// Side-effect: turns the clock off if RX is also disabled.
    pub fn disable_tx(&self) {
        let regs = unsafe { &*self.regs };

        let ctrl = regs.control.get() & !(0b1);
        regs.control.set(ctrl);

        if ctrl & 0b11 == 0 {
            // Neither TX nor RX enabled anymore
            self.clock.disable();
        }
    }

    /// Enables reception on the UART
    ///
    /// Side-effect: ensures the clock is on.
    pub fn enable_rx(&self) {
        let regs = unsafe { &*self.regs };

        self.clock.enable();

        let ctrl = regs.control.get() | 0b10;
        regs.control.set(ctrl);
        regs.interrupt_control.set(regs.interrupt_control.get() | 2);
    }

    /// Disable reception on the UART
    ///
    /// Side-effect: turns the clock off if TX is also disabled.
    pub fn disable_rx(&self) {
        let regs = unsafe { &*self.regs };

        let ctrl = regs.control.get() & !(0b10);
        regs.control.set(ctrl);

        if ctrl & 0b11 == 0 {
            // Neither TX nor RX enabled anymore
            self.clock.disable();
        }
        regs.interrupt_control.set(regs.interrupt_control.get() & !2);
    }


    /// Prepare the UART for operation
    ///
    /// `baudrate` is specified in Hz (e.g. 9600, 115200).
    // TODO: Allow specification of other parameters like hardware flow control,
    // parity, etc.
    pub fn config(&self, baudrate: u32) {
        let regs = unsafe { &*self.regs };

        // NCO is 2**20 * f_baud / f_pclk
        // f_pclk is 24_000_000 (24Mhz)
        // To avoid overflow, we use 2**14 * f_baud / (24Mhz / 2**6)
        let nco = (1 << 14) * baudrate / 375000;
        regs.nco.set(nco);

        regs.clear_interrupt_state.set(!0);
        regs.state.set(!0);
    }

    /// Send an array of bytes synchronously over the UART
    ///
    /// # Safety
    ///
    /// This method is marked unsafe because you shouldn't use it, in general.
    /// Sending bytes synchronously over UART takes forever and will result in
    /// missed interrupts. For example, at 115200 baud rate, each byte takes
    /// ~69 micrseconds to send.
    ///
    /// As a result, this method also takes some liberties enabling/disabling
    /// the TX and doesn't check if there is a pending operation.
    pub unsafe fn send_bytes_sync(&self, bytes: &[u8]) {
        let regs = &*self.regs;

        self.enable_tx();

        for b in bytes {
            while regs.state.get() & 1 != 0 {}
            regs.write_data.set(*b as u32);
        }

        while regs.state.get() & (1 << 5 | 1 << 4) != 0b110000 {}
    }

    // Call this function when there might be bytes left in the `buffer` to
    // send. Writes bytes out to the TX FIFO until there are no bytes left, or
    // the FIFO is full. If any bytes _were_ written, it will enable the TX
    // interrupt, which will fire when number of bytes in the FIFO drops to a
    // certain threshold (determined by the `fifo` register and defaults to 1
    // byte).
    //
    // Returns the number of bytes written, -1 if no more to write.
    fn send_remaining_bytes(&self) -> isize {
        let regs = unsafe { &*self.regs };

        // If there is no current buffer, just return zero. Probably shouldn't
        // happen though.
        let nwritten: isize = self.tx_buffer.map(|bytes| {
            let init_cursor = self.tx_cursor.get();
            let limit = self.tx_limit.get();
            if init_cursor == limit {
                -1 // done
            } else {
                for b in bytes[init_cursor..limit].iter() {
                    if regs.state.get() & 1 == 1 {
                        break; // TX Buffer full, we'll continue later
                    }
                    self.tx_cursor.set(self.tx_cursor.get() + 1);
                    regs.write_data.set(*b as u32);
                }
                (self.tx_cursor.get() - init_cursor) as isize
            }
        })
            .unwrap_or(0 as isize);

        if nwritten >= 0 {
            // if we wrote anything, we're gonna want to get notified when the FIFO has room again.
            // Technically we could be done here if there is nothing left to send, but we want to
            // get an interrupt anyway so we can return the buffer to the client from
            // `handle_tx_interrupt`.
            regs.interrupt_control.set(regs.interrupt_control.get() | 1);
        }

        nwritten

    }

    fn purge_rx_fifo(&self) {
        let regs = unsafe { &*self.regs };

        while (regs.state.get() & (1 << 7)) == 0 {
            // While RX FIFO is not empty, continue to purge it
            let _rx_byte = regs.read_data.get();
        }
    }

    fn read_rx_fifo(&self) {
        if self.rx_buffer.is_some() {
            let regs = unsafe { &*self.regs };

            self.rx_buffer.map(|rx_buffer| {
                while self.rx_cursor.get() < self.rx_limit.get() &&
                    (regs.state.get() & (1 << 7)) == 0 {
                    // While RX FIFO is not empty and we have space in the buffer ...
                    let rx_byte = regs.read_data.get() as u8;
                    rx_buffer[self.rx_cursor.get()] = rx_byte;
                    self.rx_cursor.set(self.rx_cursor.get() + 1);
                }
            });

            if self.rx_limit.get() > 0 && self.rx_cursor.get() >= self.rx_limit.get() {
                self.rx_client.map(|client| {
                    client.received_buffer(self.rx_buffer.take().unwrap(),
                        self.rx_limit.get(), ReturnCode::SUCCESS, hil::uart::Error::None);
                });
            }
        }
    }

    /// Called by the chip following a TX interrupt.
    ///
    /// If there are bytes left in the buffer to send, write another batch to the TX FIFO.
    /// Otherwise, return the buffer back to the client.
    ///
    /// # Invariants
    ///
    ///   * NVIC is disabled
    ///
    ///   * NVIC pending bit is high
    ///
    pub fn handle_tx_interrupt(&self) {
        let regs = unsafe { &*self.regs };

        regs.clear_interrupt_state.set(1);
        if self.send_remaining_bytes() == -1 {
            self.tx_client.map(|client| {
                if self.tx_buffer.is_some() {
                    client.transmitted_buffer(self.tx_buffer.take().unwrap(),
                                              self.tx_limit.get(),
                                              ReturnCode::SUCCESS);
                }
            });
        }
    }

    /// Called by the chip following a RX interrupt.
    ///
    /// This will clear the interrupt pending bit to mark that we've handled the
    /// interrupt. Data in the RX FIFO is then copied into the client's buffer.
    pub fn handle_rx_interrupt(&self) {
        let regs = unsafe { &*self.regs };
        regs.clear_interrupt_state.set(2);

        self.read_rx_fifo();
    }
}

impl<'a> hil::uart::Transmit<'a> for UART<'a> {
    fn set_transmit_client(&self, client: &'a dyn hil::uart::TransmitClient) {
        self.tx_client.replace(client);
    }

    fn transmit_buffer(&self, tx_buffer: &'static mut [u8], tx_len: usize) -> (ReturnCode, Option<&'static mut [u8]>) {
        if self.tx_buffer.is_some() {
            return (ReturnCode::EBUSY, Some(tx_buffer));
        }
        self.tx_buffer.replace(tx_buffer);
        self.tx_cursor.set(0);
        self.tx_limit.set(tx_len);
        self.send_remaining_bytes();
        return (ReturnCode::SUCCESS, None);
    }

    fn transmit_word(&self, _word: u32) -> ReturnCode {
        ReturnCode::FAIL
    }

    fn transmit_abort(&self) -> ReturnCode {
        if self.tx_buffer.is_some() {
            ReturnCode::FAIL
        } else {
            ReturnCode::SUCCESS
        }
    }
}

impl<'a> hil::uart::Receive<'a> for UART<'a> {
    fn set_receive_client(&self, client: &'a dyn hil::uart::ReceiveClient) {
        self.rx_client.replace(client);
        self.purge_rx_fifo();
        self.enable_rx();
    }

    fn receive_buffer(&self, rx_buffer: &'static mut[u8], rx_len: usize) -> (ReturnCode, Option<&'static mut [u8]>) {
        if self.rx_buffer.is_some() {
            return (ReturnCode::EBUSY, Some(rx_buffer));
        }

        if rx_buffer.len() < rx_len {
            return (ReturnCode::ENOMEM, Some(rx_buffer));
        }

        self.rx_buffer.replace(rx_buffer);
        self.rx_cursor.set(0);
        self.rx_limit.set(rx_len);

        // Handle any pending RX bytes immediately
        self.read_rx_fifo();

        return (ReturnCode::SUCCESS, None);
    }

    fn receive_word(&self) -> ReturnCode {
        ReturnCode::FAIL
    }

    // SUCCESS indicates there will be no callback
    fn receive_abort(&self) -> ReturnCode {
        if self.rx_buffer.is_some() {
            self.rx_client.map(|client| {
                client.received_buffer(self.rx_buffer.take().unwrap(),
                    self.rx_limit.get(), ReturnCode::ECANCEL, hil::uart::Error::None);
            });
        }

        ReturnCode::SUCCESS
    }
}

impl<'a> hil::uart::Configure for UART<'a> {
    fn configure(&self, params: hil::uart::Parameters) -> ReturnCode {
        self.config(params.baud_rate);
        ReturnCode::SUCCESS
    }
}
