// Seed: 1327867130
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output tri1 id_2
);
  logic id_4["" : 1];
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    output tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    output wire id_9
    , id_16, id_17,
    input tri1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    output logic id_13,
    output tri id_14
);
  initial begin : LABEL_0
    id_17 = id_4;
    id_13 = 1;
  end
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
