/**
 * Copyright (c) 2026 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

/* !
 * \file conv2d_v2_depthwise_simplify.h
 * \brief
 */

#ifndef CONV2D_V2_DEPTHWISE_SIMPLIFY_H
#define CONV2D_V2_DEPTHWISE_SIMPLIFY_H

#include "kernel_operator.h"
#include "../../common/arch35/conv_config.h"

using namespace AscendC;

constexpr uint32_t BLOCK_BYTES = 32;
constexpr uint8_t G_CV_ENHANCE_MODE = 4;
constexpr uint8_t G_CV_SYNC_STRIDE = 16;
constexpr uint8_t G_CV_SYNC_ID_MTE3_MTE1 = 0;
constexpr uint8_t G_CV_SYNC_ID_MTE1_MTE3 = 1;
constexpr uint8_t G_NDDMA_LOOP0_INDEX = 0;
constexpr uint8_t G_NDDMA_LOOP1_INDEX = 1;
constexpr uint8_t G_NDDMA_LOOP2_INDEX = 2;
constexpr uint8_t G_NDDMA_LOOP3_INDEX = 3;
constexpr uint8_t G_NDDMA_DIMS = 3;
constexpr uint8_t G_NDDMA_HWC_DIMS = 4;
constexpr uint16_t G_REG_SIZE = 256;
constexpr uint16_t G_CO0_LOOP_TIMES = 2;
constexpr uint8_t G_NUM_AIV = 2;
constexpr uint8_t G_LOAD3D_PAD_DIMS = 4;
constexpr uint8_t G_LOAD3D_NO_BOTTOM_PAD = 255;
constexpr uint32_t FP32_ONE_BITS = 1065353216UL;

constexpr uint8_t G_PAD_SIZE = 4;
constexpr uint8_t G_MAX_PAD_R = 255;
constexpr uint32_t G_MIN_HI_WI = 1;

constexpr uint8_t G_MSTEP_OFFSET = 16;
constexpr uint8_t G_POSM_OFFSET = 48;
constexpr uint8_t G_POSK_OFFSET = 32;
constexpr uint8_t G_STRIDEH_OFFSET = 6;
constexpr uint8_t G_KERNELW_OFFSET = 12;
constexpr uint8_t G_KERNELH_OFFSET = 20;
constexpr uint8_t G_KERNELW_HIGHEST_BIT_OFFSET = 36;
constexpr uint8_t G_KERNELH_HIGHEST_BIT_OFFSET = 37;
constexpr uint8_t G_DILATIONW_OFFSET = 28;
constexpr uint8_t G_DILATIONH_OFFSET = 36;
constexpr uint8_t G_CIN_OFFSET = 48;
constexpr uint64_t G_MASK_16 = 0xffff;
constexpr uint64_t G_MASK_8 = 0xff;
constexpr uint64_t G_MASK_6 = 0x3f;
constexpr uint64_t G_NINTH_BIT_MASK = 0x100;

// L0 buffer half sizes (bytes) for ping-pong double buffering
constexpr uint32_t G_L0A_HALF_BYTES = 32768;  // 32KB, L0A single buffer half
constexpr uint32_t G_L0B_HALF_BYTES = 32768;  // 32KB, L0B single buffer half
constexpr uint32_t G_L0C_HALF_BYTES = 131072; // 128KB, L0C single buffer half
// M_MTE1 event id base for L0A/L0B ping-pong (uses base and base+1)
constexpr uint16_t G_MTE1_EVENT_BASE = 6;

__aicore__ inline uint32_t GCeilDiv(uint32_t a, uint32_t b) { return (b == 0) ? 0 : (a + b - 1) / b; }
__aicore__ inline uint32_t GAlignUp(uint32_t a, uint32_t b) { return GCeilDiv(a, b) * b; }

// Default CONV_CFG for standalone direct-invoke builds (OPT_GROUP + M_MODE)
struct DefaultConvCfg {
    static constexpr int8_t groupType = 3;    // OPT_GROUP_CONV
    static constexpr int8_t outputOrder = 1;  // M_MODE
    static constexpr int8_t fmapTiling = 0;   // FULLLOAD_AL1
    static constexpr int8_t weightTiling = 0; // FULLLOAD_BL1
    static constexpr int8_t l1PingPong = 3;   // ALL_OPEN
    static constexpr int8_t l0PingPong = 3;   // ALL_OPEN
    static constexpr int8_t iterOrder = 0;
    static constexpr int8_t enableSmallChannel = 0;
    static constexpr int8_t weightUbTrans = 0;
    static constexpr int8_t fmapCopyMode = 0;
    static constexpr int8_t innerBatch = 0;
    static constexpr int8_t disContinuous = 0;
};

template <class CONV_CFG = DefaultConvCfg, typename DTYPE = half, ConvFormat FmapFormat = ConvFormat::NCHW>
class DepthwiseConv2dSimplifiedKernel {
    static constexpr uint32_t K0_VAL = 32 / sizeof(DTYPE);
    static constexpr bool AL1_PINGPONG = (CONV_CFG::l1PingPong == 1 || CONV_CFG::l1PingPong == 3);
    static constexpr bool BL1_PINGPONG = (CONV_CFG::l1PingPong == 2 || CONV_CFG::l1PingPong == 3);
    static constexpr ConvFormat aFormat = FmapFormat;

    using L0cT = float;
    using IndexT = typename std::conditional<sizeof(DTYPE) == sizeof(half), uint16_t, uint32_t>::type;

public:
    __aicore__ inline DepthwiseConv2dSimplifiedKernel() : tiling_(nullptr) {}
    __aicore__ inline ~DepthwiseConv2dSimplifiedKernel() {}
    // Init with global kTiling (direct-invoke mode)
    __aicore__ inline void Init(GM_ADDR x, GM_ADDR filter, GM_ADDR bias, GM_ADDR y);
    // Init with runtime tiling pointer (ops-nn integration)
    __aicore__ inline void Init(GM_ADDR x, GM_ADDR filter, GM_ADDR bias, GM_ADDR y, const Conv2DTilingData* tiling);
    __aicore__ inline const Conv2DTilingData& Tiling() const { return *tiling_; }
    __aicore__ inline void Process();

private:
    __aicore__ inline void SetupGroup(uint32_t g);
    __aicore__ inline void SetIndex();
    __aicore__ inline void TransWeightNd2Nz();
    __aicore__ inline void LoadAL1(uint16_t l1BufId, uint32_t mGlobal, uint32_t curMAL1);
    __aicore__ inline void ComputeL0(LocalTensor<DTYPE>& al1, LocalTensor<DTYPE>& bl1, uint32_t mGlobal,
                                     uint32_t curMAL1, uint32_t nIter, uint32_t curN, uint32_t kTotal);
    __aicore__ inline void DoLoadAL0(LocalTensor<DTYPE>& al1, LocalTensor<DTYPE>& al0, uint32_t posM, uint32_t kOff,
                                     uint32_t mVal, uint32_t mAlign, uint32_t curK);
    __aicore__ inline void DoLoadBL0(LocalTensor<DTYPE>& bl0, LocalTensor<DTYPE>& bl1, uint32_t nOff, uint32_t kOff,
                                     uint32_t curN, uint32_t curK);
    __aicore__ inline void DoMmad(LocalTensor<L0cT>& cl0, LocalTensor<DTYPE>& al0, LocalTensor<DTYPE>& bl0,
                                  uint32_t curM, uint32_t curN, uint32_t curK, bool isFirst, bool useBias);
    __aicore__ inline void DoCopyOut(LocalTensor<L0cT>& cl0, uint32_t mGlobal, uint32_t nStart, uint32_t curM,
                                     uint32_t curN, uint32_t mAligned);

    const Conv2DTilingData* tiling_; // points to &kTiling (default) or runtime ptr
    bool coreActive_ = false;
    bool isVec0_ = false;
    uint32_t batchIdx_, groupIdx_, mIdxStart_, actualM_, enlargeActual_;
    uint32_t cinAligned_, orgWin_, orgWo_;
    uint64_t fmBatchStride_, outBatchStride_, fmGroupOff_, filterGroupOff_, outGroupOff_, biasGroupOff_;
    uint32_t hiLoadStart_, curHiLoadL1_, padTopL1_, padBottomL1_;
    uint32_t nzBufElems_, kTotal_, kUbSize_;
    uint32_t groupOptIter_; // current groupOpt iteration index
    uint32_t vecId_;        // 0 for vec0, 1 for vec1 (even for AIC)
    uint16_t l0cPP = 0;
    bool l0cPingPong_ = false;

    uint32_t al1HalfSize_;
    uint32_t bl1BaseBytes_;
    uint32_t bl1HalfBytes_;

    uint32_t ubNdOffBytes_;
    uint32_t ubNzOffBytes_;
    uint32_t ubIndexOffBytes_;

    uint32_t biasL1OffBytes_;
    bool enableBias_;

    uint64_t load3dXt_;
    uint64_t load3dXmTmp_;

    GlobalTensor<DTYPE> fmapGm_;
    GlobalTensor<DTYPE> filterGm_;
    GlobalTensor<DTYPE> biasGm_;
    GlobalTensor<DTYPE> outputGm_;

    GM_ADDR rawX_;
    GM_ADDR rawFilter_;
    GM_ADDR rawBias_;
    GM_ADDR rawY_;
};

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::Init(
    GM_ADDR x, GM_ADDR filter, GM_ADDR bias, GM_ADDR y, const Conv2DTilingData* tiling)
{
    tiling_ = tiling;
    Init(x, filter, bias, y);
}

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::Init(GM_ADDR x, GM_ADDR filter,
                                                                                          GM_ADDR bias, GM_ADDR y)
{
    const auto& t = Tiling();
    uint32_t blockIdx;
    if ASCEND_IS_AIV {
        int64_t taskRation = GetTaskRation();
        int64_t rawIdx = GetBlockIdx();
        blockIdx = static_cast<uint32_t>(rawIdx / taskRation);
        isVec0_ = (rawIdx % taskRation == 0);
        vecId_ = static_cast<uint32_t>(rawIdx % taskRation);
    } else {
        blockIdx = GetBlockIdx();
        vecId_ = 0;
    }
    if (blockIdx >= (t.batchDim * t.groupDim * t.nDim * t.hoDim * t.woDim)) {
        coreActive_ = false;
        return;
    }

    uint32_t groupTimesHo = t.groupDim * t.hoDim;
    batchIdx_ = blockIdx / groupTimesHo;
    uint32_t rem = blockIdx % groupTimesHo;
    uint32_t groupBlockIdx = rem / t.hoDim;
    groupIdx_ = groupBlockIdx * t.singleCoreGroupOpt;
    uint32_t mDimIdx = rem % t.hoDim;

    if (batchIdx_ >= t.batchDim || groupIdx_ >= t.groupOpt) {
        coreActive_ = false;
        return;
    }

    uint32_t totalM = static_cast<uint32_t>(t.hout * t.wout);
    uint32_t maxMPerCore = GAlignUp(GCeilDiv(totalM, t.hoDim), GM0);
    mIdxStart_ = mDimIdx * maxMPerCore;
    if (mIdxStart_ >= totalM) {
        coreActive_ = false;
        return;
    }
    actualM_ = maxMPerCore;
    if (mIdxStart_ + actualM_ > totalM)
        actualM_ = totalM - mIdxStart_;

    coreActive_ = true;
    cinAligned_ = GAlignUp(t.cinOpt, K0_VAL);
    orgWin_ = static_cast<uint32_t>(t.win);
    orgWo_ = static_cast<uint32_t>(t.wout);
    rawX_ = x;
    rawFilter_ = filter;
    rawBias_ = bias;
    rawY_ = y;
    groupOptIter_ = 0;

    uint64_t hwIn = static_cast<uint64_t>(t.hin) * t.win;
    uint64_t hwOut = static_cast<uint64_t>(t.hout) * t.wout;
    fmBatchStride_ = t.cin * hwIn;
    outBatchStride_ = t.cout * hwOut;

    uint32_t khkw = t.kh * t.kw;
    kUbSize_ = cinAligned_ * khkw;
    kTotal_ = kUbSize_;
    uint32_t K1 = GCeilDiv(kTotal_, K0_VAL);
    uint32_t N1 = GCeilDiv(t.coutOpt, GN0);
    nzBufElems_ = K1 * N1 * GN0 * K0_VAL;

    // L1 buffers: both AIC and AIV allocate in same order/size for address agreement
    uint32_t hiAL1 = t.aL1SpaceSize / (orgWin_ * cinAligned_ * sizeof(DTYPE));
    if (hiAL1 == 0)
        hiAL1 = 1;
    uint32_t al1Size = hiAL1 * orgWin_ * cinAligned_;
    al1HalfSize_ = al1Size;
    uint32_t al1BufCount = AL1_PINGPONG ? 2 : 1;
    bl1BaseBytes_ = al1BufCount * al1Size * sizeof(DTYPE);
    bl1HalfBytes_ = nzBufElems_ * sizeof(DTYPE);

    // Bias buffer in L1 (placed after BL1 ping-pong area, A1 position)
    uint32_t bl1BufCount = BL1_PINGPONG ? 2 : 1;
    uint32_t afterBl1 = bl1BaseBytes_ + bl1BufCount * bl1HalfBytes_;
    biasL1OffBytes_ = GAlignUp(afterBl1, BLOCK_BYTES);
    enableBias_ = (t.hasBias != 0);
    // L0C pingpong: pBufferFlag bit2 (pbCL0). When off, cl0 uses full L0C (256KB);
    // when on, cl0 uses 128KB half buffers. Tiling decides based on mL0*nL0 demand.
    l0cPingPong_ = ((t.pBufferFlag >> 2) & 0x1) != 0;

    // HF32 mode: set before any compute
    if (t.hf32Enable) {
        SetHF32Mode(t.hf32Enable);
        SetHF32TransMode(t.hf32TransMode);
    } else {
        SetHF32Mode(0);
        SetHF32TransMode(0);
    }

    // UB buffers: AIV only (vector resources for weight conversion)
    if ASCEND_IS_AIV {
        ubNdOffBytes_ = 0;
        ubNzOffBytes_ = nzBufElems_ * sizeof(DTYPE);
        ubIndexOffBytes_ = ubNzOffBytes_ + nzBufElems_ * sizeof(DTYPE);
    }
}

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::SetupGroup(uint32_t g)
{
    const auto& t = Tiling();
    uint32_t enlargeTail = t.groups % t.enlarge;
    enlargeActual_ = (g == t.groupOpt - 1 && enlargeTail != 0) ? enlargeTail : t.enlarge;

    uint64_t hwIn = static_cast<uint64_t>(t.hin) * t.win;
    uint64_t hwOut = static_cast<uint64_t>(t.hout) * t.wout;
    uint32_t khkw = t.kh * t.kw;

    if constexpr (aFormat == ConvFormat::NHWC) {
        fmGroupOff_ = static_cast<uint64_t>(g) * t.cinOpt;
        outGroupOff_ = static_cast<uint64_t>(g) * t.coutOpt;
        filterGroupOff_ = static_cast<uint64_t>(g) * t.coutOpt;
    } else {
        fmGroupOff_ = static_cast<uint64_t>(g) * t.cinOpt * hwIn;
        outGroupOff_ = static_cast<uint64_t>(g) * t.coutOpt * hwOut;
        filterGroupOff_ = static_cast<uint64_t>(g) * t.enlarge * (t.cout / t.groups) * (t.cin / t.groups) * khkw;
    }
    biasGroupOff_ = static_cast<uint64_t>(g) * t.coutOpt;

    uint32_t compactChunkSize = enlargeActual_ * (t.cout / t.groups) * (t.cin / t.groups) * khkw;
    if constexpr (aFormat == ConvFormat::NHWC) {
        filterGm_.SetGlobalBuffer(reinterpret_cast<__gm__ DTYPE*>(rawFilter_) + filterGroupOff_,
                                  (t.cin / t.groups) * t.cout * khkw);
    } else {
        filterGm_.SetGlobalBuffer(reinterpret_cast<__gm__ DTYPE*>(rawFilter_) + filterGroupOff_, compactChunkSize);
    }
    biasGm_.SetGlobalBuffer(reinterpret_cast<__gm__ DTYPE*>(rawBias_) + biasGroupOff_, t.coutOpt);

    uint32_t actualCin = enlargeActual_ * (t.cin / t.groups);
    cinAligned_ = GAlignUp(actualCin, K0_VAL);
    kTotal_ = cinAligned_ * khkw;
    kUbSize_ = kTotal_;
}

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::Process()
{
    const auto& t = Tiling();
    if (!coreActive_)
        return;

    uint32_t singleGroupOpt = t.singleCoreGroupOpt;

    if ASCEND_IS_AIV {
        // BL1 single buffer: vec1 does not work, only vec0 processes all groups serially
        if constexpr (!BL1_PINGPONG) {
            if (vecId_ != 0)
                return;
        }

        uint8_t syncBase = 0;
        uint8_t syncMte3Mte1 = syncBase + G_CV_SYNC_ID_MTE3_MTE1;
        uint8_t syncMte1Mte3 = syncBase + G_CV_SYNC_ID_MTE1_MTE3;

        for (uint32_t g = 0; g < singleGroupOpt; g++) {
            if constexpr (BL1_PINGPONG) {
                if (vecId_ != (g % G_NUM_AIV))
                    continue;
            }

            uint32_t curGroup = groupIdx_ + g;
            if (curGroup >= t.groupOpt)
                break;
            SetupGroup(curGroup);

            uint32_t bl1Off = BL1_PINGPONG ? vecId_ * bl1HalfBytes_ : 0;
            LocalTensor<DTYPE> bl1(TPosition::B1, bl1BaseBytes_ + bl1Off, nzBufElems_);

            LocalTensor<DTYPE> ubNd(TPosition::VECIN, ubNdOffBytes_, nzBufElems_);
            LocalTensor<DTYPE> ubNz(TPosition::VECIN, ubNzOffBytes_, nzBufElems_);
            uint32_t khkw = t.kh * t.kw;

            Duplicate<DTYPE>(ubNd, static_cast<DTYPE>(0), nzBufElems_);

            SetFlag<HardEvent::V_MTE2>(EVENT_ID0);
            WaitFlag<HardEvent::V_MTE2>(EVENT_ID0);

            if constexpr (aFormat == ConvFormat::NHWC) {
                uint32_t co1Opt = GCeilDiv(t.coutOpt, GN0);
                uint32_t coOptAlign = co1Opt * GN0;
                MultiCopyParams<DTYPE, G_NDDMA_HWC_DIMS> copyParamsHWC;
                copyParamsHWC.loopInfo.loopSize[G_NDDMA_LOOP0_INDEX] = (t.cout / t.groups);
                copyParamsHWC.loopInfo.loopSrcStride[G_NDDMA_LOOP0_INDEX] = 1;
                copyParamsHWC.loopInfo.loopDstStride[G_NDDMA_LOOP0_INDEX] = 1;

                copyParamsHWC.loopInfo.loopSize[G_NDDMA_LOOP1_INDEX] = (t.cin / t.groups);
                copyParamsHWC.loopInfo.loopSrcStride[G_NDDMA_LOOP1_INDEX] = t.cout;
                copyParamsHWC.loopInfo.loopDstStride[G_NDDMA_LOOP1_INDEX] = coOptAlign;

                copyParamsHWC.loopInfo.loopSize[G_NDDMA_LOOP2_INDEX] = enlargeActual_;
                copyParamsHWC.loopInfo.loopSrcStride[G_NDDMA_LOOP2_INDEX] = (t.cout / t.groups);
                copyParamsHWC.loopInfo.loopDstStride[G_NDDMA_LOOP2_INDEX] = coOptAlign * (t.cin / t.groups) +
                                                                            (t.cout / t.groups);

                copyParamsHWC.loopInfo.loopSize[G_NDDMA_LOOP3_INDEX] = khkw;
                copyParamsHWC.loopInfo.loopSrcStride[G_NDDMA_LOOP3_INDEX] = t.cout * (t.cin / t.groups);
                copyParamsHWC.loopInfo.loopDstStride[G_NDDMA_LOOP3_INDEX] = coOptAlign * cinAligned_;
                DataCopy<DTYPE, G_NDDMA_HWC_DIMS, kDefaultMultiCopyConfig>(ubNd, filterGm_[0], copyParamsHWC);
            } else {
                MultiCopyParams<DTYPE, G_NDDMA_DIMS> copyParams;
                uint64_t srcKSize = (t.cin / t.groups) * khkw;
                copyParams.loopInfo.loopSize[G_NDDMA_LOOP0_INDEX] = static_cast<uint32_t>(srcKSize);
                copyParams.loopInfo.loopSrcStride[G_NDDMA_LOOP0_INDEX] = 1;
                copyParams.loopInfo.loopDstStride[G_NDDMA_LOOP0_INDEX] = 1;
                copyParams.loopInfo.loopSize[G_NDDMA_LOOP1_INDEX] = (t.cout / t.groups);
                copyParams.loopInfo.loopSrcStride[G_NDDMA_LOOP1_INDEX] = srcKSize;
                copyParams.loopInfo.loopDstStride[G_NDDMA_LOOP1_INDEX] = kUbSize_;
                copyParams.loopInfo.loopSize[G_NDDMA_LOOP2_INDEX] = enlargeActual_;
                copyParams.loopInfo.loopSrcStride[G_NDDMA_LOOP2_INDEX] = (t.cout / t.groups) * srcKSize;
                copyParams.loopInfo.loopDstStride[G_NDDMA_LOOP2_INDEX] = (t.cout / t.groups) * kUbSize_ +
                                                                         static_cast<uint32_t>(srcKSize);
                DataCopy<DTYPE, G_NDDMA_DIMS, kDefaultMultiCopyConfig>(ubNd, filterGm_[0], copyParams);
            }

            SetFlag<HardEvent::MTE2_V>(EVENT_ID0);
            WaitFlag<HardEvent::MTE2_V>(EVENT_ID0);

            SetFlag<HardEvent::MTE3_V>(EVENT_ID0);
            WaitFlag<HardEvent::MTE3_V>(EVENT_ID0);

            Duplicate<DTYPE>(ubNz, static_cast<DTYPE>(0), nzBufElems_);
            SetIndex();
            TransWeightNd2Nz();

            SetFlag<HardEvent::V_MTE3>(EVENT_ID0);
            WaitFlag<HardEvent::V_MTE3>(EVENT_ID0);

            bool isFirstForThisVec = (g == vecId_);
            if (!isFirstForThisVec) {
                CrossCoreWaitFlag<G_CV_ENHANCE_MODE, PIPE_MTE3>(syncMte1Mte3);
            }

            uint32_t co1Opt = GCeilDiv(t.coutOpt, GN0);
            DataCopyParams nzCp;
            nzCp.blockCount = static_cast<uint16_t>(kTotal_ / K0_VAL);
            nzCp.blockLen = static_cast<uint16_t>(co1Opt * GN0 * K0_VAL * sizeof(DTYPE) / BLOCK_BYTES);
            nzCp.srcStride = 0;
            nzCp.dstStride = 0;
            DataCopy(bl1, ubNz, nzCp);
            CrossCoreSetFlag<G_CV_ENHANCE_MODE, PIPE_MTE3>(syncMte3Mte1);
        }
    }

    if ASCEND_IS_AIC {
        const uint64_t hwIn = static_cast<uint64_t>(t.hin) * t.win;
        const uint64_t hwOut = static_cast<uint64_t>(t.hout) * t.wout;
        const uint32_t batchCount = static_cast<uint32_t>(GCeilDiv(t.batch, t.batchDim));
        const uint32_t mAL1 = t.hoL1;
        const uint32_t coutOpt = t.coutOpt;
        const uint32_t cinOpt = t.cinOpt;
        const uint32_t nL0 = t.nL0;
        const uint32_t groupOpt = t.groupOpt;

        SetFlag<HardEvent::MTE1_MTE2>(EVENT_ID0);
        SetFlag<HardEvent::MTE1_MTE2>(EVENT_ID1);
        SetFlag<HardEvent::M_MTE1>(EVENT_ID6);
        SetFlag<HardEvent::M_MTE1>(EVENT_ID7);
        SetFlag<HardEvent::FIX_M>(EVENT_ID0);
        SetFlag<HardEvent::FIX_M>(EVENT_ID1);
        if (enableBias_) {
            SetFlag<HardEvent::MTE1_MTE2>(EVENT_ID2);
            SetFlag<HardEvent::M_MTE1>(EVENT_ID3);
        }

        uint16_t al1PP = 0;
        for (uint32_t g = 0; g < singleGroupOpt; g++) {
            uint32_t curGroup = groupIdx_ + g;
            if (curGroup >= groupOpt)
                break;
            SetupGroup(curGroup);

            uint8_t aicSyncBase = BL1_PINGPONG ? (g % G_NUM_AIV) * G_CV_SYNC_STRIDE : 0;

            uint32_t bl1Off = BL1_PINGPONG ? (g % G_NUM_AIV) * bl1HalfBytes_ : 0;
            LocalTensor<DTYPE> bl1(TPosition::B1, bl1BaseBytes_ + bl1Off, nzBufElems_);

            CrossCoreWaitFlag<G_CV_ENHANCE_MODE, PIPE_MTE1>(aicSyncBase);

            for (uint32_t bIter = 0; bIter < batchCount; bIter++) {
                uint32_t realBatch = batchIdx_ * batchCount + bIter;
                if (realBatch >= t.batch)
                    break;
                uint64_t fmBase = static_cast<uint64_t>(realBatch) * fmBatchStride_ + fmGroupOff_;
                uint64_t outBase = static_cast<uint64_t>(realBatch) * outBatchStride_ + outGroupOff_;
                fmapGm_.SetGlobalBuffer(reinterpret_cast<__gm__ DTYPE*>(rawX_) + fmBase, cinOpt * hwIn);
                outputGm_.SetGlobalBuffer(reinterpret_cast<__gm__ DTYPE*>(rawY_) + outBase, coutOpt * hwOut);

                for (uint32_t mAL1Iter = 0; mAL1Iter < actualM_; mAL1Iter += mAL1) {
                    uint32_t curMAL1 = mAL1;
                    if (mAL1Iter + curMAL1 > actualM_)
                        curMAL1 = actualM_ - mAL1Iter;
                    uint32_t mGlobal = mIdxStart_ + mAL1Iter;
                    uint16_t l1BufId = al1PP & 1;

                    WaitFlag<HardEvent::MTE1_MTE2>(static_cast<event_t>(l1BufId));
                    LoadAL1(l1BufId, mGlobal, curMAL1);
                    WaitFlag<HardEvent::MTE2_MTE1>(static_cast<event_t>(l1BufId));

                    LocalTensor<DTYPE> al1(TPosition::A1, l1BufId * al1HalfSize_ * sizeof(DTYPE), al1HalfSize_);
                    uint32_t curNVal = (enlargeActual_ == t.enlarge) ? coutOpt : enlargeActual_;
                    ComputeL0(al1, bl1, mGlobal, curMAL1, 0, curNVal, kTotal_);
                    SetFlag<HardEvent::MTE1_MTE2>(static_cast<event_t>(l1BufId));
                    if constexpr (AL1_PINGPONG) {
                        al1PP++;
                    }
                }
            }

            uint32_t isLastGroupOff = BL1_PINGPONG ? 2 : 1;
            bool isLastGroup = (g >= singleGroupOpt - isLastGroupOff) || (groupIdx_ + g + 1 >= groupOpt);
            if (!isLastGroup) {
                CrossCoreSetFlag<G_CV_ENHANCE_MODE, PIPE_MTE1>(aicSyncBase + 1);
            }
        }

        WaitFlag<HardEvent::MTE1_MTE2>(EVENT_ID0);
        WaitFlag<HardEvent::MTE1_MTE2>(EVENT_ID1);
        WaitFlag<HardEvent::M_MTE1>(EVENT_ID6);
        WaitFlag<HardEvent::M_MTE1>(EVENT_ID7);
        WaitFlag<HardEvent::FIX_M>(EVENT_ID0);
        WaitFlag<HardEvent::FIX_M>(EVENT_ID1);
        if (enableBias_) {
            WaitFlag<HardEvent::M_MTE1>(EVENT_ID3); // bias
        }
    }
}

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::SetIndex()
{
    const auto& t = Tiling();
    LocalTensor<IndexT> indexTensor(TPosition::VECIN, ubIndexOffBytes_, G_REG_SIZE / sizeof(IndexT));
    uint32_t khkw = t.kh * t.kw;
    uint32_t co1Opt = GCeilDiv(t.coutOpt, GN0);
    uint32_t coOptAlign = co1Opt * GN0;
    IndexT curValue = 0;
    uint32_t gatherStep = (aFormat == ConvFormat::NHWC) ? coOptAlign : khkw;
    for (uint8_t idx = 0; idx < K0_VAL; ++idx) {
        indexTensor.SetValue(idx, curValue);
        curValue += static_cast<IndexT>(gatherStep);
    }

    SetFlag<HardEvent::S_V>(EVENT_ID0);
    WaitFlag<HardEvent::S_V>(EVENT_ID0);

    __local_mem__ IndexT* indexAddr = (__local_mem__ IndexT*)indexTensor.GetPhyAddr();
    uint16_t repeatTimes = static_cast<uint16_t>(G_REG_SIZE / sizeof(IndexT) / K0_VAL - 1);
    uint8_t dstOffset = K0_VAL;
    uint8_t elesPerRepeat = K0_VAL;
    uint32_t maskL = K0_VAL;
    uint16_t nStride = static_cast<uint16_t>((aFormat == ConvFormat::NHWC) ? 1 : kUbSize_);

    __VEC_SCOPE__
    {
        MicroAPI::RegTensor<IndexT> indexReg;
        MicroAPI::MaskReg maskReg = MicroAPI::UpdateMask<IndexT>(maskL);
        MicroAPI::DataCopy<IndexT>(indexReg, indexAddr);

        for (uint16_t repeat = 0; repeat < repeatTimes; ++repeat) {
            MicroAPI::Adds<IndexT, IndexT>(indexReg, indexReg, nStride, maskReg);
            MicroAPI::DataCopy<IndexT>(indexAddr + dstOffset, indexReg, maskReg);
            dstOffset += elesPerRepeat;
        }
    }
}

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::TransWeightNd2Nz()
{
    const auto& t = Tiling();
    LocalTensor<DTYPE> ndTensor(TPosition::VECIN, ubNdOffBytes_, nzBufElems_);
    LocalTensor<IndexT> indexTensor(TPosition::VECIN, ubIndexOffBytes_, G_REG_SIZE / sizeof(IndexT));

    uint32_t khkw = t.kh * t.kw;
    uint32_t co1Opt = GCeilDiv(t.coutOpt, GN0);
    uint32_t coOptAlign = co1Opt * GN0;
    uint16_t coPerReg = GN0 / G_CO0_LOOP_TIMES;
    uint16_t ciLoopTimes = GCeilDiv(cinAligned_, K0_VAL);
    uint16_t coLoopTimes = co1Opt * G_CO0_LOOP_TIMES;
    uint16_t khkwLoopTimes = khkw;
    uint32_t srcCiStride;
    uint32_t srcKhKwStride;
    uint32_t srcCoStride;
    if constexpr (aFormat == ConvFormat::NHWC) {
        srcCiStride = coOptAlign * K0_VAL;
        srcKhKwStride = coOptAlign * cinAligned_;
        srcCoStride = coPerReg;
    } else {
        srcCiStride = khkw * K0_VAL;
        srcKhKwStride = 1;
        srcCoStride = coPerReg * kUbSize_;
    }
    uint32_t dstCiStride = khkw * K0_VAL * coOptAlign;
    uint32_t dstKhKwStride = K0_VAL * coOptAlign;
    uint32_t dstCoStride = coPerReg * K0_VAL;

    __VEC_SCOPE__
    {
        MicroAPI::RegTensor<DTYPE> gatherReg;
        MicroAPI::RegTensor<IndexT> indexReg;
        MicroAPI::MaskReg gatherMaskReg = MicroAPI::CreateMask<DTYPE, MicroAPI::MaskPattern::ALL>();
        MicroAPI::MaskReg vstsMaskReg = MicroAPI::CreateMask<DTYPE, MicroAPI::MaskPattern::ALL>();

        __local_mem__ DTYPE* srcAddr = (__local_mem__ DTYPE*)ndTensor.GetPhyAddr();
        LocalTensor<DTYPE> nzTmp(TPosition::VECIN, ubNzOffBytes_, nzBufElems_);
        __local_mem__ DTYPE* dstAddr = (__local_mem__ DTYPE*)nzTmp.GetPhyAddr();
        __local_mem__ IndexT* indexAddr = (__local_mem__ IndexT*)indexTensor.GetPhyAddr();

        MicroAPI::DataCopy<IndexT>(indexReg, indexAddr);

        for (uint16_t ci1OptIndex = 0; ci1OptIndex < ciLoopTimes; ++ci1OptIndex) {
            for (uint16_t khkwIndex = 0; khkwIndex < khkwLoopTimes; ++khkwIndex) {
                for (uint16_t coOptIndex = 0; coOptIndex < coLoopTimes; ++coOptIndex) {
                    uint32_t srcOffset = ci1OptIndex * srcCiStride + khkwIndex * srcKhKwStride +
                                         coOptIndex * srcCoStride;
                    uint32_t dstOffset = ci1OptIndex * dstCiStride + khkwIndex * dstKhKwStride +
                                         coOptIndex * dstCoStride;

                    MicroAPI::DataCopyGather<DTYPE, DTYPE, IndexT>(gatherReg, srcAddr + srcOffset, indexReg,
                                                                   gatherMaskReg);

                    MicroAPI::DataCopy<DTYPE>(dstAddr + dstOffset, (MicroAPI::RegTensor<DTYPE>&)gatherReg, vstsMaskReg);
                }
            }
        }
    }
}

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::LoadAL1(uint16_t l1BufId,
                                                                                             uint32_t mGlobal,
                                                                                             uint32_t curMAL1)
{
    const auto& t = Tiling();
    uint32_t hoStart = mGlobal / orgWo_;
    uint32_t hoEnd = (mGlobal + curMAL1 - 1) / orgWo_;
    uint32_t hiStart = hoStart * t.strideH;
    uint32_t hiEnd = hoEnd * t.strideH + t.dilationH * (t.kh - 1);
    uint32_t hiTotal = hiEnd - hiStart + 1;
    padTopL1_ = 0;
    padBottomL1_ = 0;
    curHiLoadL1_ = hiTotal;
    bool allPadL1_ = false;
    uint32_t hinVal = static_cast<uint32_t>(t.hin);
    if (hiEnd < t.padTop || hiStart >= hinVal + t.padTop) {
        allPadL1_ = true;
        curHiLoadL1_ = 0;
        padTopL1_ = hiTotal; // entire window is virtual pad
        hiLoadStart_ = 0;
    } else {
        if (hiStart < t.padTop) {
            padTopL1_ = t.padTop - hiStart;
            curHiLoadL1_ -= padTopL1_;
            hiLoadStart_ = 0;
        } else {
            hiLoadStart_ = hiStart - t.padTop;
        }
        if (hiEnd >= hinVal + t.padTop) {
            padBottomL1_ = hiEnd - (hinVal + t.padTop) + 1;
            curHiLoadL1_ -= padBottomL1_;
        }
    }

    LocalTensor<DTYPE> al1Dst(TPosition::A1, l1BufId * al1HalfSize_ * sizeof(DTYPE), al1HalfSize_);

    if (allPadL1_) {
        InitConstValueParams<DTYPE> initParams(1, static_cast<uint16_t>(al1HalfSize_ * sizeof(DTYPE) / C0_SIZE), 0, 0);
        InitConstValue<DTYPE>(al1Dst, initParams);
        SetFlag<HardEvent::MTE2_MTE1>(static_cast<event_t>(l1BufId));

        uint8_t padList[G_PAD_SIZE] = {G_MAX_PAD_R, G_MAX_PAD_R, G_MAX_PAD_R, G_MAX_PAD_R};
        Load3DSetFMatrixCal(G_MIN_HI_WI, G_MIN_HI_WI, padList);
        Load3DSetPaddingCal(static_cast<uint8_t>(t.offsetx));
    } else {
        if constexpr (aFormat == ConvFormat::NHWC) {
            Nd2NzParams p;
            p.ndNum = 1;
            p.nValue = curHiLoadL1_ * orgWin_;
            p.dValue = enlargeActual_ * (t.cin / t.groups);
            p.srcNdMatrixStride = 0;
            p.srcDValue = static_cast<uint32_t>(t.cin);
            p.dstNzC0Stride = curHiLoadL1_ * orgWin_;
            p.dstNzNStride = 1;
            p.dstNzMatrixStride = 0;
            uint64_t gmOff = static_cast<uint64_t>(hiLoadStart_) * t.win * t.cin;
            DataCopy(al1Dst, fmapGm_[gmOff], p);
        } else {
            Dn2NzParams p;
            p.dnNum = 1;
            p.nValue = curHiLoadL1_ * orgWin_;
            p.dValue = enlargeActual_ * (t.cin / t.groups);
            p.srcDnMatrixStride = 0;
            p.srcDValue = static_cast<uint32_t>(t.hin * t.win);
            p.dstNzC0Stride = curHiLoadL1_ * orgWin_;
            p.dstNzNStride = 1;
            p.dstNzMatrixStride = 0;
            uint64_t gmOff = static_cast<uint64_t>(hiLoadStart_) * t.win;
            DataCopy(al1Dst, fmapGm_[gmOff], p);
        }
        SetFlag<HardEvent::MTE2_MTE1>(static_cast<event_t>(l1BufId));

        // Set FMatrix and Padding for Load3D (once per AL1 load)
        uint8_t padList[G_LOAD3D_PAD_DIMS] = {(uint8_t)t.padLeft, (uint8_t)t.padRight, (uint8_t)padTopL1_,
                                              G_LOAD3D_NO_BOTTOM_PAD};
        Load3DSetFMatrixCal(curHiLoadL1_, orgWin_, padList);
        Load3DSetPaddingCal(static_cast<uint8_t>(t.offsetx));
    }

    // Cache xt_ (constant part of Load3D config1)
    load3dXt_ = ((static_cast<uint64_t>(t.strideW) & G_MASK_6) << 0) |
                ((static_cast<uint64_t>(t.kw) & G_MASK_8) << G_KERNELW_OFFSET) |
                ((static_cast<uint64_t>(t.kh) & G_MASK_8) << G_KERNELH_OFFSET) |
                ((static_cast<uint64_t>(t.strideH) & G_MASK_6) << G_STRIDEH_OFFSET) |
                ((static_cast<uint64_t>(t.kw) & G_NINTH_BIT_MASK) << G_KERNELW_HIGHEST_BIT_OFFSET) |
                ((static_cast<uint64_t>(t.kh) & G_NINTH_BIT_MASK) << G_KERNELH_HIGHEST_BIT_OFFSET) |
                ((static_cast<uint64_t>(t.dilationW) & G_MASK_8) << G_DILATIONW_OFFSET) |
                ((static_cast<uint64_t>(t.dilationH) & G_MASK_8) << G_DILATIONH_OFFSET) |
                ((static_cast<uint64_t>(cinAligned_) & G_MASK_16) << G_CIN_OFFSET);
}

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::ComputeL0(
    LocalTensor<DTYPE>& al1, LocalTensor<DTYPE>& bl1, uint32_t mGlobal, uint32_t curMAL1, uint32_t nIter, uint32_t curN,
    uint32_t kTotal)
{
    const auto& t = Tiling();
    const uint32_t mL0 = t.hoL0;
    const uint32_t kL0 = t.kL0;
    const uint32_t nL0 = t.nL0;
    const uint32_t dilH = t.dilationH;
    const uint32_t dilW = t.dilationW;
    const uint32_t strH = t.strideH;
    const uint32_t strW = t.strideW;

    const uint32_t dilatedKH = (t.kh - 1) * dilH + 1;
    const uint32_t dilatedKW = (t.kw - 1) * dilW + 1;
    const uint32_t virtualH = padTopL1_ + curHiLoadL1_ + padBottomL1_;
    const uint32_t virtualW = t.padLeft + orgWin_ + t.padRight;
    const uint32_t hoLocal = (virtualH >= dilatedKH) ? (virtualH - dilatedKH) / strH + 1 : 0;
    const uint32_t woLocal = (virtualW >= dilatedKW) ? (virtualW - dilatedKW) / strW + 1 : 0;
    const uint32_t maxLocalM = hoLocal * woLocal;

    uint16_t pingPongFlag = 0;
    // L0C buffer size: half (128KB) for pingpong, full (256KB) when single buffer.
    const uint32_t l0cBufBytes = l0cPingPong_ ? G_L0C_HALF_BYTES : (G_L0C_HALF_BYTES * 2);

    // Load bias: GM→L1 (MTE2) + L1→C2 (MTE1), with sync
    if (enableBias_) {
        constexpr uint32_t BT_SIZE = 64;
        uint32_t btElemNum = GAlignUp(curN * sizeof(float), BT_SIZE) / sizeof(float);

        // GM→L1: MTE2 writes bias to L1
        uint64_t biasByteNum = curN * sizeof(DTYPE);
        LocalTensor<DTYPE> biasL1(TPosition::A1, biasL1OffBytes_, t.coutOpt);
        InitConstValueParams<DTYPE> initParams(1, static_cast<uint16_t>(AlignB(curN, GN0) * sizeof(DTYPE) / C0_SIZE), 0,
                                               0);
        WaitFlag<HardEvent::MTE1_MTE2>(EVENT_ID2);
        InitConstValue<DTYPE>(biasL1, initParams);
        PipeBarrier<PIPE_MTE2>();
        DataCopyParams biasCp(1, biasByteNum, 0, 0);
        uint8_t rightPadding = (uint8_t)(AlignB(biasByteNum, C0_SIZE) / sizeof(DTYPE) - curN);
        DataCopyPadParams padParams(true, 0, rightPadding, 0);
        DataCopyPad<DTYPE>(biasL1, biasGm_[0], biasCp, padParams);
        SetFlag<HardEvent::MTE2_MTE1>(EVENT_ID2);
        WaitFlag<HardEvent::MTE2_MTE1>(EVENT_ID2);

        // L1→C2: MTE1 reads L1, writes biasTable
        WaitFlag<HardEvent::M_MTE1>(EVENT_ID3);
        LocalTensor<L0cT> biasBT(TPosition::C2, 0, btElemNum);
        uint32_t blkCnt = GAlignUp(curN, GN0) * sizeof(DTYPE) / BLOCK_BYTES;
        DataCopyParams cp(1, blkCnt, 0, 0);
        DataCopy(biasBT, biasL1[nIter], cp);
        SetFlag<HardEvent::MTE1_MTE2>(EVENT_ID2);
        SetFlag<HardEvent::MTE1_M>(EVENT_ID3);
        WaitFlag<HardEvent::MTE1_M>(EVENT_ID3);
    }

    for (uint32_t mL0It = 0; mL0It < curMAL1; mL0It += mL0) {
        uint32_t curML0 = mL0;
        if (mL0It + curML0 > curMAL1)
            curML0 = curMAL1 - mL0It;
        uint32_t curML0Align = GAlignUp(curML0, GM0);
        uint32_t mL0Pos = mL0It + (mGlobal % orgWo_);
        uint32_t safeMAlign = curML0Align;
        if (mL0Pos + safeMAlign > maxLocalM && maxLocalM > mL0Pos) {
            safeMAlign = GAlignUp(maxLocalM - mL0Pos, GM0);
            if (safeMAlign < GM0)
                safeMAlign = GM0;
        }
        uint32_t loadMValue = safeMAlign;
        if (mL0Pos + safeMAlign > maxLocalM && maxLocalM > mL0Pos) {
            loadMValue = maxLocalM - mL0Pos;
        }

        // Set Load3D repeat register (once per mL0 block)
        LoadDataRepeatParamWithStride repeatParams = {0, 1, 0, static_cast<uint16_t>(safeMAlign / GM0)};
        SetLoadDataRepeatWithStride(repeatParams);
        // Cache xmTmp (mStep + posM)
        load3dXmTmp_ = ((static_cast<uint64_t>(loadMValue) & G_MASK_16) << G_MSTEP_OFFSET) |
                       ((static_cast<uint64_t>(mL0Pos) & G_MASK_16) << G_POSM_OFFSET);

        for (uint32_t nL0It = 0; nL0It < curN; nL0It += nL0) {
            uint32_t curNL0 = nL0;
            if (nL0It + curNL0 > curN)
                curNL0 = curN - nL0It;

            uint16_t cl0BufId = l0cPingPong_ ? static_cast<uint16_t>(l0cPP & 1) : 0;
            WaitFlag<HardEvent::FIX_M>(static_cast<event_t>(cl0BufId));
            LocalTensor<L0cT> cl0(TPosition::CO1, cl0BufId * l0cBufBytes, l0cBufBytes / sizeof(float));

            for (uint32_t kIt = 0; kIt < kTotal; kIt += kL0) {
                uint32_t curK = kL0;
                if (kIt + curK > kTotal)
                    curK = kTotal - kIt;

                constexpr uint32_t L0A_HALF = G_L0A_HALF_BYTES;
                constexpr uint32_t L0B_HALF = G_L0B_HALF_BYTES;
                LocalTensor<DTYPE> al0(TPosition::A2, pingPongFlag * L0A_HALF, L0A_HALF / sizeof(DTYPE));
                LocalTensor<DTYPE> bl0(TPosition::B2, pingPongFlag * L0B_HALF, L0B_HALF / sizeof(DTYPE));

                uint16_t mte1Flag = pingPongFlag + G_MTE1_EVENT_BASE;
                WaitFlag<HardEvent::M_MTE1>(static_cast<event_t>(mte1Flag));

                DoLoadAL0(al1, al0, mL0Pos, kIt, loadMValue, safeMAlign, curK);
                DoLoadBL0(bl0, bl1, nL0It, kIt, curNL0, curK);

                SetFlag<HardEvent::MTE1_M>(static_cast<event_t>(mte1Flag));
                WaitFlag<HardEvent::MTE1_M>(static_cast<event_t>(mte1Flag));

                bool isFirstK = (kIt == 0);
                bool useBias = isFirstK && enableBias_;
                DoMmad(cl0, al0, bl0, safeMAlign, curNL0, curK, isFirstK, useBias);

                SetFlag<HardEvent::M_MTE1>(static_cast<event_t>(mte1Flag));
                pingPongFlag ^= 1;
            }

            SetFlag<HardEvent::M_FIX>(static_cast<event_t>(cl0BufId));
            WaitFlag<HardEvent::M_FIX>(static_cast<event_t>(cl0BufId));
            DoCopyOut(cl0, mGlobal + mL0It, nIter + nL0It, curML0, curNL0, safeMAlign);
            SetFlag<HardEvent::FIX_M>(static_cast<event_t>(cl0BufId));
            l0cPP++;
        }
    }
    if (enableBias_) {
        SetFlag<HardEvent::M_MTE1>(EVENT_ID3); // bias
    }
}

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::DoLoadAL0(
    LocalTensor<DTYPE>& al1, LocalTensor<DTYPE>& al0, uint32_t posM, uint32_t kOff, uint32_t mVal, uint32_t mAlign,
    uint32_t curK)
{
    const auto& t = Tiling();
    uint64_t posK = kOff;
    uint64_t xm = static_cast<uint64_t>(curK) | (posK << G_POSK_OFFSET) | load3dXmTmp_;
    Load3DBitModeParam param;
    param.SetConfig0(xm);
    param.SetConfig1(load3dXt_);
    LoadData<TPosition::A2, TPosition::A1, DTYPE>(al0, al1, param);
}

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::DoLoadBL0(
    LocalTensor<DTYPE>& bl0, LocalTensor<DTYPE>& bl1, uint32_t nOff, uint32_t kOff, uint32_t curN, uint32_t curK)
{
    const auto& t = Tiling();
    uint32_t kStep = GCeilDiv(curK, K0_VAL);
    uint32_t mStep = GCeilDiv(curN, GN0);
    Load2DBitModeParam param;
    param.SetMStartPosition(nOff / GN0);
    param.SetKStartPosition(kOff / K0_VAL);
    param.SetMStep(static_cast<uint16_t>(mStep));
    param.SetKStep(static_cast<uint16_t>(kStep));
    param.SetSrcStride(static_cast<int32_t>(GCeilDiv(t.coutOpt, GN0)));
    param.SetDstStride(static_cast<uint16_t>(mStep));
    param.SetIfTranspose(false);
    LoadData<TPosition::B2, TPosition::B1, DTYPE>(bl0, bl1, param);
}

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::DoMmad(
    LocalTensor<L0cT>& cl0, LocalTensor<DTYPE>& al0, LocalTensor<DTYPE>& bl0, uint32_t curM, uint32_t curN,
    uint32_t curK, bool isFirst, bool useBias)
{
    const auto& t = Tiling();
    MmadParams mp;
    mp.m = curM;
    mp.n = curN;
    mp.k = curK;
    mp.cmatrixInitVal = isFirst && !useBias;
    mp.cmatrixSource = isFirst && useBias;
    mp.unitFlag = false;
    Mmad(cl0, al0, bl0, mp);
}

template <class CONV_CFG, typename DTYPE, ConvFormat FmapFormat>
__aicore__ inline void DepthwiseConv2dSimplifiedKernel<CONV_CFG, DTYPE, FmapFormat>::DoCopyOut(
    LocalTensor<L0cT>& cl0, uint32_t mGlobal, uint32_t nStart, uint32_t curM, uint32_t curN, uint32_t mAligned)
{
    const auto& t = Tiling();
    uint64_t hwOut = static_cast<uint64_t>(t.hout) * t.wout;
    if constexpr (aFormat == ConvFormat::NHWC) {
        uint64_t outOff = static_cast<uint64_t>(mGlobal) * t.cout + nStart;
        FixpipeParamsC310<CO2Layout::ROW_MAJOR> fp;
        fp.nSize = curN;
        fp.mSize = curM;
        fp.srcStride = mAligned;
        fp.dstStride = static_cast<uint32_t>(t.cout);
        if constexpr (AscendC::IsSameType<DTYPE, bfloat16_t>::value) {
            fp.quantPre = QuantMode_t::F322BF16;
        } else if constexpr (AscendC::IsSameType<DTYPE, half>::value) {
            fp.quantPre = QuantMode_t::F322F16;
        } else {
            fp.quantPre = QuantMode_t::NoQuant;
        }
        fp.deqScalar = FP32_ONE_BITS;
        fp.reluEn = false;
        fp.params.ndNum = 1;
        fp.params.srcNdStride = 0;
        fp.params.dstNdStride = 0;
        Fixpipe<DTYPE, L0cT, CFG_ROW_MAJOR>(outputGm_[outOff], cl0, fp);
        return;
    }
    uint64_t outOff = static_cast<uint64_t>(nStart) * hwOut + mGlobal;
    FixpipeParamsC310<CO2Layout::COLUMN_MAJOR> fp;
    fp.nSize = curN;
    fp.mSize = curM;
    fp.srcStride = mAligned;
    fp.dstStride = static_cast<uint32_t>(hwOut);
    if constexpr (AscendC::IsSameType<DTYPE, bfloat16_t>::value) {
        fp.quantPre = QuantMode_t::F322BF16;
    } else if constexpr (AscendC::IsSameType<DTYPE, half>::value) {
        fp.quantPre = QuantMode_t::F322F16;
    } else {
        fp.quantPre = QuantMode_t::NoQuant;
    }
    fp.deqScalar = FP32_ONE_BITS;
    fp.reluEn = false;
    fp.params.dnNum = 1;
    fp.params.srcNzMatrixStride = (curN + GN0 - 1) / GN0 * (GAlignUp(curM, GN0) / GN0);
    fp.params.dstDnMatrixStride = hwOut;
    fp.params.srcNzC0Stride = 1;
    Fixpipe<DTYPE, L0cT, CFG_COLUMN_MAJOR>(outputGm_[outOff], cl0, fp);
}

#endif
