Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Aug 28 09:02:02 2024
| Host         : DESKTOP-0M9PCUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Exp3_wrapper_timing_summary_routed.rpt -pb Exp3_wrapper_timing_summary_routed.pb -rpx Exp3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Exp3_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_1[1]
                            (input port)
  Destination:            cout_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.728ns  (logic 3.079ns (26.250%)  route 8.649ns (73.750%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  a_1[1] (IN)
                         net (fo=0)                   0.000     0.000    a_1[1]
    W11                  IBUF (Prop_ibuf_I_O)         1.053     1.053 r  a_1_IBUF[1]_inst/O
                         net (fo=2, routed)           5.680     6.733    Exp3_i/Exp3_fa2_0/inst/a[1]
    SLICE_X113Y88        LUT5 (Prop_lut5_I1_O)        0.115     6.848 r  Exp3_i/Exp3_fa2_0/inst/cout_INST_0/O
                         net (fo=1, routed)           2.969     9.818    cout_0_OBUF
    D16                  OBUF (Prop_obuf_I_O)         1.910    11.728 r  cout_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.728    cout_0
    D16                                                               r  cout_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_1[1]
                            (input port)
  Destination:            s_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.010ns  (logic 2.912ns (26.445%)  route 8.099ns (73.555%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  a_1[1] (IN)
                         net (fo=0)                   0.000     0.000    a_1[1]
    W11                  IBUF (Prop_ibuf_I_O)         1.053     1.053 r  a_1_IBUF[1]_inst/O
                         net (fo=2, routed)           5.680     6.733    Exp3_i/Exp3_fa2_0/inst/a[1]
    SLICE_X113Y88        LUT5 (Prop_lut5_I4_O)        0.105     6.838 r  Exp3_i/Exp3_fa2_0/inst/s[1]_INST_0/O
                         net (fo=1, routed)           2.418     9.257    s_1_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         1.754    11.010 r  s_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.010    s_1[1]
    G17                                                               r  s_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_0[1]
                            (input port)
  Destination:            s_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.534ns  (logic 3.065ns (29.092%)  route 7.470ns (70.908%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  a_0[1] (IN)
                         net (fo=0)                   0.000     0.000    a_0[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.991     0.991 r  a_0_IBUF[1]_inst/O
                         net (fo=2, routed)           4.906     5.897    Exp3_i/Exp3_fa2_1/inst/a[1]
    SLICE_X113Y88        LUT5 (Prop_lut5_I4_O)        0.125     6.022 r  Exp3_i/Exp3_fa2_1/inst/s[1]_INST_0/O
                         net (fo=1, routed)           2.563     8.586    s_0_OBUF[1]
    A18                  OBUF (Prop_obuf_I_O)         1.949    10.534 r  s_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.534    s_0[1]
    A18                                                               r  s_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_0[1]
                            (input port)
  Destination:            s_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.387ns  (logic 2.978ns (28.667%)  route 7.410ns (71.333%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  a_0[1] (IN)
                         net (fo=0)                   0.000     0.000    a_0[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.991     0.991 r  a_0_IBUF[1]_inst/O
                         net (fo=2, routed)           4.906     5.897    Exp3_i/Exp3_fa2_1/inst/a[1]
    SLICE_X113Y88        LUT5 (Prop_lut5_I1_O)        0.105     6.002 r  Exp3_i/Exp3_fa2_1/inst/cout_INST_0/O
                         net (fo=3, routed)           0.121     6.124    Exp3_i/Exp3_fa2_0/inst/cin
    SLICE_X113Y88        LUT3 (Prop_lut3_I1_O)        0.105     6.229 r  Exp3_i/Exp3_fa2_0/inst/s[0]_INST_0/O
                         net (fo=1, routed)           2.382     8.611    s_1_OBUF[0]
    B19                  OBUF (Prop_obuf_I_O)         1.777    10.387 r  s_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.387    s_1[0]
    B19                                                               r  s_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin_0
                            (input port)
  Destination:            s_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.307ns  (logic 3.040ns (29.492%)  route 7.268ns (70.508%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  cin_0 (IN)
                         net (fo=0)                   0.000     0.000    cin_0
    V12                  IBUF (Prop_ibuf_I_O)         1.124     1.124 r  cin_0_IBUF_inst/O
                         net (fo=3, routed)           4.760     5.884    Exp3_i/Exp3_fa2_1/inst/cin
    SLICE_X113Y88        LUT3 (Prop_lut3_I1_O)        0.105     5.989 r  Exp3_i/Exp3_fa2_1/inst/s[0]_INST_0/O
                         net (fo=1, routed)           2.507     8.497    s_0_OBUF[0]
    D18                  OBUF (Prop_obuf_I_O)         1.811    10.307 r  s_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.307    s_0[0]
    D18                                                               r  s_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_1[1]
                            (input port)
  Destination:            s_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 0.931ns (43.583%)  route 1.205ns (56.417%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  b_1[1] (IN)
                         net (fo=0)                   0.000     0.000    b_1[1]
    J20                  IBUF (Prop_ibuf_I_O)         0.128     0.128 r  b_1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.394     0.522    Exp3_i/Exp3_fa2_0/inst/b[1]
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.045     0.567 r  Exp3_i/Exp3_fa2_0/inst/s[1]_INST_0/O
                         net (fo=1, routed)           0.811     1.379    s_1_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         0.758     2.137 r  s_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.137    s_1[1]
    G17                                                               r  s_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_1[0]
                            (input port)
  Destination:            s_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 0.963ns (42.609%)  route 1.297ns (57.391%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  b_1[0] (IN)
                         net (fo=0)                   0.000     0.000    b_1[0]
    J18                  IBUF (Prop_ibuf_I_O)         0.137     0.137 r  b_1_IBUF[0]_inst/O
                         net (fo=3, routed)           0.470     0.606    Exp3_i/Exp3_fa2_0/inst/b[0]
    SLICE_X113Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.651 r  Exp3_i/Exp3_fa2_0/inst/s[0]_INST_0/O
                         net (fo=1, routed)           0.827     1.478    s_1_OBUF[0]
    B19                  OBUF (Prop_obuf_I_O)         0.781     2.259 r  s_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.259    s_1[0]
    B19                                                               r  s_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_0[1]
                            (input port)
  Destination:            s_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.043ns (42.847%)  route 1.391ns (57.153%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  b_0[1] (IN)
                         net (fo=0)                   0.000     0.000    b_0[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  b_0_IBUF[1]_inst/O
                         net (fo=2, routed)           0.452     0.600    Exp3_i/Exp3_fa2_1/inst/b[1]
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.045     0.645 r  Exp3_i/Exp3_fa2_1/inst/s[1]_INST_0/O
                         net (fo=1, routed)           0.939     1.585    s_0_OBUF[1]
    A18                  OBUF (Prop_obuf_I_O)         0.850     2.435 r  s_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.435    s_0[1]
    A18                                                               r  s_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_0[0]
                            (input port)
  Destination:            s_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.005ns (40.657%)  route 1.467ns (59.343%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  b_0[0] (IN)
                         net (fo=0)                   0.000     0.000    b_0[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.145     0.145 r  b_0_IBUF[0]_inst/O
                         net (fo=3, routed)           0.559     0.704    Exp3_i/Exp3_fa2_1/inst/b[0]
    SLICE_X113Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.749 r  Exp3_i/Exp3_fa2_1/inst/s[0]_INST_0/O
                         net (fo=1, routed)           0.908     1.657    s_0_OBUF[0]
    D18                  OBUF (Prop_obuf_I_O)         0.815     2.472 r  s_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.472    s_0[0]
    D18                                                               r  s_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_1[1]
                            (input port)
  Destination:            cout_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 0.991ns (39.341%)  route 1.528ns (60.659%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  b_1[1] (IN)
                         net (fo=0)                   0.000     0.000    b_1[1]
    J20                  IBUF (Prop_ibuf_I_O)         0.128     0.128 r  b_1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.394     0.522    Exp3_i/Exp3_fa2_0/inst/b[1]
    SLICE_X113Y88        LUT5 (Prop_lut5_I0_O)        0.048     0.570 r  Exp3_i/Exp3_fa2_0/inst/cout_INST_0/O
                         net (fo=1, routed)           1.134     1.704    cout_0_OBUF
    D16                  OBUF (Prop_obuf_I_O)         0.815     2.519 r  cout_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.519    cout_0
    D16                                                               r  cout_0 (OUT)
  -------------------------------------------------------------------    -------------------





