<profile>

<section name = "Vivado HLS Report for 'Mat2Array'" level="0">
<item name = "Date">Sat Jun 20 16:50:26 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">Vivado_Sobel_v3</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.489 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">131, 131, 1.310 us, 1.310 us, 131, 131, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_pixel">130, 130, 13, -, -, 10, no</column>
<column name=" + loop_pixel.1">10, 10, 2, 1, 1, 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 82, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 69, -</column>
<column name="Register">-, -, 32, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln253_1_fu_162_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln253_fu_170_p2">+, 0, 0, 15, 7, 7</column>
<column name="col_V_fu_152_p2">+, 0, 0, 13, 4, 1</column>
<column name="row_V_fu_124_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln240_fu_118_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln241_fu_146_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="img_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_1_reg_107">9, 2, 4, 8</column>
<column name="t_V_reg_96">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln253_1_reg_208">5, 0, 5, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln241_reg_199">1, 0, 1, 0</column>
<column name="row_V_reg_184">4, 0, 4, 0</column>
<column name="shl_ln1352_1_reg_194">4, 0, 5, 1</column>
<column name="shl_ln_reg_189">4, 0, 7, 3</column>
<column name="t_V_1_reg_107">4, 0, 4, 0</column>
<column name="t_V_reg_96">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mat2Array, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mat2Array, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mat2Array, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mat2Array, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mat2Array, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mat2Array, return value</column>
<column name="img_data_stream_V_dout">in, 8, ap_fifo, img_data_stream_V, pointer</column>
<column name="img_data_stream_V_empty_n">in, 1, ap_fifo, img_data_stream_V, pointer</column>
<column name="img_data_stream_V_read">out, 1, ap_fifo, img_data_stream_V, pointer</column>
<column name="fb_address0">out, 7, ap_memory, fb, array</column>
<column name="fb_ce0">out, 1, ap_memory, fb, array</column>
<column name="fb_we0">out, 1, ap_memory, fb, array</column>
<column name="fb_d0">out, 8, ap_memory, fb, array</column>
</table>
</item>
</section>
</profile>
