memory[0]=8c010030
memory[1]=8c020034
memory[2]=8c030038
memory[3]=232020
memory[4]=832006
memory[5]=20440001
memory[6]=832822
memory[7]=a42820
memory[8]=ac050028
memory[9]=8c660002
memory[10]=ac660006
memory[11]=fc000000
memory[12]=32
memory[13]=1e
memory[14]=2
15 memory words
	instruction memory:
		instrMem[ 0 ] = lw 1 0 48
		instrMem[ 1 ] = lw 2 0 52
		instrMem[ 2 ] = lw 3 0 56
		instrMem[ 3 ] = add 4 1 3
		instrMem[ 4 ] = srl 4 4 3
		instrMem[ 5 ] = addi 4 2 1
		instrMem[ 6 ] = sub 5 4 3
		instrMem[ 7 ] = add 5 5 4
		instrMem[ 8 ] = sw 5 0 40
		instrMem[ 9 ] = lw 6 3 2
		instrMem[ 10 ] = sw 6 3 6
		instrMem[ 11 ] = halt
		instrMem[ 12 ] = data: 50
		instrMem[ 13 ] = data: 30
		instrMem[ 14 ] = data: 2
@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 0
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 1 starts
	pc 4
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction lw 1 0 48
		pcPlus1 4
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 2 starts
	pc 8
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction lw 2 0 52
		pcPlus1 8
	IDEX:
		instruction lw 1 0 48
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 48
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 3 starts
	pc 12
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction lw 3 0 56
		pcPlus1 12
	IDEX:
		instruction lw 2 0 52
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 52
	EXMEM:
		instruction lw 1 0 48
		aluResult 48
		readRegB 0
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 4 starts
	pc 16
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 4 1 3
		pcPlus1 16
	IDEX:
		instruction lw 3 0 56
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset 56
	EXMEM:
		instruction lw 2 0 52
		aluResult 52
		readRegB 0
	MEMWB:
		instruction lw 1 0 48
		writeData 50
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 5 starts
	pc 16
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 4 1 3
		pcPlus1 16
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction lw 3 0 56
		aluResult 56
		readRegB 0
	MEMWB:
		instruction lw 2 0 52
		writeData 30
	WBEND:
		instruction lw 1 0 48
		writeData 50
@@@
state before cycle 6 starts
	pc 20
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction srl 4 4 3
		pcPlus1 20
	IDEX:
		instruction add 4 1 3
		pcPlus1 16
		readRegA 50
		readRegB 0
		offset 8224
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction lw 3 0 56
		writeData 2
	WBEND:
		instruction lw 2 0 52
		writeData 30
@@@
state before cycle 7 starts
	pc 24
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 2
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction addi 4 2 1
		pcPlus1 24
	IDEX:
		instruction srl 4 4 3
		pcPlus1 20
		readRegA 0
		readRegB 0
		offset 8198
	EXMEM:
		instruction add 4 1 3
		aluResult 52
		readRegB 2
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction lw 3 0 56
		writeData 2
@@@
state before cycle 8 starts
	pc 28
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 2
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction sub 5 4 3
		pcPlus1 28
	IDEX:
		instruction addi 4 2 1
		pcPlus1 24
		readRegA 30
		readRegB 0
		offset 1
	EXMEM:
		instruction srl 4 4 3
		aluResult 13
		readRegB 2
	MEMWB:
		instruction add 4 1 3
		writeData 52
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 9 starts
	pc 32
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 2
		reg[ 4 ] 52
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction add 5 5 4
		pcPlus1 32
	IDEX:
		instruction sub 5 4 3
		pcPlus1 28
		readRegA 0
		readRegB 2
		offset 10274
	EXMEM:
		instruction addi 4 2 1
		aluResult 31
		readRegB 0
	MEMWB:
		instruction srl 4 4 3
		writeData 13
	WBEND:
		instruction add 4 1 3
		writeData 52
@@@
state before cycle 10 starts
	pc 36
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 2
		reg[ 4 ] 13
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction sw 5 0 40
		pcPlus1 36
	IDEX:
		instruction add 5 5 4
		pcPlus1 32
		readRegA 0
		readRegB 52
		offset 10272
	EXMEM:
		instruction sub 5 4 3
		aluResult 29
		readRegB 2
	MEMWB:
		instruction addi 4 2 1
		writeData 31
	WBEND:
		instruction srl 4 4 3
		writeData 13
@@@
state before cycle 11 starts
	pc 40
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 2
		reg[ 4 ] 31
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction lw 6 3 2
		pcPlus1 40
	IDEX:
		instruction sw 5 0 40
		pcPlus1 36
		readRegA 0
		readRegB 0
		offset 40
	EXMEM:
		instruction add 5 5 4
		aluResult 60
		readRegB 31
	MEMWB:
		instruction sub 5 4 3
		writeData 29
	WBEND:
		instruction addi 4 2 1
		writeData 31
@@@
state before cycle 12 starts
	pc 44
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] -1402601466
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 2
		reg[ 4 ] 31
		reg[ 5 ] 29
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction sw 6 3 6
		pcPlus1 44
	IDEX:
		instruction lw 6 3 2
		pcPlus1 40
		readRegA 2
		readRegB 0
		offset 2
	EXMEM:
		instruction sw 5 0 40
		aluResult 40
		readRegB 60
	MEMWB:
		instruction add 5 5 4
		writeData 60
	WBEND:
		instruction sub 5 4 3
		writeData 29
@@@
state before cycle 13 starts
	pc 44
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] 60
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 2
		reg[ 4 ] 31
		reg[ 5 ] 60
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction sw 6 3 6
		pcPlus1 44
	IDEX:
		instruction add 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 32
	EXMEM:
		instruction lw 6 3 2
		aluResult 4
		readRegB 0
	MEMWB:
		instruction sw 5 0 40
		writeData 60
	WBEND:
		instruction add 5 5 4
		writeData 60
@@@
state before cycle 14 starts
	pc 48
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] 60
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 2
		reg[ 4 ] 31
		reg[ 5 ] 60
		reg[ 6 ] 0
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction halt
		pcPlus1 48
	IDEX:
		instruction sw 6 3 6
		pcPlus1 44
		readRegA 2
		readRegB 0
		offset 6
	EXMEM:
		instruction add 0 0 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction lw 6 3 2
		writeData -1946025932
	WBEND:
		instruction sw 5 0 40
		writeData 60
@@@
state before cycle 15 starts
	pc 52
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1945960392
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] 60
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 2
		reg[ 4 ] 31
		reg[ 5 ] 60
		reg[ 6 ] -1946025932
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction data: 50
		pcPlus1 52
	IDEX:
		instruction halt
		pcPlus1 48
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction sw 6 3 6
		aluResult 8
		readRegB -1946025932
	MEMWB:
		instruction add 0 0 0
		writeData 0
	WBEND:
		instruction lw 6 3 2
		writeData -1946025932
@@@
state before cycle 16 starts
	pc 56
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1946025932
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] 60
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 2
		reg[ 4 ] 31
		reg[ 5 ] 60
		reg[ 6 ] -1946025932
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction data: 30
		pcPlus1 56
	IDEX:
		instruction data: 50
		pcPlus1 52
		readRegA 0
		readRegB 0
		offset 50
	EXMEM:
		instruction halt
		aluResult 0
		readRegB 0
	MEMWB:
		instruction sw 6 3 6
		writeData -1946025932
	WBEND:
		instruction add 0 0 0
		writeData 0
@@@
state before cycle 17 starts
	pc 60
	data memory:
		dataMem[ 0 ] -1946091472
		dataMem[ 1 ] -1946025932
		dataMem[ 2 ] -1946025932
		dataMem[ 3 ] 2301984
		dataMem[ 4 ] 8593414
		dataMem[ 5 ] 541327361
		dataMem[ 6 ] 8595490
		dataMem[ 7 ] 10758176
		dataMem[ 8 ] -1408958424
		dataMem[ 9 ] -1939472382
		dataMem[ 10 ] 60
		dataMem[ 11 ] -67108864
		dataMem[ 12 ] 50
		dataMem[ 13 ] 30
		dataMem[ 14 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 50
		reg[ 2 ] 30
		reg[ 3 ] 2
		reg[ 4 ] 31
		reg[ 5 ] 60
		reg[ 6 ] -1946025932
		reg[ 7 ] 0
		reg[ 8 ] 0
		reg[ 9 ] 0
		reg[ 10 ] 0
		reg[ 11 ] 0
		reg[ 12 ] 0
		reg[ 13 ] 0
		reg[ 14 ] 0
		reg[ 15 ] 0
		reg[ 16 ] 0
		reg[ 17 ] 0
		reg[ 18 ] 0
		reg[ 19 ] 0
		reg[ 20 ] 0
		reg[ 21 ] 0
		reg[ 22 ] 0
		reg[ 23 ] 0
		reg[ 24 ] 0
		reg[ 25 ] 0
		reg[ 26 ] 0
		reg[ 27 ] 0
		reg[ 28 ] 0
		reg[ 29 ] 0
		reg[ 30 ] 0
		reg[ 31 ] 0
	IFID:
		instruction data: 2
		pcPlus1 60
	IDEX:
		instruction data: 30
		pcPlus1 56
		readRegA 0
		readRegB 0
		offset 30
	EXMEM:
		instruction data: 50
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt
		writeData 0
	WBEND:
		instruction sw 6 3 6
		writeData -1946025932
machine halted
total of 17 cycles executed
