circuit Id :
  module Id :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip pc_i : UInt<32>, flip inst_i : UInt<32>, flip reg1_data_i : UInt<32>, flip reg2_data_i : UInt<32>, reg1_read_o : UInt<1>, reg2_read_o : UInt<1>, reg1_addr_o : UInt<5>, reg2_addr_o : UInt<5>, aluop_o : UInt<8>, alusel_o : UInt<3>, reg1_o : UInt<32>, reg2_o : UInt<32>, wd_o : UInt<5>, wreg_o : UInt<1>}

    reg reg1_read_or : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg1_read_or) @[Id.scala 33:25]
    reg reg2_read_or : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg2_read_or) @[Id.scala 34:25]
    reg reg1_addr_or : UInt<5>, clock with :
      reset => (UInt<1>("h0"), reg1_addr_or) @[Id.scala 35:25]
    reg reg2_addr_or : UInt<5>, clock with :
      reset => (UInt<1>("h0"), reg2_addr_or) @[Id.scala 36:25]
    reg aluop_or : UInt<8>, clock with :
      reset => (UInt<1>("h0"), aluop_or) @[Id.scala 37:21]
    reg alusel_or : UInt<3>, clock with :
      reset => (UInt<1>("h0"), alusel_or) @[Id.scala 38:22]
    reg reg1_or : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg1_or) @[Id.scala 39:20]
    reg reg2_or : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg2_or) @[Id.scala 40:20]
    reg wd_or : UInt<5>, clock with :
      reset => (UInt<1>("h0"), wd_or) @[Id.scala 41:18]
    reg wreg_or : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wreg_or) @[Id.scala 42:20]
    io.reg1_read_o <= reg1_read_or @[Id.scala 44:18]
    io.reg2_read_o <= reg2_read_or @[Id.scala 45:18]
    io.reg1_addr_o <= reg1_addr_or @[Id.scala 46:18]
    io.reg2_addr_o <= reg2_addr_or @[Id.scala 47:18]
    io.aluop_o <= aluop_or @[Id.scala 48:14]
    io.alusel_o <= alusel_or @[Id.scala 49:15]
    io.reg1_o <= reg1_or @[Id.scala 50:13]
    io.reg2_o <= reg2_or @[Id.scala 51:13]
    io.wd_o <= wd_or @[Id.scala 52:11]
    io.wreg_o <= wreg_or @[Id.scala 53:13]
    wire op : UInt<6> @[Id.scala 56:16]
    wire op2 : UInt<5> @[Id.scala 57:17]
    wire op3 : UInt<6> @[Id.scala 58:17]
    wire op4 : UInt<5> @[Id.scala 59:17]
    node _op_T = bits(io.inst_i, 31, 26) @[Id.scala 60:18]
    op <= _op_T @[Id.scala 60:6]
    node _op2_T = bits(io.inst_i, 10, 6) @[Id.scala 61:19]
    op2 <= _op2_T @[Id.scala 61:7]
    node _op3_T = bits(io.inst_i, 5, 0) @[Id.scala 62:19]
    op3 <= _op3_T @[Id.scala 62:7]
    node _op4_T = bits(io.inst_i, 20, 16) @[Id.scala 63:19]
    op4 <= _op4_T @[Id.scala 63:7]
    reg imm : UInt<32>, clock with :
      reset => (UInt<1>("h0"), imm) @[Id.scala 66:16]
    reg instvalid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), instvalid) @[Id.scala 69:22]
    node _T = bits(reset, 0, 0) @[Id.scala 72:14]
    node _T_1 = eq(_T, UInt<1>("h1")) @[Id.scala 72:21]
    when _T_1 : @[Id.scala 72:36]
      aluop_or <= UInt<8>("h0") @[Id.scala 73:14]
      alusel_or <= UInt<3>("h0") @[Id.scala 74:15]
      wd_or <= UInt<5>("h0") @[Id.scala 75:11]
      wreg_or <= UInt<1>("h0") @[Id.scala 76:13]
      instvalid <= UInt<1>("h1") @[Id.scala 77:15]
      reg1_read_or <= UInt<1>("h0") @[Id.scala 78:18]
      reg2_read_or <= UInt<1>("h0") @[Id.scala 79:18]
      reg1_addr_or <= UInt<5>("h0") @[Id.scala 80:18]
      reg2_addr_or <= UInt<5>("h0") @[Id.scala 81:18]
      imm <= UInt<1>("h0") @[Id.scala 82:9]
    else :
      aluop_or <= UInt<8>("h0") @[Id.scala 84:14]
      alusel_or <= UInt<3>("h0") @[Id.scala 85:15]
      node _wd_or_T = bits(io.inst_i, 15, 11) @[Id.scala 86:23]
      wd_or <= _wd_or_T @[Id.scala 86:11]
      wreg_or <= UInt<1>("h0") @[Id.scala 87:13]
      instvalid <= UInt<1>("h1") @[Id.scala 88:15]
      reg1_read_or <= UInt<1>("h0") @[Id.scala 89:18]
      reg2_read_or <= UInt<1>("h0") @[Id.scala 90:18]
      node _reg1_addr_or_T = bits(io.inst_i, 25, 21) @[Id.scala 91:30]
      reg1_addr_or <= _reg1_addr_or_T @[Id.scala 91:18]
      node _reg2_addr_or_T = bits(io.inst_i, 20, 16) @[Id.scala 92:30]
      reg2_addr_or <= _reg2_addr_or_T @[Id.scala 92:18]
      imm <= UInt<32>("h0") @[Id.scala 93:9]
      node _T_2 = eq(UInt<6>("h0"), op) @[Id.scala 95:16]
      when _T_2 : @[Id.scala 95:16]
        node _T_3 = eq(UInt<5>("h0"), op2) @[Id.scala 97:21]
        when _T_3 : @[Id.scala 97:21]
          node _T_4 = eq(UInt<6>("h25"), op3) @[Id.scala 99:25]
          when _T_4 : @[Id.scala 99:25]
            wreg_or <= UInt<1>("h1") @[Id.scala 101:25]
            aluop_or <= UInt<8>("h25") @[Id.scala 102:26]
            alusel_or <= UInt<3>("h1") @[Id.scala 103:27]
            reg1_read_or <= UInt<1>("h1") @[Id.scala 104:30]
            reg2_read_or <= UInt<1>("h1") @[Id.scala 105:30]
            instvalid <= UInt<1>("h0") @[Id.scala 106:27]
          else :
            node _T_5 = eq(UInt<6>("h24"), op3) @[Id.scala 99:25]
            when _T_5 : @[Id.scala 99:25]
              wreg_or <= UInt<1>("h1") @[Id.scala 109:25]
              aluop_or <= UInt<8>("h24") @[Id.scala 110:26]
              alusel_or <= UInt<3>("h1") @[Id.scala 111:27]
              reg1_read_or <= UInt<1>("h1") @[Id.scala 112:30]
              reg2_read_or <= UInt<1>("h1") @[Id.scala 113:30]
              instvalid <= UInt<1>("h0") @[Id.scala 114:27]
            else :
              node _T_6 = eq(UInt<6>("h26"), op3) @[Id.scala 99:25]
              when _T_6 : @[Id.scala 99:25]
                wreg_or <= UInt<1>("h1") @[Id.scala 117:25]
                aluop_or <= UInt<8>("h26") @[Id.scala 118:26]
                alusel_or <= UInt<3>("h1") @[Id.scala 119:27]
                reg1_read_or <= UInt<1>("h1") @[Id.scala 120:30]
                reg2_read_or <= UInt<1>("h1") @[Id.scala 121:30]
                instvalid <= UInt<1>("h0") @[Id.scala 122:27]
              else :
                node _T_7 = eq(UInt<6>("h27"), op3) @[Id.scala 99:25]
                when _T_7 : @[Id.scala 99:25]
                  wreg_or <= UInt<1>("h1") @[Id.scala 125:25]
                  aluop_or <= UInt<8>("h27") @[Id.scala 126:26]
                  alusel_or <= UInt<3>("h1") @[Id.scala 127:27]
                  reg1_read_or <= UInt<1>("h1") @[Id.scala 128:30]
                  reg2_read_or <= UInt<1>("h1") @[Id.scala 129:30]
                  instvalid <= UInt<1>("h0") @[Id.scala 130:27]
                else :
                  node _T_8 = eq(UInt<6>("h4"), op3) @[Id.scala 99:25]
                  when _T_8 : @[Id.scala 99:25]
                    wreg_or <= UInt<1>("h1") @[Id.scala 133:25]
                    aluop_or <= UInt<8>("h7c") @[Id.scala 134:26]
                    alusel_or <= UInt<3>("h2") @[Id.scala 135:27]
                    reg1_read_or <= UInt<1>("h1") @[Id.scala 136:30]
                    reg2_read_or <= UInt<1>("h1") @[Id.scala 137:30]
                    instvalid <= UInt<1>("h0") @[Id.scala 138:27]
                  else :
                    node _T_9 = eq(UInt<6>("h6"), op3) @[Id.scala 99:25]
                    when _T_9 : @[Id.scala 99:25]
                      wreg_or <= UInt<1>("h1") @[Id.scala 141:25]
                      aluop_or <= UInt<8>("h2") @[Id.scala 142:26]
                      alusel_or <= UInt<3>("h2") @[Id.scala 143:27]
                      reg1_read_or <= UInt<1>("h1") @[Id.scala 144:30]
                      reg2_read_or <= UInt<1>("h1") @[Id.scala 145:30]
                      instvalid <= UInt<1>("h0") @[Id.scala 146:27]
                    else :
                      node _T_10 = eq(UInt<6>("h7"), op3) @[Id.scala 99:25]
                      when _T_10 : @[Id.scala 99:25]
                        wreg_or <= UInt<1>("h1") @[Id.scala 149:25]
                        aluop_or <= UInt<8>("h3") @[Id.scala 150:26]
                        alusel_or <= UInt<3>("h2") @[Id.scala 151:27]
                        reg1_read_or <= UInt<1>("h1") @[Id.scala 152:30]
                        reg2_read_or <= UInt<1>("h1") @[Id.scala 153:30]
                        instvalid <= UInt<1>("h0") @[Id.scala 154:27]
                      else :
                        node _T_11 = eq(UInt<6>("hf"), op3) @[Id.scala 99:25]
                        when _T_11 : @[Id.scala 99:25]
                          wreg_or <= UInt<1>("h0") @[Id.scala 157:25]
                          aluop_or <= UInt<8>("h2") @[Id.scala 158:26]
                          alusel_or <= UInt<3>("h0") @[Id.scala 159:27]
                          reg1_read_or <= UInt<1>("h0") @[Id.scala 160:30]
                          reg2_read_or <= UInt<1>("h1") @[Id.scala 161:30]
                          instvalid <= UInt<1>("h0") @[Id.scala 162:27]
                        else :
                          node _T_12 = eq(UInt<6>("h10"), op3) @[Id.scala 99:25]
                          when _T_12 : @[Id.scala 99:25]
                            wreg_or <= UInt<1>("h1") @[Id.scala 165:25]
                            aluop_or <= UInt<8>("h10") @[Id.scala 166:26]
                            alusel_or <= UInt<3>("h3") @[Id.scala 167:27]
                            reg1_read_or <= UInt<1>("h0") @[Id.scala 168:30]
                            reg2_read_or <= UInt<1>("h0") @[Id.scala 169:30]
                            instvalid <= UInt<1>("h0") @[Id.scala 170:27]
                          else :
                            node _T_13 = eq(UInt<6>("h12"), op3) @[Id.scala 99:25]
                            when _T_13 : @[Id.scala 99:25]
                              wreg_or <= UInt<1>("h1") @[Id.scala 173:25]
                              aluop_or <= UInt<8>("h12") @[Id.scala 174:26]
                              alusel_or <= UInt<3>("h3") @[Id.scala 175:27]
                              reg1_read_or <= UInt<1>("h0") @[Id.scala 176:30]
                              reg2_read_or <= UInt<1>("h0") @[Id.scala 177:30]
                              instvalid <= UInt<1>("h0") @[Id.scala 178:27]
                            else :
                              node _T_14 = eq(UInt<6>("h11"), op3) @[Id.scala 99:25]
                              when _T_14 : @[Id.scala 99:25]
                                wreg_or <= UInt<1>("h0") @[Id.scala 181:25]
                                aluop_or <= UInt<8>("h11") @[Id.scala 182:26]
                                reg1_read_or <= UInt<1>("h1") @[Id.scala 183:30]
                                reg2_read_or <= UInt<1>("h0") @[Id.scala 184:30]
                                instvalid <= UInt<1>("h0") @[Id.scala 185:27]
                              else :
                                node _T_15 = eq(UInt<6>("h13"), op3) @[Id.scala 99:25]
                                when _T_15 : @[Id.scala 99:25]
                                  wreg_or <= UInt<1>("h0") @[Id.scala 188:25]
                                  aluop_or <= UInt<8>("h13") @[Id.scala 189:26]
                                  reg1_read_or <= UInt<1>("h1") @[Id.scala 190:30]
                                  reg2_read_or <= UInt<1>("h0") @[Id.scala 191:30]
                                  instvalid <= UInt<1>("h0") @[Id.scala 192:27]
                                else :
                                  node _T_16 = eq(UInt<6>("hb"), op3) @[Id.scala 99:25]
                                  when _T_16 : @[Id.scala 99:25]
                                    aluop_or <= UInt<8>("hb") @[Id.scala 195:26]
                                    alusel_or <= UInt<3>("h3") @[Id.scala 196:27]
                                    reg1_read_or <= UInt<1>("h1") @[Id.scala 197:30]
                                    reg2_read_or <= UInt<1>("h1") @[Id.scala 198:30]
                                    instvalid <= UInt<1>("h0") @[Id.scala 199:27]
                                    node _T_17 = eq(reg2_or, UInt<32>("h0")) @[Id.scala 200:30]
                                    when _T_17 : @[Id.scala 200:44]
                                      wreg_or <= UInt<1>("h1") @[Id.scala 202:27]
                                    else :
                                      wreg_or <= UInt<1>("h0") @[Id.scala 204:27]
                                  else :
                                    node _T_18 = eq(UInt<6>("ha"), op3) @[Id.scala 99:25]
                                    when _T_18 : @[Id.scala 99:25]
                                      aluop_or <= UInt<8>("ha") @[Id.scala 208:26]
                                      alusel_or <= UInt<3>("h3") @[Id.scala 209:27]
                                      reg1_read_or <= UInt<1>("h1") @[Id.scala 210:30]
                                      reg2_read_or <= UInt<1>("h1") @[Id.scala 211:30]
                                      instvalid <= UInt<1>("h0") @[Id.scala 212:27]
                                      node _T_19 = eq(reg2_or, UInt<32>("h0")) @[Id.scala 213:30]
                                      when _T_19 : @[Id.scala 213:44]
                                        wreg_or <= UInt<1>("h1") @[Id.scala 215:27]
                                      else :
                                        wreg_or <= UInt<1>("h0") @[Id.scala 217:27]
      else :
        node _T_20 = eq(UInt<6>("hd"), op) @[Id.scala 95:16]
        when _T_20 : @[Id.scala 95:16]
          wreg_or <= UInt<1>("h1") @[Id.scala 225:17]
          aluop_or <= UInt<8>("h25") @[Id.scala 227:18]
          alusel_or <= UInt<3>("h1") @[Id.scala 229:19]
          reg1_read_or <= UInt<1>("h1") @[Id.scala 231:22]
          reg2_read_or <= UInt<1>("h0") @[Id.scala 233:22]
          node _imm_T = bits(io.inst_i, 15, 0) @[Id.scala 235:40]
          node _imm_T_1 = cat(UInt<16>("h0"), _imm_T) @[Cat.scala 33:92]
          imm <= _imm_T_1 @[Id.scala 235:13]
          node _wd_or_T_1 = bits(io.inst_i, 20, 16) @[Id.scala 237:27]
          wd_or <= _wd_or_T_1 @[Id.scala 237:15]
          instvalid <= UInt<1>("h0") @[Id.scala 239:19]
        else :
          node _T_21 = eq(UInt<6>("hc"), op) @[Id.scala 95:16]
          when _T_21 : @[Id.scala 95:16]
            wreg_or <= UInt<1>("h1") @[Id.scala 242:17]
            aluop_or <= UInt<8>("h24") @[Id.scala 243:18]
            alusel_or <= UInt<3>("h1") @[Id.scala 244:19]
            reg1_read_or <= UInt<1>("h1") @[Id.scala 245:22]
            reg2_read_or <= UInt<1>("h0") @[Id.scala 246:22]
            node _imm_T_2 = bits(io.inst_i, 15, 0) @[Id.scala 247:40]
            node _imm_T_3 = cat(UInt<16>("h0"), _imm_T_2) @[Cat.scala 33:92]
            imm <= _imm_T_3 @[Id.scala 247:13]
            node _wd_or_T_2 = bits(io.inst_i, 20, 16) @[Id.scala 248:27]
            wd_or <= _wd_or_T_2 @[Id.scala 248:15]
            instvalid <= UInt<1>("h0") @[Id.scala 249:19]
          else :
            node _T_22 = eq(UInt<6>("he"), op) @[Id.scala 95:16]
            when _T_22 : @[Id.scala 95:16]
              wreg_or <= UInt<1>("h1") @[Id.scala 252:17]
              aluop_or <= UInt<8>("h26") @[Id.scala 253:18]
              alusel_or <= UInt<3>("h1") @[Id.scala 254:19]
              reg1_read_or <= UInt<1>("h1") @[Id.scala 255:22]
              reg2_read_or <= UInt<1>("h0") @[Id.scala 256:22]
              node _imm_T_4 = bits(io.inst_i, 15, 0) @[Id.scala 257:40]
              node _imm_T_5 = cat(UInt<16>("h0"), _imm_T_4) @[Cat.scala 33:92]
              imm <= _imm_T_5 @[Id.scala 257:13]
              node _wd_or_T_3 = bits(io.inst_i, 20, 16) @[Id.scala 258:27]
              wd_or <= _wd_or_T_3 @[Id.scala 258:15]
              instvalid <= UInt<1>("h0") @[Id.scala 259:19]
            else :
              node _T_23 = eq(UInt<6>("hf"), op) @[Id.scala 95:16]
              when _T_23 : @[Id.scala 95:16]
                wreg_or <= UInt<1>("h1") @[Id.scala 262:17]
                aluop_or <= UInt<8>("h25") @[Id.scala 263:18]
                alusel_or <= UInt<3>("h1") @[Id.scala 264:19]
                reg1_read_or <= UInt<1>("h1") @[Id.scala 265:22]
                reg2_read_or <= UInt<1>("h0") @[Id.scala 266:22]
                node _imm_T_6 = bits(io.inst_i, 15, 0) @[Id.scala 267:29]
                node _imm_T_7 = cat(_imm_T_6, UInt<16>("h0")) @[Cat.scala 33:92]
                imm <= _imm_T_7 @[Id.scala 267:13]
                node _wd_or_T_4 = bits(io.inst_i, 20, 16) @[Id.scala 268:27]
                wd_or <= _wd_or_T_4 @[Id.scala 268:15]
                instvalid <= UInt<1>("h0") @[Id.scala 269:19]
              else :
                node _T_24 = eq(UInt<6>("h33"), op) @[Id.scala 95:16]
                when _T_24 : @[Id.scala 95:16]
                  wreg_or <= UInt<1>("h1") @[Id.scala 272:17]
                  aluop_or <= UInt<8>("h0") @[Id.scala 273:18]
                  alusel_or <= UInt<3>("h0") @[Id.scala 274:19]
                  reg1_read_or <= UInt<1>("h0") @[Id.scala 275:22]
                  reg2_read_or <= UInt<1>("h0") @[Id.scala 276:22]
                  instvalid <= UInt<1>("h0") @[Id.scala 277:19]
      node _T_25 = bits(io.inst_i, 31, 21) @[Id.scala 280:19]
      node _T_26 = eq(_T_25, UInt<1>("h0")) @[Id.scala 280:28]
      when _T_26 : @[Id.scala 280:37]
        node _T_27 = eq(op3, UInt<6>("h0")) @[Id.scala 281:16]
        when _T_27 : @[Id.scala 281:29]
          wreg_or <= UInt<1>("h1") @[Id.scala 282:17]
          aluop_or <= UInt<8>("h7c") @[Id.scala 283:18]
          alusel_or <= UInt<3>("h2") @[Id.scala 284:19]
          reg1_read_or <= UInt<1>("h0") @[Id.scala 285:22]
          reg2_read_or <= UInt<1>("h1") @[Id.scala 286:22]
          node _imm_T_8 = bits(io.inst_i, 10, 6) @[Id.scala 287:25]
          imm <= _imm_T_8 @[Id.scala 287:13]
          node _wd_or_T_5 = bits(io.inst_i, 15, 11) @[Id.scala 288:27]
          wd_or <= _wd_or_T_5 @[Id.scala 288:15]
          instvalid <= UInt<1>("h0") @[Id.scala 289:19]
        else :
          node _T_28 = eq(op3, UInt<6>("h2")) @[Id.scala 290:22]
          when _T_28 : @[Id.scala 290:35]
            wreg_or <= UInt<1>("h1") @[Id.scala 291:17]
            aluop_or <= UInt<8>("h2") @[Id.scala 292:18]
            alusel_or <= UInt<3>("h2") @[Id.scala 293:19]
            reg1_read_or <= UInt<1>("h0") @[Id.scala 294:22]
            reg2_read_or <= UInt<1>("h1") @[Id.scala 295:22]
            node _imm_T_9 = bits(io.inst_i, 10, 6) @[Id.scala 296:25]
            imm <= _imm_T_9 @[Id.scala 296:13]
            node _wd_or_T_6 = bits(io.inst_i, 15, 11) @[Id.scala 297:27]
            wd_or <= _wd_or_T_6 @[Id.scala 297:15]
            instvalid <= UInt<1>("h0") @[Id.scala 298:19]
          else :
            node _T_29 = eq(op3, UInt<6>("h3")) @[Id.scala 299:22]
            when _T_29 : @[Id.scala 299:35]
              wreg_or <= UInt<1>("h1") @[Id.scala 300:17]
              aluop_or <= UInt<8>("h3") @[Id.scala 301:18]
              alusel_or <= UInt<3>("h2") @[Id.scala 302:19]
              reg1_read_or <= UInt<1>("h0") @[Id.scala 303:22]
              reg2_read_or <= UInt<1>("h1") @[Id.scala 304:22]
              node _imm_T_10 = bits(io.inst_i, 10, 6) @[Id.scala 305:25]
              imm <= _imm_T_10 @[Id.scala 305:13]
              node _wd_or_T_7 = bits(io.inst_i, 15, 11) @[Id.scala 306:27]
              wd_or <= _wd_or_T_7 @[Id.scala 306:15]
              instvalid <= UInt<1>("h0") @[Id.scala 307:19]
    node _T_30 = bits(reset, 0, 0) @[Id.scala 313:14]
    node _T_31 = eq(_T_30, UInt<1>("h1")) @[Id.scala 313:21]
    when _T_31 : @[Id.scala 313:36]
      reg1_or <= UInt<32>("h0") @[Id.scala 314:13]
    else :
      node _T_32 = eq(reg1_read_or, UInt<1>("h1")) @[Id.scala 315:27]
      when _T_32 : @[Id.scala 315:36]
        reg1_or <= io.reg1_data_i @[Id.scala 316:13]
      else :
        node _T_33 = eq(reg1_read_or, UInt<1>("h0")) @[Id.scala 317:27]
        when _T_33 : @[Id.scala 317:36]
          reg1_or <= imm @[Id.scala 318:13]
        else :
          reg1_or <= UInt<32>("h0") @[Id.scala 320:13]
    node _T_34 = bits(reset, 0, 0) @[Id.scala 324:14]
    node _T_35 = eq(_T_34, UInt<1>("h1")) @[Id.scala 324:21]
    when _T_35 : @[Id.scala 324:36]
      reg2_or <= UInt<32>("h0") @[Id.scala 325:13]
    else :
      node _T_36 = eq(reg2_read_or, UInt<1>("h1")) @[Id.scala 326:27]
      when _T_36 : @[Id.scala 326:36]
        reg2_or <= io.reg2_data_i @[Id.scala 327:13]
      else :
        node _T_37 = eq(reg2_read_or, UInt<1>("h0")) @[Id.scala 328:27]
        when _T_37 : @[Id.scala 328:36]
          reg2_or <= imm @[Id.scala 329:13]
        else :
          reg2_or <= UInt<32>("h0") @[Id.scala 331:13]

