0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.sim/sim_1/synth/timing/xsim/ahbprotocol_tb_time_synth.v,1608058548,verilog,,,,LDCP_HD5;LDCP_HD6;LDCP_HD7;LDCP_HD8;LDCP_UNIQ_BASE_;ahbarbiter;glbl,,,,,,,,
C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sim_1/imports/cp/ahbprotocol_tb.vhd,1608053241,vhdl,,,,ahbprotocol_tb,,,,,,,,
C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sources_1/imports/cp/InterfazRV32AHB.vhd,1607007402,vhdl,C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sim_1/imports/cp/ahbprotocol_tb.vhd;C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sources_1/imports/cp/master.vhd,,,interfazrv32ahb,,,,,,,,
C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sources_1/imports/cp/master.vhd,1607942491,vhdl,,,,ahbmaster,,,,,,,,
C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sources_1/imports/cp/mux.vhd,1607987760,vhdl,,,,mux,,,,,,,,
