$date
	Mon May 31 23:17:41 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_Sequence_Recognizer $end
$var wire 1 ! z2 $end
$var wire 1 " z1 $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module state_diagram $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var reg 3 & next_state [2:0] $end
$var reg 3 ' state [2:0] $end
$var reg 1 " z $end
$upscope $end
$scope module structure $end
$var wire 1 ( DA $end
$var wire 1 ) DB $end
$var wire 1 * DC $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 1 ! z $end
$var wire 1 + C $end
$var wire 1 , B $end
$var wire 1 - A $end
$scope module _A $end
$var wire 1 ( D $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 1 - Q $end
$upscope $end
$scope module _B $end
$var wire 1 ) D $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 1 , Q $end
$upscope $end
$scope module _C $end
$var wire 1 * D $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
x*
0)
x(
b0 '
b1 &
x%
0$
1#
0"
0!
$end
#3
1$
#8
0#
#10
0(
1*
0%
#13
1+
b1 '
1#
#18
0#
#23
1#
#28
0#
#30
1)
b10 &
0*
1%
#33
0)
1(
b100 &
0+
1,
b10 '
1#
#38
0#
#43
b100 '
1-
0,
1#
#48
0#
#53
1#
#58
0#
#60
1)
0(
b11 &
1*
0%
#63
0)
1(
b101 &
b11 '
0-
1,
1+
1#
#68
0#
#73
0(
b1 &
0,
1-
b101 '
1#
#78
0#
#83
b1 '
0-
1#
#88
0#
#90
1)
b10 &
0*
1%
#93
0)
1(
b100 &
0+
1,
b10 '
1#
#98
0#
#100
1)
1!
0(
1"
b11 &
1*
0%
#103
0!
0)
1(
b101 &
0"
b11 '
1+
1#
#108
0#
#113
0(
b1 &
0,
1-
b101 '
1#
#118
0#
#120
1)
1!
b10 &
1"
0*
1%
#123
0)
1(
0!
0"
b100 &
b10 '
0-
1,
0+
1#
#128
0#
#130
1)
1!
0(
b11 &
1"
1*
0%
#133
0!
0)
1(
0"
b101 &
1+
b11 '
1#
#138
0#
#140
0(
1)
b10 &
0*
1%
#143
0)
1(
b100 &
b10 '
0+
1#
#148
0#
#153
0,
1-
b100 '
1#
#158
0#
#160
