// Seed: 1837391472
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  reg   id_4;
  logic id_5;
  always @(*) begin
    id_4 <= 1;
  end
  supply0 id_6;
  assign id_6[""] = 1'b0;
  always @(~id_1, posedge id_0) begin
    id_4 = 1;
  end
  logic id_7;
  logic id_8 = id_8;
endmodule
`resetall
