INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/control_unit/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/data_memory_unit/dmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/dmu_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/ex_mem_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
WARNING: [VRFC 10-3380] identifier 'is_branch' is used before its declaration [C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/ex_stage.v:89]
WARNING: [VRFC 10-3380] identifier 'branch_condition_met' is used before its declaration [C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/ex_stage.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/forwarding_unit/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/hazard_detection/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/id_ex_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/if_id_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/instruction_memory/imu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/mem_wb_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/register_file/rfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/top_riscv_module/top_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
