

================================================================
== Vitis HLS Report for 'deQAM'
================================================================
* Date:           Mon Dec  5 17:17:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.118 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_61_2  |        ?|        ?|    5 ~ 10|          -|          -|  1 ~ ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 17 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 21 22 
20 --> 21 
21 --> 23 
22 --> 21 
23 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v_out_V_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'v_out_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v_out_V_loc = alloca i64 1"   --->   Operation 25 'alloca' 'v_out_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v_V_1_loc = alloca i64 1"   --->   Operation 26 'alloca' 'v_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v_V_0_loc = alloca i64 1"   --->   Operation 27 'alloca' 'v_V_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sym_num_3_loc = alloca i64 1"   --->   Operation 28 'alloca' 'sym_num_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc = alloca i64 1"   --->   Operation 29 'alloca' 'DATA_LEN_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%qam_num_2_loc = alloca i64 1"   --->   Operation 30 'alloca' 'qam_num_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 32 [2/2] (1.10ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_33_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %qam_num_2_loc, i32 %DATA_LEN_1_loc, i32 %sym_num_3_loc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_33_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %qam_num_2_loc, i32 %DATA_LEN_1_loc, i32 %sym_num_3_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 10.6>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 34 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_user_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_id_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_dest_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_user_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_id_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_dest_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%qam_num_2_loc_load = load i32 %qam_num_2_loc"   --->   Operation 52 'load' 'qam_num_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc_load = load i32 %DATA_LEN_1_loc"   --->   Operation 53 'load' 'DATA_LEN_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sym_num_3_loc_load = load i32 %sym_num_3_loc"   --->   Operation 54 'load' 'sym_num_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.42ns)   --->   "%mul = mul i32 %DATA_LEN_1_loc_load, i32 %sym_num_3_loc_load"   --->   Operation 56 'mul' 'mul' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_sgt  i32 %mul, i32 0" [../deQAM.cpp:61]   --->   Operation 57 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %._crit_edge, void %.lr.ph" [../deQAM.cpp:61]   --->   Operation 58 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 59 'alloca' 'k' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (10.6ns)   --->   "%conv_i1 = sitodp i32 %qam_num_2_loc_load" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 60 'sitodp' 'conv_i1' <Predicate = (icmp_ln61)> <Delay = 10.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln61 = store i31 0, i31 %k" [../deQAM.cpp:61]   --->   Operation 61 'store' 'store_ln61' <Predicate = (icmp_ln61)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 10.6>
ST_5 : Operation 62 [1/2] (10.6ns)   --->   "%conv_i1 = sitodp i32 %qam_num_2_loc_load" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 62 'sitodp' 'conv_i1' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 14.1>
ST_6 : Operation 63 [10/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 63 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 14.1>
ST_7 : Operation 64 [9/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 64 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 14.1>
ST_8 : Operation 65 [8/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 65 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 14.1>
ST_9 : Operation 66 [7/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 66 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 14.1>
ST_10 : Operation 67 [6/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 67 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 14.1>
ST_11 : Operation 68 [5/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 68 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 14.1>
ST_12 : Operation 69 [4/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 69 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 14.1>
ST_13 : Operation 70 [3/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 70 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 14.1>
ST_14 : Operation 71 [2/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 71 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 14.1>
ST_15 : Operation 72 [1/10] (14.1ns)   --->   "%op2_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i1" [/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499]   --->   Operation 72 'dsqrt' 'op2_assign' <Predicate = true> <Delay = 14.1> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 9> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.14>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln1827 = bitcast i64 %op2_assign"   --->   Operation 73 'bitcast' 'bitcast_ln1827' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1827 = trunc i64 %bitcast_ln1827"   --->   Operation 74 'trunc' 'trunc_ln1827' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (1.14ns)   --->   "%icmp_ln1827 = icmp_eq  i52 %trunc_ln1827, i52 0"   --->   Operation 75 'icmp' 'icmp_ln1827' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit399" [../deQAM.cpp:61]   --->   Operation 76 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.68>
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "%k_load = load i31 %k" [../deQAM.cpp:61]   --->   Operation 77 'load' 'k_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k_load" [../deQAM.cpp:61]   --->   Operation 78 'zext' 'k_cast' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.99ns)   --->   "%icmp_ln61_1 = icmp_eq  i32 %k_cast, i32 %mul" [../deQAM.cpp:61]   --->   Operation 79 'icmp' 'icmp_ln61_1' <Predicate = (icmp_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 80 'speclooptripcount' 'empty_16' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (1.00ns)   --->   "%add_ln61 = add i31 %k_load, i31 1" [../deQAM.cpp:61]   --->   Operation 81 'add' 'add_ln61' <Predicate = (icmp_ln61)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit399.split, void %._crit_edge.loopexit" [../deQAM.cpp:61]   --->   Operation 82 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "%empty_17 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 83 'read' 'empty_17' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_15 = extractvalue i84 %empty_17"   --->   Operation 84 'extractvalue' 'tmp_15' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = extractvalue i84 %empty_17"   --->   Operation 85 'extractvalue' 'tmp_7' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_8 = extractvalue i84 %empty_17"   --->   Operation 86 'extractvalue' 'tmp_8' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_9 = extractvalue i84 %empty_17"   --->   Operation 87 'extractvalue' 'tmp_9' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_10 = extractvalue i84 %empty_17"   --->   Operation 88 'extractvalue' 'tmp_10' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11 = extractvalue i84 %empty_17"   --->   Operation 89 'extractvalue' 'tmp_11' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_12 = extractvalue i84 %empty_17"   --->   Operation 90 'extractvalue' 'tmp_12' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_15, i32 32, i32 53"   --->   Operation 91 'partselect' 'p_Result_s' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_15, i32 53"   --->   Operation 92 'bitselect' 'tmp' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.91ns)   --->   "%read_in_real_V_1 = sub i22 0, i22 %p_Result_s"   --->   Operation 93 'sub' 'read_in_real_V_1' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 94 [1/1] (0.34ns)   --->   "%read_in_real_V_2 = select i1 %tmp, i22 %read_in_real_V_1, i22 %p_Result_s" [../deQAM.cpp:67]   --->   Operation 94 'select' 'read_in_real_V_2' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 95 [1/1] (0.17ns)   --->   "%select_ln70_cast = select i1 %tmp, i2 3, i2 1"   --->   Operation 95 'select' 'select_ln70_cast' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 96 [1/1] (0.20ns)   --->   "%select_ln77 = select i1 %tmp, i3 6, i3 2" [../deQAM.cpp:77]   --->   Operation 96 'select' 'select_ln77' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1827, i32 52, i32 62"   --->   Operation 97 'partselect' 'tmp_s' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.94ns)   --->   "%icmp_ln1827_2 = icmp_ne  i11 %tmp_s, i11 2047"   --->   Operation 98 'icmp' 'icmp_ln1827_2' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.28ns)   --->   "%or_ln1827 = or i1 %icmp_ln1827, i1 %icmp_ln1827_2"   --->   Operation 99 'or' 'or_ln1827' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [2/2] (0.42ns)   --->   "%call_ln1549 = call void @deQAM_Pipeline_VITIS_LOOP_77_3, i2 %select_ln70_cast, i1 %or_ln1827, i64 %op2_assign, i22 %read_in_real_V_2, i3 %select_ln77, i4 %v_V_0_loc"   --->   Operation 100 'call' 'call_ln1549' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i64 %tmp_15"   --->   Operation 101 'trunc' 'p_Result_1' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_15, i32 21"   --->   Operation 102 'bitselect' 'tmp_13' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.91ns)   --->   "%read_in_imag_V = sub i22 0, i22 %p_Result_1"   --->   Operation 103 'sub' 'read_in_imag_V' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [1/1] (0.34ns)   --->   "%read_in_imag_V_1 = select i1 %tmp_13, i22 %read_in_imag_V, i22 %p_Result_1" [../deQAM.cpp:85]   --->   Operation 104 'select' 'read_in_imag_V_1' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.17ns)   --->   "%select_ln70_1_cast = select i1 %tmp_13, i2 3, i2 1"   --->   Operation 105 'select' 'select_ln70_1_cast' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.20ns)   --->   "%select_ln95 = select i1 %tmp_13, i3 6, i3 2" [../deQAM.cpp:95]   --->   Operation 106 'select' 'select_ln95' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 107 [2/2] (0.42ns)   --->   "%call_ln1549 = call void @deQAM_Pipeline_VITIS_LOOP_95_4, i2 %select_ln70_1_cast, i1 %or_ln1827, i64 %op2_assign, i22 %read_in_imag_V_1, i3 %select_ln95, i4 %v_V_1_loc"   --->   Operation 107 'call' 'call_ln1549' <Predicate = (icmp_ln61 & !icmp_ln61_1)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 108 'br' 'br_ln0' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [../deQAM.cpp:151]   --->   Operation 109 'ret' 'ret_ln151' <Predicate = (icmp_ln61_1) | (!icmp_ln61)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 12.0>
ST_18 : Operation 110 [1/2] (12.0ns)   --->   "%call_ln1549 = call void @deQAM_Pipeline_VITIS_LOOP_77_3, i2 %select_ln70_cast, i1 %or_ln1827, i64 %op2_assign, i22 %read_in_real_V_2, i3 %select_ln77, i4 %v_V_0_loc"   --->   Operation 110 'call' 'call_ln1549' <Predicate = true> <Delay = 12.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 111 [1/2] (12.0ns)   --->   "%call_ln1549 = call void @deQAM_Pipeline_VITIS_LOOP_95_4, i2 %select_ln70_1_cast, i1 %or_ln1827, i64 %op2_assign, i22 %read_in_imag_V_1, i3 %select_ln95, i4 %v_V_1_loc"   --->   Operation 111 'call' 'call_ln1549' <Predicate = true> <Delay = 12.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.53>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../deQAM.cpp:16]   --->   Operation 112 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%v_V_0_loc_load = load i4 %v_V_0_loc"   --->   Operation 113 'load' 'v_V_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%v_V_1_loc_load = load i4 %v_V_1_loc"   --->   Operation 114 'load' 'v_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.58ns)   --->   "%switch_ln104 = switch i32 %qam_num_2_loc_load, void %.loopexit, i32 16, void %.preheader10.preheader, i32 4, void %.preheader.preheader" [../deQAM.cpp:104]   --->   Operation 115 'switch' 'switch_ln104' <Predicate = true> <Delay = 0.58>
ST_19 : Operation 116 [2/2] (1.53ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_129_6, i4 %v_V_1_loc_load, i4 %v_V_0_loc_load, i4 %v_out_V_1_loc"   --->   Operation 116 'call' 'call_ln0' <Predicate = (qam_num_2_loc_load == 4)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 117 [2/2] (1.11ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_105_5, i4 %v_V_1_loc_load, i4 %v_V_0_loc_load, i4 %v_out_V_loc"   --->   Operation 117 'call' 'call_ln0' <Predicate = (qam_num_2_loc_load == 16)> <Delay = 1.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.87>
ST_20 : Operation 118 [1/2] (0.87ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_129_6, i4 %v_V_1_loc_load, i4 %v_V_0_loc_load, i4 %v_out_V_1_loc"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.47>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%v_out_V_1_loc_load = load i4 %v_out_V_1_loc"   --->   Operation 119 'load' 'v_out_V_1_loc_load' <Predicate = (qam_num_2_loc_load == 4)> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.47ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 120 'br' 'br_ln0' <Predicate = (qam_num_2_loc_load == 4)> <Delay = 0.47>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%v_out_V_loc_load = load i4 %v_out_V_loc"   --->   Operation 121 'load' 'v_out_V_loc_load' <Predicate = (qam_num_2_loc_load == 16)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.47ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 122 'br' 'br_ln0' <Predicate = (qam_num_2_loc_load == 16)> <Delay = 0.47>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%v_out_V = phi i4 %v_out_V_1_loc_load, void %.preheader.preheader, i4 %v_out_V_loc_load, void %.preheader10.preheader, i4 0, void %_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit399.split"   --->   Operation 123 'phi' 'v_out_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i4 %v_out_V"   --->   Operation 124 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %zext_ln217, i8 %tmp_7, i8 %tmp_8, i1 %tmp_9, i1 %tmp_10, i1 %tmp_11, i1 %tmp_12"   --->   Operation 125 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln61 = store i31 %add_ln61, i31 %k" [../deQAM.cpp:61]   --->   Operation 126 'store' 'store_ln61' <Predicate = true> <Delay = 0.42>

State 22 <SV = 19> <Delay = 0.87>
ST_22 : Operation 127 [1/2] (0.87ns)   --->   "%call_ln0 = call void @deQAM_Pipeline_VITIS_LOOP_105_5, i4 %v_V_1_loc_load, i4 %v_V_0_loc_load, i4 %v_out_V_loc"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 21> <Delay = 0.00>
ST_23 : Operation 128 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %zext_ln217, i8 %tmp_7, i8 %tmp_8, i1 %tmp_9, i1 %tmp_10, i1 %tmp_11, i1 %tmp_12"   --->   Operation 128 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit399"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.1ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'deQAM_Pipeline_VITIS_LOOP_33_1' [41]  (1.1 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 10.6ns
The critical path consists of the following:
	'load' operation ('qam_num_2_loc_load') on local variable 'qam_num_2_loc' [42]  (0 ns)
	'sitodp' operation ('conv_i1', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [51]  (10.6 ns)

 <State 5>: 10.6ns
The critical path consists of the following:
	'sitodp' operation ('conv_i1', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [51]  (10.6 ns)

 <State 6>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('op2_assign', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [52]  (14.1 ns)

 <State 7>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('op2_assign', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [52]  (14.1 ns)

 <State 8>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('op2_assign', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [52]  (14.1 ns)

 <State 9>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('op2_assign', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [52]  (14.1 ns)

 <State 10>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('op2_assign', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [52]  (14.1 ns)

 <State 11>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('op2_assign', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [52]  (14.1 ns)

 <State 12>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('op2_assign', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [52]  (14.1 ns)

 <State 13>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('op2_assign', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [52]  (14.1 ns)

 <State 14>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('op2_assign', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [52]  (14.1 ns)

 <State 15>: 14.1ns
The critical path consists of the following:
	'dsqrt' operation ('op2_assign', /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:499) [52]  (14.1 ns)

 <State 16>: 1.14ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1827') [55]  (1.14 ns)

 <State 17>: 1.68ns
The critical path consists of the following:
	axis read operation ('empty_17') on port 'data_in_V_data_V' [67]  (0 ns)
	'sub' operation ('read_in_real.V') [77]  (0.914 ns)
	'select' operation ('read_in_real.V', ../deQAM.cpp:67) [78]  (0.342 ns)
	'call' operation ('call_ln1549') to 'deQAM_Pipeline_VITIS_LOOP_77_3' [84]  (0.427 ns)

 <State 18>: 12ns
The critical path consists of the following:
	'call' operation ('call_ln1549') to 'deQAM_Pipeline_VITIS_LOOP_77_3' [84]  (12 ns)

 <State 19>: 1.54ns
The critical path consists of the following:
	'load' operation ('v_V_0_loc_load') on local variable 'v_V_0_loc' [85]  (0 ns)
	'call' operation ('call_ln0') to 'deQAM_Pipeline_VITIS_LOOP_129_6' [96]  (1.54 ns)

 <State 20>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'deQAM_Pipeline_VITIS_LOOP_129_6' [96]  (0.873 ns)

 <State 21>: 0.476ns
The critical path consists of the following:
	'load' operation ('v_out_V_1_loc_load') on local variable 'v_out_V_1_loc' [97]  (0 ns)
	multiplexor before 'phi' operation ('v_out.V') with incoming values : ('v_out_V_1_loc_load') ('v_out_V_loc_load') [104]  (0.476 ns)
	'phi' operation ('v_out.V') with incoming values : ('v_out_V_1_loc_load') ('v_out_V_loc_load') [104]  (0 ns)

 <State 22>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'deQAM_Pipeline_VITIS_LOOP_105_5' [100]  (0.873 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
