

================================================================
== Synthesis Summary Report of 'fxp_sqrt_top'
================================================================
+ General Information: 
    * Date:           Sat Dec 28 19:05:21 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        sqrt_fixed_point
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35ti-csg324-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |                  Modules                 | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |          |     |
    |                  & Loops                 | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |+ fxp_sqrt_top                            |     -|  0.68|       34|  340.000|         -|       35|     -|        no|     -|   -|  129 (~0%)|  616 (2%)|    -|
    | + fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1  |     -|  0.68|       32|  320.000|         -|       32|     -|        no|     -|   -|  101 (~0%)|  518 (2%)|    -|
    |  o VITIS_LOOP_89_1                       |     -|  7.30|       30|  300.000|         2|        1|    30|       yes|     -|   -|          -|         -|    -|
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 28       |
| in_val    | ap_none | 24       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------+
| Argument | Direction | Datatype                              |
+----------+-----------+---------------------------------------+
| in_val   | in        | ap_ufixed<24, 8, AP_TRN, AP_WRAP, 0>& |
| return   | out       | ap_ufixed<28, 4, AP_TRN, AP_WRAP, 0>  |
+----------+-----------+---------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| in_val   | in_val       | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                     | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------------+-----+--------+----------+-----+--------+---------+
| + fxp_sqrt_top                           | 0   |        |          |     |        |         |
|   q_V_fu_82_p2                           | -   |        | q_V      | add | fabric | 0       |
|  + fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1 | 0   |        |          |     |        |         |
|    i_2_fu_127_p2                         | -   |        | i_2      | add | fabric | 0       |
|    sub_ln91_fu_133_p2                    | -   |        | sub_ln91 | sub | fabric | 0       |
|    s_V_1_fu_190_p2                       | -   |        | s_V_1    | sub | fabric | 0       |
|    s_V_2_fu_216_p2                       | -   |        | s_V_2    | add | fabric | 0       |
+------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

