testbench,/,D:/RTL_FPGA/VERILOG/aula15_mux/func_3bits_tb.vhd
