{
  "timestamp": "20260107_110428",
  "model": "gpt-5-mini",
  "modules": [
    {
      "id": "unpyr_4",
      "module_name": "SystemX",
      "original_code": "module SystemX (\n    output wire F,\n    input wire A, B, C\n);\n\n    wire An, Bn, Cn;\n    wire m0, m2, m6;\n\n    assign An = ~A;\n    assign Bn = ~B;\n    assign Cn =  ~C;\n\n    assign m0 = An & Bn & Cn;\n    assign m2 = An & B & Cn;\n    assign m6 = A & B & Cn; \n\n    assign F = m0 | m2 | m6;\nendmodule",
      "masked_code": "module SystemX_masked (\n    output wire F0,\n    output wire F1,\n    input wire A0,\n    input wire A1,\n    input wire B0,\n    input wire B1,\n    input wire C0,\n    input wire C1,\n    input wire r0,\n    input wire r1,\n    input wire r2,\n    input wire r3,\n    input wire r4,\n    input wire r5,\n    input wire r6,\n    input wire r7\n);\n\n    wire An0;\n    wire An1;\n    wire Bn0;\n    wire Bn1;\n    wire Cn0;\n    wire Cn1;\n\n    assign An0 = ~A0;\n    assign An1 = ~A1;\n    assign Bn0 = ~B0;\n    assign Bn1 = ~B1;\n    assign Cn0 = ~C0;\n    assign Cn1 = ~C1;\n\n    wire e_p00_0;\n    wire e_p01_0;\n    wire e_p10_0;\n    wire e_p11_0;\n    wire e0;\n    wire e1;\n    assign e_p00_0 = An0 & Bn0;\n    assign e_p01_0 = An0 & Bn1;\n    assign e_p10_0 = An1 & Bn0;\n    assign e_p11_0 = An1 & Bn1;\n    assign e0 = e_p00_0 ^ e_p01_0 ^ r0;\n    assign e1 = e_p11_0 ^ e_p10_0 ^ r0;\n\n    wire m0_p00_1;\n    wire m0_p01_1;\n    wire m0_p10_1;\n    wire m0_p11_1;\n    wire m0_0;\n    wire m0_1;\n    assign m0_p00_1 = e0 & Cn0;\n    assign m0_p01_1 = e0 & Cn1;\n    assign m0_p10_1 = e1 & Cn0;\n    assign m0_p11_1 = e1 & Cn1;\n    assign m0_0 = m0_p00_1 ^ m0_p01_1 ^ r1;\n    assign m0_1 = m0_p11_1 ^ m0_p10_1 ^ r1;\n\n    wire f_p00_2;\n    wire f_p01_2;\n    wire f_p10_2;\n    wire f_p11_2;\n    wire f0;\n    wire f1;\n    assign f_p00_2 = An0 & B0;\n    assign f_p01_2 = An0 & B1;\n    assign f_p10_2 = An1 & B0;\n    assign f_p11_2 = An1 & B1;\n    assign f0 = f_p00_2 ^ f_p01_2 ^ r2;\n    assign f1 = f_p11_2 ^ f_p10_2 ^ r2;\n\n    wire m2_p00_3;\n    wire m2_p01_3;\n    wire m2_p10_3;\n    wire m2_p11_3;\n    wire m2_0;\n    wire m2_1;\n    assign m2_p00_3 = f0 & Cn0;\n    assign m2_p01_3 = f0 & Cn1;\n    assign m2_p10_3 = f1 & Cn0;\n    assign m2_p11_3 = f1 & Cn1;\n    assign m2_0 = m2_p00_3 ^ m2_p01_3 ^ r3;\n    assign m2_1 = m2_p11_3 ^ m2_p10_3 ^ r3;\n\n    wire g_p00_4;\n    wire g_p01_4;\n    wire g_p10_4;\n    wire g_p11_4;\n    wire g0;\n    wire g1;\n    assign g_p00_4 = A0 & B0;\n    assign g_p01_4 = A0 & B1;\n    assign g_p10_4 = A1 & B0;\n    assign g_p11_4 = A1 & B1;\n    assign g0 = g_p00_4 ^ g_p01_4 ^ r4;\n    assign g1 = g_p11_4 ^ g_p10_4 ^ r4;\n\n    wire m6_p00_5;\n    wire m6_p01_5;\n    wire m6_p10_5;\n    wire m6_p11_5;\n    wire m6_0;\n    wire m6_1;\n    assign m6_p00_5 = g0 & Cn0;\n    assign m6_p01_5 = g0 & Cn1;\n    assign m6_p10_5 = g1 & Cn0;\n    assign m6_p11_5 = g1 & Cn1;\n    assign m6_0 = m6_p00_5 ^ m6_p01_5 ^ r5;\n    assign m6_1 = m6_p11_5 ^ m6_p10_5 ^ r5;\n\n    wire tand_p00_6;\n    wire tand_p01_6;\n    wire tand_p10_6;\n    wire tand_p11_6;\n    wire tand0;\n    wire tand1;\n    assign tand_p00_6 = m0_0 & m2_0;\n    assign tand_p01_6 = m0_0 & m2_1;\n    assign tand_p10_6 = m0_1 & m2_0;\n    assign tand_p11_6 = m0_1 & m2_1;\n    assign tand0 = tand_p00_6 ^ tand_p01_6 ^ r6;\n    assign tand1 = tand_p11_6 ^ tand_p10_6 ^ r6;\n\n    wire t1_0;\n    wire t1_1;\n    assign t1_0 = m0_0 ^ m2_0 ^ tand0;\n    assign t1_1 = m0_1 ^ m2_1 ^ tand1;\n\n    wire fand_p00_7;\n    wire fand_p01_7;\n    wire fand_p10_7;\n    wire fand_p11_7;\n    wire fand0;\n    wire fand1;\n    assign fand_p00_7 = t1_0 & m6_0;\n    assign fand_p01_7 = t1_0 & m6_1;\n    assign fand_p10_7 = t1_1 & m6_0;\n    assign fand_p11_7 = t1_1 & m6_1;\n    assign fand0 = fand_p00_7 ^ fand_p01_7 ^ r7;\n    assign fand1 = fand_p11_7 ^ fand_p10_7 ^ r7;\n\n    assign F0 = t1_0 ^ m6_0 ^ fand0;\n    assign F1 = t1_1 ^ m6_1 ^ fand1;\n\nendmodule",
      "finish_reason": "stop"
    }
  ]
}