/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2019-2023. All rights reserved.
 * Description: ddr define
 * Create: 2019-3-5
 */

#ifndef __DDR_DEFINE_H__
#define __DDR_DEFINE_H__

#include <ddr/ddr_dram_define.h>
#include "ddr/ddr_nmanager_extend.h"
#include "m3_ddr_map.h"
#include "pmic_interface.h"
#include <soc_sctrl_interface.h>
#include <soc_acpu_baseaddr_interface.h>
#include <soc_lpmcu_baseaddr_interface.h>
#include "ddr/ddr_platform_autofsgt.h"
#include <ddr/ddr_perf_scene.h>

#define MAX_RANK_NUM_PER_DMC	2
#define MAX_DDR_DENSITY		11
#define DDR_DENSITY_4GBIT	2
#define DDR_DENSITY_6GBIT	3
#define DDR_DENSITY_8GBIT	4
#define DDR_DENSITY_12GBIT	5
#define DDR_DENSITY_16GBIT	6
#define DDR_SUPPORT_R17_ROW_BIT		18

#define DDR_ROW_TO_REGVAL(row)			((row) - 11)
#define DDR_COL_TO_REGVAL(col)			((col) - 8)
#define DDR_BANK_REGVAL_LPDDR4			2
#define DRAM_TREFI_DEFAULT      0x4a

/* vadc */
#ifdef DDR_ROSIN_JOINT_PIN_CHECK
#define VADC_ROSIN_JOINT_CHANNEL    12
#define VADC_UP_THRESHOLD_0    658
#define VADC_UP_THRESHOLD_1    808
#define VADC_UP_THRESHOLD_2    1046
#define VADC_UP_THRESHOLD_3    1495
#endif

/* ddr type */
#define DDR_TYPE_LPDDR3	0
#define DDR_TYPE_LPDDR4	8
#define DDR_TYPE_LPDDR5	9

/* ddr sub type */
#define DDR_SUB_TYPE_SDRAM_SX   0
#define DDR_SUB_TYPE_SDRAM_LPDDR5X  1

/* DDR TYPE BY HARDWARE */
enum ddr_type_info {
	LPDDR4 = 0,
	LPDDR5,
	LPDDR5X,
	DDR_TYPE_MAX
};

#define HYNIX_LPDDR5_ES_REVISION_ID1	0x6
#define HYNIX_LPDDR5_ES_REVISION_ID2	0x0
#define SAMSUNG_LPDDR5_1Y_REVISION_ID1	0x7

#define DDR_HPM_SENSOR_NUM	7 /* == DDR_HPM_MAX */
#define DDR_HPM_PARA_NUM	(DDR_HPM_SENSOR_NUM + 1)

#define DDR_AVS_TEMP_RECOUP_0	0
#define DDR_AVS_TEMP_RECOUP_1	1
#define DDR_AVS_TEMP_RECOUP_2	2
#define DDR_AVS_TEMP_RECOUP_3	3
#define DDR_AVS_TEMP_RECOUP_NUM	4

#define DDR_AVS_TZONE_0	0 /* 0~20 */
#define DDR_AVS_TZONE_1	20 /* 20~40 */
#define DDR_AVS_TZONE_2	40 /* 40~60 */
#define DDR_AVS_TZONE_3	60 /* 60~80 */

#define DDR_AVS_CHIP_TYPE_NOT_SAVE  0x0
#define DDR_AVS_CHIP_TYPE_SAVE      0x1

#if (defined HIBENCH_XLOADER || defined __SLT_FEATURE__)
#define DDR_AVS_SLT_VOLT_NOT_INIT	0x0
#define DDR_AVS_SLT_VOLT_INIT		0x1
#endif

#define DDR_DIV_ROUNDUP(a, b)	(((a) + (b) - 1) / (b))
#define DDR_DIV_ROUNDDN(a, b)	((a) / (b))
#define DDR_COMPARE_MIN(a, b)	(((a) < (b)) ? (a) : (b))
#define DDR_COMPARE_MAX(a, b)	(((a) > (b)) ? (a) : (b))


#define DDR_SECTION_RDQSCYC_NUM	12
#define DDR_SECTION_BASE_NUM	1
#define DDR_SECTION_MAX_NUM		(DDR_SECTION_RDQSCYC_NUM + DDR_SECTION_BASE_NUM)
#define DDR_SECTION_VOLT_STEP		25
#define DDR_SECTION_VOLT_ROUND_UP(vol)		((((unsigned int)(vol) + (unsigned int)DDR_SECTION_VOLT_STEP - 1) / (unsigned int)DDR_SECTION_VOLT_STEP) * (unsigned int)DDR_SECTION_VOLT_STEP)
#define DDR_SECTION_VOLT_ROUND_DOWN(vol)	(((unsigned int)(vol) / (unsigned int)DDR_SECTION_VOLT_STEP) * (unsigned int)DDR_SECTION_VOLT_STEP)
#define DDR_SECTION_VOLT_ROUND(vol)			((((unsigned int)(vol) + ((unsigned int)DDR_SECTION_VOLT_STEP >> 1)) / (unsigned int)DDR_SECTION_VOLT_STEP) * (unsigned int)DDR_SECTION_VOLT_STEP)
#define DDR_SECTION_RDQSCYC_RATIO_SHIFT		0x8

/* ocldo mode */
#define OCLDO_MODE_OFF		0x0U
#define OCLDO_MODE_BYPASS	0x1U
#define OCLDO_MODE_LP		0x2U
#define OCLDO_MODE_HP		0x3U

/* training id */
#define PLL_INIT_ID				1
#define TRAINING_TYPE_DLYMEAS_ID		2
#define TRAINING_TYPE_ZCAl_ID			3
#define TRAINING_TYPE_WL_ID			4
#define TRAINING_TYPE_GT_ID			5
#define TRAINING_TYPE_GDST_ID			6
#define TRAINING_TYPE_WL2_ID			7
#define TRAINING_TYPE_RDET_ID			8
#define TRAINING_TYPE_WDET_ID			9
#define TRAINING_TYPE_DRAMINIT_ID		10
#define TRAINING_TYPE_CAT_ID			11
#define TRAINING_TYPE_DRAMRST_ID		12
#define TRAINING_TYPE_DVREFT_ID			13
#define TRAINING_TYPE_HVREFT_ID			14
#define TRAINING_TYPE_DXDVREFS_ID		15
#define TRAINING_TYPE_ACDVREFT_ID		16
#define TRAINING_TYPE_ACHVREFT_ID		17
#define TRAINING_TYPE_ACDVREFS_ID		18
#define TRAINING_TYPE_RDQSDIT_ID		19
#define TRAINING_TYPE_RDQ_DUTY_ID		20
#define TRAINING_TYPE_DCA_DUTY_ID		21
#define TRAINING_TYPE_SAVE_WDQ_ID		22
#define TRAINING_TYPE_HOST_DQ_DE_ID		23
#define TRAINING_TYPE_RDQDCC_BY_OFFSET_ID	24
#define TRAINING_TYPE_DDRC_DQ_VREF_ID		25
#define TRAINING_TYPE_HOST_EYE_DQ_DCC_ID	26
#define TRAINING_TYPE_HOST_DQ_DE_STATIC_ID	27
#define TRAINING_TYPE_DRAM_DQ_DE_ID		28
#define TRAINING_TYPE_DRAM_DQ_VREF_ID		29
#define TRAINING_TYPE_DRAM_DQ_DE_STATIC_ID	30

/* add here */
#define TRAINING_TYPE_RESERVED_ID		31
#define TRAINING_TYPE_MAX_ID			(TRAINING_TYPE_RESERVED_ID + 1)

/* training type */
#define PLL_INIT				(0x1U << PLL_INIT_ID)
#define TRAINING_TYPE_DLYMEAS			(0x1U << TRAINING_TYPE_DLYMEAS_ID)
#define TRAINING_TYPE_ZCAl			(0x1U << TRAINING_TYPE_ZCAl_ID)
#define TRAINING_TYPE_WL			(0x1U << TRAINING_TYPE_WL_ID)
#define TRAINING_TYPE_GT			(0x1U << TRAINING_TYPE_GT_ID)
#define TRAINING_TYPE_GDST			(0x1U << TRAINING_TYPE_GDST_ID)
#define TRAINING_TYPE_WL2			(0x1U << TRAINING_TYPE_WL2_ID)
#define TRAINING_TYPE_RDET			(0x1U << TRAINING_TYPE_RDET_ID)
#define TRAINING_TYPE_WDET			(0x1U << TRAINING_TYPE_WDET_ID)
#define TRAINING_TYPE_DRAMINIT			(0x1U << TRAINING_TYPE_DRAMINIT_ID)
#define TRAINING_TYPE_CAT			(0x1U << TRAINING_TYPE_CAT_ID)
#define TRAINING_TYPE_DRAMRST			(0x1U << TRAINING_TYPE_DRAMRST_ID)
#define TRAINING_TYPE_DVREFT			(0x1U << TRAINING_TYPE_DVREFT_ID)
#define TRAINING_TYPE_HVREFT			(0x1U << TRAINING_TYPE_HVREFT_ID)
#define TRAINING_TYPE_DXDVREFS			(0x1U << TRAINING_TYPE_DXDVREFS_ID)
#define TRAINING_TYPE_ACDVREFT			(0x1U << TRAINING_TYPE_ACDVREFT_ID)
#define TRAINING_TYPE_ACHVREFT			(0x1U << TRAINING_TYPE_ACHVREFT_ID)
#define TRAINING_TYPE_ACDVREFS			(0x1U << TRAINING_TYPE_ACDVREFS_ID)
#define TRAINING_TYPE_RDQSDIT			(0x1U << TRAINING_TYPE_RDQSDIT_ID)
#define TRAINING_TYPE_RDQ_DUTY			(0x1U << TRAINING_TYPE_RDQ_DUTY_ID)
#define TRAINING_TYPE_DCA_DUTY			(0x1U << TRAINING_TYPE_DCA_DUTY_ID)
#define TRAINING_TYPE_SAVE_WDQ			(0x1U << TRAINING_TYPE_SAVE_WDQ_ID)
#define TRAINING_TYPE_HOST_DQ_DE		(0x1U << TRAINING_TYPE_HOST_DQ_DE_ID)
#define TRAINING_TYPE_RDQDCC_BY_OFFSET		(0x1U << TRAINING_TYPE_RDQDCC_BY_OFFSET_ID)
#define TRAINING_TYPE_DDRC_DQ_VREF		(0x1U << TRAINING_TYPE_DDRC_DQ_VREF_ID)
#define TRAINING_TYPE_HOST_EYE_DQ_DCC		(0x1U << TRAINING_TYPE_HOST_EYE_DQ_DCC_ID)
#define TRAINING_TYPE_HOST_DQ_DE_STATIC		(0x1U << TRAINING_TYPE_HOST_DQ_DE_STATIC_ID)
#define TRAINING_TYPE_DRAM_DQ_DE		(0x1U << TRAINING_TYPE_DRAM_DQ_DE_ID)
#define TRAINING_TYPE_DRAM_DQ_VREF		(0x1U << TRAINING_TYPE_DRAM_DQ_VREF_ID)
#define TRAINING_TYPE_DRAM_DQ_DE_STATIC		(0x1U << TRAINING_TYPE_DRAM_DQ_DE_STATIC_ID)

#define TMOD_REFRESH_RATE_0	0
#define TMOD_REFRESH_RATE_1	1
#define TMOD_REFRESH_RATE_2	2
#define TMOD_REFRESH_RATE_3	3
#define TMOD_REFRESH_RATE_4	4
#define TMOD_REFRESH_RATE_5	5
#define TMOD_REFRESH_RATE_6	6
#define TMOD_REFRESH_RATE_7	7
#define TMOD_REFRESH_RATE_8	8
#define TMOD_REFRESH_RATE_9	9
#define TMOD_REFRESH_RATE_10	10
#define TMOD_REFRESH_RATE_11	11
#define TMOD_REFRESH_RATE_12	12
#define TMOD_REFRESH_RATE_13	13
#define TMOD_REFRESH_RATE_16	16
#define XTREFI_1P4	((TMOD_REFRESH_RATE_5 << 3) | TMOD_REFRESH_RATE_5)


#define FREQ_NUM_MAX			10U
#define LPMCU_FREQ_NUM_MAX		FREQ_NUM_MAX
#define FREQ_RANGE_EXT	2U

#define L1BUS_FREQ_NUM_MAX		6U
#define LPMCU_L1BUS_FREQ_NUM_MAX	L1BUS_FREQ_NUM_MAX


#define DDR_TRAIN_PARAM_NUM_MAX	(LPMCU_FREQ_NUM_MAX + FREQ_RANGE_EXT)
/* not included 58M vref */
#define DDR_TRAIN_PARAM_IDX_TO_VREF_IDX(train_param_idx) (train_param_idx)
#define DDR_VREF_NUM_MAX        DDR_TRAIN_PARAM_IDX_TO_VREF_IDX(DDR_TRAIN_PARAM_NUM_MAX)

#define DDR_FREQ_4800            4800 /* 4800M */
#define DDR_FREQ_4253            4253 /* 4253M */
#define DDR_FREQ_3744            3744 /* 3744M */
#define DDR_FREQ_3197            3197 /* 3197M */
#define DDR_FREQ_2750            2750 /* 2750M */
#define DDR_FREQ_2746            2746 /* 2746M */
#define DDR_FREQ_2405            2405 /* 2405M */
#define DDR_FREQ_2285            2285 /* 2285M */
#define DDR_FREQ_2133            2133 /* 2133M */
#define DDR_FREQ_2132            2132 /* 2132M */
#define DDR_FREQ_2131            2131 /* 2131M */
#define DDR_FREQ_2107            2107 /* 2107M */
#define DDR_FREQ_1866            1866 /* 1866M */
#define DDR_FREQ_1795            1795 /* 1795M */
#define DDR_FREQ_1661            1661 /* 1661M */
#define DDR_FREQ_1660            1660 /* 1660M */
#define DDR_FREQ_1600            1600 /* 1600M */
#define DDR_FREQ_1531            1531 /* 1531M */
#define DDR_FREQ_1373            1373 /* 1373M */
#define DDR_FREQ_1370            1370 /* 1370M */
#define DDR_FREQ_1333            1333 /* 1333M */
#define DDR_FREQ_1245            1245 /* 1245M */
#define DDR_FREQ_1244            1244 /* 1244M */
#define DDR_FREQ_1104            1104 /* 1104M */
#define DDR_FREQ_1066            1066 /* 1066M */
#define DDR_FREQ_902            902 /* 902M */
#define DDR_FREQ_900            900 /* 900M */
#define DDR_FREQ_830            830 /* 830M */
#define DDR_FREQ_749            749 /* 749M */
#define DDR_FREQ_686            686 /* 686M */
#define DDR_FREQ_686            686 /* 686M */
#define DDR_FREQ_673            673 /* 673M */
#define DDR_FREQ_667            667 /* 667M */
#define DDR_FREQ_600            600 /* 600M */
#define DDR_FREQ_533            533 /* 533M */
#define DDR_FREQ_451            451 /* 451M */
#define DDR_FREQ_418            418 /* 418M */
#define DDR_FREQ_415            415 /* 415M */
#define DDR_FREQ_400            400 /* 400M */
#define DDR_FREQ_266            266 /* 266M */
#define DDR_FREQ_133            133 /* 133M */
#define DDR_FREQ_58             58 /* 58M */
#define DDR_FREQ_55             55 /* 55M */
#define DDR_FREQ_MAX            DDR_FREQ_3197
#define DDR_DTS_SELF_ADAPT_MAX_FREQ       DDR_FREQ_1866
#define LOAD_LPM3_CONFIG_TARGET         0x5
#define LOAD_LPM3_CONFIG_DMSS_FREQ      0x6
#ifndef DDR_EDA
#define NO_RDQSBDL_THRES	DDR_FREQ_1795
#else
#define NO_RDQSBDL_THRES	DDR_FREQ_3197
#endif

#define DMSS_FREQ_1067           1067
#define DMSS_FREQ_933            933
#define DMSS_FREQ_830            830
#define DMSS_FREQ_640            640
#define DMSS_FREQ_533            533
#define DMSS_FREQ_415            415
#define DMSS_FREQ_52             52
#define DMSS_FREQ_26             26

#define DDR_SDR					0
#define DDR_HDR					1
#define DDR_QDR					2

#define IO_WIDTH_X16			0
#define IO_WIDTH_X8			1
#define IO_WIDTH_MAX			2

#define ONE_BYTE_PER_DIE		1
#define TWO_BYTE_PER_DIE		2
#define ONE_DIE_PER_RANK		1
#define TWO_DIE_PER_RANK		2
#define DDR_MEM_ROW_REG_START_BIT	11
#define DDR_MEM_COL_REG_START_BIT	8

#define RANK_ID_0		0
#define RANK_ID_1		1
#define RANK_MAX_NUM		2

#define PHYSICAL_SEG_MAX_NUM	RANK_MAX_NUM

#define BYTELANE_ID_0		0
#define BYTELANE_ID_1		1
#define BYTELANE_MAX_NUM	2

#define EDGETYPE_ID_EVEN	0
#define EDGETYPE_ID_ODD		1
#define EDGETYPE_MAX_NUM	2

#define LOOP_REDUCE_OFFSET	64U

#define HOST_RESEL_START	0
#define HOST_RESEL_END	1
#define HOST_REFREANGE_START	2
#define HOST_REFREANGE_END	5

#define DRAM_CA_VREF_X8_RANK_MAX_NUM_LPDDR5	2
#define HOST_DQ_VREF_X8_RANK_MAX_NUM_LPDDR5	1
#define DRAM_DQ_VREF_X8_RANK_MAX_NUM_LPDDR5	2

#define DRAM_CA_VREF_X8_RANK_MAX_NUM_LPDDR4	2
#define HOST_DQ_VREF_X8_RANK_MAX_NUM_LPDDR4	1
#define DRAM_DQ_VREF_X8_RANK_MAX_NUM_LPDDR4	2

#define DRAM_CA_VREF_X8_BYTELANE_MAX_NUM_LPDDR5	2
#define HOST_DQ_VREF_X8_BYTELANE_MAX_NUM_LPDDR5	2
#define DRAM_DQ_VREF_X8_BYTELANE_MAX_NUM_LPDDR5	2

#define DRAM_CA_VREF_X8_BYTELANE_MAX_NUM_LPDDR4	1
#define HOST_DQ_VREF_X8_BYTELANE_MAX_NUM_LPDDR4	2
#define DRAM_DQ_VREF_X8_BYTELANE_MAX_NUM_LPDDR4	1

#define DRAM_CA_VREF_X16_RANK_MAX_NUM_LPDDR5	2
#define HOST_DQ_VREF_X16_RANK_MAX_NUM_LPDDR5	1
#define DRAM_DQ_VREF_X16_RANK_MAX_NUM_LPDDR5	2

#define DRAM_CA_VREF_X16_RANK_MAX_NUM_LPDDR4	2
#define HOST_DQ_VREF_X16_RANK_MAX_NUM_LPDDR4	1
#define DRAM_DQ_VREF_X16_RANK_MAX_NUM_LPDDR4	2

#define DRAM_CA_VREF_X16_BYTELANE_MAX_NUM_LPDDR5	1
#define HOST_DQ_VREF_X16_BYTELANE_MAX_NUM_LPDDR5	2
#define DRAM_DQ_VREF_X16_BYTELANE_MAX_NUM_LPDDR5	2

#define DRAM_CA_VREF_X16_BYTELANE_MAX_NUM_LPDDR4	1
#define HOST_DQ_VREF_X16_BYTELANE_MAX_NUM_LPDDR4	2
#define DRAM_DQ_VREF_X16_BYTELANE_MAX_NUM_LPDDR4	1


/* redefined */
#define EDGETYPE_MAX_NR	EDGETYPE_MAX_NUM
#define RANK_MAX_NR		RANK_MAX_NUM
#define BYTELANE_LPDDR4_MAX_NR BYTELANE_MAX_NUM

#ifdef DDR_SINGLE_CHANNEL
#define CHANNEL_MAX_NUM				1
#define DMSS_CHANS_MAX_NUM			1
#define DBC_MAX_NUM				1
#define ZCAL_START_CHANNEL			CHANNEL_ID_A
#elif defined(DDR_TWO_CHANNEL)
#define CHANNEL_MAX_NUM				2
#define DMSS_CHANS_MAX_NUM			2
#define DBC_MAX_NUM				2
#define ZCAL_START_CHANNEL			CHANNEL_ID_B
#elif defined(DDR_FOUR_CHANNEL)
#define CHANNEL_MAX_NUM				4
#define DMSS_CHANS_MAX_NUM			4
#define DBC_MAX_NUM				4
#define ZCAL_START_CHANNEL			CHANNEL_ID_B
#elif defined(DDR_EIGHT_CHANNEL)
#define CHANNEL_MAX_NUM				8
#define DMSS_CHANS_MAX_NUM			8
#define DBC_MAX_NUM				8
#define ZCAL_START_CHANNEL			CHANNEL_ID_B  /* need to check */
#endif

#define DMC_GRPS_MAX_NUM			0x2
#define DMC_FSPS_MAX_NUM			0x2
#define DMC_RINT_MAGIC				0xCDE1CDE2

#define UCE_NUM_MAX		CHANNEL_LPDDR4_MAX_NR
#define UCE_MBX_ID_0	0
#define UCE_MBX_ID_1	1
#define IPC_LPM3_PROCESS_ID	0x0
#define IPC_UCE_PROCESS_ID	0x1
#define LPDDR4_PHY_BYTELANE_NUM     2
#define LPDDR4_PACK_BYTELANE_NUM    2
#define CHANNEL_ID_A				0
#define CHANNEL_ID_B				1
#define CHANNEL_ID_C				2
#define CHANNEL_ID_D				3

/* redefine */
#define LPDDR4_DMC_INIT_MASK		DDR_NUM_TO_MASK(CHANNEL_MAX_NUM)
#define LPDDR4_PACK_INIT_MASK		DDR_NUM_TO_MASK(CHANNEL_MAX_NUM)
#define LPDDR4_PHY_INIT_MASK		DDR_NUM_TO_MASK(CHANNEL_MAX_NUM)
#define PACK_MAX_NUM                CHANNEL_MAX_NUM
#define PHY_MAX_NUM                 CHANNEL_MAX_NUM
#define DMC_MAX_NUM                 CHANNEL_MAX_NUM
#define CHANNEL_LPDDR4_MAX_NR       CHANNEL_MAX_NUM
#define DDR_DMC_MASK				LPDDR4_DMC_INIT_MASK
#define DDR_PACK_MASK				LPDDR4_PACK_INIT_MASK
#define DDR_PHY_MASK				LPDDR4_PHY_INIT_MASK
#define LPDDR_WDQNBDL_MAX           127
#define LPDDR_RDQNBDL_MAX           127
/* TODO: change to enum */
#define DDR_INIT_TYPE_ONCE		0 /* one step to target freq */
#define DDR_INIT_TYPE_STEP		1 /* step by step mode, but the target freq is the highest freq */
/* TODO: delete later */
#define DDR_INIT_TYPE_STEP_EC	2 /* step by step mode, but at the first time init all the freqs in list, then train the target freq */
/* TODO: delete later */
#define DDR_INIT_TYPE_STEP_JUMP	3 /* start freq and target freq */
#define	DDR_TARGET_PRARA_STATIC	0 /* do not update training result */
#define DDR_TARGET_PRARA_MODIFY	1 /* update training result */
#define DDR_CBT_X16_MODE        0x0
#define DDR_CBT_X8_MODE         0x1

#define TRAINING_TYPE_HW		1
#define TRAINING_TYPE_SW		2
#define TRAINING_TYPE_EYET     1
#define TRAINING_TYPE_VREFT     2
#define TRAINING_TYPE_NODCCT     0
#define TRAINING_TYPE_IODCCT     1
#define TRAINING_TYPE_PHYDCCT     2

#define INVALID_RDQDCA_RES	0xFFFF
#define INVALID_RDQSDCC_RES	0xFFFF

#define TYPE_CAT     1
#define TYPE_CST     2

#define LEFTBOUND 1
#define ADDRBDL	(0x1U << 1)
#define RDQNBDL	(0x1U << 2)
#define DXNWDQBDL	(0x1U << 3)
#define RANKSW    (0x1U << 4)
#define BDL_MASK  0x3FFU
#define PHASE_MASK 0xFFU
#define PHASE_RATIO  48
#define DMC_RINT_CLEAR_VALUE          0xFFFFFFFF

#define DDR_NUM_TO_MASK(num)			((0x1UL << (num)) - 1)

#ifdef PRODUCT_DDR_AGING_TEST /* 3% */

#define DDR_AVS_PA_MARGIN_LOW                                   0
#define DDR_AVS_STABLE_MARGIN_LOW                               0

#define DDR_AVS_PA_MARGIN_NORMAL                                5
#define DDR_AVS_STABLE_MARGIN_NORMAL                            5

#define DDR_AVS_PA_MARGIN_HIGH                                  0
#define DDR_AVS_STABLE_MARGIN_HIGH                              0

#define DDR_CORE_VOL_HIGH_0                                     655
#define DDR_CORE_VOL_HIGH_1                                     690
#define DDR_CORE_VOL_HIGH_2                                     760
#define DDR_CORE_VOL_HIGH_3                                     790
#define DDR_CORE_VOL_HIGH_4                                     820
#define DDR_CORE_VOL_HIGH_5                                     830
#define DDR_CORE_VOL_HIGH_6                                     840
#define DDR_CORE_VOL_HIGH_7                                     875

#define DDR_CORE_VOL_NORMAL_0                                   640
#define DDR_CORE_VOL_NORMAL_1                                   670
#define DDR_CORE_VOL_NORMAL_2                                   740
#define DDR_CORE_VOL_NORMAL_3                                   770
#define DDR_CORE_VOL_NORMAL_4                                   800
#define DDR_CORE_VOL_NORMAL_5                                   810
#define DDR_CORE_VOL_NORMAL_6                                   820
#define DDR_CORE_VOL_NORMAL_7                                   850

#define DDR_CORE_VOL_LOW_0                                      625
#define DDR_CORE_VOL_LOW_1                                      650
#define DDR_CORE_VOL_LOW_2                                      720
#define DDR_CORE_VOL_LOW_3                                      750
#define DDR_CORE_VOL_LOW_4                                      780
#define DDR_CORE_VOL_LOW_5                                      790
#define DDR_CORE_VOL_LOW_6                                      800
#define DDR_CORE_VOL_LOW_7                                      825

#define DDR_VDDQ_VOL_HIGH                                       620
#define DDR_VDDQ_VOL_NORMAL                                     620
#define DDR_VDDQ_VOL_LOW                                        620

#define DDR_VDDQH_VOL_HIGH_LPDDR5                               520
#define DDR_VDDQH_VOL_NORMAL_LPDDR5                             520
#define DDR_VDDQH_VOL_LOW_LPDDR5                                520

#define DDR_VDDQL_VOL_HIGH_LPDDR5                               400
#define DDR_VDDQL_VOL_NORMAL_LPDDR5                             400
#define DDR_VDDQL_VOL_LOW_LPDDR5                                400

#define DDR_VDD2H_VOL_HIGH                                      1150
#define DDR_VDD2H_VOL_NORMAL                                    1120
#define DDR_VDD2H_VOL_LOW                                       1090

#define DDR_VDD2H_VOL_HIGH_LPDDR5                               1110
#define DDR_VDD2H_VOL_NORMAL_LPDDR5                             1080
#define DDR_VDD2H_VOL_LOW_LPDDR5                                1050

#define DDR_VDD2L_VOL_HIGH                                      945
#define DDR_VDD2L_VOL_NORMAL                                    920
#define DDR_VDD2L_VOL_LOW                                       895

#define DDR_VDD1_VOL_HIGH                                       1850
#define DDR_VDD1_VOL_NORMAL                                     1800
#define DDR_VDD1_VOL_LOW                                        1750

#define DDR_PHYPLL_VOL_HIGH                                     1235
#define DDR_PHYPLL_VOL_NORMAL                                   1200
#define DDR_PHYPLL_VOL_LOW                                      1165

#define DDR_MEM_VOL_HIGH                                        800
#define DDR_MEM_VOL_NORMAL                                      800
#define DDR_MEM_VOL_LOW                                         800

#else /* 5% */

#define DDR_AVS_PA_MARGIN_LOW                                   0
#define DDR_AVS_STABLE_MARGIN_LOW                               0

#if defined (__SLT_FEATURE__)
#define DDR_AVS_PA_MARGIN_NORMAL                                5
#define DDR_AVS_STABLE_MARGIN_NORMAL                            0
#else
#define DDR_AVS_PA_MARGIN_NORMAL                                0
#define DDR_AVS_STABLE_MARGIN_NORMAL                            0
#endif

#define DDR_AVS_PA_MARGIN_HIGH                                  0
#define DDR_AVS_STABLE_MARGIN_HIGH                              0

/*
 * #define DDR_CORE_VOL_NORMAL_0                               600
 * #define DDR_CORE_VOL_NORMAL_1                               650
 * #define DDR_CORE_VOL_NORMAL_2                               700
 * #define DDR_CORE_VOL_NORMAL_3                               750
 * #define DDR_CORE_VOL_NORMAL_4                               800
 */

#define DDR_CORE_VOL_HIGH_0                                     660 // 600  + 600 * 10%
#define DDR_CORE_VOL_HIGH_1                                     700
#define DDR_CORE_VOL_HIGH_2                                     770 // 700 + 700 * 10%
#define DDR_CORE_VOL_HIGH_3                                     805
#define DDR_CORE_VOL_HIGH_4                                     840
#define DDR_CORE_VOL_HIGH_5                                     850
#define DDR_CORE_VOL_HIGH_6                                     860
#define DDR_CORE_VOL_HIGH_7                                     880 // MAX is 880mv

#define DDR_CORE_VOL_NORMAL_0                                   640
#define DDR_CORE_VOL_NORMAL_1                                   670
#define DDR_CORE_VOL_NORMAL_2                                   740
#define DDR_CORE_VOL_NORMAL_3                                   770
#define DDR_CORE_VOL_NORMAL_4                                   800
#define DDR_CORE_VOL_NORMAL_5                                   810
#define DDR_CORE_VOL_NORMAL_6                                   820
#define DDR_CORE_VOL_NORMAL_7                                   850

#define DDR_CORE_VOL_LOW_0                                      610
#define DDR_CORE_VOL_LOW_1                                      640
#define DDR_CORE_VOL_LOW_2                                      705
#define DDR_CORE_VOL_LOW_3                                      735
#define DDR_CORE_VOL_LOW_4                                      760
#define DDR_CORE_VOL_LOW_5                                      770
#define DDR_CORE_VOL_LOW_6                                      780
#define DDR_CORE_VOL_LOW_7                                      810

#define DDR_VDDQ_VOL_HIGH                                       650
#define DDR_VDDQ_VOL_NORMAL                                     620
#define DDR_VDDQ_VOL_LOW                                        590

#define DDR_VDDQH_VOL_HIGH_LPDDR5                               545
#define DDR_VDDQH_VOL_NORMAL_LPDDR5                             520
#define DDR_VDDQH_VOL_LOW_LPDDR5                                495

#define DDR_VDDQL_VOL_HIGH_LPDDR5                               420
#define DDR_VDDQL_VOL_NORMAL_LPDDR5                             400
#define DDR_VDDQL_VOL_LOW_LPDDR5                                380

#define DDR_VDD2H_VOL_HIGH                                      1170
#define DDR_VDD2H_VOL_NORMAL                                    1120
#define DDR_VDD2H_VOL_LOW                                       1070

#define DDR_VDD2H_VOL_HIGH_LPDDR5                               1130
#define DDR_VDD2H_VOL_NORMAL_LPDDR5                             1080
#define DDR_VDD2H_VOL_LOW_LPDDR5                                1030

#define DDR_VDD2L_VOL_HIGH                                      965
#define DDR_VDD2L_VOL_NORMAL                                    920
#define DDR_VDD2L_VOL_LOW                                       875

#if defined (__SLT_FEATURE__)
#define DDR_VDD1_VOL_HIGH                                       1830
#else
#define DDR_VDD1_VOL_HIGH                                       1890
#endif
#define DDR_VDD1_VOL_NORMAL                                     1800
#define DDR_VDD1_VOL_LOW                                        1710

#define DDR_PHYPLL_VOL_HIGH                                     1260
#define DDR_PHYPLL_VOL_NORMAL                                   1200
#define DDR_PHYPLL_VOL_LOW                                      1140

#define DDR_MEM_VOL_HIGH                                        840
#define DDR_MEM_VOL_NORMAL                                      800
#define DDR_MEM_VOL_LOW                                         760

#endif

#define DDR_VOL_LEVEL0	0
#define DDR_VOL_LEVEL1	1
#define DDR_VOL_LEVEL2	2
#define DDR_VOL_LEVEL3	3
#define DDR_VOL_LEVEL4	4
#define DDR_VOL_LEVEL5	5
#define DDR_VOL_LEVEL6	6
#define DDR_VOL_LEVEL7	7
#define FREQ_VOLT_RANGE	8

#define DDR_SCENE_ID_NT_0		0
#define DDR_SCENE_ID_LT			1
#define DDR_SCENE_ID_NT_20		2
#define DDR_SCENE_ID_NT_40		3
#define DDR_SCENE_ID_NT_60		4
#define DDR_SCENE_ID_MAX		5

#define DDR_NORMALTEMP	0
#define DDR_LOWTEMP	1

#define TRAINING_RESULT_IDX_MAP_INVALID_VALUE	0xFF

#define MANU_ID_SAMSUNG   0x1
#define MANU_ID_MICRON    0xff
#define MANU_ID_HYNIX     0x6
#define MANU_ID_CX        0x13
#define MANU_ID_CX2       0x8f

#define DDR_REMAP_REGION0		0x0
#define DDR_REMAP_REGION1		0x1
#define DDR_REMAP_REGION2		0x2
#define DDR_REMAP_REGION3		0x3
#define DDR_REMAP_REGION4		0x4
#define DDR_REMAP_REGION5		0x5
#define DDR_REMAP_REGION6		0x6
#define DDR_REMAP_REGION7		0x7
#define DDR_REMAP_REGION8		0x8
#define DDR_REMAP_REGION9		0x9
#define DDR_REMAP_REGION10		0xA
#define DDR_REMAP_REGION11		0xB
#define DDR_REMAP_REGION12		0xC
#define DDR_REMAP_REGION13		0xD
#define DDR_REMAP_REGION14		0xE
#define DDR_REMAP_REGION15		0xF
#define DDR_HOST_IO_RON_40OHM	7
#define DDR_HOST_IO_RON_48OHM	6
#define DDR_HOST_IO_RON_60OHM	5
#define DDR_HOST_IO_RON_80OHM	4
#define DDR_HOST_IO_RON_120OHM	2
#define DDR_HOST_IO_RON_240OHM	1

#define DDR_DRAM_IO_RON_34OHM	7
#define DDR_DRAM_IO_RON_40OHM	6
#define DDR_DRAM_IO_RON_48OHM	5
#define DDR_DRAM_IO_RON_60OHM	4
#define DDR_DRAM_IO_RON_80OHM	3
#define DDR_DRAM_IO_RON_120OHM	2
#define DDR_DRAM_IO_RON_240OHM	1

#define HOST_ODT_VDDQ_2		1
#define HOST_ODT_3VDDQ_5	2
#define DRAM_ODT_VDDQ_2		1
#define DRAM_ODT_3VDDQ_5	2

#define DDR_HOST_VREF_150MV	0x16U
#define DDR_HOST_VREF_135MV	0x13U
#define DDR_HOST_VREF_180MV	0x1CU
#define DDR_HOST_VREF_190MV	0x1EU
#define DDR_HOST_VREF_210MV	0x22U

#define HOST_PU_CAL_VDDQ_2		0
#define HOST_PU_CAL_3VDDQ_5		1
#define DRAM_PU_CAL_VDDQ_2		0
#define DRAM_PU_CAL_3VDDQ_5		1

#define CK_ODT_1RANK		1
#define CK_ODT_2RANK		2

#define PHASE_SEL_ADDRPH_A			1
#define PHASE_SEL_CMD1TPH			2
#define PHASE_SEL_STATIC_REG		3
#define PHASE_SEL_ACCTL_POSEDGE		4

#define PHASE_MAX		0xE0U
#define PHASE_360		0x40U
#define PHASE_180		0x20U
#define PHASE_90		0x10U
#define PHASE_60		0x8U
#define PHASE_45		0x6U
#define PHASE_30		0x4U
#define PHASE_15		0x2U
#define PHASE_0			0x0U

#define DYNAMIC_TRACK_TYPE0		0
#define DYNAMIC_TRACK_TYPE1		1

#define PHYGATE_TYPE_GCNT		1
#define PHYGATE_TYPE_AUTO		2
#define PHYGATE_TYPE_DIG_EN		3

#define PLL_SOURCE_SCPLL		0
#define PLL_SOURCE_FNPLL		1

#define PLL_SWITCH_A 1
#define PLL_SWITCH_B 2

#define DDR_SPLL_FREQ	1671
#define DDR_PLL2_B_FREQ	1284

typedef enum {
	DDR_CORE_VOL = 0,
	DDR_VDDQ_VOL,
	DDR_VDD2H_VOL,
	DDR_VDD2L_VOL,
	DDR_VDD1_VOL,
	DDR_PHYPLL_VOL,
	DDR_MEM_VOL,
	DDR_HV_VOL,
	DDR_VOL_MAX
} DDR_VOL_ID;

typedef enum {
	NO_RESTORE = 0,
	HALF_RESTORE,
	FULL_RESTORE,
} DDR_RESTORE_TYPE;

typedef enum {
	DDRC_NUM_0 = 0,
	DDRC_NUM_MAX
} DDRC_NUM;

typedef enum {
	DMC_NUM_0 = 0,
#ifndef DDR_SINGLE_CHANNEL
	DMC_NUM_1,
#endif
	DMC_NUM_MAX
} DMC_NUM;

typedef enum {
	DDR_SPLL = 0x1,
	DDR_PLL1 = 0x2,
	DDR_PLL2_B = 0x8,
	DDR_PLL3 = 0x4
} DDR_PLL_IDX;

typedef enum {
	ASIC = 0,
	FPGA,
	EMULATOR,
	MAX_BOARD_TYPE
} DDR_BOARD_TYPE;

typedef enum {
	DDR_BOOT_MODE_USB_DOWNLOAD = 0,
	DDR_BOOT_MODE_STORAGE_BOOT,
} DDR_BOOT_MODE;

#define DDR_BURST_LEN_16    0
#define DDR_BURST_LEN_32    1
#define DDR_BURST_LEN_OTF   2

typedef enum {
	DDR_NODE_OPP_FREQ = 0,
	DDR_NODE_OPP_VOL,
	DDR_NODE_OPP_MAX
} DDR_NODE_OPP_ID;

typedef enum {
	L1BUS_NODE_OPP_FREQ = 0,
	L1BUS_NODE_OPP_VOL,
	L1BUS_NODE_OPP_MAX
} L1BUS_NODE_OPP_ID;

/*
 * mpu write protect's attributes;
 */
enum {
	MPU_TRUST_WR_NONTRUST = 0,
	MPU_TRUST_WR_PROTECTED,
	MPU_PROTECTED_WR_NONTRUST,
};

enum ddr_top_vote_hw {
	DDR_TOP_VOTE_HW_AP,
	DDR_TOP_VOTE_HW_LPMCU,
	DDR_TOP_VOTE_HW_RESERVED2,
	DDR_TOP_VOTE_HW_RESERVED3,
	DDR_TOP_VOTE_HW_RESERVED4,
	DDR_TOP_VOTE_HW_RESERVED5,
	DDR_TOP_VOTE_HW_RESERVED6,
	DDR_TOP_VOTE_HW_RESERVED7,
	DDR_TOP_VOTE_HW_MAX
};

enum ddr_floor_vote_hw {
	DDR_FLOOR_VOTE_HW_AP,
	DDR_FLOOR_VOTE_HW_HIFI,
	DDR_FLOOR_VOTE_HW_LPMCU,
	DDR_FLOOR_VOTE_HW_IOMCU,
	DDR_FLOOR_VOTE_HW_LIT_LAT,
	DDR_FLOOR_VOTE_HW_BIG_LAT,
	DDR_FLOOR_VOTE_HW_MID_LAT,
	DDR_FLOOR_VOTE_HW_LATSTAT,
	DDR_FLOOR_VOTE_HW_MODEM,
	DDR_FLOOR_VOTE_HW_CPU_XPU,
	DDR_FLOOR_VOTE_HW_GPU_XPU,
	DDR_FLOOR_VOTE_HW_RESERVED11,
	DDR_FLOOR_VOTE_HW_RESERVED12,
	DDR_FLOOR_VOTE_HW_RESERVED13,
	DDR_FLOOR_VOTE_HW_RESERVED14,
	DDR_FLOOR_VOTE_HW_DSS,
	DDR_FLOOR_VOTE_HW_MAX
};

enum l1bus_floor_vote_hw {
	L1BUS_FLOOR_VOTE_HW_AP,
	L1BUS_FLOOR_VOTE_HW_DDR_XPU,
	L1BUS_FLOOR_VOTE_HW_ATE,
	L1BUS_FLOOR_VOTE_HW_SLT,
	L1BUS_FLOOR_VOTE_HW_LPMCU,
	L1BUS_FLOOR_VOTE_HW_RESERVED6,
	L1BUS_FLOOR_VOTE_HW_RESERVED7,
	L1BUS_FLOOR_VOTE_HW_RESERVED8,
	L1BUS_FLOOR_VOTE_HW_RESERVED9,
	L1BUS_FLOOR_VOTE_HW_RESERVED10,
	L1BUS_FLOOR_VOTE_HW_RESERVED11,
	L1BUSR_FLOOR_VOTE_HW_RESERVED12,
	L1BUSR_FLOOR_VOTE_HW_RESERVED13,
	L1BUS_FLOOR_VOTE_HW_RESERVED14,
	L1BUSR_FLOOR_VOTE_HW_DSS,
	L1BUS_FLOOR_VOTE_HW_MAX
};

typedef enum {
	DDR_NORMAL_MODE = 0,
	DDR_NOBUSINESS_TEST,
	DDR_BIAS_TEST,
	DDR_HW_TEST,
	DDR_SLT_TEST,
	DDR_ATE_TEST,
	DDR_ATE_UDP_TEST,
	DDR_IP_TEST,
    DDR_AGING_TEST,
	DDR_TEST_TYPE_MAX
} DDR_TEST_TYPE;

#define DMSS_SEC_REGION_MAX					32
#define MPU_RAM_SIZE						0x2000 /* 8k */
#define DMSS_ASI_MAX		19
#define DMSS_DMI_MAX                        2
#define DMSS_AMI_MAX                        1
#define DMSS_PER_ASI_SIZE                   0x800

#define ALL_MID_BITS	0xFFFFFFFF
#define DMC_CA_ENCRYPT_ENABLE	0xA
#define DMC_CA_ENCRYPT_DISABLE	0x5
#define DMC_CHANNEL(m, n)	((m) * 2 + (n))
#define QICE_SEC_GRANULARITY_BITS	16
#define QICE_MID_BITS_MAX	8
#define QICE_RGN_NUM_BITS_MAX	7
#define QICE_REGION_ENHANCE_ATTRI_MAX	0x1F
#define QICE_REGION_ATTRI_MASK 0xF
#define QICE_MPU_MID_ATTRI_MAX	0x7
#define QICE_MPU_PROTECT_REGISTERS_MAX	2048
#define QICE_MPU_ADDR_ZONE(val)	((val & 0x30) >> 4)
#define QICE_MPU_MID_GROUP_MAX	8

/* offset address of qice's tbed abnormal info */
#define QICE_TBED_INDEX_MAX	2
#define QICE_TBED_DMC_AC_OFFSET	0x30000
#define QICE_TBED_DMC_BD_OFFSET	0x31000

#define QICE_IBQE_PORT_NUM	11
#define QICE_TBED_PORT_NUM	1
#define QICE_FC_PORT_NUM	1
#define QICE_2TO1_PORT_NUM	1
#define QICE_QDB_PORT_NUM	2

/* redefine */
#define AXI_MAX_PORT						DMSS_ASI_MAX
#define DMSS_CHANS_MAX						DMSS_CHANS_MAX_NUM
#define SEC_REGION_MAX				DMSS_SEC_REGION_MAX
#define SEC_MODE_CNT					1
#define DMSS_ASI_MAX_NUM					DMSS_ASI_MAX
#define DMSS_ASI_RGNS_MAX_NUM				DMSS_SEC_REGION_MAX
#define DMSS_AMI_MAX_NUM                    DMSS_AMI_MAX
#ifdef DDR_BASE_ADDR_LPMCU
#define DDR_DMSS_BASE_ADDR          SOC_LPMCU_QICE_BASE_ADDR
#define DDR_DMCPACK0_BASE_ADDR      SOC_LPMCU_DMCPACK0_BASE_ADDR
#define SOC_SCTRL_BASE_ADDR         SOC_LPMCU_SCTRL_BASE_ADDR
#define DDR_REG_EXMBIST0_ADDR       SOC_LPMCU_exmbist_BASE_ADDR
#define SOC_AO_CRG_BASE_ADDR         SOC_LPMCU_AO_CRG_BASE_ADDR
#define SOC_PCTRL_BASE_ADDR		SOC_LPMCU_PCTRL_BASE_ADDR
#define SOC_PERI_CRG_BASE_ADDR		SOC_LPMCU_PERI_CRG_BASE_ADDR
#define SOC_ACTRL_BASE_ADDR		SOC_LPMCU_ACTRL_BASE_ADDR
#define SOC_TZPC_BASE_ADDR		SOC_LPMCU_TZPC_BASE_ADDR
#define SOC_PMCTRL_BASE_ADDR		SOC_LPMCU_PMC_BASE_ADDR
#define SOC_LPM3_CFG_BASE_ADDR		SOC_LPMCU_LP_CONFIG_BASE_ADDR
#define SOC_ATG_BASE_ADDR		SOC_LPMCU_ATGC_BASE_ADDR
#define SOC_MEDIA2_CTRL_BASE_ADDR	SOC_LPMCU_MEDIA2_CTRL_BASE_ADDR
#define SOC_LP_CONFIG_BASE_ADDR		SOC_LPMCU_LP_CONFIG_BASE_ADDR
#define SOC_QICE_BASE_ADDR		SOC_LPMCU_QICE_BASE_ADDR
#define SOC_NPU_CTRL_BASE_ADDR		SOC_LPMCU_NPU_CTRL_BASE_ADDR
#define SOC_SPMIMST_BASE_ADDR		SOC_LPMCU_SPMI_BASE_ADDR
#define SOC_LATSTAT_BASE_ADDR		SOC_LPMCU_LAT_STAT_BASE_ADDR
#define DDR_AHB_RADIO_VIRTUAL_BASE_ADDR	SOC_LPMCU_AHB_RADIO_VIRTUAL_BASE_ADDR
#define SOC_PAD_PERI_IOMG_IOCG_BASE_ADDR	SOC_LPMCU_PAD_PERI_IOMG_IOCG_BASE_ADDR
#define SOC_PERI_IOC_BASE_ADDR			SOC_LPMCU_PERI_IOC_BASE_ADDR
#define SOC_IOC_AO_BASE_ADDR			SOC_LPMCU_IOC_AO_IOMG_BASE_ADDR
#define SOC_PAD_AO_BASE_ADDR			SOC_LPMCU_PAD_AO_IOMG_IOCG_BASE_ADDR
#define SOC_IOC_HSDT1_BASE_ADDR			SOC_LPMCU_IOC_HSDT1_BASE_ADDR
#define SOC_HSDT1_PAD_MUX_BASE_ADDR		SOC_LPMCU_HSDT1_PAD_MUX_BASE_ADDR
#define SOC_IPCNS_BASE_ADDR			SOC_LPMCU_IPC_NS_BASE_ADDR
#define SOC_IPC_BASE_ADDR			SOC_LPMCU_IPC_BASE_ADDR
#define SOC_DRAM_BASE_ADDR			SOC_LPMCU_DRAM1_BASE_ADDR
#define SOC_BISR_CTRL_BASE_ADDR                SOC_LPMCU_BISR_BASE_ADDR
#else
#define DDR_DMSS_BASE_ADDR          SOC_ACPU_QICE_BASE_ADDR
#define DDR_DMCPACK0_BASE_ADDR      SOC_ACPU_DMCPACK0_BASE_ADDR
#define SOC_SCTRL_BASE_ADDR         SOC_ACPU_SCTRL_BASE_ADDR
#define SOC_AO_CRG_BASE_ADDR         SOC_ACPU_AO_CRG_BASE_ADDR
#define SOC_PCTRL_BASE_ADDR		SOC_ACPU_PCTRL_BASE_ADDR
#define SOC_PERI_CRG_BASE_ADDR		SOC_ACPU_PERI_CRG_BASE_ADDR
#define DDR_REG_EXMBIST0_ADDR		SOC_ACPU_exmbist_BASE_ADDR
#define SOC_ACTRL_BASE_ADDR		SOC_ACPU_ACTRL_BASE_ADDR
#define SOC_TZPC_BASE_ADDR		SOC_ACPU_TZPC_BASE_ADDR
#define SOC_PMCTRL_BASE_ADDR		SOC_ACPU_PMC_BASE_ADDR
#define SOC_LPM3_CFG_BASE_ADDR		SOC_ACPU_LP_CONFIG_BASE_ADDR
#define SOC_ATG_BASE_ADDR		SOC_ACPU_ATGC_BASE_ADDR
#define SOC_MEDIA2_CTRL_BASE_ADDR	SOC_ACPU_MEDIA2_CTRL_BASE_ADDR
#define SOC_LP_CONFIG_BASE_ADDR		SOC_ACPU_LP_CONFIG_BASE_ADDR
#define SOC_QICE_BASE_ADDR		SOC_ACPU_QICE_BASE_ADDR
#define SOC_NPU_CTRL_BASE_ADDR		SOC_ACPU_NPU_CTRL_BASE_ADDR
#define SOC_SPMIMST_BASE_ADDR		SOC_ACPU_SPMI_BASE_ADDR
#define SOC_LATSTAT_BASE_ADDR           SOC_ACPU_LAT_STAT_BASE_ADDR
#define DDR_AHB_RADIO_VIRTUAL_BASE_ADDR	SOC_ACPU_AHB_RADIO_VIRTUAL_BASE_ADDR
#define SOC_PAD_PERI_IOMG_IOCG_BASE_ADDR	SOC_ACPU_PAD_PERI_IOMG_IOCG_BASE_ADDR
#define SOC_PERI_IOC_BASE_ADDR			SOC_ACPU_PERI_IOC_BASE_ADDR
#define SOC_IOC_AO_BASE_ADDR			SOC_ACPU_IOC_AO_IOMG_BASE_ADDR
#define SOC_PAD_AO_BASE_ADDR			SOC_ACPU_PAD_AO_IOMG_IOCG_BASE_ADDR
#define SOC_IOC_HSDT1_BASE_ADDR			SOC_ACPU_IOC_HSDT1_BASE_ADDR
#define SOC_HSDT1_PAD_MUX_BASE_ADDR		SOC_ACPU_HSDT1_PAD_MUX_BASE_ADDR
#define SOC_IPCNS_BASE_ADDR			SOC_ACPU_IPC_NS_BASE_ADDR
#define SOC_IPC_BASE_ADDR			SOC_ACPU_IPC_BASE_ADDR
#define SOC_DRAM_BASE_ADDR			SOC_ACPU_DRAM_BASE_ADDR
#define SOC_BISR_CTRL_BASE_ADDR                SOC_ACPU_BISR_BASE_ADDR
#endif

/*lint -emacro(572, DDR_REG_DBC_CHANNEL_OFFSET)*/
#define MPUCFG_OFFSET               0xE2000
#define MPURAM_OFFSET               0xF0000
#define DDR_REG_DBC_CHANNEL_OFFSET(n)	((((unsigned long)(n) >> 0x1) & 0x1UL) * 0x800UL + ((unsigned long)(n) & 0x1UL) * 0x4000UL)
#define DDR_REG_DMSS                (DDR_DMSS_BASE_ADDR)
#define DDR_REG_AXI(n)              (DDR_DMSS_BASE_ADDR + 0x800UL * (n))
#define DDR_REG_GLOBAL              (DDR_DMSS_BASE_ADDR + 0x6000UL)
#define DDR_MPUCFG_OFFSET_BASE      (SOC_ACPU_QICE_BASE_ADDR + MPUCFG_OFFSET)
#define DDR_MPURAM_OFFSET_BASE      (SOC_ACPU_QICE_BASE_ADDR + MPURAM_OFFSET)
#define DDR_REG_DBC(n)              (DDR_DMSS_BASE_ADDR + 0x30000UL + DDR_REG_DBC_CHANNEL_OFFSET(n))
#define DDR_REG_MPU                 (SOC_QICE_BASE_ADDR + SOC_QICE_MPURAM_BASE_ADDR)
#define DDR_REG_MPU_SIZE            0x4000UL
#define DDR_REG_QICE(n)             (SOC_QICE_BASE_ADDR + 0x1000UL * (n))
#define DDR_REG_EXMBIST0            DDR_REG_EXMBIST0_ADDR
#define DDR_REG_EXMBIST             DDR_REG_EXMBIST0_ADDR
#define DDR_REG_CHANNEL_OFFSET(n)   ((SOC_ACPU_DMCPACK1_BASE_ADDR - SOC_ACPU_DMCPACK0_BASE_ADDR) * (n))

#define DDR_REG_EVENODD_OFFSET(n)	(0x800UL * (n))
#define DDR_REG_RANK_OFFSET(n)		(0x400UL * (n))
#define DDR_REG_BYTELANE_OFFSET(n)	(0x80UL * (n))

#ifdef DDR_BASE_ADDR_UCE
#define DDR_REG_UCE_TCM(n)          (SOC_UCE_UCE_TCM_BASE_ADDR)
#define DDR_REG_UCE_SCTRL(n)        (SOC_UCE_UCE_SCRTL_BASE_ADDR)
#define DDR_REG_UCE_TIMER(n)        (SOC_UCE_UCE_TIMER_BASE_ADDR)
#define DDR_REG_UCE_IPC(n)          (SOC_UCE_UCE_IPC_BASE_ADDR)
#define DDR_REG_UCE_WDG(n)          (SOC_UCE_UCE_WDG_BASE_ADDR)
#define DDR_REG_UCE_UART(n)         (SOC_UCE_UCE_UART_BASE_ADDR)
#define DDR_REG_PACK(n)             (SOC_UCE_UCE_PACK_BASE_ADDR)
#define DDR_REG_PHY(n)              (SOC_UCE_UCE_PACK_BASE_ADDR + 0x1000UL)
#define DDR_REG_SW_TRAIN(n)         (SOC_UCE_UCE_PACK_SWPT_BASE_ADDR)
#define DDR_REG_PTE(n)              DDR_REG_SW_TRAIN(n)
#define DDR_REG_DMC(n)              (SOC_UCE_UCE_DMC_BASE_ADDR)
#define DDR_REG_DMC_TOP(n)          (SOC_UCE_UCE_DMC_TOP_BASE_ADDR)
#define DDR_REG_DUMREG(n)           (SOC_UCE_UCE_DUM_REG_BASE_ADDR)
#define DDR_REG_BPG(n)              (SOC_UCE_UCE_BPG_BASE_ADDR)
#define DDR_REG_UCEINPUT(n)         (DDR_REG_UCE_TCM(n) + UCE_UCEINPUT_BASE)
#define DDR_REG_UCEOUTPUT(n)        (DDR_REG_UCE_TCM(n) + UCE_UCEOUTPUT_BASE)
#else
#define DDR_REG_UCE_TCM(n)          (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n))
#define DDR_REG_UCE_SCTRL(n)        (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x29000UL)
#define DDR_REG_UCE_TIMER(n)        (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x2A000UL)
#define DDR_REG_UCE_WDG(n)          (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x2C000UL)
#define DDR_REG_UCE_UART(n)         (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x2D000UL)
#define DDR_REG_PACK(n)             (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x30000UL)
#define DDR_REG_PHY(n)              (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x31000UL)
#define DDR_REG_SW_TRAIN(n)         (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x32000UL)
#define DDR_REG_PTE(n)              DDR_REG_SW_TRAIN(n)
#define DDR_REG_DMC(n)              (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x34000UL)
#define DDR_REG_DMC_RASC(n)         (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x35000UL)
#define DDR_REG_DMC_GBUF(n)         (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x36400UL)
#define DDR_REG_DMC_IECC(n)         (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x36800UL)
#define DDR_REG_DMC_TOP(n)          (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x38000UL)
#define DDR_REG_DUMREG(n)           (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x39000UL)
#define DDR_REG_DASRAM(n)           (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x3A000UL)
#define DDR_REG_BPG(n)              (DDR_DMCPACK0_BASE_ADDR + DDR_REG_CHANNEL_OFFSET(n) + 0x40000UL)
#define DDR_REG_UCEINPUT(n)         (DDR_REG_UCE_TCM(n) + UCE_UCEINPUT_BASE)
#define DDR_REG_UCEOUTPUT(n)        (DDR_REG_UCE_TCM(n) + UCE_UCEOUTPUT_BASE)
#endif

#define DDR_REG_RADIO_CHANNEL_OFFSET   (SOC_ACPU_DMCPACK0_BASE_ADDR - SOC_ACPU_AHB_RADIO_VIRTUAL_BASE_ADDR)
#define DDR_REG_RADIO_PACK             (DDR_REG_PACK(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_PHY              (DDR_REG_PHY(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_SW_TRAIN         (DDR_REG_SW_TRAIN(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_PTE              (DDR_REG_PTE(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_DMC              (DDR_REG_DMC(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_DMC_TOP          (DDR_REG_DMC_TOP(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_DUMREG           (DDR_REG_DUMREG(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_TCM          (DDR_REG_UCE_TCM(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_IPC          (DDR_REG_UCE_IPC(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_UART         (DDR_REG_UCE_UART(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_SCTRL        (DDR_REG_UCE_SCTRL(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_TIMER        (DDR_REG_UCE_TIMER(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_WDG          (DDR_REG_UCE_WDG(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_PACK         (DDR_REG_UCE_PACK(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_PHY          (DDR_REG_UCE_PHY(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_PACK_SWPT    (DDR_REG_UCE_PACK_SWPT(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_DMC          (DDR_REG_UCE_DMC(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_DMC_TOP      (DDR_REG_UCE_DMC_TOP(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCE_DUMREG       (DDR_REG_UCE_DUMREG(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCEINPUT         (DDR_REG_UCEINPUT(0) - DDR_REG_RADIO_CHANNEL_OFFSET)
#define DDR_REG_RADIO_UCEOUTPUT        (DDR_REG_UCEOUTPUT(0) - DDR_REG_RADIO_CHANNEL_OFFSET)

/* todo: double check address offset */
#define UCE_DDR_REG_PACK            (SOC_UCE_UCE_PACK_BASE_ADDR)
#define UCE_DDR_REG_PHY             (SOC_UCE_UCE_PACK_BASE_ADDR + 0x1000UL)
#define UCE_DDR_PACK_SWPT           (SOC_UCE_UCE_PACK_SWPT_BASE_ADDR)
#define UCE_DDR_REG_DMC             (SOC_UCE_UCE_DMC_BASE_ADDR)
#define UCE_DDR_REG_DMC_TOP         (SOC_UCE_UCE_DMC_BASE_ADDR + 0x3000UL)
#define UCE_DDR_REG_DUMREG          (SOC_UCE_UCE_DMC_BASE_ADDR + 0x3000UL)
#define SOC_UCE_TIMER_BASE_ADDR(id)  (SOC_UCE_UCE_TIMER_BASE_ADDR + 0x400UL * id)

/* redefine */
#ifndef REG_BASE_DMSS
#define REG_BASE_DMSS               DDR_REG_DMSS
#endif
#define DDRC_REG_DMC(n)             (DDR_REG_DMC(n))
#define DDR_REG_DMC_CFG(n)          (DDRC_REG_DMC(n))

/* ddr reg cfg */
#ifndef DDR_EDA
#define DDR_REG_CFG_CAT_BDL_STEP			0x0
#define DDR_REG_CFG_DVREFT_STEP				0x1
#define DDR_REG_CFG_RPAT_CNT_NUM			0xf
#define DDR_REG_CFG_CAL_ALT_NUM				0x4
#define DDR_REG_CFG_WDET_MPC_CNT			0xf
#define DDR_REG_CFG_DUMMY_RD_CNT			0x23280
#define DDR_REG_CFG_LP_L2_IDLE				0x258
#define DDR_REG_CFG_LP_L3_IDLE				0x4b0
#define DDR_REG_CFG_RETRAIN_THRD			0xFFFF
#define DDR_REG_CFG_ZQ_INTLV_PRD			0x5F5E100
#define DDR_REG_CFG_GT_BDL_STEP				0x0
#define DDR_REG_CFG_RPAT_CNT_NUM_OPEN		0xf
#endif

#define DDR_PHYPLL_A						1
#define DDR_PHYPLL_B						2

#define DDR_DYNAMIC_TRACK_DISABLE			0
#define DDR_DYNAMIC_TRACK_ALL_BIT			1
#define DDR_DYNAMIC_TRACK_SINGLE_BIT		2

#define DDR_REG_CFG_EN_DXCTL_RXN_2ND_DQ				0xFF
#define DDR_REG_CFG_EN_DXCTL_RXP_2ND_DQ				0xFF
#define DDR_REG_CFG_EN_DXCTL_RXN_2ND_DM				0x1
#define DDR_REG_CFG_EN_DXCTL_RXP_2ND_DM				0x1
#define DDR_REG_CFG_EN_REG_DQSDLY_PRI_EN			0x1
#define DDR_REG_CFG_EN_DXCTL_SW_MARGIN_CODE			0x6

#define DDR_REG_CFG_SINGLE_BIT_EN_DXCTL_RXN_2ND_DQ	0x1
#define DDR_REG_CFG_DIS_DXCTL_RXN_2ND_DQ			0x0
#define DDR_REG_CFG_DIS_DXCTL_RXP_2ND_DQ			0x0
#define DDR_REG_CFG_DIS_DXCTL_RXN_2ND_DM			0x0
#define DDR_REG_CFG_DIS_DXCTL_RXP_2ND_DM			0x0
#define DDR_REG_CFG_DIS_REG_DQSDLY_PRI_EN			0x0
#define DDR_REG_CFG_DIS_DXCTL_SW_MARGIN_CODE		0x0
#define DDR_REG_CFG_ZCODE_PDRV_CAL_MAX				0x7F
#define DDR_REG_CFG_ZCODE_NDRV_CAL_MAX				0x3F
#define DDR_REG_CFG_ZCODE_PDRV_CAL_MASK				0x7F
#define DDR_REG_CFG_ZCODE_NDRV_CAL_MASK				0x3F
#define DDR_REG_CFG_UC_ROWACT_TYPE					0x0
#define DDR_REG_CFG_UC_RT_POPULATE					0x2
#define DDR_REG_CFG_UC_REGIF_WST					0x1
#define DDR_REG_CFG_UC_MODE_EN						0x0

#define SOC_SCTRL_DDR_FREQ_SCBAKDATA_ADDR					SOC_SCTRL_SCBAKDATA4_ADDR
#define SOC_SCTRL_DDR_FREQ_SCBAKDATA_ddr_freq_START				8
#define SOC_SCTRL_DDR_FREQ_SCBAKDATA_ddr_freq_END				11
#define DDR_FREQ_SCBAKDATA_ADDR							SOC_SCTRL_DDR_FREQ_SCBAKDATA_ADDR(SOC_SCTRL_BASE_ADDR)
#define DDR_FREQ_SCBAKDATA_START						SOC_SCTRL_DDR_FREQ_SCBAKDATA_ddr_freq_START
#define DDR_FREQ_SCBAKDATA_END							SOC_SCTRL_DDR_FREQ_SCBAKDATA_ddr_freq_END

#define SOC_SCTRL_DDR_INFO_SCBAKDATA_ADDR					SOC_SCTRL_SCBAKDATA7_ADDR
#define SOC_SCTRL_DDR_INFO_SCBAKDATA_ddr_manu_START				0
#define SOC_SCTRL_DDR_INFO_SCBAKDATA_ddr_manu_END				7
#define SOC_SCTRL_DDR_INFO_SCBAKDATA_ddr_size_START				8
#define SOC_SCTRL_DDR_INFO_SCBAKDATA_ddr_size_END				15
#define SOC_SCTRL_DDR_INFO_SCBAKDATA_l1bus_freq_START				16
#define SOC_SCTRL_DDR_INFO_SCBAKDATA_l1bus_freq_END				31
#define DDR_INFO_SCBAKDATA_ADDR							SOC_SCTRL_DDR_INFO_SCBAKDATA_ADDR(SOC_SCTRL_BASE_ADDR)
#define DDR_MANU_SCBAKDATA_START						SOC_SCTRL_DDR_INFO_SCBAKDATA_ddr_manu_START
#define DDR_MANU_SCBAKDATA_END							SOC_SCTRL_DDR_INFO_SCBAKDATA_ddr_manu_END
#define DDR_SIZE_SCBAKDATA_START						SOC_SCTRL_DDR_INFO_SCBAKDATA_ddr_size_START
#define DDR_SIZE_SCBAKDATA_END							SOC_SCTRL_DDR_INFO_SCBAKDATA_ddr_size_END
#define L1BUS_FREQ_SCBAKDATA_START						SOC_SCTRL_DDR_INFO_SCBAKDATA_l1bus_freq_START
#define L1BUS_FREQ_SCBAKDATA_END						SOC_SCTRL_DDR_INFO_SCBAKDATA_l1bus_freq_END

#define DDR_LPRAM_ADDR_TO_AP_ADDR(addr)		(((addr) - SOC_LPMCU_DMCPACK0_BASE_ADDR) + SOC_ACPU_DMCPACK0_BASE_ADDR)

#define LPM3_ADDR_TO_ACORE_ADDR_IN_LPRAM(addr)	((((uintptr_t)(addr)) > (SOC_LPMCU_LP_RAM_BASE_ADDR)) ? (((unsigned long)(addr) - SOC_LPMCU_LP_RAM_BASE_ADDR) + SOC_ACPU_LP_RAM_BASE_ADDR) : (SOC_ACPU_LP_RAM_BASE_ADDR))
#define SOC_LPMCU_LP_RAM_BASE_SIZE				(LPMCU_RAM_SIZE)
#define LPM3_ADDR_TO_ACORE_ADDR_IN_MMBUF(addr)	(((uintptr_t)(addr) - SOC_LPMCU_SECRAM_remap_BASE_ADDR) + SOC_ACPU_SECRAM_BASE_ADDR)
#ifndef DDR_EDA
#define XLOADRE_ADDR_TO_FASTBOOT_ADDR(addr)	(((uintptr_t)(addr) > (SOC_LPMCU_LP_RAM_BASE_ADDR + SOC_LPMCU_LP_RAM_BASE_SIZE)) ? LPM3_ADDR_TO_ACORE_ADDR_IN_MMBUF(addr) : LPM3_ADDR_TO_ACORE_ADDR_IN_LPRAM(addr))
#else
#define XLOADRE_ADDR_TO_FASTBOOT_ADDR(addr) (addr)
#endif
#define DDR_PARAM_PACK(a, b, c, d)				((((u32)(a)) << 24) | (((u32)(b)) << 16) | (((u32)(c)) << 8) | (d))

#ifndef DDR_EDA
#define DDR_BUILD_BUG_ON(e)						((void)(sizeof(struct { int:1; int:-((int)!!(e)); })))
#else
#define DDR_BUILD_BUG_ON(e)
#endif

#define DDR_INFO_SECRET_KEY    0x646472

#define DMSS_VSET       PMIC_BUCK1_VSET_ADDR(0)
#define DMC_CORE_VSET   PMIC_BUCK1_VSET_ADDR(0)
#define DMSS_VMIN       400
#define DMC_CORE_VMIN   400
#define PMU6421_STEP    5

#define DDR_SEC_CFG_MODEM_MASK			0x321U /* ASI0 ASI5 ASI8 ASI9 */
#define DDR_SEC_CFG_AP_MASK			(~(DDR_SEC_CFG_MODEM_MASK))

#define DDR_MPU_CFG_SIZE_4G  0
#define DDR_MPU_CFG_SIZE_8G  1
#define DDR_MPU_CFG_SIZE_16G 2
#define DDR_MPU_CFG_SIZE_32G 3
#define DDR_GRANULARITY_SIZE_32K  0x8000
#define DDR_GRANULARITY_SIZE_64K  0x10000
#define DDR_GRANULARITY_SIZE_128K 0x20000
#define DDR_GRANULARITY_SIZE_256K 0x40000

#define MATRIX_OHOT_START_BIT		1
#define MATRIX_SYS_ADDR_START_BIT	1

#define DDR_TEST_LPDDR5_MATRIX_0	0x3CE34CU
#define DDR_TEST_LPDDR5_MATRIX_1	0x3080000U
#define DDR_TEST_LPDDR5_MATRIX_2	0x81C6144U
#define DDR_TEST_LPDDR5_MATRIX_3	0x1000B289U
#define DDR_TEST_LPDDR5_MATRIX_4	0x15513491U
#define DDR_TEST_LPDDR5_MATRIX_5	0x1A6585D6U

#define DDR_TEST_LPDDR4_MATRIX_0	0xE34C000U
#define DDR_TEST_LPDDR4_MATRIX_1	0x3080000U
#define DDR_TEST_LPDDR4_MATRIX_2	0x81C6144U
#define DDR_TEST_LPDDR4_MATRIX_3	0xF00B289U
#define DDR_TEST_LPDDR4_MATRIX_4	0x144D2450U
#define DDR_TEST_LPDDR4_MATRIX_5	0x19617595U

#define DDR_TEST_LPDDR5_MATRIX_BG_XOR_0	0x800U
#define DDR_TEST_LPDDR5_MATRIX_BG_XOR_1	0x1000U
#define DDR_TEST_LPDDR5_MATRIX_BA_XOR_0	0x2000U
#define DDR_TEST_LPDDR5_MATRIX_BA_XOR_1	0x4000U
#define DDR_TEST_LPDDR5_MATRIX_BA_XOR_2	0x0U

#define DDR_TEST_LPDDR4_MATRIX_BG_XOR_0	0x0U
#define DDR_TEST_LPDDR4_MATRIX_BG_XOR_1	0x0U
#define DDR_TEST_LPDDR4_MATRIX_BA_XOR_0	0x800U
#define DDR_TEST_LPDDR4_MATRIX_BA_XOR_1	0x1000U
#define DDR_TEST_LPDDR4_MATRIX_BA_XOR_2	0x2000U

#define DDR_WR_PRE_LEN_0T	0U
#define DDR_WR_PRE_LEN_1T	1U
#define DDR_WR_PRE_LEN_2T	2U
#define DDR_WR_PRE_LEN_3T	3U

#define DDR_WR_PST_LEN_0P5T	0U
#define DDR_WR_PST_LEN_1P5T	1U

#define DDR_RD_PRE_LEN_1T	0U
#define DDR_RD_PRE_LEN_2T	1U
#define DDR_RD_PRE_LEN_4T	2U

#define DDR_RD_PRE_MODE_STATIC	0U
#define DDR_RD_PRE_MODE_TOGGLE	1U

#define DDR_NORMAL_REG_BITNUM	32

/* size */
#define DDR_SIZE_256MB			256
#define DDR_SIZE_384MB			384
#define DDR_SIZE_512MB			512
#define DDR_SIZE_768MB			768
#define DDR_SIZE_1024MB			1024
#define DDR_SIZE_1536MB			1536
#define DDR_SIZE_2048MB			2048
#define DDR_SIZE_3072MB			3072
#define DDR_SIZE_4096MB			4096
#define DDR_SIZE_6144MB			6144
#define DDR_SIZE_8192MB			8192
#define DDR_SIZE_12288MB		12288
#define DDR_SIZE_16384MB		16384
#define DDR_SIZE_32768MB		32768
#define DDR_SIZE_3GB			3
#define DDR_SIZE_4GB			4
#define DDR_SIZE_6GB			6
#define DDR_SIZE_8GB			8
#define DDR_SIZE_10GB			10
#define DDR_SIZE_12GB			12
#define DDR_SIZE_16GB			16
#define DDR_SIZE_32GB			32

/* capacity */
#define DDR_CAPACITY_1KB		0x400U
#define DDR_CAPACITY_1MB		0x100000U

#define DDR_SIZE_GBTOMB(size_gbyte)			((size_gbyte) * DDR_CAPACITY_1KB)
#define DDR_SIZE_MBTOGB(size_mbyte)			((size_mbyte) / DDR_CAPACITY_1KB)
#define DDR_SIZE_MBTOB(size_mbyte)			((size_mbyte) * DDR_CAPACITY_1MB)

#define MODEREG01_MR1_START				0
#define MODEREG01_MR1_END				7
#define MODEREG01_MR2_START				8
#define MODEREG01_MR2_END				15
#define MODEREG01_MR3_START				16
#define MODEREG01_MR3_END				23
#define MODEREG01_MR11_START			24
#define MODEREG01_MR11_END				31

#define MODEREG23_LPDDR4_MR22_START		0
#define MODEREG23_LPDDR4_MR22_END		7
#define MODEREG23_LPDDR4_MR23_START		8
#define MODEREG23_LPDDR4_MR23_END		15

#define MODEREG23_LPDDR5_MR17_START		0
#define MODEREG23_LPDDR5_MR17_END		7
#define MODEREG23_LPDDR5_MR18_START		8
#define MODEREG23_LPDDR5_MR18_END		15
#define MODEREG23_LPDDR5_MR16_START		16
#define MODEREG23_LPDDR5_MR16_END		23
#define MODEREG23_LPDDR5_MR30_START		24
#define MODEREG23_LPDDR5_MR30_END		31

#define MODEREG45_LPDDR4_MR15_START		0
#define MODEREG45_LPDDR4_MR15_END		7
#define MODEREG45_LPDDR4_MR20_START		8
#define MODEREG45_LPDDR4_MR20_END		15
#define MODEREG45_LPDDR4_MR32_START		16
#define MODEREG45_LPDDR4_MR32_END		23
#define MODEREG45_LPDDR4_MR40_START		24
#define MODEREG45_LPDDR4_MR40_END		31

#define MODEREG45_LPDDR5_MR31_START		0
#define MODEREG45_LPDDR5_MR31_END		7
#define MODEREG45_LPDDR5_MR32_START		8
#define MODEREG45_LPDDR5_MR32_END		15
#define MODEREG45_LPDDR5_MR33_START		16
#define MODEREG45_LPDDR5_MR33_END		23
#define MODEREG45_LPDDR5_MR34_START		24
#define MODEREG45_LPDDR5_MR34ND			31

#define MODEREG67_MR13_START			0
#define MODEREG67_MR13_END				7
#define MODEREG67_MR14_START			8
#define MODEREG67_MR14_END				15
#define MODEREG67_MR12_START			16
#define MODEREG67_MR12_END				23
#define MODEREG67_MR15_START			24
#define MODEREG67_MR15_END				31

/* PACK SFC */
#define SW_MRW_JEDEC_MRW_FORMAT		0x0U
#define SW_MRW_NON_JEDEC_FORMAT		0x1U

#define TMRS_CODE_PHASE1_SEL		0x0U
#define TMRS_CODE_TMRS_LOCK			0x093U
#define TMRS_CODE_MR31_ENABLE		0x720U
#define TMRS_MA_CODE				0x9U
#define TMRS_CODE_INPUT_CMD_NUM		5
#define TMRS_CODE_INPUT_GET_CMD(code, cmd_id)		((code >>  (4 * cmd_id)) & 0xFU)

#define TMRS_MODE_ENTER_STEP1			0x20U
#define TMRS_MODE_ENTER_STEP2			0x20U
#define TMRS_MODE_ENTER_STEP3			0x20U
#define TMRS_MODE_ENTER_STEP4			0x7FU

/* SFC */
#define SFC_CMD_READ				0x1U
#define SFC_CMD_WRITE				0x2U
#define SFC_CMD_MWR					0x3U
#define SFC_CMD_ACTIVE				0x4U
#define SFC_CMD_ANYCMD				0x6U
#define SFC_CMD_PRE					0x8U
#define SFC_CMD_VREFCA				0xCU
#define SFC_CMD_WRP					0xDU
#define SFC_CMD_DFIUPD				0xEU
#define SFC_CMD_WL					0xFU
#define SFC_CMD_AREF				0x10U
#define SFC_CMD_PD					0x11U
#define SFC_CMD_XPD					0x12U
#define SFC_CMD_CAS					0x13U
#define SFC_CMD_MPC					0x14U
#define SFC_CMD_SREF				0x15U
#define SFC_CMD_SRDSM				0x16U
#define SFC_CMD_SRPD				0x17U
#define SFC_CMD_XSREF				0x18U
#define SFC_CMD_MRW					0x19U
#define SFC_CMD_MRR					0x1BU
#define SFC_CMD_WFF					0x1CU
#define SFC_CMD_RFF					0x1DU
#define SFC_CMD_RDC					0x1EU
#define SFC_CMD_NOP					0x1FU

#define SFC_CMD_MASK				0x1FU
#define SFC_CMD_OFFSET				0

#define SFC_TIM_TRP					0x0U
#define SFC_TIM_TXARD				0x1U
#define SFC_TIM_TSR					0x2U
#define SFC_TIM_TSRE				0x3U
#define SFC_TIM_TCKE				0x4U
#define SFC_TIM_TZQCS				0x5U
#define SFC_TIM_TZQINIT				0x6U
#define SFC_TIM_TMRD				0x7U
#define SFC_TIM_TMRW				0x8U
#define SFC_TIM_TMRR				0x9U
#define SFC_TIM_TRFC				0xAU
#define SFC_TIM_TRCD				0xBU
#define SFC_TIM_TRESERVE			0xCU
#define SFC_TIM_TRESERVE1			0xDU
#define SFC_TIM_TLAST				0xEU
#define SFC_TIM_CMDQUE1				0xFU

#define SFC_TIM_MASK				0xFU
#define SFC_TIM_OFFSET				5

#define SFC_MRW_MA_OFFSET			9
#define SFC_MRW_MA_MASK				0xFFU

#define SFC_MRW_OP_OFFSET			17
#define SFC_MRW_OP_MASK				0xFFU

#define SFC_MRR_MA_OFFSET			9
#define SFC_MRR_MA_MASK				0xFFU

#define SFC_MRR_OP_MASK				0xFFU
#define SFC_MRR_SFC_MASK			0xFFFFU

#define SFC_MRR_OP_LOWERBYTE_START	0
#define SFC_MRR_OP_LOWERBYTE_END	7
#define SFC_MRR_OP_UPPERBYTE_START	8
#define SFC_MRR_OP_UPPERBYTE_END	15

#define SFC_MPC_OP_OFFSET			9
#define SFC_MPC_OP_MASK				0xFFU

#define SFC_ACTIVE_ROW_OFFSET		9
#define SFC_ACTIVE_ROW_MASK			0x3FFFFU

#define SFC_ACTIVE_BANK_OFFSET		27
#define SFC_ACTIVE_BANK_MASK		0x1FU

#define SFC_PRE_A_OFFSET			9
#define SFC_PRE_A					0x400U

#define SFC_WRITE_COL_OFFSET		9
#define SFC_WRITE_COL_MASK			0xFFFU

#define SFC_WRITE_BANK_OFFSET		27
#define SFC_WRITE_BANK_MASK			0x1FU

#define SFC_READ_COL_OFFSET			9
#define SFC_READ_COL_MASK			0xFFFU

#define SFC_READ_BANK_OFFSET		27
#define SFC_READ_BANK_MASK			0x1FU

#define SFC_CAS_R_OFFSET			9
#define SFC_CAS_R_MASK				0x7U
#define SFC_CAS_R_FS				0x4U
#define SFC_CAS_R_OFF				0x7U

#define SFC_SR_A_OFFSET				9
#define SFC_SR_A_MASK				0x3FFFFU
#define SFC_SR_SRE_A_LPDDR4			0x18U
#define SFC_SR_SRX_A_LPDDR4			0x14U
#define SFC_SR_SRE_A_LPDDR5			0x0U
#define SFC_SR_SRX_A_LPDDR5			0x0U

#define SFC_REF_A_OFFSET			9
#define SFC_REF_A_MASK				0x3FFFFU
#define SFC_REF_A_PERBANK			0x0U
#define SFC_REF_A_ALLBANK			0x400U

#define SFC_REF_BANK_OFFSET			27
#define SFC_REF_BANK_MASK			0x1FU
#define SFC_REF_BANK_ALLBANK		0x0U


#define ACTIVE(bank, row)	((((bank) & SFC_ACTIVE_BANK_MASK) << SFC_ACTIVE_BANK_OFFSET) | (((row) & SFC_ACTIVE_ROW_MASK) << SFC_ACTIVE_ROW_OFFSET) | \
		(SFC_TIM_TRCD << SFC_TIM_OFFSET) | (SFC_CMD_ACTIVE << SFC_CMD_OFFSET))
#define PRECHARGE()	((SFC_PRE_A << SFC_PRE_A_OFFSET) | (SFC_TIM_TRP << SFC_TIM_OFFSET) | (SFC_CMD_PRE << SFC_CMD_OFFSET))
#define SFC_WRITE(bank, col) ((((bank) & SFC_WRITE_BANK_MASK) << SFC_WRITE_BANK_OFFSET) | (((col) & SFC_WRITE_COL_MASK) << 9) | \
		(SFC_TIM_TRESERVE << SFC_TIM_OFFSET) | (SFC_CMD_WRITE << SFC_CMD_OFFSET))
#define SFC_READ(bank, col) ((((bank) & SFC_READ_BANK_MASK) << SFC_READ_BANK_OFFSET) | (((col) & SFC_READ_COL_MASK) << SFC_READ_COL_OFFSET) | \
		(SFC_TIM_TRESERVE << SFC_TIM_OFFSET) | (SFC_CMD_READ << SFC_CMD_OFFSET)) /* wait_reserv */
#define MRW_TIM(op, ma, tim)	((((op) & SFC_MRW_OP_MASK) << SFC_MRW_OP_OFFSET) | (((ma) & SFC_MRW_MA_MASK) << SFC_MRW_MA_OFFSET) | \
        (((tim) & SFC_TIM_MASK) << SFC_TIM_OFFSET) | (SFC_CMD_MRW << SFC_CMD_OFFSET))
#define MRW(op, ma)	MRW_TIM(op, ma, SFC_TIM_TMRW)
#define MRR_TIM(ma, tim)	((((ma) & SFC_MRR_MA_MASK) << SFC_MRR_MA_OFFSET) | (((tim) & SFC_TIM_MASK) << SFC_TIM_OFFSET) | (SFC_CMD_MRR << SFC_CMD_OFFSET))
#define MRR(ma)	MRR_TIM(ma, SFC_TIM_TRESERVE1)
#define MPC(op, tim)	((((op) & SFC_MPC_OP_MASK) << SFC_MPC_OP_OFFSET) | (((tim) & SFC_TIM_MASK) << SFC_TIM_OFFSET) | (SFC_CMD_MPC << SFC_CMD_OFFSET))
#define CAS(r)	((((r) & SFC_CAS_R_MASK) << SFC_CAS_R_OFFSET) | (SFC_TIM_TLAST << SFC_TIM_OFFSET) | (SFC_CMD_CAS << SFC_CMD_OFFSET))
#define CAS_TIM(r, tim)	((((r) & SFC_CAS_R_MASK) << SFC_CAS_R_OFFSET) | (tim << SFC_TIM_OFFSET) | (SFC_CMD_CAS << SFC_CMD_OFFSET))
#define PD_TIM(tim) ((((tim) & SFC_TIM_MASK) << SFC_TIM_OFFSET) | (SFC_CMD_PD << SFC_CMD_OFFSET))
#define XPD_TIM(tim) ((((tim) & SFC_TIM_MASK) << SFC_TIM_OFFSET) | (SFC_CMD_XPD << SFC_CMD_OFFSET))
#define SREF(a)	((((a) & SFC_SR_A_MASK) << SFC_SR_A_OFFSET) | (SFC_TIM_TSR << SFC_TIM_OFFSET) | (SFC_CMD_SREF << SFC_CMD_OFFSET))
#define XSREF(a)	((((a) & SFC_SR_A_MASK) << SFC_SR_A_OFFSET) | (SFC_TIM_TSRE << SFC_TIM_OFFSET) | (SFC_CMD_XSREF << SFC_CMD_OFFSET))
#define AREF(bank, a)	((((bank) & SFC_REF_BANK_MASK) << SFC_REF_BANK_OFFSET) | (((a) & SFC_REF_A_MASK) << SFC_REF_A_OFFSET) | \
		(SFC_TIM_TRFC << SFC_TIM_OFFSET) | (SFC_CMD_AREF << SFC_CMD_OFFSET))

#define SFC_ANYCMD_BEAT_2T_LPDDR5				1
#define SFC_ANYCMD_BEAT_1T_LPDDR5				0

#define SFC_ANYCMD_LOW_R0_OFFSET_LPDDR5			9
#define SFC_ANYCMD_LOW_R0_MASK_LPDDR5			0x7FU

#define SFC_ANYCMD_LOW_R1_OFFSET_LPDDR5			16
#define SFC_ANYCMD_LOW_R1_MASK_LPDDR5			0x7FU

#define SFC_ANYCMD_LOW_R2_OFFSET_LPDDR5			23
#define SFC_ANYCMD_LOW_R2_MASK_LPDDR5			0x7FU

#define SFC_ANYCMD_R3_MASK_LPDDR5				0x7FU
#define SFC_ANYCMD_LOW_R3_CA0TO1_OFFSET_LPDDR5	30
#define SFC_ANYCMD_LOW_R3_CA0TO1_MASK_LPDDR5	0x3U
#define SFC_ANYCMD_HIGH_R3_CA2TO6_OFFSET_LPDDR5	16
#define SFC_ANYCMD_HIGH_R3_CA2TO6_MASK_LPDDR5	0x1FU

#define SFC_ANYCMD_HIGH_BEAT_OFFSET_LPDDR5		31
#define SFC_ANYCMD_HIGH_BEAT_MASK_LPDDR5		0x1U

#define SFC_ANYCMD_CA0TO1_START					0
#define SFC_ANYCMD_CA0TO1_END					1
#define SFC_ANYCMD_CA2TO6_START					2
#define SFC_ANYCMD_CA2TO6_END					6

#define ANYCMD_LOW_TIM_LPDDR5(r0, r1, r2, r3, tim)	\
	((GET_CACHE(((r3) & SFC_ANYCMD_R3_MASK_LPDDR5), SFC_ANYCMD_CA0TO1_START, SFC_ANYCMD_CA0TO1_END) << SFC_ANYCMD_LOW_R3_CA0TO1_OFFSET_LPDDR5) | \
	(((r2) & SFC_ANYCMD_LOW_R2_MASK_LPDDR5) << SFC_ANYCMD_LOW_R2_OFFSET_LPDDR5) | \
	(((r1) & SFC_ANYCMD_LOW_R1_MASK_LPDDR5) << SFC_ANYCMD_LOW_R1_OFFSET_LPDDR5) | \
	(((r0) & SFC_ANYCMD_LOW_R0_MASK_LPDDR5) << SFC_ANYCMD_LOW_R0_OFFSET_LPDDR5) | \
	(((tim) & SFC_TIM_MASK) << SFC_TIM_OFFSET) | \
	(SFC_CMD_ANYCMD << SFC_CMD_OFFSET))

#define ANYCMD_LOW_LPDDR5(r0, r1, r2, r3)	ANYCMD_LOW_TIM_LPDDR5(r0, r1, r2, r3, SFC_TIM_TRESERVE1)

#define ANYCMD_HIGH_LPDDR5(r3, beat)	\
	((((beat) & SFC_ANYCMD_HIGH_BEAT_MASK_LPDDR5) << SFC_ANYCMD_HIGH_BEAT_OFFSET_LPDDR5) | \
	(GET_CACHE(((r3) & SFC_ANYCMD_R3_MASK_LPDDR5), SFC_ANYCMD_CA2TO6_START, SFC_ANYCMD_CA2TO6_END) << SFC_ANYCMD_HIGH_R3_CA2TO6_OFFSET_LPDDR5))

#define SFC_ANYCMD_BEAT_4T_LPDDR4				1
#define SFC_ANYCMD_BEAT_2T_LPDDR4				0

#define SFC_ANYCMD_LOW_R0_OFFSET_LPDDR4			9
#define SFC_ANYCMD_LOW_R0_MASK_LPDDR4			0x3FU

#define SFC_ANYCMD_LOW_R1_OFFSET_LPDDR4			15
#define SFC_ANYCMD_LOW_R1_MASK_LPDDR4			0x3FU

#define SFC_ANYCMD_LOW_R2_OFFSET_LPDDR4			21
#define SFC_ANYCMD_LOW_R2_MASK_LPDDR4			0x3FU

#define SFC_ANYCMD_R3_MASK_LPDDR4				0x3FU
#define SFC_ANYCMD_LOW_R3_CA1TO5_OFFSET_LPDDR4	27
#define SFC_ANYCMD_LOW_R3_CA1TO5_MASK_LPDDR4	0x1FU
#define SFC_ANYCMD_HIGH_R3_CA0_OFFSET_LPDDR4	16
#define SFC_ANYCMD_HIGH_R3_CA0_MASK_LPDDR4		0x1U

#define SFC_ANYCMD_HIGH_BEAT_OFFSET_LPDDR4		31
#define SFC_ANYCMD_HIGH_BEAT_MASK_LPDDR4		0x1U

#define SFC_ANYCMD_CA0_START					0
#define SFC_ANYCMD_CA0_END						0
#define SFC_ANYCMD_CA1TO5_START					1
#define SFC_ANYCMD_CA1TO5_END					5

#define ANYCMD_LOW_TIM_LPDDR4(r0, r1, r2, r3, tim)	\
	((GET_CACHE(((r3) & SFC_ANYCMD_R3_MASK_LPDDR4), SFC_ANYCMD_CA1TO5_START, SFC_ANYCMD_CA1TO5_END) << SFC_ANYCMD_LOW_R3_CA1TO5_OFFSET_LPDDR4) | \
	(((r2) & SFC_ANYCMD_LOW_R2_MASK_LPDDR4) << SFC_ANYCMD_LOW_R2_OFFSET_LPDDR4) | \
	(((r1) & SFC_ANYCMD_LOW_R1_MASK_LPDDR4) << SFC_ANYCMD_LOW_R1_OFFSET_LPDDR4) | \
	(((r0) & SFC_ANYCMD_LOW_R0_MASK_LPDDR4) << SFC_ANYCMD_LOW_R0_OFFSET_LPDDR4) | \
	(((tim) & SFC_TIM_MASK) << SFC_TIM_OFFSET) | \
	(SFC_CMD_ANYCMD << SFC_CMD_OFFSET))

#define ANYCMD_LOW_LPDDR4(r0, r1, r2, r3)	ANYCMD_LOW_TIM_LPDDR4(r0, r1, r2, r3, SFC_TIM_TRESERVE1)

#define ANYCMD_HIGH_LPDDR4(r3, beat)	\
	((((beat) & SFC_ANYCMD_HIGH_BEAT_MASK_LPDDR4) << SFC_ANYCMD_HIGH_BEAT_OFFSET_LPDDR4) | \
	(GET_CACHE(((r3) & SFC_ANYCMD_R3_MASK_LPDDR4), SFC_ANYCMD_CA0_START, SFC_ANYCMD_CA0_END) << SFC_ANYCMD_HIGH_R3_CA0_OFFSET_LPDDR4))

#define MPC_NOP_LPDDR4				MPC(DRAM_MPC_NOP_OP_LPDDR4, SFC_TIM_TMRD)
#define MPC_READ_LPDDR4				MPC(DRAM_MPC_RDFIFO_OP_LPDDR4, SFC_TIM_TLAST)
#define MPC_WRITE_LPDDR4			MPC(DRAM_MPC_WRFIFO_OP_LPDDR4, SFC_TIM_TLAST)
#define MPC_START_OSC_LPDDR4		MPC(DRAM_MPC_START_DQS_OSC_OP_LPDDR4, SFC_TIM_TMRD)
#define MPC_ZQCAL_START_LPDDR4		MPC(DRAM_MPC_ZQCALSTART_OP_LPDDR4, SFC_TIM_TRESERVE)
#define MPC_ZQCAL_LATCH_LPDDR4		MPC(DRAM_MPC_ZQCALLATCH_OP_LPDDR4, SFC_TIM_TZQCS)
#define MPC_START_OSC_LPDDR5		MPC(DRAM_MPC_START_WCK2DQI_OSC_OP_LPDDR5, SFC_TIM_TMRD)
#define MPC_ZQCAL_START_TIM_LPDDR5(tim)		MPC(DRAM_MPC_ZQCALSTART_OP_LPDDR5, tim)
#define MPC_ZQCAL_LATCH_LPDDR5		MPC(DRAM_MPC_ZQCALLATCH_OP_LPDDR5, SFC_TIM_TZQCS)
#define CAS_FS_LPDDR5				CAS(SFC_CAS_R_FS)
#define CAS_OFF_LPDDR5				CAS(SFC_CAS_R_OFF)
#define XSREF_LPDDR4				XSREF(SFC_SR_SRX_A_LPDDR4)
#define XSREF_LPDDR5				XSREF(SFC_SR_SRX_A_LPDDR5)
#define XSREF_DSM				(XPD_TIM(SFC_TIM_TRESERVE) | (1U << SFC_SR_A_OFFSET))
#define AREF_ALLBANK				AREF(SFC_REF_BANK_ALLBANK, SFC_REF_A_ALLBANK)

#define REG_EN_FOR_RANK(rank_num)          ((0x1U << (rank_num)) - 1)

/* DRAM */
#define DRAM_MPC_NOP_OP_LPDDR4						0U
#define DRAM_MPC_RDFIFO_OP_LPDDR4					0x41U
#define DRAM_MPC_WRFIFO_OP_LPDDR4					0x47U
#define DRAM_MPC_START_DQS_OSC_OP_LPDDR4			0x4BU
#define DRAM_MPC_ZQCALSTART_OP_LPDDR4				0x4FU
#define DRAM_MPC_ZQCALLATCH_OP_LPDDR4				0x51U
#define DRAM_MPC_START_WCK2DQI_OSC_OP_LPDDR5		0x81U
#define DRAM_MPC_ZQCALSTART_OP_LPDDR5				0x85U
#define DRAM_MPC_ZQCALLATCH_OP_LPDDR5				0x86U

#define DRAM_MR3_OP_PUCAL_LPDDR4_OFFSET				0
#define DRAM_MR3_OP_DBIRD_LPDDR4_OFFSET				6
#define DRAM_MR3_OP_DBIWR_LPDDR4_OFFSET				7

#define DRAM_MR3_OP_PUCAL_0P5VDDQ_LPDDR4			0x1U
#define DRAM_MR3_OP_DBIRD_EN_LPDDR4					0x1U
#define DRAM_MR3_OP_DBIRD_DIS_LPDDR4				0x0U
#define DRAM_MR3_OP_DBIWR_EN_LPDDR4					0x1U
#define DRAM_MR3_OP_DBIWR_DIS_LPDDR4				0x0U
#define DRAM_MR4_OP_SRABORT_LPDDR4_OFFSET			3
#define DRAM_MR4_OP_PPRE_LPDDR4_OFFSET				4
#define DRAM_MR4_OP_THERMALOFFSET_LPDDR4_START		5
#define DRAM_MR4_OP_THERMALOFFSET_LPDDR4_END		6
#define DRAM_MR4_OP_SRABORT_DIS_LPDDR4			0x0U
#define DRAM_MR4_OP_SRABORT_EN_LPDDR4			0x1U
#define DRAM_MR4_OP_PPRE_EXIT_LPDDR4			0x0U
#define DRAM_MR4_OP_PPRE_ENTER_LPDDR4			0x1U
#define DRAM_MR4_OP_THERMALOFFSET_NON_LPDDR4			0x0U
#define DRAM_MR4_OP_THERMALOFFSET_FIVEDEGREE_LPDDR4		0x1U
#define DRAM_MR4_OP_THERMALOFFSET_TENDEGREE_LPDDR4		0x2U

#define DRAM_MR11_OP_DQODT_LPDDR4_START				0
#define DRAM_MR11_OP_DQODT_LPDDR4_END				2
#define DRAM_MR11_OP_CAODT_LPDDR4_START				4
#define DRAM_MR11_OP_CAODT_LPDDR4_END				6

#define DRAM_MR12_OP_VREFCA_LPDDR4_START			0
#define DRAM_MR12_OP_VREFCA_LPDDR4_END				5
#define DRAM_MR12_OP_VRCA_LPDDR4_OFFSET				6
#define DRAM_MR12_OP_CBTMODE_LPDDR4_OFFSET			7

#define DRAM_MR12_OP_CBTMODE_MODE1_LPDDR4			0x0U
#define DRAM_MR12_OP_CBTMODE_MODE2_LPDDR4			0x1U

#define DRAM_MR13_OP_VRCG_LPDDR4_OFFSET				3
#define DRAM_MR13_OP_RRO_LPDDR4_OFFSET				4
#define DRAM_MR13_OP_FSPWR_LPDDR4_OFFSET			6
#define DRAM_MR13_OP_FSPOP_LPDDR4_OFFSET			7

#define DRAM_MR13_OP_VRCG_EN_LPDDR4					0x1U
#define DRAM_MR13_OP_VRCG_DIS_LPDDR4				0x0U
#define DRAM_MR13_OP_RRO_EN_LPDDR4					0x1U
#define DRAM_MR13_OP_RRO_DIS_LPDDR4					0x0U

#define DRAM_MR14_OP_VREFDQ_LPDDR4_START			0
#define DRAM_MR14_OP_VREFDQ_LPDDR4_END				5
#define DRAM_MR14_OP_VRDQ_LPDDR4_OFFSET				6

#define DRAM_MR15_OP_LOWERBYTE_INVERT_LPDDR4_START		0
#define DRAM_MR15_OP_LOWERBYTE_INVERT_LPDDR4_END		7
#define DRAM_MR15_OP_LOWERBYTE_INVERT_DEFAULT_LPDDR4	0x55U
#define DRAM_MR15_OP_LOWERBYTE_INVERT_NOCROSSTALK_LPDDR4		0x0U

#define DRAM_MR20_OP_UPPERBYTE_INVERT_LPDDR4_START		0
#define DRAM_MR20_OP_UPPERBYTE_INVERT_LPDDR4_END		7
#define DRAM_MR20_OP_UPPERBYTE_INVERT_DEFAULT_LPDDR4	0x55U
#define DRAM_MR20_OP_UPPERBYTE_INVERT_NOCROSSTALK_LPDDR4		0x0U

#define DRAM_MR21_OP_SINGLEENDEDMODE_LPDDR4_OFFSET	5

#define DRAM_MR22_OP_SOCODT_LPDDR4_START			0
#define DRAM_MR22_OP_SOCODT_LPDDR4_END				2
#define DRAM_MR22_OP_ODTECK_LPDDR4_OFFSET			3
#define DRAM_MR22_OP_ODTDCS_LPDDR4_OFFSET			4
#define DRAM_MR22_OP_ODTDCA_LPDDR4_OFFSET			5
#define DRAM_MR22_OP_X8ODTD_LOWERBYTE_LPDDR4_OFFSET	6
#define DRAM_MR22_OP_X8ODTD_UPPERBYTE_LPDDR4_OFFSET	7

#define DRAM_MR22_OP_ODTECK_EN_LPDDR4				0U
#define DRAM_MR22_OP_ODTECK_DIS_LPDDR4				1U
#define DRAM_MR22_OP_ODTDCS_EN_LPDDR4				0U
#define DRAM_MR22_OP_ODTDCS_DIS_LPDDR4				1U
#define DRAM_MR22_OP_ODTDCA_EN_LPDDR4				0U
#define DRAM_MR22_OP_ODTDCA_DIS_LPDDR4				1U
#define DRAM_MR22_OP_X8ODTD_LOWERBYTE_EN_LPDDR4		0U
#define DRAM_MR22_OP_X8ODTD_LOWERBYTE_DIS_LPDDR4	1U
#define DRAM_MR22_OP_X8ODTD_UPPERBYTE_EN_LPDDR4		0U
#define DRAM_MR22_OP_X8ODTD_UPPERBYTE_DIS_LPDDR4	1U

#define DRAM_MR24_OP_RDCA_SUPPORT_LPDDR5X_OFFSET	3U

#define DRAM_MR31_OP_BYTEMODEVREFSELECTION_LPDDR4_START			6
#define DRAM_MR31_OP_BYTEMODEVREFSELECTION_LPDDR4_END			7

#define DRAM_MR31_OP_BYTEMODEVREFSELECTION_ALLBYTE_LPDDR4					0x0U
#define DRAM_MR31_OP_BYTEMODEVREFSELECTION_LOWERBYTE_LPDDR4					0x2U
#define DRAM_MR31_OP_BYTEMODEVREFSELECTION_UPPERBYTE_LPDDR4					0x1U

#define DRAM_MR51_OP_SEQERD_LPDDR4_OFFSET			1
#define DRAM_MR51_OP_SEQEWR_LPDDR4_OFFSET			2
#define DRAM_MR51_OP_SECE_LPDDR4_OFFSET				3

#define DRAM_MR51_OP_SEQERD_SE_LPDDR4				0x1U
#define DRAM_MR51_OP_SEQERD_DI_LPDDR4				0x0U
#define DRAM_MR51_OP_SEQEWR_SE_LPDDR4				0x1U
#define DRAM_MR51_OP_SEQEWR_DI_LPDDR4				0x0U
#define DRAM_MR51_OP_SECE_SE_LPDDR4					0x1U
#define DRAM_MR51_OP_SECE_DI_LPDDR4					0x0U

#define DRAM_MR1_OP_CKMODE_LPDDR5_OFFSET			3

#define DRAM_MR1_OP_CKMODE_SE_LPDDR5				0x1U
#define DRAM_MR1_OP_CKMODE_DI_LPDDR5				0x0U

#define DRAM_MR3_OP_PDDS_LPDDR5_START				0
#define DRAM_MR3_OP_PDDS_LPDDR5_END					2
#define DRAM_MR3_OP_DBIRD_LPDDR5_OFFSET				6
#define DRAM_MR3_OP_DBIWR_LPDDR5_OFFSET				7

#define DRAM_MR3_OP_DBIRD_EN_LPDDR5					0x1U
#define DRAM_MR3_OP_DBIRD_DIS_LPDDR5				0x0U
#define DRAM_MR3_OP_DBIWR_EN_LPDDR5					0x1U
#define DRAM_MR3_OP_DBIWR_DIS_LPDDR5				0x0U

#define DRAM_MR4_OP_ZQMASTER_LPDDR5_OFFSET			6

#define DRAM_MR4_OP_ZQMASTER_YES_LPDDR5				0x1U

#define DRAM_MR10_OP_RPSTMODE_LPDDR5_OFFSET			0
#define DRAM_MR10_OP_WCKPST_LPDDR5_START			2
#define DRAM_MR10_OP_WCKPST_LPDDR5_END				3
#define DRAM_MR10_OP_RDQSPRE_LPDDR5_START			4
#define DRAM_MR10_OP_RDQSPRE_LPDDR5_END				5
#define DRAM_MR10_OP_RDQSPST_LPDDR5_START			6
#define DRAM_MR10_OP_RDQSPST_LPDDR5_END				7

#define DRAM_MR11_OP_DQODT_LPDDR5_START				0
#define DRAM_MR11_OP_DQODT_LPDDR5_END				2
#define DRAM_MR11_OP_NTODTEN_LPDDR5_OFFSET			3
#define DRAM_MR11_OP_CAODT_LPDDR5_START				4
#define DRAM_MR11_OP_CAODT_LPDDR5_END				6

#define DRAM_MR11_OP_DQODT_MAX_LPDDR5				0x6U
#define DRAM_MR11_OP_DQODT_DIS_LPDDR5				0x0U
#define DRAM_MR11_OP_CAODT_MAX_LPDDR5				0x6U
#define DRAM_MR11_OP_CAODT_DIS_LPDDR5				0x0U

#define DRAM_MR12_OP_VREFCA_LPDDR5_START			0
#define DRAM_MR12_OP_VREFCA_LPDDR5_END				6
#define DRAM_MR12_OP_VBS_LPDDR5_OFFSET				7

#define DRAM_MR12_OP_VBS_LOWERBYTE_LPDDR5			0x0U
#define DRAM_MR12_OP_VBS_UPPERBYTE_LPDDR5			0x1U

#define DRAM_MR13_OP_DMI_MODE_LPDDR5_OFFSET			4
#define DRAM_MR13_OP_CBTMODE_LPDDR5_OFFSET			6

#define DRAM_MR13_OP_DMI_MODE1_LPDDR5				0x0U
#define DRAM_MR13_OP_DMI_MODE2_LPDDR5				0x1U

#define DRAM_MR14_OP_VREFDQ_LPDDR5_START			0
#define DRAM_MR14_OP_VREFDQ_LPDDR5_END				6
#define DRAM_MR14_OP_VDLC_LPDDR5_OFFSET				7

#define DRAM_MR14_OP_VDLC_UPPERBYTE_MR15_LPDDR5		0x0U
#define DRAM_MR14_OP_VDLC_UPPERBYTE_MR14_LPDDR5		0x1U

#define DRAM_MR15_OP_VREFDQ_LPDDR5_START			0
#define DRAM_MR15_OP_VREFDQ_LPDDR5_END				6

#define DRAM_MR16_OP_FSPWR_LPDDR5_START				0
#define DRAM_MR16_OP_FSPWR_LPDDR5_END				1
#define DRAM_MR16_OP_FSPOP_LPDDR5_START				2
#define DRAM_MR16_OP_FSPOP_LPDDR5_END				3
#define DRAM_MR16_OP_CBT_LPDDR5_START				4
#define DRAM_MR16_OP_CBT_LPDDR5_END					5
#define DRAM_MR16_OP_VRCG_LPDDR5_OFFSET				6
#define DRAM_MR16_OP_CBTPHASE_LPDDR5_OFFSET			7

#define DRAM_MR16_OP_FSPOP_LPDDR5_MASK				0x1U

#define DRAM_MR16_OP_CBT_EN_LPDDR5					0x2U
#define DRAM_MR16_OP_CBT_DIS_LPDDR5					0x0U
#define DRAM_MR16_OP_VRCG_EN_LPDDR5					0x1U
#define DRAM_MR16_OP_VRCG_DIS_LPDDR5				0x0U
#define DRAM_MR16_OP_CBTPHASE_CKRISE_LPDDR5			0x0U
#define DRAM_MR16_OP_CBTPHASE_CKFALL_LPDDR5			0x1U

#define DRAM_MR17_OP_ODTDCK_LPDDR5_OFFSET			3
#define DRAM_MR17_OP_ODTDCA_LPDDR5_OFFSET			5
#define DRAM_MR17_OP_SOCODT_LPDDR5_START			0
#define DRAM_MR17_OP_SOCODT_LPDDR5_END				2

#define DRAM_MR18_OP_WCKODT_LPDDR5_START			0
#define DRAM_MR18_OP_WCKODT_LPDDR5_END				2
#define DRAM_MR18_OP_WCKFM_LPDDR5_OFFSET			3
#define DRAM_MR18_OP_WCKON_LPDDR5_OFFSET			4
#define DRAM_MR18_OP_CKR_LPDDR5_OFFSET				7

#define DRAM_MR18_OP_WCKODT_MAX_LPDDR5				0x6U
#define DRAM_MR18_OP_WCKODT_DIS_LPDDR5				0x0U
#define DRAM_MR18_OP_CKR_RATIO_4T1_LPDDR5			0x0U
#define DRAM_MR18_OP_CKR_RATIO_2T1_LPDDR5			0x1U

#define DRAM_MR18_OP_WCKON_EN_LPDDR5				0x1U
#define DRAM_MR18_OP_WCKON_DIS_LPDDR5				0x0U

#define DRAM_MR19_OP_DVFSC_LPDDR5_START				0
#define DRAM_MR19_OP_DVFSC_LPDDR5_END				1
#define DRAM_MR19_OP_DVFSQ_LPDDR5_START				2
#define DRAM_MR19_OP_DVFSQ_LPDDR5_END				3
#define DRAM_MR19_OP_WCK2DQOSCFM_LPDDR5_OFFSET			4

#define DRAM_MR19_OP_DVFSC_HIGHSPEED_LPDDR5			0x0U
#define DRAM_MR19_OP_DVFSC_LOWSPEED_LPDDR5			0x1U
#define DRAM_MR19_OP_DVFSQ_VDDQ0P5_LPDDR5			0x0U
#define DRAM_MR19_OP_DVFSQ_VDDQ0P3_LPDDR5			0x1U
#define DRAM_MR19_OP_WCK2DQOSCFM_LOWFREQ_LPDDR5		0x0U
#define DRAM_MR19_OP_WCK2DQOSCFM_HIGHFREQ_LPDDR5	0x1U

#define DRAM_MR20_OP_RDQS_LPDDR5_START				0
#define DRAM_MR20_OP_RDQS_LPDDR5_END				1
#define DRAM_MR20_OP_WCKMODE_LPDDR5_START			2
#define DRAM_MR20_OP_WCKMODE_LPDDR5_END				3

#define DRAM_MR20_OP_RDQS_SE_LPDDR5					0x1U
#define DRAM_MR20_OP_RDQS_DI_LPDDR5					0x2U
#define DRAM_MR20_OP_WCKMODE_SE_LPDDR5				0x1U
#define DRAM_MR20_OP_WCKMODE_DI_LPDDR5				0x0U

#define DRAM_MR21_OP_WDCFS_LPDDR5_OFFSET			0
#define DRAM_MR21_OP_RDCFS_LPDDR5_OFFSET			1
#define DRAM_MR21_OP_WXFS_LPDDR5_OFFSET				2
#define DRAM_MR21_OP_ODTDCSFS_LPDDR5_OFFSET			3
#define DRAM_MR21_OP_WDCFE_LPDDR5_OFFSET			4
#define DRAM_MR21_OP_RDCFE_LPDDR5_OFFSET			5
#define DRAM_MR21_OP_WXFE_LPDDR5_OFFSET				6
#define DRAM_MR21_OP_WXS_LPDDR5_OFFSET				7

#define DRAM_MR21_OP_WDCFS_NO_LPDDR5				0x0U
#define DRAM_MR21_OP_WDCFS_YES_LPDDR5				0x1U
#define DRAM_MR21_OP_RDCFS_NO_LPDDR5				0x0U
#define DRAM_MR21_OP_RDCFS_YES_LPDDR5				0x1U
#define DRAM_MR21_OP_WXFS_NO_LPDDR5					0x0U
#define DRAM_MR21_OP_WXFS_YES_LPDDR5				0x1U
#define DRAM_MR21_OP_ODTDCSFS_NO_LPDDR5				0x0U
#define DRAM_MR21_OP_ODTDCSFS_YES_LPDDR5			0x1U
#define DRAM_MR21_OP_WDCFE_DIS_LPDDR5				0x0U
#define DRAM_MR21_OP_WDCFE_EN_LPDDR5				0x1U
#define DRAM_MR21_OP_RDCFE_DIS_LPDDR5				0x0U
#define DRAM_MR21_OP_RDCFE_EN_LPDDR5				0x1U
#define DRAM_MR21_OP_WXFE_DIS_LPDDR5				0x0U
#define DRAM_MR21_OP_WXFE_EN_LPDDR5					0x1U
#define DRAM_MR21_OP_WXS_0_LPDDR5					0x0U
#define DRAM_MR21_OP_WXS_ALL_LPDDR5					0x1U

#define DRAM_MR22_OP_WECC_LPDDR5_START				4
#define DRAM_MR22_OP_WECC_LPDDR5_END				5
#define DRAM_MR22_OP_RECC_LPDDR5_START				6
#define DRAM_MR22_OP_RECC_LPDDR5_END				7

#define DRAM_MR22_OP_WECC_DIS_LPDDR5				0x0U
#define DRAM_MR22_OP_WECC_EN_LPDDR5					0x1U
#define DRAM_MR22_OP_RECC_DIS_LPDDR5				0x0U
#define DRAM_MR22_OP_RECC_EN_LPDDR5					0x1U

#define DRAM_MR26_OP_DCM_START_LPDDR5_OFFSET		0
#define DRAM_MR26_OP_DCM_FLIP_LPDDR5_OFFSET			1
#define DRAM_MR26_OP_DCML0_LPDDR5_OFFSET			2
#define DRAM_MR26_OP_DCML1_LPDDR5_OFFSET			3
#define DRAM_MR26_OP_DCMU0_LPDDR5_OFFSET			4
#define DRAM_MR26_OP_DCMU1_LPDDR5_OFFSET			5

#define DRAM_MR26_OP_DCM_START_LPDDR5				0x1U
#define DRAM_MR26_OP_DCM_STOP_LPDDR5				0x0U
#define DRAM_MR26_OP_DCM_FLIP_EN_LPDDR5				0x1U
#define DRAM_MR26_OP_DCM_FLIP_DIS_LPDDR5			0x0U

#define DRAM_MR28_OP_ZQMODE_LPDDR5_OFFSET			5

#define DRAM_MR30_OP_DCAL_LPDDR5_START				0
#define DRAM_MR30_OP_DCAL_LPDDR5_END				3
#define DRAM_MR30_OP_DCAU_LPDDR5_START				4
#define DRAM_MR30_OP_DCAU_LPDDR5_END				7

#define DRAM_MR69_OP_DCAL_LPDDR5_START				0
#define DRAM_MR69_OP_DCAL_LPDDR5_END				3
#define DRAM_MR69_OP_DCAU_LPDDR5_START				4
#define DRAM_MR69_OP_DCAU_LPDDR5_END				7

#define DRAM_MR31_OP_LOWERBYTE_INVERT_LPDDR5_START		0
#define DRAM_MR31_OP_LOWERBYTE_INVERT_LPDDR5_END		7
#define DRAM_MR31_OP_LOWERBYTE_INVERT_DEFAULT_LPDDR5	0x55U
#define DRAM_MR31_OP_LOWERBYTE_INVERT_NOCROSSTALK_LPDDR5		0x0U

#define DRAM_MR32_OP_UPPERBYTE_INVERT_LPDDR5_START		0
#define DRAM_MR32_OP_UPPERBYTE_INVERT_LPDDR5_END		7
#define DRAM_MR32_OP_UPPERBYTE_INVERT_DEFAULT_LPDDR5	0x55U
#define DRAM_MR32_OP_UPPERBYTE_INVERT_NOCROSSTALK_LPDDR5		0x0U

#define DRAM_MR37_OP_WCK2DQI_RUN_TIME_LPDDR5		0x40U

#define DRAM_MR41_OP_NTDQODT_LPDDR5_START			5
#define DRAM_MR41_OP_NTDQODT_LPDDR5_END				7

#define DRAM_MR41_OP_NTDQODT_DIS_LPDDR5				0x0U

#define DRAM_MR_OP_MASK								SFC_MRR_OP_MASK

#define DRAM_MR_ALL_BITS	0xFFU

#define CRC_SHA256_OUTLEN	8

/* reg default value */
#define DXCTRL_TRX0_DEFAULT		0x00170C13U
#define ACCTRL_TRX0_DEFAULT		0x04000221U
#define PHYINITCTRL_DEFAULT		0x0000000AU
#define AC_PLL_CTRL_AB_DEFAULT		0x411E411EU
#define PLLCTRL_DEFAULT			0xF30A0007U
#define PHYCLKGATED_DEFAULT		0x00002000U
#define AC_CTRL_1_DEFAULT		0x0000FF30U
#define PHYINITCTRL_DEFAULT		0x0000000AU

#define DDRXPU_INIT_DONE_MAGIC		0xFF42FE80U

#endif /* __DDR_DEFINE_H__ */
