$date
	Sat Oct 22 22:52:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#350073
b1 !
1"
#350074
b1 &
b1 %
1$
#350075
0"
#350078
1#
#350082
b0 &
b0 %
0#
0$
#1311608
b10001 !
1"
#1311610
b10001 &
b10001 %
1$
#1311611
0"
#1311614
b110100 &
b110100 %
#1311618
b11010 &
b11010 %
#1311622
b1101 &
b1101 %
#1311626
b101000 &
b101000 %
#1311630
b10100 &
b10100 %
#1311634
b1010 &
b1010 %
#1311638
b101 &
b101 %
#1311642
b10000 &
b10000 %
#1311646
b1000 &
b1000 %
#1311650
b100 &
b100 %
#1311654
b10 &
b10 %
#1311658
b1 &
b1 %
1#
#1311662
b0 &
0#
b0 %
0$
#2342388
b10110 !
1"
#2342390
b10110 &
b10110 %
1$
#2342391
0"
#2342394
b1011 &
b1011 %
#2342398
b100010 &
b100010 %
#2342402
b10001 &
b10001 %
#2342406
b110100 &
b110100 %
#2342410
b11010 &
b11010 %
#2342414
b1101 &
b1101 %
#2342418
b101000 &
b101000 %
#2342422
b10100 &
b10100 %
#2342426
b1010 &
b1010 %
#2342430
b101 &
b101 %
#2342434
b10000 &
b10000 %
#2342438
b1000 &
b1000 %
#2342442
b100 &
b100 %
#2342446
b10 &
b10 %
#2342450
b1 &
b1 %
1#
#2342454
b0 &
0#
b0 %
0$
#4500012
