<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>test3</spirit:name>
  <spirit:version>1.2</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test3_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>85dc9fde</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test3_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>85dc9fde</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a88a13b8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>angular_rate_x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>angular_rate_y</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>angular_rate_z</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>leds</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../edit_test3_v1_0.srcs/sources_1/new/axes.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test3_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test3_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d60bc417</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../edit_test3_v1_0.srcs/sources_1/new/axes.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test3_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test3_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/test3_v1_0/data/test3.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test3_v1_0/data/test3.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test3_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test3_v1_0/src/test3.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test3_v1_0/src/test3.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test3_v1_0/src/test3_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/test3_v1_2.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">test3_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>test3_v1.2</xilinx:displayName>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-03-06T03:37:21Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614bfa70_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7b7e85_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b33c188_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4546d3f0_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d325ab9_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef2dc63_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5dea3d_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472165f2_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11901497_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416d22af_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642c6777_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d9dbf8_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c934a75_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db298e0_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee76965_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b041c90_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2854b9_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cc3fdc_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6a8a1e_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f43a563_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ee6d74_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35770fd1_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323baa5_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f70bc82_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1695ad_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fedb84_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f334547_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2787ebed_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2b550a_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122950fc_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a3f6fa_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68edd055_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5d5a5e_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215cffaa_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba03f78_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e87b952_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0f4d0d_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9bf2ef_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd9561c_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5215e3f6_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c913974_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ad1088_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfb0269_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359eabed_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277b6bd3_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407481e7_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238f2c63_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb8e234_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d59c67f_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142c745c_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d9d126_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422fcd2b_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424b11c0_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42599e4f_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5795ab6a_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bcb059_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6787109c_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca17a8e_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149ef965_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364e8254_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b16f138_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632713af_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a48d48e_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9f69a4_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146a3f31_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2823cba8_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f9d4769_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5faf9fef_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c31dd8_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3794fd13_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42660424_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d31e98f_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307838f2_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675983f3_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117277ca_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdf072b_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef1702d_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2172f090_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ade840f_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fbb7e11_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed898ca_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7225a76f_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea555b_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396d9ab3_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44634602_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415b659f_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709a089c_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b64e7d_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575f6fcd_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e05bdb_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d02f34_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599d366f_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e451f6f_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5926484b_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7d362b_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152bfc77_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eef26ce_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20adc9ce_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13481db1_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ffeb7d_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb6d53b_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cea8745_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52020d0d_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb707ed_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d8f78a_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb56854_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6110d322_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30825f2e_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35837eac_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f5f199_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c2d00d_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a476e7_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3204d7cf_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6d2431_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d3e658_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6957a9_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fdcd56_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12562ccf_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8da295_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da8662a_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ab0927_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442d7c94_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3574dec9_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779d3fc3_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8d2df1_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4b5ea3_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8ca812_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21cec2e0_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1a1f5c_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1802cc25_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2632a60e_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ff4521_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca678f1_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd1c51b_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f53437a_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c6dc79_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc39f53_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d1c47d_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ebd4aa_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa056fa_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3404747b_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4f3ab3_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b493c1d_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f4c874_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc8da3_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7376d861_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f393ae_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69873acb_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378f5bf9_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e12bb0e_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e09a98d_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc4f6e_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91a4209_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ddc7cf_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7ae4ab_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374b97e5_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1793f25f_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d25843_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ead9d69_ARCHIVE_LOCATION">c:/Users/kuang/Documents/ECE532/gyro/ip_repo/test3_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4e9df8dc"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ef8ec050"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9facd46b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
