// Seed: 2395451200
module module_0 ();
  logic [-1  -  (  -1  ) : 1] id_1;
  ;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input uwire id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output wor id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output tri id_3;
  output wire id_2;
  input wire id_1;
  assign #id_5 id_3 = -1;
  logic id_6;
  ;
  assign id_5 = id_5;
  wire id_7;
endmodule
