Copyright (c) <2019> 
<University of Illinois at Urbana-Champaign>
All rights reserved.

Developed by:   

<ES CAD Group>
<University of Illinois at Urbana-Champaign>
<http://dchen.ece.illinois.edu/>

Permission is hereby granted, free of charge, to any person obtaining a copy of this IP suite and associated documentation file (the "IP Package"), to deal with the IP Package without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the IP Package, and to permit persons to whom the IP Package is furnished to do so, subject to the following conditions:

    * Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimers.
    * Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimers in the documentation and/or other materials provided with the distribution.
    * Neither the names of the Development Groups and the names of the Institutions, nor the names of its contributors may be used to endorse or promote products derived from this IP Package without specific prior written permission. 

THE IP PACKAGE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE CONTRIBUTORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE IP PACKAGE OR THE USE OR OTHER DEALINGS WITH THE IP PACKAGE. 

When referencing this application in a publication, please cite whichever paper(s) as appropriate:

[1] Zhang, X., Liu, X., Ramachandran, A., Zhuge, C., Tang, S., Ouyang, P., Cheng, Z., Rupnow, K. and Chen, D., 2017, September. High-performance video content recognition with long-term recurrent convolutional network for FPGA. In 2017 27th International Conference on Field Programmable Logic and Applications (FPL) (pp. 1-4). IEEE.

[2] Hao, C., Zhang, X., Li Y., Huang S., Xiong J., Rupnow K., Hwu W., Chen D., 2019, June. FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge. ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, June 2â€“6, 2019.