
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: ICer
#     Report Created on:  Sun Aug 24 23:36:51 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : SpyGlass(SpyGlass_vL-2016.06)
#                        clock-reset(SpyGlass_vL-2016.06)
#
#     Total Number of Generated Messages :         54
#     Number of Waived Messages          :         31
#     Number of Reported Messages        :         23
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                                      Line    Wt    Message
======================================================================================
[1]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ../rtl/SYSTEM_TOP.v                                                                       15      2     Module SYSTEM_TOP is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./system_top_spyglass/cdc/cdc_verify_struct/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './system_top_spyglass/cdc/cdc_verify_struct/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[1E]     Info_Case_Analysis      showSimVal              Info        ../rtl/SYSTEM_TOP.v                                                                       15      10    Information for set_case_analysis value propagation for design 'SYSTEM_TOP' is displayed
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/cdc_verify_struct ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias    Severity    File                                                                                               Line    Wt    Message
======================================================================================
[2E]     Ac_crossing01                    Info        ../rtl/SYSTEM_TOP.v                                                                                15      10    CrossingMatrix spreadsheet generated for design 'SYSTEM_TOP'
[6]      Ac_sync02                        Info        ../rtl/BIT_SYNC.v                                                                                  25      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[0][0], clocked by SYSTEM_TOP.REF_CLK, source flop SYSTEM_TOP.U0_UART.U0_RX.fsm_inst.cs[2:0], clocked by SYSTEM_TOP.UART_CLK, by method: Conventional multi-flop for metastability technique [Total Sources: 2 (Number of source domains: 1)]
[7]      Ac_sync02                        Info        ../rtl/BIT_SYNC.v                                                                                  25      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][3:0], clocked by SYSTEM_TOP.REF_CLK, source flop SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[3:0], clocked by SYSTEM_TOP.TX_CLK, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[17]     Ac_sync02                        Info        ../rtl/BIT_SYNC.v                                                                                  25      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][3:0], clocked by SYSTEM_TOP.TX_CLK, source flop SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[3:0], clocked by SYSTEM_TOP.REF_CLK, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[4]      Ac_sync02                        Info        ../rtl/DATA_SYNC.v                                                                                 44      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_DATA_SYNC.sync_bus[7:0], clocked by SYSTEM_TOP.REF_CLK, source flop SYSTEM_TOP.U0_UART.U0_RX.deser_inst.P_DATA[7:0], clocked by SYSTEM_TOP.UART_CLK, by method: Enable Based Synchronizer [Total Sources: 1 (Number of source domains: 1)]
[D]      Ac_sync02                        Info        ../rtl/parity_calc.v                                                                               19      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[7:0], clocked by SYSTEM_TOP.TX_CLK, source flop SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7:0][7:0], clocked by SYSTEM_TOP.REF_CLK, by method: Enable Based Synchronizer [Total Sources: 1 (Number of source domains: 1)]
[A]      Ac_sync02                        Info        ../rtl/serializer.v                                                                                19      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[7:0], clocked by SYSTEM_TOP.TX_CLK, source flop SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7:0][7:0], clocked by SYSTEM_TOP.REF_CLK, by method: Mux-select sync [Total Sources: 1 (Number of source domains: 1)]
[32]     Ar_sync01                        Info        ../rtl/ClkDiv.v                                                                                    27      10    Reset signal 'SYSTEM_TOP.RST' for 'clear' pin of flop 'SYSTEM_TOP.TX_CLK_DIV.div_clk', clocked by 'SYSTEM_TOP.UART_CLK', is synchronized by method: Multi-flop reset synchronizer (Name:SYSTEM_TOP.RST_SYNC_2.sync_rst[1])
[34]     Ar_sync01                        Info        ../rtl/REG_FILE.v                                                                                  43      10    Reset signal 'SYSTEM_TOP.RST' for 'clear' pin of flop 'SYSTEM_TOP.U0_REG_FILE.RdData[0]', clocked by 'SYSTEM_TOP.REF_CLK', is synchronized by method: Multi-flop reset synchronizer (Name:SYSTEM_TOP.RST_SYNC_1.sync_rst[1])
[33]     Ar_sync01                        Info        ../rtl/serializer.v                                                                                19      10    Reset signal 'SYSTEM_TOP.RST' for 'clear' pin of flop 'SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[0]', clocked by 'SYSTEM_TOP.TX_CLK', is synchronized by method: Multi-flop reset synchronizer (Name:SYSTEM_TOP.RST_SYNC_2.sync_rst[1])
[36]     Ar_syncdeassert01                Info        ../rtl/ClkDiv.v                                                                                    27      10    Reset signal 'SYSTEM_TOP.RST' for 'clear' pin of flop 'SYSTEM_TOP.TX_CLK_DIV.div_clk', synchronously de-asserts relative to clock signal 'SYSTEM_TOP.UART_CLK'
[35]     Ar_syncdeassert01                Info        ../rtl/REG_FILE.v                                                                                  43      10    Reset signal 'SYSTEM_TOP.RST' for 'clear' pin of flop 'SYSTEM_TOP.U0_REG_FILE.RdData[0]', synchronously de-asserts relative to clock signal 'SYSTEM_TOP.REF_CLK'
[37]     Ar_syncdeassert01                Info        ../rtl/serializer.v                                                                                19      10    Reset signal 'SYSTEM_TOP.RST' for 'clear' pin of flop 'SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[0]', synchronously de-asserts relative to clock signal 'SYSTEM_TOP.TX_CLK'
[30]     Clock_info02                     Info        N.A.                                                                                               0       2     Clock Tree generated
[41]     Clock_info15                     Info        N.A.                                                                                               0       2     Port-Clock information generated for PortClockMatrix report
[2]      Propagate_Clocks                 Info        ../rtl/SYSTEM_TOP.v                                                                                17      2     For SYSTEM_TOP, clock(s) 'SYSTEM_TOP.REF_CLK' of domain 'REF_CLK' propagated
[3]      Propagate_Clocks                 Info        ../rtl/SYSTEM_TOP.v                                                                                27      2     For SYSTEM_TOP, clock(s) 'SYSTEM_TOP.UART_CLK,SYSTEM_TOP.TX_CLK' of domain 'UART_CLK' propagated
[2F]     Propagate_Resets                 Info        ../rtl/SYSTEM_TOP.v                                                                                19      2     For SYSTEM_TOP, reset 'SYSTEM_TOP.RST' propagated
[31]     Reset_info02                     Info        N.A.                                                                                               0       2     Reset Tree generated
[21]     Setup_quasi_static01             Info        ./system_top_spyglass/cdc/cdc_verify_struct/spyglass_reports/clock-reset/auto_quasi_static.sgdc    25      2     For design 'SYSTEM_TOP', '2' quasi_static constraint(s) inferred
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
