{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543576918245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543576918255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 19:21:58 2018 " "Processing started: Fri Nov 30 19:21:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543576918255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543576918255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decode_seg_test -c decode_seg_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off decode_seg_test -c decode_seg_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543576918255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543576918915 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_seg_test.v(76) " "Verilog HDL Expression warning at decode_seg_test.v(76): truncated literal to match 6 bits" {  } { { "decode_seg_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543576927926 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_seg_test.v(80) " "Verilog HDL Expression warning at decode_seg_test.v(80): truncated literal to match 6 bits" {  } { { "decode_seg_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543576927926 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_seg_test.v(84) " "Verilog HDL Expression warning at decode_seg_test.v(84): truncated literal to match 6 bits" {  } { { "decode_seg_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543576927926 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_seg_test.v(88) " "Verilog HDL Expression warning at decode_seg_test.v(88): truncated literal to match 6 bits" {  } { { "decode_seg_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543576927926 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_seg_test.v(92) " "Verilog HDL Expression warning at decode_seg_test.v(92): truncated literal to match 6 bits" {  } { { "decode_seg_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543576927926 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_seg_test.v(96) " "Verilog HDL Expression warning at decode_seg_test.v(96): truncated literal to match 6 bits" {  } { { "decode_seg_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543576927926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_seg_test.v 3 3 " "Found 3 design units, including 3 entities, in source file decode_seg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_seg_test " "Found entity 1: decode_seg_test" {  } { { "decode_seg_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543576927926 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_seg " "Found entity 2: decode_seg" {  } { { "decode_seg_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543576927926 ""} { "Info" "ISGN_ENTITY_NAME" "3 frequency_divider " "Found entity 3: frequency_divider" {  } { { "decode_seg_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543576927926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543576927926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decode_seg_test " "Elaborating entity \"decode_seg_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543576927956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_500 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_500\"" {  } { { "decode_seg_test.v" "u_clk_500" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543576927966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 decode_seg_test.v(120) " "Verilog HDL assignment warning at decode_seg_test.v(120): truncated value with size 32 to match size of target (28)" {  } { { "decode_seg_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543576927966 "|decode_seg_test|frequency_divider:u_clk_500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg decode_seg:u_decode_seg " "Elaborating entity \"decode_seg\" for hierarchy \"decode_seg:u_decode_seg\"" {  } { { "decode_seg_test.v" "u_decode_seg" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543576927976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode_seg_test.v(46) " "Verilog HDL assignment warning at decode_seg_test.v(46): truncated value with size 32 to match size of target (3)" {  } { { "decode_seg_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543576927976 "|decode_seg_test|decode_seg:u_decode_seg"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clkin u_clk_500 " "Port \"clkin\" does not exist in macrofunction \"u_clk_500\"" {  } { { "decode_seg_test.v" "u_clk_500" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 14 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543576927996 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clkout u_clk_500 " "Port \"clkout\" does not exist in macrofunction \"u_clk_500\"" {  } { { "decode_seg_test.v" "u_clk_500" { Text "E:/prime_for_FPGA/Lite/demo/decode_seg_test/decode_seg_test.v" 14 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543576927996 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543576927996 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543576928036 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 30 19:22:08 2018 " "Processing ended: Fri Nov 30 19:22:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543576928036 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543576928036 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543576928036 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543576928036 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543576928666 ""}
