set_global_assignment -name TOP_LEVEL_ENTITY alpus_riscv_cpu_example
set_global_assignment -name DEVICE EP3C25F324C8

set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
#N17=125M F2=27M
#set_location_assignment PIN_F2 -to wb_clk
set_location_assignment PIN_N17 -to clk
set_location_assignment PIN_H6 -to led
set_location_assignment PIN_D3 -to txd
set_location_assignment PIN_G2 -to rst

set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to led
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to txd
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clk
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to txd

set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 324
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

set_global_assignment -name VHDL_FILE ../config_pkg_custom_cyclone_iii.vhd
set_global_assignment -name VERILOG_FILE ../vexriscv/VexRiscv_Plus.v
set_global_assignment -name VHDL_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/baremetal/firmware_mem_pkg.vhd
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_top.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_state.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_rf_top.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_rf_ram_if.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_rf_ram.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_rf_if.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_mem_if.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_immdec.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_decode.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_ctrl.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_csr.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_compdec.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_bufreg2.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_bufreg.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_alu.v
set_global_assignment -name VERILOG_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/serv/serv_aligner.v
set_global_assignment -name VHDL_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/alpus_wb32_pkg.vhd
set_global_assignment -name VHDL_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/alpus_riscv_cpu_example.vhd
set_global_assignment -name VHDL_FILE //192.168.141.128/alinja/proj/alpus/alpus_riscv_cpu/alpus_riscv_cpu.vhd
set_global_assignment -name SDC_FILE alpus_riscv_cpu.sdc
set_global_assignment -name CDF_FILE output_files/Chain4.cdf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top