#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc1e101c080 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fc1e101c1f0 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fc1e1039b70_0 .var "Clk", 0 0;
v0x7fc1e1039d10_0 .var "Reset", 0 0;
v0x7fc1e1039da0_0 .var "Start", 0 0;
v0x7fc1e1039e30_0 .var/i "counter", 31 0;
v0x7fc1e1039ec0_0 .var/i "flush", 31 0;
v0x7fc1e1039f90_0 .var/i "i", 31 0;
v0x7fc1e103a030_0 .var/i "outfile", 31 0;
v0x7fc1e103a0e0_0 .var/i "stall", 31 0;
S_0x7fc1e101cbc0 .scope module, "CPU" "CPU" 2 14, 3 3 0, S_0x7fc1e101c080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x7fc1e1039710_0 .net *"_ivl_12", 6 0, L_0x7fc1e103bb50;  1 drivers
v0x7fc1e10397a0_0 .net *"_ivl_13", 2 0, L_0x7fc1e103d6c0;  1 drivers
v0x7fc1e1039830_0 .net *"_ivl_4", 30 0, L_0x7fc1e103a570;  1 drivers
L_0x7fc1e0573050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc1e10398c0_0 .net *"_ivl_6", 0 0, L_0x7fc1e0573050;  1 drivers
v0x7fc1e1039950_0 .net "clk_i", 0 0, v0x7fc1e1039b70_0;  1 drivers
v0x7fc1e1039a20_0 .net "rst_i", 0 0, v0x7fc1e1039d10_0;  1 drivers
v0x7fc1e1039ab0_0 .net "start_i", 0 0, v0x7fc1e1039da0_0;  1 drivers
L_0x7fc1e103a610 .concat [ 1 31 0 0], L_0x7fc1e0573050, L_0x7fc1e103a570;
L_0x7fc1e103d760 .concat [ 3 7 0 0], L_0x7fc1e103d6c0, L_0x7fc1e103bb50;
S_0x7fc1e101cd30 .scope module, "ALU" "ALU" 3 118, 4 3 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc1e1018c90_0 .net "ALUCtrl_i", 2 0, v0x7fc1e102cc00_0;  1 drivers
v0x7fc1e102c710_0 .net/s "data1_i", 31 0, v0x7fc1e10363a0_0;  1 drivers
v0x7fc1e102c7c0_0 .net/s "data2_i", 31 0, v0x7fc1e1036a40_0;  1 drivers
v0x7fc1e102c880_0 .var/s "data_o", 31 0;
E_0x7fc1e10182f0 .event edge, v0x7fc1e1018c90_0, v0x7fc1e102c710_0, v0x7fc1e102c7c0_0;
S_0x7fc1e102c990 .scope module, "ALU_Control" "ALU_Control" 3 126, 5 3 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7fc1e102cc00_0 .var "ALUCtrl_o", 2 0;
v0x7fc1e102ccd0_0 .net "ALUOp_i", 1 0, v0x7fc1e10315e0_0;  1 drivers
v0x7fc1e102cd70_0 .net *"_ivl_1", 2 0, L_0x7fc1e103c880;  1 drivers
v0x7fc1e102ce30_0 .net "funct3", 0 0, L_0x7fc1e103cea0;  1 drivers
v0x7fc1e102ced0_0 .net "funct_i", 9 0, v0x7fc1e10325f0_0;  1 drivers
E_0x7fc1e102cbb0 .event edge, v0x7fc1e102ccd0_0, v0x7fc1e102ce30_0, v0x7fc1e102ced0_0;
L_0x7fc1e103c880 .part v0x7fc1e10325f0_0, 0, 3;
L_0x7fc1e103cea0 .part L_0x7fc1e103c880, 0, 1;
S_0x7fc1e102cff0 .scope module, "Add_PC" "Adder" 3 29, 6 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fc1e102d220_0 .net/s "data1_i", 31 0, v0x7fc1e10382f0_0;  1 drivers
L_0x7fc1e0573008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc1e102d2d0_0 .net/s "data2_i", 31 0, L_0x7fc1e0573008;  1 drivers
v0x7fc1e102d380_0 .net/s "data_o", 31 0, L_0x7fc1e103a270;  1 drivers
L_0x7fc1e103a270 .arith/sum 32, v0x7fc1e10382f0_0, L_0x7fc1e0573008;
S_0x7fc1e102d490 .scope module, "Add_PC_Branch" "Adder" 3 36, 6 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fc1e102d6a0_0 .net/s "data1_i", 31 0, L_0x7fc1e103a610;  1 drivers
v0x7fc1e102d760_0 .net/s "data2_i", 31 0, v0x7fc1e10311c0_0;  1 drivers
v0x7fc1e102d810_0 .net/s "data_o", 31 0, L_0x7fc1e103a430;  1 drivers
L_0x7fc1e103a430 .arith/sum 32, L_0x7fc1e103a610, v0x7fc1e10311c0_0;
S_0x7fc1e102d920 .scope module, "Control" "Control" 3 16, 7 3 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7fc1e102dc80_0 .var "ALUOp_o", 1 0;
v0x7fc1e102dd40_0 .var "ALUSrc_o", 0 0;
v0x7fc1e102dde0_0 .var "Branch_o", 0 0;
v0x7fc1e102de70_0 .var "MemRead_o", 0 0;
v0x7fc1e102df10_0 .var "MemWrite_o", 0 0;
v0x7fc1e102dff0_0 .var "MemtoReg_o", 0 0;
v0x7fc1e102e090_0 .net "NoOp_i", 0 0, v0x7fc1e1030b20_0;  1 drivers
v0x7fc1e102e130_0 .net "Op_i", 6 0, L_0x7fc1e103a190;  1 drivers
v0x7fc1e102e1e0_0 .var "RegWrite_o", 0 0;
E_0x7fc1e102dc50 .event edge, v0x7fc1e102e090_0, v0x7fc1e102e130_0;
S_0x7fc1e102e3c0 .scope module, "Data_Memory" "Data_Memory" 3 133, 8 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7fc1e102e600_0 .net "MemRead_i", 0 0, v0x7fc1e102f650_0;  1 drivers
v0x7fc1e102e6b0_0 .net "MemWrite_i", 0 0, v0x7fc1e102f770_0;  1 drivers
v0x7fc1e102e750_0 .net *"_ivl_0", 31 0, L_0x7fc1e103cf40;  1 drivers
v0x7fc1e102e810_0 .net *"_ivl_2", 31 0, L_0x7fc1e103d100;  1 drivers
v0x7fc1e102e8c0_0 .net *"_ivl_4", 29 0, L_0x7fc1e103cfe0;  1 drivers
L_0x7fc1e0573248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc1e102e9b0_0 .net *"_ivl_6", 1 0, L_0x7fc1e0573248;  1 drivers
L_0x7fc1e0573290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc1e102ea60_0 .net/2u *"_ivl_8", 31 0, L_0x7fc1e0573290;  1 drivers
v0x7fc1e102eb10_0 .net "addr_i", 31 0, v0x7fc1e102f390_0;  1 drivers
v0x7fc1e102ebc0_0 .net "clk_i", 0 0, v0x7fc1e1039b70_0;  alias, 1 drivers
v0x7fc1e102ecd0_0 .net "data_i", 31 0, v0x7fc1e102f4d0_0;  1 drivers
v0x7fc1e102ed70_0 .net "data_o", 31 0, L_0x7fc1e103d1e0;  1 drivers
v0x7fc1e102ee20 .array "memory", 1023 0, 31 0;
E_0x7fc1e102e5c0 .event posedge, v0x7fc1e102ebc0_0;
L_0x7fc1e103cf40 .array/port v0x7fc1e102ee20, L_0x7fc1e103d100;
L_0x7fc1e103cfe0 .part v0x7fc1e102f390_0, 2, 30;
L_0x7fc1e103d100 .concat [ 30 2 0 0], L_0x7fc1e103cfe0, L_0x7fc1e0573248;
L_0x7fc1e103d1e0 .functor MUXZ 32, L_0x7fc1e0573290, L_0x7fc1e103cf40, v0x7fc1e102f650_0, C4<>;
S_0x7fc1e102ef50 .scope module, "EXMEM" "EXMEM" 3 210, 9 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 32 "ALUResult_i";
    .port_info 6 /INPUT 32 "MUX_B_i";
    .port_info 7 /INPUT 5 "RDaddr_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
    .port_info 12 /OUTPUT 32 "ALUResult_o";
    .port_info 13 /OUTPUT 32 "MUX_B_o";
    .port_info 14 /OUTPUT 5 "RDaddr_o";
v0x7fc1e102f300_0 .net/s "ALUResult_i", 31 0, v0x7fc1e102c880_0;  1 drivers
v0x7fc1e102f390_0 .var/s "ALUResult_o", 31 0;
v0x7fc1e102f420_0 .net/s "MUX_B_i", 31 0, v0x7fc1e10370f0_0;  1 drivers
v0x7fc1e102f4d0_0 .var/s "MUX_B_o", 31 0;
v0x7fc1e102f580_0 .net "MemRead_i", 0 0, v0x7fc1e1031880_0;  1 drivers
v0x7fc1e102f650_0 .var "MemRead_o", 0 0;
v0x7fc1e102f6e0_0 .net "MemWrite_i", 0 0, v0x7fc1e10319e0_0;  1 drivers
v0x7fc1e102f770_0 .var "MemWrite_o", 0 0;
v0x7fc1e102f820_0 .net "MemtoReg_i", 0 0, v0x7fc1e1031bc0_0;  1 drivers
v0x7fc1e102f930_0 .var "MemtoReg_o", 0 0;
v0x7fc1e102f9d0_0 .net "RDaddr_i", 4 0, v0x7fc1e1031ce0_0;  1 drivers
v0x7fc1e102fa80_0 .var "RDaddr_o", 4 0;
v0x7fc1e102fb30_0 .net "RegWrite_i", 0 0, v0x7fc1e10321c0_0;  1 drivers
v0x7fc1e102fbd0_0 .var "RegWrite_o", 0 0;
v0x7fc1e102fc70_0 .net "clk_i", 0 0, v0x7fc1e1039b70_0;  alias, 1 drivers
S_0x7fc1e102fe40 .scope module, "Forward_Unit" "Forward_Unit" 3 152, 10 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i";
    .port_info 1 /INPUT 5 "MemRd_i";
    .port_info 2 /INPUT 1 "WBRegWrite_i";
    .port_info 3 /INPUT 5 "WBRd_i";
    .port_info 4 /INPUT 5 "EXRs1_i";
    .port_info 5 /INPUT 5 "EXRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7fc1e1030170_0 .net "EXRs1_i", 4 0, v0x7fc1e1031e40_0;  1 drivers
v0x7fc1e1030230_0 .net "EXRs2_i", 4 0, v0x7fc1e1031f60_0;  1 drivers
v0x7fc1e10302d0_0 .var "ForwardA_o", 1 0;
v0x7fc1e1030360_0 .var "ForwardB_o", 1 0;
v0x7fc1e10303f0_0 .net "MemRd_i", 4 0, v0x7fc1e102fa80_0;  1 drivers
v0x7fc1e10304c0_0 .net "MemRegWrite_i", 0 0, v0x7fc1e102fbd0_0;  1 drivers
v0x7fc1e1030570_0 .net "WBRd_i", 4 0, v0x7fc1e10359b0_0;  1 drivers
v0x7fc1e1030600_0 .net "WBRegWrite_i", 0 0, v0x7fc1e1035c80_0;  1 drivers
E_0x7fc1e1030100/0 .event edge, v0x7fc1e102fbd0_0, v0x7fc1e102fa80_0, v0x7fc1e1030170_0, v0x7fc1e1030230_0;
E_0x7fc1e1030100/1 .event edge, v0x7fc1e1030600_0, v0x7fc1e1030570_0;
E_0x7fc1e1030100 .event/or E_0x7fc1e1030100/0, E_0x7fc1e1030100/1;
S_0x7fc1e1030750 .scope module, "Hazard_Detection" "Hazard_Detection" 3 142, 11 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i";
    .port_info 1 /INPUT 5 "data2_i";
    .port_info 2 /INPUT 5 "data3_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x7fc1e1030a60_0 .net "MemRead_i", 0 0, v0x7fc1e1031880_0;  alias, 1 drivers
v0x7fc1e1030b20_0 .var "NoOp_o", 0 0;
v0x7fc1e1030bd0_0 .var "PCWrite_o", 0 0;
v0x7fc1e1030c80_0 .var "Stall_o", 0 0;
v0x7fc1e1030d10_0 .net "data1_i", 4 0, L_0x7fc1e103d380;  1 drivers
v0x7fc1e1030df0_0 .net "data2_i", 4 0, L_0x7fc1e103d420;  1 drivers
v0x7fc1e1030ea0_0 .net "data3_i", 4 0, v0x7fc1e1031ce0_0;  alias, 1 drivers
E_0x7fc1e1030000 .event edge, v0x7fc1e102f580_0, v0x7fc1e1030d10_0, v0x7fc1e102f9d0_0, v0x7fc1e1030df0_0;
S_0x7fc1e1030fe0 .scope module, "IDEX" "IDEX" 3 175, 12 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /INPUT 1 "ALUSrc_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 32 "data1_i";
    .port_info 8 /INPUT 32 "data2_i";
    .port_info 9 /INPUT 32 "imm_i";
    .port_info 10 /INPUT 10 "funct_i";
    .port_info 11 /INPUT 5 "RS1addr_i";
    .port_info 12 /INPUT 5 "RS2addr_i";
    .port_info 13 /INPUT 5 "RDaddr_i";
    .port_info 14 /OUTPUT 2 "ALUOp_o";
    .port_info 15 /OUTPUT 1 "ALUSrc_o";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 32 "data1_o";
    .port_info 21 /OUTPUT 32 "data2_o";
    .port_info 22 /OUTPUT 32 "imm_o";
    .port_info 23 /OUTPUT 10 "funct_o";
    .port_info 24 /OUTPUT 5 "RS1addr_o";
    .port_info 25 /OUTPUT 5 "RS2addr_o";
    .port_info 26 /OUTPUT 5 "RDaddr_o";
v0x7fc1e1031510_0 .net "ALUOp_i", 1 0, v0x7fc1e102dc80_0;  1 drivers
v0x7fc1e10315e0_0 .var "ALUOp_o", 1 0;
v0x7fc1e1031670_0 .net "ALUSrc_i", 0 0, v0x7fc1e102dd40_0;  1 drivers
v0x7fc1e1031720_0 .var "ALUSrc_o", 0 0;
v0x7fc1e10317b0_0 .net "MemRead_i", 0 0, v0x7fc1e102de70_0;  1 drivers
v0x7fc1e1031880_0 .var "MemRead_o", 0 0;
v0x7fc1e1031950_0 .net "MemWrite_i", 0 0, v0x7fc1e102df10_0;  1 drivers
v0x7fc1e10319e0_0 .var "MemWrite_o", 0 0;
v0x7fc1e1031a90_0 .net "MemtoReg_i", 0 0, v0x7fc1e102dff0_0;  1 drivers
v0x7fc1e1031bc0_0 .var "MemtoReg_o", 0 0;
v0x7fc1e1031c50_0 .net "RDaddr_i", 4 0, L_0x7fc1e103da10;  1 drivers
v0x7fc1e1031ce0_0 .var "RDaddr_o", 4 0;
v0x7fc1e1031db0_0 .net "RS1addr_i", 4 0, L_0x7fc1e103d880;  1 drivers
v0x7fc1e1031e40_0 .var "RS1addr_o", 4 0;
v0x7fc1e1031ed0_0 .net "RS2addr_i", 4 0, L_0x7fc1e103d920;  1 drivers
v0x7fc1e1031f60_0 .var "RS2addr_o", 4 0;
v0x7fc1e1032010_0 .net "RegWrite_i", 0 0, v0x7fc1e102e1e0_0;  1 drivers
v0x7fc1e10321c0_0 .var "RegWrite_o", 0 0;
v0x7fc1e1032250_0 .net "clk_i", 0 0, v0x7fc1e1039b70_0;  alias, 1 drivers
v0x7fc1e10322e0_0 .net/s "data1_i", 31 0, L_0x7fc1e103aeb0;  1 drivers
v0x7fc1e1032370_0 .var/s "data1_o", 31 0;
v0x7fc1e1032400_0 .net/s "data2_i", 31 0, L_0x7fc1e103b490;  1 drivers
v0x7fc1e1032490_0 .var/s "data2_o", 31 0;
v0x7fc1e1032540_0 .net "funct_i", 9 0, L_0x7fc1e103d760;  1 drivers
v0x7fc1e10325f0_0 .var "funct_o", 9 0;
v0x7fc1e1032690_0 .net/s "imm_i", 31 0, L_0x7fc1e103caf0;  1 drivers
v0x7fc1e1032730_0 .var/s "imm_o", 31 0;
S_0x7fc1e1032a70 .scope module, "IFID" "IFID" 3 164, 13 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Stall_i";
    .port_info 2 /INPUT 1 "Flush_i";
    .port_info 3 /INPUT 32 "PC_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /OUTPUT 32 "PC_o";
    .port_info 6 /OUTPUT 32 "instr_o";
v0x7fc1e1032d20_0 .net "Flush_i", 0 0, v0x7fc1e10336f0_0;  1 drivers
v0x7fc1e1032dd0_0 .net "PC_i", 31 0, v0x7fc1e10382f0_0;  alias, 1 drivers
v0x7fc1e10311c0_0 .var "PC_o", 31 0;
v0x7fc1e1032e90_0 .net "Stall_i", 0 0, v0x7fc1e1030c80_0;  1 drivers
v0x7fc1e1032f40_0 .net "clk_i", 0 0, v0x7fc1e1039b70_0;  alias, 1 drivers
v0x7fc1e1033010_0 .net "instr_i", 31 0, L_0x7fc1e103aa50;  1 drivers
v0x7fc1e10330a0_0 .var "instr_o", 31 0;
L_0x7fc1e103a190 .part v0x7fc1e10330a0_0, 0, 7;
L_0x7fc1e103b630 .part v0x7fc1e10330a0_0, 15, 5;
L_0x7fc1e103b750 .part v0x7fc1e10330a0_0, 20, 5;
L_0x7fc1e103d380 .part v0x7fc1e10330a0_0, 15, 5;
L_0x7fc1e103d420 .part v0x7fc1e10330a0_0, 20, 5;
L_0x7fc1e103bb50 .part v0x7fc1e10330a0_0, 25, 7;
L_0x7fc1e103d6c0 .part v0x7fc1e10330a0_0, 12, 3;
L_0x7fc1e103d880 .part v0x7fc1e10330a0_0, 15, 5;
L_0x7fc1e103d920 .part v0x7fc1e10330a0_0, 20, 5;
L_0x7fc1e103da10 .part v0x7fc1e10330a0_0, 7, 5;
S_0x7fc1e10331e0 .scope module, "If_Branch" "If_Branch" 3 244, 14 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "Branch_i";
    .port_info 3 /OUTPUT 1 "data_o";
v0x7fc1e1033460_0 .net "Branch_i", 0 0, v0x7fc1e102dde0_0;  1 drivers
v0x7fc1e1033520_0 .var "compare", 0 0;
v0x7fc1e10335b0_0 .net/s "data1_i", 31 0, L_0x7fc1e103aeb0;  alias, 1 drivers
v0x7fc1e1033640_0 .net/s "data2_i", 31 0, L_0x7fc1e103b490;  alias, 1 drivers
v0x7fc1e10336f0_0 .var "data_o", 0 0;
E_0x7fc1e1033400 .event edge, v0x7fc1e10322e0_0, v0x7fc1e1032400_0, v0x7fc1e1033520_0, v0x7fc1e102dde0_0;
S_0x7fc1e1033800 .scope module, "Imm_Gen" "Imm_Gen" 3 112, 15 3 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fc1e1033a00_0 .net *"_ivl_11", 0 0, L_0x7fc1e103b9d0;  1 drivers
v0x7fc1e1033ab0_0 .net *"_ivl_14", 11 0, L_0x7fc1e103bab0;  1 drivers
L_0x7fc1e0573200 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7fc1e1033b50_0 .net/2u *"_ivl_15", 6 0, L_0x7fc1e0573200;  1 drivers
v0x7fc1e1033c00_0 .net *"_ivl_17", 0 0, L_0x7fc1e103bc50;  1 drivers
v0x7fc1e1033ca0_0 .net *"_ivl_20", 6 0, L_0x7fc1e103bd70;  1 drivers
v0x7fc1e1033d90_0 .net *"_ivl_22", 4 0, L_0x7fc1e103be10;  1 drivers
v0x7fc1e1033e40_0 .net *"_ivl_23", 11 0, L_0x7fc1e103bf00;  1 drivers
v0x7fc1e1033ef0_0 .net *"_ivl_26", 0 0, L_0x7fc1e103bfe0;  1 drivers
v0x7fc1e1033fa0_0 .net *"_ivl_28", 0 0, L_0x7fc1e0622c20;  1 drivers
L_0x7fc1e0573170 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7fc1e10340b0_0 .net/2u *"_ivl_3", 6 0, L_0x7fc1e0573170;  1 drivers
v0x7fc1e1034160_0 .net *"_ivl_30", 5 0, L_0x7fc1e0615b30;  1 drivers
v0x7fc1e1034210_0 .net *"_ivl_32", 3 0, L_0x7fc1e103c0f0;  1 drivers
v0x7fc1e10342c0_0 .net *"_ivl_33", 11 0, L_0x7fc1e103c190;  1 drivers
v0x7fc1e1034370_0 .net *"_ivl_35", 11 0, L_0x7fc1e103c3b0;  1 drivers
v0x7fc1e1034420_0 .net *"_ivl_37", 11 0, L_0x7fc1e103c4d0;  1 drivers
v0x7fc1e10344d0_0 .net *"_ivl_42", 0 0, L_0x7fc1e103c7a0;  1 drivers
v0x7fc1e1034580_0 .net *"_ivl_43", 19 0, L_0x7fc1e103c920;  1 drivers
v0x7fc1e1034710_0 .net *"_ivl_5", 0 0, L_0x7fc1e103b890;  1 drivers
v0x7fc1e10347a0_0 .net *"_ivl_8", 11 0, L_0x7fc1e103b930;  1 drivers
L_0x7fc1e05731b8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fc1e1034840_0 .net/2u *"_ivl_9", 6 0, L_0x7fc1e05731b8;  1 drivers
v0x7fc1e10348f0_0 .net/s "data_i", 31 0, v0x7fc1e10330a0_0;  1 drivers
v0x7fc1e10349b0_0 .net/s "data_o", 31 0, L_0x7fc1e103caf0;  alias, 1 drivers
v0x7fc1e1034a40_0 .net "imme", 11 0, L_0x7fc1e103c640;  1 drivers
v0x7fc1e1034ad0_0 .net "opcode", 6 0, L_0x7fc1e103b7f0;  1 drivers
L_0x7fc1e103a570 .part v0x7fc1e10330a0_0, 0, 31;
L_0x7fc1e103b7f0 .part v0x7fc1e10330a0_0, 0, 7;
L_0x7fc1e103b890 .cmp/eq 7, L_0x7fc1e103b7f0, L_0x7fc1e0573170;
L_0x7fc1e103b930 .part v0x7fc1e10330a0_0, 20, 12;
L_0x7fc1e103b9d0 .cmp/eq 7, L_0x7fc1e103b7f0, L_0x7fc1e05731b8;
L_0x7fc1e103bab0 .part v0x7fc1e10330a0_0, 20, 12;
L_0x7fc1e103bc50 .cmp/eq 7, L_0x7fc1e103b7f0, L_0x7fc1e0573200;
L_0x7fc1e103bd70 .part v0x7fc1e10330a0_0, 25, 7;
L_0x7fc1e103be10 .part v0x7fc1e10330a0_0, 7, 5;
L_0x7fc1e103bf00 .concat [ 5 7 0 0], L_0x7fc1e103be10, L_0x7fc1e103bd70;
L_0x7fc1e103bfe0 .part v0x7fc1e10330a0_0, 31, 1;
L_0x7fc1e0622c20 .part v0x7fc1e10330a0_0, 7, 1;
L_0x7fc1e0615b30 .part v0x7fc1e10330a0_0, 25, 6;
L_0x7fc1e103c0f0 .part v0x7fc1e10330a0_0, 8, 4;
L_0x7fc1e103c190 .concat [ 4 6 1 1], L_0x7fc1e103c0f0, L_0x7fc1e0615b30, L_0x7fc1e0622c20, L_0x7fc1e103bfe0;
L_0x7fc1e103c3b0 .functor MUXZ 12, L_0x7fc1e103c190, L_0x7fc1e103bf00, L_0x7fc1e103bc50, C4<>;
L_0x7fc1e103c4d0 .functor MUXZ 12, L_0x7fc1e103c3b0, L_0x7fc1e103bab0, L_0x7fc1e103b9d0, C4<>;
L_0x7fc1e103c640 .functor MUXZ 12, L_0x7fc1e103c4d0, L_0x7fc1e103b930, L_0x7fc1e103b890, C4<>;
L_0x7fc1e103c7a0 .part L_0x7fc1e103c640, 11, 1;
LS_0x7fc1e103c920_0_0 .concat [ 1 1 1 1], L_0x7fc1e103c7a0, L_0x7fc1e103c7a0, L_0x7fc1e103c7a0, L_0x7fc1e103c7a0;
LS_0x7fc1e103c920_0_4 .concat [ 1 1 1 1], L_0x7fc1e103c7a0, L_0x7fc1e103c7a0, L_0x7fc1e103c7a0, L_0x7fc1e103c7a0;
LS_0x7fc1e103c920_0_8 .concat [ 1 1 1 1], L_0x7fc1e103c7a0, L_0x7fc1e103c7a0, L_0x7fc1e103c7a0, L_0x7fc1e103c7a0;
LS_0x7fc1e103c920_0_12 .concat [ 1 1 1 1], L_0x7fc1e103c7a0, L_0x7fc1e103c7a0, L_0x7fc1e103c7a0, L_0x7fc1e103c7a0;
LS_0x7fc1e103c920_0_16 .concat [ 1 1 1 1], L_0x7fc1e103c7a0, L_0x7fc1e103c7a0, L_0x7fc1e103c7a0, L_0x7fc1e103c7a0;
LS_0x7fc1e103c920_1_0 .concat [ 4 4 4 4], LS_0x7fc1e103c920_0_0, LS_0x7fc1e103c920_0_4, LS_0x7fc1e103c920_0_8, LS_0x7fc1e103c920_0_12;
LS_0x7fc1e103c920_1_4 .concat [ 4 0 0 0], LS_0x7fc1e103c920_0_16;
L_0x7fc1e103c920 .concat [ 16 4 0 0], LS_0x7fc1e103c920_1_0, LS_0x7fc1e103c920_1_4;
L_0x7fc1e103caf0 .concat [ 12 20 0 0], L_0x7fc1e103c640, L_0x7fc1e103c920;
S_0x7fc1e1034b60 .scope module, "Instruction_Memory" "Instruction_Memory" 3 53, 16 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fc1e103aa50 .functor BUFZ 32, L_0x7fc1e103a770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc1e1034d50_0 .net *"_ivl_0", 31 0, L_0x7fc1e103a770;  1 drivers
v0x7fc1e1034e10_0 .net *"_ivl_2", 31 0, L_0x7fc1e103a8d0;  1 drivers
v0x7fc1e1034ec0_0 .net *"_ivl_4", 29 0, L_0x7fc1e103a810;  1 drivers
L_0x7fc1e0573098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc1e1034f80_0 .net *"_ivl_6", 1 0, L_0x7fc1e0573098;  1 drivers
v0x7fc1e1035030_0 .net "addr_i", 31 0, v0x7fc1e10382f0_0;  alias, 1 drivers
v0x7fc1e1035150_0 .net "instr_o", 31 0, L_0x7fc1e103aa50;  alias, 1 drivers
v0x7fc1e10351e0 .array "memory", 255 0, 31 0;
L_0x7fc1e103a770 .array/port v0x7fc1e10351e0, L_0x7fc1e103a8d0;
L_0x7fc1e103a810 .part v0x7fc1e10382f0_0, 2, 30;
L_0x7fc1e103a8d0 .concat [ 30 2 0 0], L_0x7fc1e103a810, L_0x7fc1e0573098;
S_0x7fc1e1035290 .scope module, "MEMWB" "MEMWB" 3 229, 17 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALUResult_i";
    .port_info 4 /INPUT 32 "ReadData_i";
    .port_info 5 /INPUT 5 "RDaddr_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 32 "ALUResult_o";
    .port_info 9 /OUTPUT 32 "ReadData_o";
    .port_info 10 /OUTPUT 5 "RDaddr_o";
v0x7fc1e10355c0_0 .net/s "ALUResult_i", 31 0, v0x7fc1e102f390_0;  alias, 1 drivers
v0x7fc1e10356a0_0 .var/s "ALUResult_o", 31 0;
v0x7fc1e1035740_0 .net "MemtoReg_i", 0 0, v0x7fc1e102f930_0;  1 drivers
v0x7fc1e1035810_0 .var "MemtoReg_o", 0 0;
v0x7fc1e10358a0_0 .net "RDaddr_i", 4 0, v0x7fc1e102fa80_0;  alias, 1 drivers
v0x7fc1e10359b0_0 .var "RDaddr_o", 4 0;
v0x7fc1e1035a40_0 .net/s "ReadData_i", 31 0, L_0x7fc1e103d1e0;  alias, 1 drivers
v0x7fc1e1035ad0_0 .var/s "ReadData_o", 31 0;
v0x7fc1e1035b70_0 .net "RegWrite_i", 0 0, v0x7fc1e102fbd0_0;  alias, 1 drivers
v0x7fc1e1035c80_0 .var "RegWrite_o", 0 0;
v0x7fc1e1035d10_0 .net "clk_i", 0 0, v0x7fc1e1039b70_0;  alias, 1 drivers
S_0x7fc1e1035f20 .scope module, "MUX_A" "MUX2" 3 94, 18 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fc1e10361b0_0 .net/s "data0_i", 31 0, v0x7fc1e1032370_0;  1 drivers
v0x7fc1e1036280_0 .net/s "data1_i", 31 0, v0x7fc1e10376a0_0;  1 drivers
v0x7fc1e1036310_0 .net/s "data2_i", 31 0, v0x7fc1e102f390_0;  alias, 1 drivers
v0x7fc1e10363a0_0 .var/s "data_o", 31 0;
v0x7fc1e1036430_0 .net "forward_i", 1 0, v0x7fc1e10302d0_0;  1 drivers
E_0x7fc1e1036160 .event edge, v0x7fc1e10302d0_0, v0x7fc1e1032370_0, v0x7fc1e1036280_0, v0x7fc1e102eb10_0;
S_0x7fc1e1036570 .scope module, "MUX_ALUSrc" "MUX32" 3 70, 19 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc1e10368e0_0 .net/s "data1_i", 31 0, v0x7fc1e10370f0_0;  alias, 1 drivers
v0x7fc1e10369b0_0 .net/s "data2_i", 31 0, v0x7fc1e1032730_0;  1 drivers
v0x7fc1e1036a40_0 .var "data_o", 31 0;
v0x7fc1e1036ad0_0 .net "select_i", 0 0, v0x7fc1e1031720_0;  1 drivers
E_0x7fc1e1036890 .event edge, v0x7fc1e1031720_0, v0x7fc1e1032730_0, v0x7fc1e102f420_0;
S_0x7fc1e1036b90 .scope module, "MUX_B" "MUX2" 3 103, 18 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fc1e1036e40_0 .net/s "data0_i", 31 0, v0x7fc1e1032490_0;  1 drivers
v0x7fc1e1036f10_0 .net/s "data1_i", 31 0, v0x7fc1e10376a0_0;  alias, 1 drivers
v0x7fc1e1036fc0_0 .net/s "data2_i", 31 0, v0x7fc1e102f390_0;  alias, 1 drivers
v0x7fc1e10370f0_0 .var/s "data_o", 31 0;
v0x7fc1e1037180_0 .net "forward_i", 1 0, v0x7fc1e1030360_0;  1 drivers
E_0x7fc1e1036e00 .event edge, v0x7fc1e1030360_0, v0x7fc1e1032490_0, v0x7fc1e1036280_0, v0x7fc1e102eb10_0;
S_0x7fc1e10372b0 .scope module, "MUX_Mem2Reg" "MUX32" 3 78, 19 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc1e1037520_0 .net/s "data1_i", 31 0, v0x7fc1e10356a0_0;  1 drivers
v0x7fc1e10375f0_0 .net/s "data2_i", 31 0, v0x7fc1e1035ad0_0;  1 drivers
v0x7fc1e10376a0_0 .var "data_o", 31 0;
v0x7fc1e1037790_0 .net "select_i", 0 0, v0x7fc1e1035810_0;  1 drivers
E_0x7fc1e1036d50 .event edge, v0x7fc1e1035810_0, v0x7fc1e1035ad0_0, v0x7fc1e10356a0_0;
S_0x7fc1e1037860 .scope module, "MUX_PCSource" "MUX32" 3 86, 19 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc1e1037ae0_0 .net/s "data1_i", 31 0, L_0x7fc1e103a270;  alias, 1 drivers
v0x7fc1e1037bb0_0 .net/s "data2_i", 31 0, L_0x7fc1e103a430;  alias, 1 drivers
v0x7fc1e1037c60_0 .var "data_o", 31 0;
v0x7fc1e1037d10_0 .net "select_i", 0 0, v0x7fc1e10336f0_0;  alias, 1 drivers
E_0x7fc1e1037a80 .event edge, v0x7fc1e1032d20_0, v0x7fc1e102d810_0, v0x7fc1e102d380_0;
S_0x7fc1e1037e20 .scope module, "PC" "PC" 3 43, 20 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7fc1e10380f0_0 .net "PCWrite_i", 0 0, v0x7fc1e1030bd0_0;  1 drivers
v0x7fc1e1038190_0 .net "clk_i", 0 0, v0x7fc1e1039b70_0;  alias, 1 drivers
v0x7fc1e1038220_0 .net "pc_i", 31 0, v0x7fc1e1037c60_0;  1 drivers
v0x7fc1e10382f0_0 .var "pc_o", 31 0;
v0x7fc1e1038380_0 .net "rst_i", 0 0, v0x7fc1e1039d10_0;  alias, 1 drivers
v0x7fc1e1038450_0 .net "start_i", 0 0, v0x7fc1e1039da0_0;  alias, 1 drivers
E_0x7fc1e10380a0 .event posedge, v0x7fc1e1038380_0, v0x7fc1e102ebc0_0;
S_0x7fc1e1038580 .scope module, "Registers" "Registers" 3 59, 21 1 0, S_0x7fc1e101cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fc1e103abe0 .functor AND 1, L_0x7fc1e103ab40, v0x7fc1e1035c80_0, C4<1>, C4<1>;
L_0x7fc1e103b120 .functor AND 1, L_0x7fc1e103afd0, v0x7fc1e1035c80_0, C4<1>, C4<1>;
v0x7fc1e1038840_0 .net "RDaddr_i", 4 0, v0x7fc1e10359b0_0;  alias, 1 drivers
v0x7fc1e1038910_0 .net "RDdata_i", 31 0, v0x7fc1e1035ad0_0;  alias, 1 drivers
v0x7fc1e10389e0_0 .net "RS1addr_i", 4 0, L_0x7fc1e103b630;  1 drivers
v0x7fc1e1038a70_0 .net "RS1data_o", 31 0, L_0x7fc1e103aeb0;  alias, 1 drivers
v0x7fc1e1038b40_0 .net "RS2addr_i", 4 0, L_0x7fc1e103b750;  1 drivers
v0x7fc1e1038c10_0 .net "RS2data_o", 31 0, L_0x7fc1e103b490;  alias, 1 drivers
v0x7fc1e1038ce0_0 .net "RegWrite_i", 0 0, v0x7fc1e1035c80_0;  alias, 1 drivers
v0x7fc1e1038db0_0 .net *"_ivl_0", 0 0, L_0x7fc1e103ab40;  1 drivers
v0x7fc1e1038e40_0 .net *"_ivl_12", 0 0, L_0x7fc1e103afd0;  1 drivers
v0x7fc1e1038f50_0 .net *"_ivl_15", 0 0, L_0x7fc1e103b120;  1 drivers
v0x7fc1e1038fe0_0 .net *"_ivl_16", 31 0, L_0x7fc1e103b210;  1 drivers
v0x7fc1e1039070_0 .net *"_ivl_18", 6 0, L_0x7fc1e103b2b0;  1 drivers
L_0x7fc1e0573128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc1e1039100_0 .net *"_ivl_21", 1 0, L_0x7fc1e0573128;  1 drivers
v0x7fc1e10391b0_0 .net *"_ivl_3", 0 0, L_0x7fc1e103abe0;  1 drivers
v0x7fc1e1039250_0 .net *"_ivl_4", 31 0, L_0x7fc1e103ac90;  1 drivers
v0x7fc1e1039300_0 .net *"_ivl_6", 6 0, L_0x7fc1e103ad30;  1 drivers
L_0x7fc1e05730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc1e10393b0_0 .net *"_ivl_9", 1 0, L_0x7fc1e05730e0;  1 drivers
v0x7fc1e1039540_0 .net "clk_i", 0 0, v0x7fc1e1039b70_0;  alias, 1 drivers
v0x7fc1e10395d0 .array/s "register", 31 0, 31 0;
L_0x7fc1e103ab40 .cmp/eq 5, L_0x7fc1e103b630, v0x7fc1e10359b0_0;
L_0x7fc1e103ac90 .array/port v0x7fc1e10395d0, L_0x7fc1e103ad30;
L_0x7fc1e103ad30 .concat [ 5 2 0 0], L_0x7fc1e103b630, L_0x7fc1e05730e0;
L_0x7fc1e103aeb0 .functor MUXZ 32, L_0x7fc1e103ac90, v0x7fc1e1035ad0_0, L_0x7fc1e103abe0, C4<>;
L_0x7fc1e103afd0 .cmp/eq 5, L_0x7fc1e103b750, v0x7fc1e10359b0_0;
L_0x7fc1e103b210 .array/port v0x7fc1e10395d0, L_0x7fc1e103b2b0;
L_0x7fc1e103b2b0 .concat [ 5 2 0 0], L_0x7fc1e103b750, L_0x7fc1e0573128;
L_0x7fc1e103b490 .functor MUXZ 32, L_0x7fc1e103b210, v0x7fc1e1035ad0_0, L_0x7fc1e103b120, C4<>;
    .scope S_0x7fc1e102d920;
T_0 ;
    %wait E_0x7fc1e102dc50;
    %load/vec4 v0x7fc1e102e090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc1e102dc80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102e1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dde0_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x7fc1e102e130_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc1e102dc80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102e1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dde0_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc1e102dc80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102dd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102e1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dde0_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc1e102dc80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102dd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102e1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102dff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dde0_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc1e102dc80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102e1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102de70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dde0_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc1e102dc80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102dd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102e1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102dff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102df10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e102dde0_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc1e1037e20;
T_1 ;
    %wait E_0x7fc1e10380a0;
    %load/vec4 v0x7fc1e1038380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc1e10382f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc1e10380f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fc1e1038450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fc1e1038220_0;
    %assign/vec4 v0x7fc1e10382f0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fc1e10382f0_0;
    %assign/vec4 v0x7fc1e10382f0_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc1e1038580;
T_2 ;
    %wait E_0x7fc1e102e5c0;
    %load/vec4 v0x7fc1e1038ce0_0;
    %load/vec4 v0x7fc1e1038840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fc1e1038910_0;
    %load/vec4 v0x7fc1e1038840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc1e10395d0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc1e1036570;
T_3 ;
    %wait E_0x7fc1e1036890;
    %load/vec4 v0x7fc1e1036ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fc1e10368e0_0;
    %store/vec4 v0x7fc1e1036a40_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc1e10369b0_0;
    %store/vec4 v0x7fc1e1036a40_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fc1e10372b0;
T_4 ;
    %wait E_0x7fc1e1036d50;
    %load/vec4 v0x7fc1e1037790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fc1e1037520_0;
    %store/vec4 v0x7fc1e10376a0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fc1e10375f0_0;
    %store/vec4 v0x7fc1e10376a0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc1e1037860;
T_5 ;
    %wait E_0x7fc1e1037a80;
    %load/vec4 v0x7fc1e1037d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fc1e1037ae0_0;
    %store/vec4 v0x7fc1e1037c60_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fc1e1037bb0_0;
    %store/vec4 v0x7fc1e1037c60_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fc1e1035f20;
T_6 ;
    %wait E_0x7fc1e1036160;
    %load/vec4 v0x7fc1e1036430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x7fc1e10361b0_0;
    %store/vec4 v0x7fc1e10363a0_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x7fc1e1036280_0;
    %store/vec4 v0x7fc1e10363a0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fc1e1036310_0;
    %store/vec4 v0x7fc1e10363a0_0, 0, 32;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fc1e1036b90;
T_7 ;
    %wait E_0x7fc1e1036e00;
    %load/vec4 v0x7fc1e1037180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x7fc1e1036e40_0;
    %store/vec4 v0x7fc1e10370f0_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x7fc1e1036f10_0;
    %store/vec4 v0x7fc1e10370f0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fc1e1036fc0_0;
    %store/vec4 v0x7fc1e10370f0_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fc1e101cd30;
T_8 ;
    %wait E_0x7fc1e10182f0;
    %load/vec4 v0x7fc1e1018c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x7fc1e102c710_0;
    %load/vec4 v0x7fc1e102c7c0_0;
    %and;
    %store/vec4 v0x7fc1e102c880_0, 0, 32;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x7fc1e102c710_0;
    %load/vec4 v0x7fc1e102c7c0_0;
    %xor;
    %store/vec4 v0x7fc1e102c880_0, 0, 32;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x7fc1e102c710_0;
    %load/vec4 v0x7fc1e102c7c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fc1e102c880_0, 0, 32;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x7fc1e102c710_0;
    %load/vec4 v0x7fc1e102c7c0_0;
    %add;
    %store/vec4 v0x7fc1e102c880_0, 0, 32;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x7fc1e102c710_0;
    %load/vec4 v0x7fc1e102c7c0_0;
    %sub;
    %store/vec4 v0x7fc1e102c880_0, 0, 32;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x7fc1e102c710_0;
    %load/vec4 v0x7fc1e102c7c0_0;
    %mul;
    %store/vec4 v0x7fc1e102c880_0, 0, 32;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x7fc1e102c710_0;
    %load/vec4 v0x7fc1e102c7c0_0;
    %add;
    %store/vec4 v0x7fc1e102c880_0, 0, 32;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x7fc1e102c710_0;
    %load/vec4 v0x7fc1e102c7c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fc1e102c880_0, 0, 32;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fc1e102c990;
T_9 ;
    %wait E_0x7fc1e102cbb0;
    %load/vec4 v0x7fc1e102ccd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x7fc1e102ce30_0;
    %pad/u 3;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fc1e102cc00_0, 0, 3;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fc1e102ce30_0;
    %pad/u 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fc1e102cc00_0, 0, 3;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc1e102cc00_0, 0, 3;
T_9.7 ;
T_9.5 ;
    %jmp T_9.3;
T_9.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fc1e102cc00_0, 0, 3;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fc1e102ced0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %jmp T_9.14;
T_9.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc1e102cc00_0, 0, 3;
    %jmp T_9.14;
T_9.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc1e102cc00_0, 0, 3;
    %jmp T_9.14;
T_9.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc1e102cc00_0, 0, 3;
    %jmp T_9.14;
T_9.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc1e102cc00_0, 0, 3;
    %jmp T_9.14;
T_9.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fc1e102cc00_0, 0, 3;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fc1e102cc00_0, 0, 3;
    %jmp T_9.14;
T_9.14 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fc1e102e3c0;
T_10 ;
    %wait E_0x7fc1e102e5c0;
    %load/vec4 v0x7fc1e102e6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fc1e102ecd0_0;
    %load/vec4 v0x7fc1e102eb10_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc1e102ee20, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fc1e1030750;
T_11 ;
    %wait E_0x7fc1e1030000;
    %load/vec4 v0x7fc1e1030a60_0;
    %load/vec4 v0x7fc1e1030d10_0;
    %load/vec4 v0x7fc1e1030ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc1e1030df0_0;
    %load/vec4 v0x7fc1e1030ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc1e1030bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc1e1030c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc1e1030b20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc1e1030bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc1e1030c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc1e1030b20_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc1e102fe40;
T_12 ;
    %wait E_0x7fc1e1030100;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc1e10302d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc1e1030360_0, 0, 2;
    %load/vec4 v0x7fc1e10304c0_0;
    %load/vec4 v0x7fc1e10303f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc1e10303f0_0;
    %load/vec4 v0x7fc1e1030170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc1e10302d0_0, 0, 2;
T_12.0 ;
    %load/vec4 v0x7fc1e10304c0_0;
    %load/vec4 v0x7fc1e10303f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc1e10303f0_0;
    %load/vec4 v0x7fc1e1030230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc1e1030360_0, 0, 2;
T_12.2 ;
    %load/vec4 v0x7fc1e1030600_0;
    %load/vec4 v0x7fc1e1030600_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc1e10304c0_0;
    %load/vec4 v0x7fc1e10303f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc1e10303f0_0;
    %load/vec4 v0x7fc1e1030170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fc1e1030570_0;
    %load/vec4 v0x7fc1e1030170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc1e10302d0_0, 0, 2;
T_12.4 ;
    %load/vec4 v0x7fc1e1030600_0;
    %load/vec4 v0x7fc1e1030600_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc1e10304c0_0;
    %load/vec4 v0x7fc1e10303f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc1e10303f0_0;
    %load/vec4 v0x7fc1e1030230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fc1e1030570_0;
    %load/vec4 v0x7fc1e1030230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc1e1030360_0, 0, 2;
T_12.6 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc1e1032a70;
T_13 ;
    %wait E_0x7fc1e102e5c0;
    %load/vec4 v0x7fc1e1032e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc1e10311c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc1e10330a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fc1e1032dd0_0;
    %assign/vec4 v0x7fc1e10311c0_0, 0;
    %load/vec4 v0x7fc1e1032d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc1e10330a0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fc1e1033010_0;
    %assign/vec4 v0x7fc1e10330a0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fc1e1030fe0;
T_14 ;
    %wait E_0x7fc1e102e5c0;
    %load/vec4 v0x7fc1e1031510_0;
    %assign/vec4 v0x7fc1e10315e0_0, 0;
    %load/vec4 v0x7fc1e1031670_0;
    %assign/vec4 v0x7fc1e1031720_0, 0;
    %load/vec4 v0x7fc1e1032010_0;
    %assign/vec4 v0x7fc1e10321c0_0, 0;
    %load/vec4 v0x7fc1e1031a90_0;
    %assign/vec4 v0x7fc1e1031bc0_0, 0;
    %load/vec4 v0x7fc1e10317b0_0;
    %assign/vec4 v0x7fc1e1031880_0, 0;
    %load/vec4 v0x7fc1e1031950_0;
    %assign/vec4 v0x7fc1e10319e0_0, 0;
    %load/vec4 v0x7fc1e10322e0_0;
    %assign/vec4 v0x7fc1e1032370_0, 0;
    %load/vec4 v0x7fc1e1032490_0;
    %assign/vec4 v0x7fc1e1032490_0, 0;
    %load/vec4 v0x7fc1e1032690_0;
    %assign/vec4 v0x7fc1e1032730_0, 0;
    %load/vec4 v0x7fc1e1032540_0;
    %assign/vec4 v0x7fc1e10325f0_0, 0;
    %load/vec4 v0x7fc1e1031db0_0;
    %assign/vec4 v0x7fc1e1031e40_0, 0;
    %load/vec4 v0x7fc1e1031ed0_0;
    %assign/vec4 v0x7fc1e1031f60_0, 0;
    %load/vec4 v0x7fc1e1031c50_0;
    %assign/vec4 v0x7fc1e1031ce0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fc1e102ef50;
T_15 ;
    %wait E_0x7fc1e102e5c0;
    %load/vec4 v0x7fc1e102fb30_0;
    %assign/vec4 v0x7fc1e102fbd0_0, 0;
    %load/vec4 v0x7fc1e102f820_0;
    %assign/vec4 v0x7fc1e102f930_0, 0;
    %load/vec4 v0x7fc1e102f580_0;
    %assign/vec4 v0x7fc1e102f650_0, 0;
    %load/vec4 v0x7fc1e102f6e0_0;
    %assign/vec4 v0x7fc1e102f770_0, 0;
    %load/vec4 v0x7fc1e102f300_0;
    %assign/vec4 v0x7fc1e102f390_0, 0;
    %load/vec4 v0x7fc1e102f420_0;
    %assign/vec4 v0x7fc1e102f4d0_0, 0;
    %load/vec4 v0x7fc1e102f9d0_0;
    %assign/vec4 v0x7fc1e102fa80_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fc1e1035290;
T_16 ;
    %wait E_0x7fc1e102e5c0;
    %load/vec4 v0x7fc1e1035b70_0;
    %assign/vec4 v0x7fc1e1035c80_0, 0;
    %load/vec4 v0x7fc1e1035740_0;
    %assign/vec4 v0x7fc1e1035810_0, 0;
    %load/vec4 v0x7fc1e10355c0_0;
    %assign/vec4 v0x7fc1e10356a0_0, 0;
    %load/vec4 v0x7fc1e1035a40_0;
    %assign/vec4 v0x7fc1e1035ad0_0, 0;
    %load/vec4 v0x7fc1e10358a0_0;
    %assign/vec4 v0x7fc1e10359b0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fc1e10331e0;
T_17 ;
    %wait E_0x7fc1e1033400;
    %load/vec4 v0x7fc1e10335b0_0;
    %load/vec4 v0x7fc1e1033640_0;
    %cmp/e;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc1e1033520_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc1e1033520_0, 0;
T_17.1 ;
    %load/vec4 v0x7fc1e1033520_0;
    %load/vec4 v0x7fc1e1033460_0;
    %and;
    %assign/vec4 v0x7fc1e10336f0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fc1e101c080;
T_18 ;
    %delay 25, 0;
    %load/vec4 v0x7fc1e1039b70_0;
    %inv;
    %store/vec4 v0x7fc1e1039b70_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fc1e101c080;
T_19 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e1039e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e103a0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e1039ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e1039f90_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x7fc1e1039f90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc1e1039f90_0;
    %store/vec4a v0x7fc1e10351e0, 4, 0;
    %load/vec4 v0x7fc1e1039f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc1e1039f90_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e1039f90_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x7fc1e1039f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc1e1039f90_0;
    %store/vec4a v0x7fc1e102ee20, 4, 0;
    %load/vec4 v0x7fc1e1039f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc1e1039f90_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc1e102ee20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e1039f90_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x7fc1e1039f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc1e1039f90_0;
    %store/vec4a v0x7fc1e10395d0, 4, 0;
    %load/vec4 v0x7fc1e1039f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc1e1039f90_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e10311c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e10330a0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc1e10315e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e1031720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e10321c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e1031bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e1031880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e10319e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e1032370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e1032490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e1032730_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fc1e10325f0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc1e1031e40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc1e1031f60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc1e1031ce0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102fbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102f930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102f650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e102f770_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e102f390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e102f4d0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc1e102fa80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e1035c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e1035810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e10356a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1e1035ad0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc1e10359b0_0, 0, 5;
    %vpi_call 2 79 "$readmemb", "testdata_2020/instruction_1.txt", v0x7fc1e10351e0 {0 0 0};
    %vpi_func 2 83 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fc1e103a030_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e1039b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e1039d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e1039da0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1e1039d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1e1039da0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fc1e101c080;
T_20 ;
    %wait E_0x7fc1e102e5c0;
    %load/vec4 v0x7fc1e1039e30_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 2 98 "$finish" {0 0 0};
T_20.0 ;
    %load/vec4 v0x7fc1e1030c80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc1e102dde0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fc1e103a0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc1e103a0e0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7fc1e10336f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x7fc1e1039ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc1e1039ec0_0, 0, 32;
T_20.4 ;
    %vpi_call 2 106 "$fdisplay", v0x7fc1e103a030_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fc1e1039e30_0, v0x7fc1e1039da0_0, v0x7fc1e103a0e0_0, v0x7fc1e1039ec0_0, v0x7fc1e10382f0_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fc1e103a030_0, "Registers" {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7fc1e103a030_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7fc1e10395d0, 0>, &A<v0x7fc1e10395d0, 8>, &A<v0x7fc1e10395d0, 16>, &A<v0x7fc1e10395d0, 24> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7fc1e103a030_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7fc1e10395d0, 1>, &A<v0x7fc1e10395d0, 9>, &A<v0x7fc1e10395d0, 17>, &A<v0x7fc1e10395d0, 25> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7fc1e103a030_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7fc1e10395d0, 2>, &A<v0x7fc1e10395d0, 10>, &A<v0x7fc1e10395d0, 18>, &A<v0x7fc1e10395d0, 26> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7fc1e103a030_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7fc1e10395d0, 3>, &A<v0x7fc1e10395d0, 11>, &A<v0x7fc1e10395d0, 19>, &A<v0x7fc1e10395d0, 27> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7fc1e103a030_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7fc1e10395d0, 4>, &A<v0x7fc1e10395d0, 12>, &A<v0x7fc1e10395d0, 20>, &A<v0x7fc1e10395d0, 28> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7fc1e103a030_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7fc1e10395d0, 5>, &A<v0x7fc1e10395d0, 13>, &A<v0x7fc1e10395d0, 21>, &A<v0x7fc1e10395d0, 29> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7fc1e103a030_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7fc1e10395d0, 6>, &A<v0x7fc1e10395d0, 14>, &A<v0x7fc1e10395d0, 22>, &A<v0x7fc1e10395d0, 30> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7fc1e103a030_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7fc1e10395d0, 7>, &A<v0x7fc1e10395d0, 15>, &A<v0x7fc1e10395d0, 23>, &A<v0x7fc1e10395d0, 31> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x7fc1e103a030_0, "Data Memory: 0x00 = %10d", &A<v0x7fc1e102ee20, 0> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x7fc1e103a030_0, "Data Memory: 0x04 = %10d", &A<v0x7fc1e102ee20, 1> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x7fc1e103a030_0, "Data Memory: 0x08 = %10d", &A<v0x7fc1e102ee20, 2> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7fc1e103a030_0, "Data Memory: 0x0C = %10d", &A<v0x7fc1e102ee20, 3> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7fc1e103a030_0, "Data Memory: 0x10 = %10d", &A<v0x7fc1e102ee20, 4> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7fc1e103a030_0, "Data Memory: 0x14 = %10d", &A<v0x7fc1e102ee20, 5> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7fc1e103a030_0, "Data Memory: 0x18 = %10d", &A<v0x7fc1e102ee20, 6> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7fc1e103a030_0, "Data Memory: 0x1C = %10d", &A<v0x7fc1e102ee20, 7> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x7fc1e103a030_0, "\012" {0 0 0};
    %load/vec4 v0x7fc1e1039e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc1e1039e30_0, 0, 32;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
