set clock_constraint { \
    name clk \
    module example \
    port ap_clk \
    period 13.3333 \
    uncertainty 1.66667 \
}

set all_path {}

set false_path {}

