// Seed: 1016436541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    input tri1 id_6
    , id_14,
    input uwire id_7,
    input wor id_8,
    input tri id_9,
    input supply1 id_10,
    output uwire id_11,
    output wor id_12
);
  assign id_11 = id_8;
  xnor (id_12, id_5, id_14, id_8, id_1, id_6, id_3, id_9, id_7, id_4);
  module_0(
      id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14
  );
endmodule
