// Seed: 774531300
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(negedge 1 or posedge 1'b0 - (1) | id_2++
  )
  begin : LABEL_0$display
    ;
    disable id_10;
  end
  supply0 id_11 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_10,
      id_2,
      id_7,
      id_10,
      id_11
  );
endmodule
