{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1381327076488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381327076488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 15:57:55 2013 " "Processing started: Wed Oct 09 15:57:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381327076488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1381327076488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2cmaster -c i2cmaster " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2cmaster -c i2cmaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1381327076488 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1381327077895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_src/td_i2cmaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd_src/td_i2cmaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_i2cmaster-testbench " "Found design unit 1: tb_i2cmaster-testbench" {  } { { "vhd_src/td_i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/td_i2cmaster.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381327079285 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_i2cmaster " "Found entity 1: tb_i2cmaster" {  } { { "vhd_src/td_i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/td_i2cmaster.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381327079285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381327079285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_src/i2cmaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd_src/i2cmaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2cmaster-top_level " "Found design unit 1: i2cmaster-top_level" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381327079442 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2cmaster " "Found entity 1: i2cmaster" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381327079442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381327079442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2cmaster " "Elaborating entity \"i2cmaster\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1381327079629 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_rd i2cmaster.vhd(23) " "VHDL Signal Declaration warning at i2cmaster.vhd(23): used implicit default value for signal \"data_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381327079629 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "scl_high_ena i2cmaster.vhd(39) " "VHDL Signal Declaration warning at i2cmaster.vhd(39): used implicit default value for signal \"scl_high_ena\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_clk i2cmaster.vhd(40) " "Verilog HDL or VHDL warning at i2cmaster.vhd(40): object \"scl_clk\" assigned a value but never read" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rnw_i i2cmaster.vhd(43) " "VHDL Signal Declaration warning at i2cmaster.vhd(43): used implicit default value for signal \"rnw_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_rx i2cmaster.vhd(47) " "VHDL Signal Declaration warning at i2cmaster.vhd(47): used implicit default value for signal \"data_rx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state i2cmaster.vhd(54) " "VHDL Process Statement warning at i2cmaster.vhd(54): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(56) " "VHDL Process Statement warning at i2cmaster.vhd(56): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(60) " "VHDL Process Statement warning at i2cmaster.vhd(60): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_count i2cmaster.vhd(60) " "VHDL Process Statement warning at i2cmaster.vhd(60): signal \"bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(64) " "VHDL Process Statement warning at i2cmaster.vhd(64): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw_i i2cmaster.vhd(64) " "VHDL Process Statement warning at i2cmaster.vhd(64): signal \"rnw_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(66) " "VHDL Process Statement warning at i2cmaster.vhd(66): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw_i i2cmaster.vhd(66) " "VHDL Process Statement warning at i2cmaster.vhd(66): signal \"rnw_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(70) " "VHDL Process Statement warning at i2cmaster.vhd(70): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_count i2cmaster.vhd(70) " "VHDL Process Statement warning at i2cmaster.vhd(70): signal \"bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(74) " "VHDL Process Statement warning at i2cmaster.vhd(74): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(74) " "VHDL Process Statement warning at i2cmaster.vhd(74): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(76) " "VHDL Process Statement warning at i2cmaster.vhd(76): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(76) " "VHDL Process Statement warning at i2cmaster.vhd(76): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw i2cmaster.vhd(76) " "VHDL Process Statement warning at i2cmaster.vhd(76): signal \"rnw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(78) " "VHDL Process Statement warning at i2cmaster.vhd(78): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(78) " "VHDL Process Statement warning at i2cmaster.vhd(78): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw i2cmaster.vhd(78) " "VHDL Process Statement warning at i2cmaster.vhd(78): signal \"rnw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(83) " "VHDL Process Statement warning at i2cmaster.vhd(83): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_count i2cmaster.vhd(83) " "VHDL Process Statement warning at i2cmaster.vhd(83): signal \"bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(87) " "VHDL Process Statement warning at i2cmaster.vhd(87): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(87) " "VHDL Process Statement warning at i2cmaster.vhd(87): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(89) " "VHDL Process Statement warning at i2cmaster.vhd(89): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(89) " "VHDL Process Statement warning at i2cmaster.vhd(89): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw i2cmaster.vhd(89) " "VHDL Process Statement warning at i2cmaster.vhd(89): signal \"rnw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(91) " "VHDL Process Statement warning at i2cmaster.vhd(91): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(91) " "VHDL Process Statement warning at i2cmaster.vhd(91): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw i2cmaster.vhd(91) " "VHDL Process Statement warning at i2cmaster.vhd(91): signal \"rnw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(95) " "VHDL Process Statement warning at i2cmaster.vhd(95): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(99) " "VHDL Process Statement warning at i2cmaster.vhd(99): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(99) " "VHDL Process Statement warning at i2cmaster.vhd(99): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state i2cmaster.vhd(52) " "VHDL Process Statement warning at i2cmaster.vhd(52): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(111) " "VHDL Process Statement warning at i2cmaster.vhd(111): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr i2cmaster.vhd(112) " "VHDL Process Statement warning at i2cmaster.vhd(112): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw i2cmaster.vhd(112) " "VHDL Process Statement warning at i2cmaster.vhd(112): signal \"rnw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scl_high_ena i2cmaster.vhd(118) " "VHDL Process Statement warning at i2cmaster.vhd(118): signal \"scl_high_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_rnw i2cmaster.vhd(124) " "VHDL Process Statement warning at i2cmaster.vhd(124): signal \"addr_rnw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_count i2cmaster.vhd(124) " "VHDL Process Statement warning at i2cmaster.vhd(124): signal \"bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_count i2cmaster.vhd(125) " "VHDL Process Statement warning at i2cmaster.vhd(125): signal \"bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_count i2cmaster.vhd(128) " "VHDL Process Statement warning at i2cmaster.vhd(128): signal \"bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scl_high_ena i2cmaster.vhd(133) " "VHDL Process Statement warning at i2cmaster.vhd(133): signal \"scl_high_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_tx i2cmaster.vhd(140) " "VHDL Process Statement warning at i2cmaster.vhd(140): signal \"data_tx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_count i2cmaster.vhd(140) " "VHDL Process Statement warning at i2cmaster.vhd(140): signal \"bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_count i2cmaster.vhd(141) " "VHDL Process Statement warning at i2cmaster.vhd(141): signal \"bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_count i2cmaster.vhd(144) " "VHDL Process Statement warning at i2cmaster.vhd(144): signal \"bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079645 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scl_high_ena i2cmaster.vhd(149) " "VHDL Process Statement warning at i2cmaster.vhd(149): signal \"scl_high_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_count i2cmaster.vhd(152) " "VHDL Process Statement warning at i2cmaster.vhd(152): signal \"bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_count i2cmaster.vhd(155) " "VHDL Process Statement warning at i2cmaster.vhd(155): signal \"bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(160) " "VHDL Process Statement warning at i2cmaster.vhd(160): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw i2cmaster.vhd(160) " "VHDL Process Statement warning at i2cmaster.vhd(160): signal \"rnw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_wr i2cmaster.vhd(161) " "VHDL Process Statement warning at i2cmaster.vhd(161): signal \"data_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr i2cmaster.vhd(162) " "VHDL Process Statement warning at i2cmaster.vhd(162): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw i2cmaster.vhd(162) " "VHDL Process Statement warning at i2cmaster.vhd(162): signal \"rnw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(163) " "VHDL Process Statement warning at i2cmaster.vhd(163): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw i2cmaster.vhd(163) " "VHDL Process Statement warning at i2cmaster.vhd(163): signal \"rnw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr i2cmaster.vhd(164) " "VHDL Process Statement warning at i2cmaster.vhd(164): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw i2cmaster.vhd(164) " "VHDL Process Statement warning at i2cmaster.vhd(164): signal \"rnw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_wr i2cmaster.vhd(165) " "VHDL Process Statement warning at i2cmaster.vhd(165): signal \"data_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scl_high_ena i2cmaster.vhd(167) " "VHDL Process Statement warning at i2cmaster.vhd(167): signal \"scl_high_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(175) " "VHDL Process Statement warning at i2cmaster.vhd(175): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rnw i2cmaster.vhd(175) " "VHDL Process Statement warning at i2cmaster.vhd(175): signal \"rnw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scl_high_ena i2cmaster.vhd(177) " "VHDL Process Statement warning at i2cmaster.vhd(177): signal \"scl_high_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena i2cmaster.vhd(180) " "VHDL Process Statement warning at i2cmaster.vhd(180): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(180) " "VHDL Process Statement warning at i2cmaster.vhd(180): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scl_high_ena i2cmaster.vhd(185) " "VHDL Process Statement warning at i2cmaster.vhd(185): signal \"scl_high_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_rnw i2cmaster.vhd(106) " "VHDL Process Statement warning at i2cmaster.vhd(106): inferring latch(es) for signal or variable \"addr_rnw\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sda_int i2cmaster.vhd(106) " "VHDL Process Statement warning at i2cmaster.vhd(106): inferring latch(es) for signal or variable \"sda_int\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_count i2cmaster.vhd(106) " "VHDL Process Statement warning at i2cmaster.vhd(106): inferring latch(es) for signal or variable \"bit_count\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_tx i2cmaster.vhd(106) " "VHDL Process Statement warning at i2cmaster.vhd(106): inferring latch(es) for signal or variable \"data_tx\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "divider i2cmaster.vhd(196) " "VHDL Variable Declaration warning at i2cmaster.vhd(196): used initial value expression for variable \"divider\" because variable was never assigned a value" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 196 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_ena i2cmaster.vhd(200) " "VHDL Process Statement warning at i2cmaster.vhd(200): signal \"state_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scl_high_ena i2cmaster.vhd(200) " "VHDL Process Statement warning at i2cmaster.vhd(200): signal \"scl_high_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[0\] i2cmaster.vhd(106) " "Inferred latch for \"bit_count\[0\]\" at i2cmaster.vhd(106)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[1\] i2cmaster.vhd(106) " "Inferred latch for \"bit_count\[1\]\" at i2cmaster.vhd(106)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[2\] i2cmaster.vhd(106) " "Inferred latch for \"bit_count\[2\]\" at i2cmaster.vhd(106)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sSTOP i2cmaster.vhd(52) " "Inferred latch for \"state.sSTOP\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sMACK i2cmaster.vhd(52) " "Inferred latch for \"state.sMACK\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sADDR i2cmaster.vhd(52) " "Inferred latch for \"state.sADDR\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sREAD i2cmaster.vhd(52) " "Inferred latch for \"state.sREAD\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sWRITE i2cmaster.vhd(52) " "Inferred latch for \"state.sWRITE\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sIDLE i2cmaster.vhd(52) " "Inferred latch for \"state.sIDLE\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sACK2 i2cmaster.vhd(52) " "Inferred latch for \"state.sACK2\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sACK1 i2cmaster.vhd(52) " "Inferred latch for \"state.sACK1\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sSTART i2cmaster.vhd(52) " "Inferred latch for \"state.sSTART\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381327079660 "|i2cmaster"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ack_error " "Bidir \"ack_error\" has no driver" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1381327081035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sda " "Bidir \"sda\" has no driver" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1381327081035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "scl " "Bidir \"scl\" has no driver" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1381327081035 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1381327081035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sACK1_777 " "Latch state.sACK1_777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sADDR_657 " "Ports D and ENA on the latch are fed by the same signal state.sADDR_657" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381327081067 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381327081067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sACK2_753 " "Latch state.sACK2_753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sWRITE_705 " "Ports D and ENA on the latch are fed by the same signal state.sWRITE_705" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381327081067 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381327081067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sIDLE_729 " "Latch state.sIDLE_729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sSTOP_609 " "Ports D and ENA on the latch are fed by the same signal state.sSTOP_609" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381327081067 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381327081067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sMACK_633 " "Latch state.sMACK_633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sREAD_681 " "Ports D and ENA on the latch are fed by the same signal state.sREAD_681" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381327081067 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381327081067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sADDR_657 " "Latch state.sADDR_657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sSTART_801 " "Ports D and ENA on the latch are fed by the same signal state.sSTART_801" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381327081067 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381327081067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sSTOP_609 " "Latch state.sSTOP_609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_ena " "Ports D and ENA on the latch are fed by the same signal state_ena" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381327081067 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381327081067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sREAD_681 " "Latch state.sREAD_681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sMACK_633 " "Ports D and ENA on the latch are fed by the same signal state.sMACK_633" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381327081067 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381327081067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sWRITE_705 " "Latch state.sWRITE_705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sACK2_753 " "Ports D and ENA on the latch are fed by the same signal state.sACK2_753" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381327081067 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381327081067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sSTART_801 " "Latch state.sSTART_801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sIDLE_729 " "Ports D and ENA on the latch are fed by the same signal state.sIDLE_729" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381327081067 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381327081067 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[0\] GND " "Pin \"data_rd\[0\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381327081113 "|i2cmaster|data_rd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[1\] GND " "Pin \"data_rd\[1\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381327081113 "|i2cmaster|data_rd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[2\] GND " "Pin \"data_rd\[2\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381327081113 "|i2cmaster|data_rd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[3\] GND " "Pin \"data_rd\[3\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381327081113 "|i2cmaster|data_rd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[4\] GND " "Pin \"data_rd\[4\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381327081113 "|i2cmaster|data_rd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[5\] GND " "Pin \"data_rd\[5\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381327081113 "|i2cmaster|data_rd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[6\] GND " "Pin \"data_rd\[6\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381327081113 "|i2cmaster|data_rd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[7\] GND " "Pin \"data_rd\[7\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381327081113 "|i2cmaster|data_rd[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1381327081113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1381327082270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082270 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "areset_n " "No output dependent on input pin \"areset_n\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|areset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[0\] " "No output dependent on input pin \"data_wr\[0\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|data_wr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[1\] " "No output dependent on input pin \"data_wr\[1\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|data_wr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[2\] " "No output dependent on input pin \"data_wr\[2\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|data_wr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[3\] " "No output dependent on input pin \"data_wr\[3\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|data_wr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[4\] " "No output dependent on input pin \"data_wr\[4\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|data_wr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[5\] " "No output dependent on input pin \"data_wr\[5\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|data_wr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[6\] " "No output dependent on input pin \"data_wr\[6\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|data_wr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_wr\[7\] " "No output dependent on input pin \"data_wr\[7\]\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "M:/pc/Desktop/fys4220/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381327082832 "|i2cmaster|data_wr[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1381327082832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1381327082879 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1381327082879 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1381327082879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1381327082879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1381327082879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381327083051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 15:58:03 2013 " "Processing ended: Wed Oct 09 15:58:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381327083051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381327083051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381327083051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381327083051 ""}
