Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b5ee939c79b343bd8a9e1da4952cc251 --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bufferTB_behav xil_defaultlib.bufferTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.rstBridge
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_sync_stag...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_a...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_p...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.adc_fifo
Compiling module xil_defaultlib.adc_cdc
Compiling module xil_defaultlib.writeController
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_p...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.widthConverter
Compiling module xil_defaultlib.readController2
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(IODDR_STYLE="IODDR",WIDTH=5...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(IODDR_STYLE="IODDR")
Compiling module xil_defaultlib.oddr(IODDR_STYLE="IODDR",WIDTH=5...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_POLY=32'...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(MIN_FRAME_LENGTH=8,...
Compiling module xil_defaultlib.eth_mac_1g(MIN_FRAME_LENGTH=8)
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(ADDR_WIDTH=15,KE...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=0,FR...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(MIN_FRAME_...
Compiling module xil_defaultlib.eth_axis_rx
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.udp_rx
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.eth_axis_tx
Compiling module xil_defaultlib.udp_tx
Compiling module xil_defaultlib.eth
Compiling module xil_defaultlib.bufferTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot bufferTB_behav
