// Seed: 631081652
module module_0;
  assign module_1.type_16 = 0;
  wire id_2;
endmodule
module module_0 (
    input tri0 module_1,
    input uwire id_1,
    output wor id_2,
    input wand id_3,
    input wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    output logic id_7,
    input logic id_8,
    input uwire id_9,
    input supply0 id_10
);
  final begin : LABEL_0
    if (1)
      assume (id_8);
      else begin : LABEL_0
        id_7 <= 1'b0;
      end
  end
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_2;
  module_0 modCall_1 ();
endmodule
