# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FFT_final.gen/sources_1/ip/xfft_0/sim/xfft_0.vhd" \
"../../../../FFT_final.gen/sources_1/ip/dds_compiler_2/sim/dds_compiler_2.vhd" \
"../../../../FFT_final.gen/sources_1/ip/dds_compiler_1/sim/dds_compiler_1.vhd" \
"../../../../FFT_final.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" \

# Do not sort compile order
nosort
