m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA-selfLearning/divider_five/quartus_prj/simulation/modelsim
vdivider_five
Z1 !s110 1625668562
!i10b 1
!s100 E>dnYc`=XXz?29_Z]H=Cn0
I13TnjFUEhLGnoVW2bBFiz2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1625668401
8D:/FPGA-selfLearning/divider_five/rtl/divider_five.v
FD:/FPGA-selfLearning/divider_five/rtl/divider_five.v
L0 1
Z3 OV;L;10.4b;61
r1
!s85 0
31
Z4 !s108 1625668562.000000
!s107 D:/FPGA-selfLearning/divider_five/rtl/divider_five.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-selfLearning/divider_five/rtl|D:/FPGA-selfLearning/divider_five/rtl/divider_five.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/FPGA-selfLearning/divider_five/rtl
vtb_divider_five
R1
!i10b 1
!s100 747IIoSF9CPFLD9i^l8`33
InHG5dJQEY=PP`zC>=3m_62
R2
R0
w1625668546
8D:/FPGA-selfLearning/divider_five/quartus_prj/../sim/tb_divider_five.v
FD:/FPGA-selfLearning/divider_five/quartus_prj/../sim/tb_divider_five.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/FPGA-selfLearning/divider_five/quartus_prj/../sim/tb_divider_five.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-selfLearning/divider_five/quartus_prj/../sim|D:/FPGA-selfLearning/divider_five/quartus_prj/../sim/tb_divider_five.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/FPGA-selfLearning/divider_five/quartus_prj/../sim
