

================================================================
== Vivado HLS Report for 'Advios_modulate_clock'
================================================================
* Date:           Tue Oct  9 16:09:36 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Advisio
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.92|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    1|    1|         1|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: clock_counter_V (8)  [1/1] 0.00ns
codeRepl:0  %clock_counter_V = alloca i26

ST_1: StgValue_5 (9)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str1213, [10 x i8]* @p_str1516, [1 x i8]* @p_str1213, i32 -1, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [17 x i8]* @p_str1617)

ST_1: StgValue_6 (10)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !158

ST_1: StgValue_7 (11)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_sc_in), !map !162

ST_1: StgValue_8 (12)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_sc_out), !map !166

ST_1: StgValue_9 (13)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !170

ST_1: StgValue_10 (14)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !174

ST_1: StgValue_11 (15)  [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !178

ST_1: StgValue_12 (16)  [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !182

ST_1: StgValue_13 (17)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:5
codeRepl:9  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str23, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_14 (18)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:6
codeRepl:10  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str34, i32 0, i32 0, i1* %clk_sc_in) nounwind

ST_1: StgValue_15 (19)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:7
codeRepl:11  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 1, [7 x i8]* @p_str1, [11 x i8]* @p_str45, i32 0, i32 0, i1* %clk_sc_out) nounwind

ST_1: StgValue_16 (20)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:8
codeRepl:12  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str56, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_17 (21)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:9
codeRepl:13  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [13 x i8]* @p_str67, [5 x i8]* @p_str78, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_18 (22)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:10
codeRepl:14  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [13 x i8]* @p_str67, [9 x i8]* @p_str89, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_19 (23)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:11
codeRepl:15  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 1, [13 x i8]* @p_str67, [8 x i8]* @p_str910, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_20 (24)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:12
codeRepl:16  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str2, i32 2, [15 x i8]* @p_str1011) nounwind

ST_1: tmp_2 (25)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:12
codeRepl:17  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1112)

ST_1: StgValue_22 (26)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:12
codeRepl:18  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1213) nounwind

ST_1: p_ssdm_reset_v (27)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:12
codeRepl:19  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_24 (28)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:7
codeRepl:20  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %clk_sc_out, i1 false)

ST_1: empty (29)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:8
codeRepl:21  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 (30)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:8
codeRepl:22  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1112, i32 %tmp_2)


 <State 2>: 1.59ns
ST_2: StgValue_27 (31)  [1/1] 1.59ns
codeRepl:23  store i26 0, i26* %clock_counter_V

ST_2: StgValue_28 (32)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:8
codeRepl:24  br label %0


 <State 3>: 5.92ns
ST_3: clock_counter_V_load (34)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:12
:0  %clock_counter_V_load = load i26* %clock_counter_V

ST_3: clock_counter_V_assi (35)  [1/1] 2.67ns  loc: Advisio/Advios.cpp:12
:1  %clock_counter_V_assi = add i26 %clock_counter_V_load, 1

ST_3: tmp_1 (36)  [1/1] 3.25ns  loc: Advisio/Advios.cpp:13
:2  %tmp_1 = icmp eq i26 %clock_counter_V_assi, -17108864

ST_3: StgValue_32 (37)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:13
:3  br i1 %tmp_1, label %1, label %_ZN7_ap_sc_7sc_core4waitEi.exit.pre

ST_3: StgValue_33 (39)  [1/1] 1.59ns  loc: Advisio/Advios.cpp:12
_ZN7_ap_sc_7sc_core4waitEi.exit.pre:0  store i26 %clock_counter_V_assi, i26* %clock_counter_V

ST_3: StgValue_34 (40)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.pre:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_3: tmp (42)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:15
:0  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %clk_sc_in)

ST_3: v (43)  [1/1] 2.07ns  loc: Advisio/Advios.cpp:15
:1  %v = xor i1 %tmp, true

ST_3: StgValue_37 (44)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:15
:2  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %clk_sc_out, i1 %v)

ST_3: StgValue_38 (45)  [1/1] 1.59ns
:3  store i26 0, i26* %clock_counter_V

ST_3: StgValue_39 (46)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:17
:4  br label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_3: StgValue_40 (48)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:18
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: StgValue_41 (49)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clk_sc_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clk_sc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
clock_counter_V      (alloca         ) [ 0011]
StgValue_5           (specifcore     ) [ 0000]
StgValue_6           (specbitsmap    ) [ 0000]
StgValue_7           (specbitsmap    ) [ 0000]
StgValue_8           (specbitsmap    ) [ 0000]
StgValue_9           (specbitsmap    ) [ 0000]
StgValue_10          (specbitsmap    ) [ 0000]
StgValue_11          (specbitsmap    ) [ 0000]
StgValue_12          (specbitsmap    ) [ 0000]
StgValue_13          (specport       ) [ 0000]
StgValue_14          (specport       ) [ 0000]
StgValue_15          (specport       ) [ 0000]
StgValue_16          (specport       ) [ 0000]
StgValue_17          (specport       ) [ 0000]
StgValue_18          (specport       ) [ 0000]
StgValue_19          (specport       ) [ 0000]
StgValue_20          (specprocessdef ) [ 0000]
tmp_2                (specregionbegin) [ 0000]
StgValue_22          (specprotocol   ) [ 0000]
p_ssdm_reset_v       (specstatebegin ) [ 0000]
StgValue_24          (write          ) [ 0000]
empty                (specstateend   ) [ 0000]
empty_2              (specregionend  ) [ 0000]
StgValue_27          (store          ) [ 0000]
StgValue_28          (br             ) [ 0000]
clock_counter_V_load (load           ) [ 0000]
clock_counter_V_assi (add            ) [ 0000]
tmp_1                (icmp           ) [ 0001]
StgValue_32          (br             ) [ 0000]
StgValue_33          (store          ) [ 0000]
StgValue_34          (br             ) [ 0000]
tmp                  (read           ) [ 0000]
v                    (xor            ) [ 0000]
StgValue_37          (write          ) [ 0000]
StgValue_38          (store          ) [ 0000]
StgValue_39          (br             ) [ 0000]
StgValue_40          (wait           ) [ 0000]
StgValue_41          (br             ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="clk_sc_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_sc_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="clk_sc_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_sc_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctrl">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inSwitch">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outLeds">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1213"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1516"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1617"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str910"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1011"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1112"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="clock_counter_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="clock_counter_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/1 StgValue_37/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="26" slack="1"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/2 StgValue_38/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="clock_counter_V_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="26" slack="2"/>
<pin id="111" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="clock_counter_V_load/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="clock_counter_V_assi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="26" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="clock_counter_V_assi/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="26" slack="0"/>
<pin id="120" dir="0" index="1" bw="26" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_33_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="26" slack="0"/>
<pin id="126" dir="0" index="1" bw="26" slack="2"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="v_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="v/3 "/>
</bind>
</comp>

<comp id="136" class="1005" name="clock_counter_V_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="26" slack="1"/>
<pin id="138" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="clock_counter_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="68" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="80" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="74" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="76" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="78" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="112" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="98" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="82" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="139"><net_src comp="86" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="124" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: clk_sc_out | {1 3 }
 - Input state : 
	Port: Advios::modulate_clock : clk_sc_in | {3 }
  - Chain level:
	State 1
		empty : 1
		empty_2 : 1
	State 2
	State 3
		clock_counter_V_assi : 1
		tmp_1 : 2
		StgValue_32 : 3
		StgValue_33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   | clock_counter_V_assi_fu_112 |    83   |    31   |
|----------|-----------------------------|---------|---------|
|   icmp   |         tmp_1_fu_118        |    0    |    13   |
|----------|-----------------------------|---------|---------|
|    xor   |           v_fu_129          |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_90       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |        tmp_read_fu_98       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    83   |    46   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|clock_counter_V_reg_136|   26   |
+-----------------------+--------+
|         Total         |   26   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p2  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |    2   ||  1.588  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   83   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   26   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   109  |   55   |
+-----------+--------+--------+--------+
