Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /home/eric/App/ViVado/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot closemips_testbench_behav xil_defaultlib.closemips_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 32 into reg2_i is out of bounds [/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v:234]
WARNING: [VRFC 10-1783] select index 5 into stall_i is out of bounds [/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MEM_WB.v:54]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v" Line 3. Module clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/closemips.v" Line 23. Module closemips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/PC.v" Line 24. Module PC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/IF_ID.v" Line 23. Module IF_ID has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/id.v" Line 3. Module id has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v" Line 3. Module id_ex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v" Line 3. Module ex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v" Line 3. Module ex_mem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MEM.v" Line 23. Module MEM has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MEM_WB.v" Line 23. Module MEM_WB has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/hilo.v" Line 3. Module hilo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/RegisterFile.v" Line 26. Module RegisterFile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/CTRL.v" Line 24. Module CTRL has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/inst_rom.v" Line 3. Module inst_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/eric/Work/jy/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.closemips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.closemips_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot closemips_testbench_behav
