// Seed: 3699023680
module module_0 ();
  wor id_2;
  initial id_1 <= 1 - 1 - id_2;
  assign module_1.type_12 = 0;
endmodule
program module_1 (
    input wire id_0,
    input wor id_1,
    input tri id_2,
    input wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    id_8
);
  wand \id_9 , id_10;
  wire id_11;
  module_0 modCall_1 ();
  assign \id_9 = id_3;
  assign id_8  = -1'b0;
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1,
    output wand id_2,
    input wor id_3,
    output tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    input uwire id_8
);
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always id_5 = 1'h0;
endmodule
