{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516387409008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516387409042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 14:43:28 2018 " "Processing started: Fri Jan 19 14:43:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516387409042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387409042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UniControl -c UniControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off UniControl -c UniControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387409042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1516387412376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unicontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unicontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniControl-behavior " "Found design unit 1: UniControl-behavior" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516387443308 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniControl " "Found entity 1: UniControl" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516387443308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387443308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UniControl " "Elaborating entity \"UniControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1516387444002 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_flag UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"pc_flag\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516387444577 "|UniControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_cond UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"pc_cond\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516387444577 "|UniControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ler_men UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"ler_men\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516387444577 "|UniControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "esc_men UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"esc_men\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516387444582 "|UniControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memParaReg UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"memParaReg\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516387444582 "|UniControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ULAop UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"ULAop\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516387444582 "|UniControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "esc_reg UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"esc_reg\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516387444582 "|UniControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_fonteA UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"ula_fonteA\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516387444582 "|UniControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_fonteB UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"ula_fonteB\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516387444582 "|UniControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fonte_PC UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"fonte_PC\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516387444582 "|UniControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "recv_opcode UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"recv_opcode\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516387444582 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fonte_PC\[0\] UniControl.vhd(44) " "Inferred latch for \"fonte_PC\[0\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444587 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fonte_PC\[1\] UniControl.vhd(44) " "Inferred latch for \"fonte_PC\[1\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444587 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_fonteB\[0\] UniControl.vhd(44) " "Inferred latch for \"ula_fonteB\[0\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444587 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_fonteB\[1\] UniControl.vhd(44) " "Inferred latch for \"ula_fonteB\[1\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444587 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_fonteA UniControl.vhd(44) " "Inferred latch for \"ula_fonteA\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444587 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "esc_reg UniControl.vhd(44) " "Inferred latch for \"esc_reg\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444587 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAop\[0\] UniControl.vhd(44) " "Inferred latch for \"ULAop\[0\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAop\[1\] UniControl.vhd(44) " "Inferred latch for \"ULAop\[1\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAop\[2\] UniControl.vhd(44) " "Inferred latch for \"ULAop\[2\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAop\[3\] UniControl.vhd(44) " "Inferred latch for \"ULAop\[3\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memParaReg UniControl.vhd(44) " "Inferred latch for \"memParaReg\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "esc_men UniControl.vhd(44) " "Inferred latch for \"esc_men\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ler_men UniControl.vhd(44) " "Inferred latch for \"ler_men\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_cond UniControl.vhd(44) " "Inferred latch for \"pc_cond\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_flag UniControl.vhd(44) " "Inferred latch for \"pc_flag\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "recv_opcode\[0\] UniControl.vhd(48) " "Inferred latch for \"recv_opcode\[0\]\" at UniControl.vhd(48)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "recv_opcode\[1\] UniControl.vhd(48) " "Inferred latch for \"recv_opcode\[1\]\" at UniControl.vhd(48)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "recv_opcode\[2\] UniControl.vhd(48) " "Inferred latch for \"recv_opcode\[2\]\" at UniControl.vhd(48)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444592 "|UniControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "recv_opcode\[3\] UniControl.vhd(48) " "Inferred latch for \"recv_opcode\[3\]\" at UniControl.vhd(48)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387444597 "|UniControl"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ula_fonteB\[1\]_807 pc_flag_1256 " "Duplicate LATCH primitive \"ula_fonteB\[1\]_807\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ula_fonteB\[0\]_760 pc_flag_1256 " "Duplicate LATCH primitive \"ula_fonteB\[0\]_760\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fonte_PC\[1\]_713 pc_flag_1256 " "Duplicate LATCH primitive \"fonte_PC\[1\]_713\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fonte_PC\[0\]_676 pc_flag_1256 " "Duplicate LATCH primitive \"fonte_PC\[0\]_676\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "esc_reg_896 pc_flag_1256 " "Duplicate LATCH primitive \"esc_reg_896\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ULAop\[0\]_937 pc_flag_1256 " "Duplicate LATCH primitive \"ULAop\[0\]_937\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ULAop\[1\]_978 pc_flag_1256 " "Duplicate LATCH primitive \"ULAop\[1\]_978\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ULAop\[2\]_1016 pc_flag_1256 " "Duplicate LATCH primitive \"ULAop\[2\]_1016\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ULAop\[3\]_1056 pc_flag_1256 " "Duplicate LATCH primitive \"ULAop\[3\]_1056\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memParaReg_1097 pc_flag_1256 " "Duplicate LATCH primitive \"memParaReg_1097\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "esc_men_1134 pc_flag_1256 " "Duplicate LATCH primitive \"esc_men_1134\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ler_men_1172 pc_flag_1256 " "Duplicate LATCH primitive \"ler_men_1172\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ula_fonteA_853 pc_flag_1256 " "Duplicate LATCH primitive \"ula_fonteA_853\" merged with LATCH primitive \"pc_flag_1256\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1516387450501 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1516387450501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_flag\$latch " "Latch pc_flag\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.estadoS6 " "Ports D and ENA on the latch are fed by the same signal state.estadoS6" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450516 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_flag_1256 " "Latch pc_flag_1256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recv_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal recv_opcode\[0\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450516 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_cond\$latch " "Latch pc_cond\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.estadoS8 " "Ports D and ENA on the latch are fed by the same signal state.estadoS8" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450516 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ler_men\$latch " "Latch ler_men\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recv_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal recv_opcode\[3\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450516 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "esc_men\$latch " "Latch esc_men\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.estadoS5 " "Ports D and ENA on the latch are fed by the same signal state.estadoS5" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450516 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memParaReg\$latch " "Latch memParaReg\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.estadoS7 " "Ports D and ENA on the latch are fed by the same signal state.estadoS7" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450516 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAop\[0\]\$latch " "Latch ULAop\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.estadoS6 " "Ports D and ENA on the latch are fed by the same signal state.estadoS6" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450516 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAop\[1\]\$latch " "Latch ULAop\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recv_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal recv_opcode\[3\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450516 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAop\[2\]\$latch " "Latch ULAop\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recv_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal recv_opcode\[3\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450516 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULAop\[3\]\$latch " "Latch ULAop\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recv_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal recv_opcode\[3\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450516 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "esc_reg\$latch " "Latch esc_reg\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.estadoS7 " "Ports D and ENA on the latch are fed by the same signal state.estadoS7" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450516 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_fonteA\$latch " "Latch ula_fonteA\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.estadoS6 " "Ports D and ENA on the latch are fed by the same signal state.estadoS6" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450521 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_fonteB\[0\]\$latch " "Latch ula_fonteB\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.estadoS1 " "Ports D and ENA on the latch are fed by the same signal state.estadoS1" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450521 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_fonteB\[1\]\$latch " "Latch ula_fonteB\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.estadoS1 " "Ports D and ENA on the latch are fed by the same signal state.estadoS1" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450521 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fonte_PC\[1\]\$latch " "Latch fonte_PC\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.estadoS9 " "Ports D and ENA on the latch are fed by the same signal state.estadoS9" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1516387450521 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1516387450521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1516387451471 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1516387452638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1516387453768 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516387453768 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/ArchivreTxT/componenteTste/UniControl/UniControl.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516387455568 "|UniControl|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1516387455568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1516387455573 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1516387455573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1516387455573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1516387455573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516387455708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 14:44:15 2018 " "Processing ended: Fri Jan 19 14:44:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516387455708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516387455708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516387455708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516387455708 ""}
