>**22ECL51-VLSI DESIGN LABORATORY**<br />
This folder contains verilog HDL code for below  EXPERIMENTS / EXERCISES:<br />

1. Modeling of combinational circuits and its verification using test bench
2. Modeling of sequential digital systems and its verification using test bench
3. Design and simulate vending machine controller using FSM
4. Design and implementation of ALU in FPGA
5. Design and implementation of 4X4 array multiplier and Wallace tree in FPGA
6. Design and simulate Booth multiplier
7. Design and simulate a 8 x 8 FIFO memory
8. Design and Implement a real time clock using FPGA
9. Design and simulation of basic gates using CMOS transistors
10. Design and simulation of D-Flipflop using CMOS transistors
