#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Jun 30 09:46:06 2024
# Process ID: 4074
# Current directory: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado
# Command line: vivado
# Log file: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/vivado.log
# Journal file: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/vivado.jou
# Running On        :ax
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :Intel(R) Core(TM) i5-8300H CPU @ 2.30GHz
# CPU Frequency     :4000.015 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8185 MB
# Swap memory       :16383 MB
# Total Virtual     :24569 MB
# Available Virtual :22573 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ax/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7840.055 ; gain = 238.375 ; free physical = 1567 ; free virtual = 20725
update_compile_order -fileset sources_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v
update_compile_order -fileset sources_1
file mkdir /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sim_1/new/Decoder_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sim_1/new/Decoder_tb.v
update_compile_order -fileset sim_1
set_property top Decoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Decoder [current_fileset]
update_compile_order -fileset sources_1
synth_design -top Decoder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Decoder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6849
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8462.602 ; gain = 393.641 ; free physical = 166 ; free virtual = 19602
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8531.570 ; gain = 462.609 ; free physical = 147 ; free virtual = 19511
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:03:47 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8543.445 ; gain = 474.484 ; free physical = 135 ; free virtual = 19499
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8543.453 ; gain = 474.492 ; free physical = 141 ; free virtual = 19511
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2211.268; main = 1758.976; forked = 452.292
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9584.727; main = 8543.449; forked = 1041.277
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8778.727 ; gain = 128.844 ; free physical = 195 ; free virtual = 19280
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8865.695 ; gain = 215.812 ; free physical = 196 ; free virtual = 19180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8868.664 ; gain = 218.781 ; free physical = 196 ; free virtual = 19180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8868.664 ; gain = 218.781 ; free physical = 196 ; free virtual = 19180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8868.672 ; gain = 0.000 ; free physical = 196 ; free virtual = 19180
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:14]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8933.227 ; gain = 0.000 ; free physical = 469 ; free virtual = 19467
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 8994.055 ; gain = 344.172 ; free physical = 369 ; free virtual = 19406
7 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 8994.055 ; gain = 450.602 ; free physical = 369 ; free virtual = 19406
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2302.312; main = 2302.312; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 8992.059; main = 8992.059; forked = 0.000
set_property top FourBitAdder [current_fileset]
update_compile_order -fileset sources_1
close_design
synth_design -top FourBitAdder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top FourBitAdder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9024.059 ; gain = 0.000 ; free physical = 170 ; free virtual = 18626
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9024.059 ; gain = 0.000 ; free physical = 206 ; free virtual = 18574
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:07:44 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9035.930 ; gain = 11.871 ; free physical = 197 ; free virtual = 18567
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9035.938 ; gain = 21.875 ; free physical = 205 ; free virtual = 18580
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2530.379; main = 2068.620; forked = 461.759
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10081.207; main = 9035.934; forked = 1045.273
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FourBitAdder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9035.938 ; gain = 0.000 ; free physical = 188 ; free virtual = 18558
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9035.938 ; gain = 0.000 ; free physical = 182 ; free virtual = 18552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9035.938 ; gain = 0.000 ; free physical = 182 ; free virtual = 18552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9035.938 ; gain = 0.000 ; free physical = 182 ; free virtual = 18552
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9035.938 ; gain = 0.000 ; free physical = 181 ; free virtual = 18551
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9114.648 ; gain = 0.000 ; free physical = 488 ; free virtual = 18859
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9126.648 ; gain = 90.711 ; free physical = 456 ; free virtual = 18847
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9126.648 ; gain = 90.711 ; free physical = 456 ; free virtual = 18847
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2237.317; main = 2237.317; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9126.652; main = 9126.652; forked = 0.000
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/FourBitAdder.dcp to /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jun 30 10:08:42 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.runs/synth_1/runme.log
[Sun Jun 30 10:08:42 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.runs/impl_1/FourBitAdder.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.runs/impl_1/FourBitAdder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property top Decoder [current_fileset]
update_compile_order -fileset sources_1
close_design
file mkdir /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc
synth_design -top Decoder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Decoder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9184.719 ; gain = 0.000 ; free physical = 1312 ; free virtual = 17818
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9184.719 ; gain = 0.000 ; free physical = 1249 ; free virtual = 17754
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:18:21 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9184.719 ; gain = 0.000 ; free physical = 1245 ; free virtual = 17750
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9184.719 ; gain = 0.000 ; free physical = 1246 ; free virtual = 17757
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2412.979; main = 1953.467; forked = 459.512
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10216.000; main = 9174.723; forked = 1041.277
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9184.719 ; gain = 0.000 ; free physical = 1246 ; free virtual = 17751
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9184.719 ; gain = 0.000 ; free physical = 1244 ; free virtual = 17749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9184.719 ; gain = 0.000 ; free physical = 1244 ; free virtual = 17749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9184.719 ; gain = 0.000 ; free physical = 1244 ; free virtual = 17749
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9184.719 ; gain = 0.000 ; free physical = 1244 ; free virtual = 17749
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:14]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9218.500 ; gain = 0.000 ; free physical = 1541 ; free virtual = 18046
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9228.500 ; gain = 43.781 ; free physical = 1520 ; free virtual = 18044
5 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9228.500 ; gain = 43.781 ; free physical = 1520 ; free virtual = 18044
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2118.387; main = 2118.387; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9228.504; main = 9228.504; forked = 0.000
close_design
set_property target_constrs_file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc [current_fileset -constrset]
synth_design -top Decoder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Decoder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9236.504 ; gain = 0.000 ; free physical = 1208 ; free virtual = 17713
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9236.504 ; gain = 0.000 ; free physical = 1207 ; free virtual = 17712
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:20:01 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9236.504 ; gain = 0.000 ; free physical = 1204 ; free virtual = 17709
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9236.504 ; gain = 0.000 ; free physical = 1207 ; free virtual = 17716
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2514.661; main = 2055.533; forked = 459.128
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10266.785; main = 9225.508; forked = 1041.277
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9236.504 ; gain = 0.000 ; free physical = 1212 ; free virtual = 17717
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9236.504 ; gain = 0.000 ; free physical = 1233 ; free virtual = 17738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9236.504 ; gain = 0.000 ; free physical = 1233 ; free virtual = 17738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9236.504 ; gain = 0.000 ; free physical = 1233 ; free virtual = 17738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9236.504 ; gain = 0.000 ; free physical = 1231 ; free virtual = 17736
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:14]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9236.504 ; gain = 0.000 ; free physical = 1514 ; free virtual = 18019
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9246.277 ; gain = 9.773 ; free physical = 1573 ; free virtual = 18097
5 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9246.277 ; gain = 9.773 ; free physical = 1573 ; free virtual = 18097
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2120.969; main = 2120.969; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9246.281; main = 9246.281; forked = 0.000
close_design
set_property target_constrs_file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc [current_fileset -constrset]
synth_design -top Decoder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Decoder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9247.277 ; gain = 0.000 ; free physical = 1130 ; free virtual = 17685
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9247.277 ; gain = 0.000 ; free physical = 1126 ; free virtual = 17683
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:22:10 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9247.277 ; gain = 0.000 ; free physical = 1127 ; free virtual = 17683
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9247.277 ; gain = 0.000 ; free physical = 1126 ; free virtual = 17688
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2523.131; main = 2063.920; forked = 459.211
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10271.688; main = 9230.410; forked = 1041.277
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9247.277 ; gain = 0.000 ; free physical = 846 ; free virtual = 17421
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9247.277 ; gain = 0.000 ; free physical = 843 ; free virtual = 17415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9247.277 ; gain = 0.000 ; free physical = 843 ; free virtual = 17415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9247.277 ; gain = 0.000 ; free physical = 843 ; free virtual = 17415
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9247.277 ; gain = 0.000 ; free physical = 843 ; free virtual = 17415
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:14]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9247.277 ; gain = 0.000 ; free physical = 1141 ; free virtual = 17713
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9250.406 ; gain = 3.129 ; free physical = 1194 ; free virtual = 17786
5 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9250.406 ; gain = 3.129 ; free physical = 1194 ; free virtual = 17786
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2140.727; main = 2140.727; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9250.410; main = 9250.410; forked = 0.000
close_design
set_property target_constrs_file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc [current_fileset -constrset]
synth_design -top Decoder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Decoder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 588 ; free virtual = 17403
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 585 ; free virtual = 17401
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:27:18 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 584 ; free virtual = 17399
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 588 ; free virtual = 17410
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2008.821; main = 2007.307; forked = 1.515
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9265.199; main = 9239.414; forked = 25.785
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 508 ; free virtual = 17323
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 507 ; free virtual = 17323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 507 ; free virtual = 17323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 507 ; free virtual = 17323
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 507 ; free virtual = 17323
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc:14]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 801 ; free virtual = 17617
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 853 ; free virtual = 17688
5 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 853 ; free virtual = 17688
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2162.992; main = 2162.992; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9249.414; main = 9249.414; forked = 0.000
set_property target_constrs_file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc [current_fileset -constrset]
close_design
set_property top FourBitAdder [current_fileset]
set_property target_constrs_file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc [current_fileset -constrset]
update_compile_order -fileset sources_1
synth_design -top FourBitAdder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top FourBitAdder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 960 ; free virtual = 17785
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 955 ; free virtual = 17783
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:29:13 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 952 ; free virtual = 17780
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9258.410 ; gain = 0.000 ; free physical = 946 ; free virtual = 17780
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2490.389; main = 2030.658; forked = 459.730
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10286.684; main = 9245.410; forked = 1041.273
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FourBitAdder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9261.414 ; gain = 3.004 ; free physical = 963 ; free virtual = 17789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9261.414 ; gain = 3.004 ; free physical = 968 ; free virtual = 17793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9261.414 ; gain = 3.004 ; free physical = 968 ; free virtual = 17793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9261.414 ; gain = 3.004 ; free physical = 968 ; free virtual = 17793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9261.422 ; gain = 0.000 ; free physical = 965 ; free virtual = 17791
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'o'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o1'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o2'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o3'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9287.227 ; gain = 0.000 ; free physical = 1261 ; free virtual = 18087
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9297.227 ; gain = 38.816 ; free physical = 1235 ; free virtual = 18080
7 Infos, 4 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9297.227 ; gain = 38.816 ; free physical = 1235 ; free virtual = 18080
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2188.136; main = 2188.136; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9297.230; main = 9297.230; forked = 0.000
set_property target_constrs_file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc [current_fileset -constrset]
close_design
synth_design -top FourBitAdder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top FourBitAdder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 451 ; free virtual = 17462
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 451 ; free virtual = 17461
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:30:32 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 453 ; free virtual = 17464
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 448 ; free virtual = 17464
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2261.454; main = 2051.133; forked = 210.321
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9590.441; main = 9302.234; forked = 288.207
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FourBitAdder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 476 ; free virtual = 17487
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 471 ; free virtual = 17483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 471 ; free virtual = 17483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 471 ; free virtual = 17483
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 471 ; free virtual = 17483
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'o'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o1'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o2'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o3'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 763 ; free virtual = 17775
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 742 ; free virtual = 17773
7 Infos, 4 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9313.234 ; gain = 0.000 ; free physical = 742 ; free virtual = 17773
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2206.930; main = 2206.930; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9313.234; main = 9313.234; forked = 0.000
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/constr.xdc
set_property top Decoder [current_fileset]
update_compile_order -fileset sources_1
close_design
synth_design -top Decoder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Decoder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9323.234 ; gain = 0.000 ; free physical = 468 ; free virtual = 17503
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9323.234 ; gain = 0.000 ; free physical = 475 ; free virtual = 17509
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:33:40 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9323.234 ; gain = 0.000 ; free physical = 477 ; free virtual = 17512
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9323.242 ; gain = 0.008 ; free physical = 471 ; free virtual = 17511
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2510.715; main = 2051.248; forked = 459.467
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10363.980; main = 9323.238; forked = 1040.742
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9323.242 ; gain = 0.000 ; free physical = 471 ; free virtual = 17506
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9323.242 ; gain = 0.000 ; free physical = 478 ; free virtual = 17512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9323.242 ; gain = 0.000 ; free physical = 478 ; free virtual = 17512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9323.242 ; gain = 0.000 ; free physical = 478 ; free virtual = 17512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9323.242 ; gain = 0.000 ; free physical = 476 ; free virtual = 17510
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9323.242 ; gain = 0.000 ; free physical = 766 ; free virtual = 17800
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9333.234 ; gain = 9.992 ; free physical = 739 ; free virtual = 17793
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9333.234 ; gain = 9.992 ; free physical = 739 ; free virtual = 17793
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2214.156; main = 2214.156; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9333.238; main = 9333.238; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Decoder_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Decoder_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sim_1/new/Decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder_tb_behav xil_defaultlib.Decoder_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder_tb_behav xil_defaultlib.Decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Decoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_tb_behav -key {Behavioral:sim_1:Functional:Decoder_tb} -tclbatch {Decoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 9391.559 ; gain = 50.320 ; free physical = 598 ; free virtual = 17777
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
synth_design -top Decoder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Decoder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 150 ; free virtual = 17331
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 148 ; free virtual = 17329
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:35:42 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 150 ; free virtual = 17331
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 145 ; free virtual = 17332
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2182.364; main = 2180.861; forked = 1.503
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9368.664; main = 9342.879; forked = 25.785
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 165 ; free virtual = 17345
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 164 ; free virtual = 17344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 164 ; free virtual = 17344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 164 ; free virtual = 17344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 164 ; free virtual = 17344
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 459 ; free virtual = 17639
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 511 ; free virtual = 17710
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9391.559 ; gain = 0.000 ; free physical = 511 ; free virtual = 17710
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2254.824; main = 2254.824; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9352.879; main = 9352.879; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Decoder_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Decoder_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sim_1/new/Decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder_tb_behav xil_defaultlib.Decoder_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder_tb_behav xil_defaultlib.Decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Decoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_tb_behav -key {Behavioral:sim_1:Functional:Decoder_tb} -tclbatch {Decoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9406.699 ; gain = 15.141 ; free physical = 489 ; free virtual = 17703
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.runs/impl_1/FourBitAdder.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/utils_1/imports/synth_1/FourBitAdder.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.runs/synth_1/FourBitAdder.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jun 30 10:37:41 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/runme.log
[Sun Jun 30 10:37:41 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/runme.log
close_hw_manager
close_design
synth_design -top Decoder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Decoder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1267 ; free virtual = 17300
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1261 ; free virtual = 17298
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:42:19 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1256 ; free virtual = 17292
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1257 ; free virtual = 17299
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1861.621; main = 1854.845; forked = 6.776
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9523.074; main = 9397.703; forked = 125.371
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1316 ; free virtual = 17353
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1313 ; free virtual = 17349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1313 ; free virtual = 17349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1313 ; free virtual = 17349
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1313 ; free virtual = 17349
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'a,'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'b,'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'o,'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'o1,'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'o2,'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1612 ; free virtual = 17648
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1571 ; free virtual = 17629
5 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9415.570 ; gain = 0.000 ; free physical = 1571 ; free virtual = 17629
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2015.984; main = 2010.598; forked = 5.387
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9507.289; main = 9407.703; forked = 99.586
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Decoder_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Decoder_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder_tb_behav xil_defaultlib.Decoder_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder_tb_behav xil_defaultlib.Decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_tb_behav -key {Behavioral:sim_1:Functional:Decoder_tb} -tclbatch {Decoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9423.707 ; gain = 0.000 ; free physical = 1564 ; free virtual = 17637
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/utils_1/imports/synth_1/FourBitAdder.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/Decoder.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jun 30 10:43:57 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/runme.log
[Sun Jun 30 10:43:57 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -top Decoder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Decoder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9423.707 ; gain = 0.000 ; free physical = 616 ; free virtual = 16863
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9429.887 ; gain = 6.180 ; free physical = 545 ; free virtual = 16793
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 10:52:06 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9441.762 ; gain = 18.055 ; free physical = 541 ; free virtual = 16789
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9441.770 ; gain = 18.062 ; free physical = 534 ; free virtual = 16789
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2163.457; main = 1950.331; forked = 213.126
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9743.129; main = 9441.766; forked = 301.363
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9443.758 ; gain = 0.000 ; free physical = 506 ; free virtual = 16772
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9443.758 ; gain = 0.000 ; free physical = 504 ; free virtual = 16770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9443.758 ; gain = 0.000 ; free physical = 504 ; free virtual = 16770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9443.758 ; gain = 0.000 ; free physical = 504 ; free virtual = 16770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9443.758 ; gain = 0.000 ; free physical = 504 ; free virtual = 16770
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9443.758 ; gain = 0.000 ; free physical = 810 ; free virtual = 17077
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9445.754 ; gain = 1.996 ; free physical = 783 ; free virtual = 17069
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9445.754 ; gain = 1.996 ; free physical = 782 ; free virtual = 17069
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2133.319; main = 2133.319; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9445.758; main = 9445.758; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Decoder_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Decoder_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder_tb_behav xil_defaultlib.Decoder_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder_tb_behav xil_defaultlib.Decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_tb_behav -key {Behavioral:sim_1:Functional:Decoder_tb} -tclbatch {Decoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/utils_1/imports/synth_1/FourBitAdder.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/Decoder.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jun 30 10:53:57 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/runme.log
[Sun Jun 30 10:53:57 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/Decoder.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/Decoder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc
synth_design -top Decoder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Decoder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9499.445 ; gain = 0.000 ; free physical = 1676 ; free virtual = 16621
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9499.445 ; gain = 0.000 ; free physical = 1608 ; free virtual = 16580
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 11:03:33 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9499.445 ; gain = 0.000 ; free physical = 1597 ; free virtual = 16570
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9499.445 ; gain = 0.000 ; free physical = 1600 ; free virtual = 16578
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2087.171; main = 1783.699; forked = 303.472
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10074.469; main = 9491.457; forked = 583.012
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Decoder
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9503.453 ; gain = 0.000 ; free physical = 1686 ; free virtual = 16660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9503.453 ; gain = 0.000 ; free physical = 1685 ; free virtual = 16659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9503.453 ; gain = 0.000 ; free physical = 1685 ; free virtual = 16659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9503.453 ; gain = 0.000 ; free physical = 1685 ; free virtual = 16659
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9503.453 ; gain = 0.000 ; free physical = 1685 ; free virtual = 16659
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:7]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:13]
WARNING: [Vivado 12-584] No ports matched 's'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9503.453 ; gain = 0.000 ; free physical = 1983 ; free virtual = 16957
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9515.316 ; gain = 11.863 ; free physical = 1959 ; free virtual = 16954
5 Infos, 2 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9515.316 ; gain = 11.863 ; free physical = 1959 ; free virtual = 16954
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1851.728; main = 1845.620; forked = 6.107
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9614.906; main = 9515.320; forked = 99.586
file mkdir /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sources_1/new
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v] -no_script -reset -force -quiet
remove_files  /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v
add_files -norecurse /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sim_1/new/top_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sim_1/new/top_tb.v
update_compile_order -fileset sim_1
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9738.707 ; gain = 7.996 ; free physical = 620 ; free virtual = 16452
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9738.707 ; gain = 7.996 ; free physical = 619 ; free virtual = 16451
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 11:24:59 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9738.707 ; gain = 7.996 ; free physical = 621 ; free virtual = 16453
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9738.715 ; gain = 8.004 ; free physical = 615 ; free virtual = 16453
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2168.070; main = 1707.979; forked = 460.092
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10779.984; main = 9738.711; forked = 1041.273
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9738.715 ; gain = 0.000 ; free physical = 612 ; free virtual = 16445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9738.715 ; gain = 0.000 ; free physical = 612 ; free virtual = 16445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9738.715 ; gain = 0.000 ; free physical = 612 ; free virtual = 16445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9738.715 ; gain = 0.000 ; free physical = 612 ; free virtual = 16445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9738.715 ; gain = 0.000 ; free physical = 612 ; free virtual = 16445
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'addra[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:7]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'addra'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'addrb'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'addrs'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9758.520 ; gain = 0.000 ; free physical = 909 ; free virtual = 16742
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9781.520 ; gain = 42.805 ; free physical = 881 ; free virtual = 16740
11 Infos, 4 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9781.520 ; gain = 42.805 ; free physical = 881 ; free virtual = 16740
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1864.034; main = 1864.034; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9781.523; main = 9781.523; forked = 0.000
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 473 ; free virtual = 16340
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 442 ; free virtual = 16348
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 11:26:21 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 441 ; free virtual = 16346
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 436 ; free virtual = 16347
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1798.625; main = 1796.998; forked = 1.627
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9790.305; main = 9764.520; forked = 25.785
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 503 ; free virtual = 16347
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 503 ; free virtual = 16346
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 11:26:35 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 502 ; free virtual = 16346
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 504 ; free virtual = 16350
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2258.702; main = 1798.818; forked = 459.884
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10805.793; main = 9764.520; forked = 1041.273
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 490 ; free virtual = 16337
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 489 ; free virtual = 16336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 489 ; free virtual = 16336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 489 ; free virtual = 16336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 489 ; free virtual = 16336
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'addra[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addra[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addra[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addra[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addrb[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addrb[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addrb[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addrb[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addrs[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addrs[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addrs[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addrs[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addrs[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addra'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'addrb'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'addrs'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9781.520 ; gain = 0.000 ; free physical = 789 ; free virtual = 16635
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9785.516 ; gain = 3.996 ; free physical = 845 ; free virtual = 16711
11 Infos, 16 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9785.516 ; gain = 3.996 ; free physical = 845 ; free virtual = 16711
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1869.905; main = 1869.905; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9785.520; main = 9785.520; forked = 0.000
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 532 ; free virtual = 16402
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 529 ; free virtual = 16399
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 11:28:52 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 525 ; free virtual = 16396
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 526 ; free virtual = 16403
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1934.590; main = 1721.379; forked = 213.211
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10066.883; main = 9765.520; forked = 301.363
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 528 ; free virtual = 16397
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 525 ; free virtual = 16393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 525 ; free virtual = 16393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 525 ; free virtual = 16393
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 525 ; free virtual = 16393
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 823 ; free virtual = 16692
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 806 ; free virtual = 16694
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 806 ; free virtual = 16694
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1871.776; main = 1871.776; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9775.520; main = 9775.520; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
execute_script: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 9793.520 ; gain = 0.000 ; free physical = 626 ; free virtual = 16607
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 9837.203 ; gain = 43.684 ; free physical = 603 ; free virtual = 16612
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 407 ; free virtual = 16390
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 392 ; free virtual = 16376
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 11:29:57 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 395 ; free virtual = 16378
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 389 ; free virtual = 16379
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1807.056; main = 1807.056; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9805.234; main = 9805.234; forked = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 413 ; free virtual = 16397
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 411 ; free virtual = 16395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 411 ; free virtual = 16395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 411 ; free virtual = 16395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 411 ; free virtual = 16395
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 708 ; free virtual = 16693
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 687 ; free virtual = 16691
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9837.203 ; gain = 0.000 ; free physical = 687 ; free virtual = 16691
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1901.323; main = 1901.323; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9825.234; main = 9825.234; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9873.051 ; gain = 35.848 ; free physical = 668 ; free virtual = 16687
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 323 ; free virtual = 16337
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 309 ; free virtual = 16324
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 11:33:44 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 308 ; free virtual = 16323
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 305 ; free virtual = 16325
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1758.539; main = 1756.932; forked = 1.607
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9849.160; main = 9823.375; forked = 25.785
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 335 ; free virtual = 16349
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 335 ; free virtual = 16349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 335 ; free virtual = 16349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 335 ; free virtual = 16349
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 333 ; free virtual = 16348
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 627 ; free virtual = 16642
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 604 ; free virtual = 16638
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9873.051 ; gain = 0.000 ; free physical = 604 ; free virtual = 16638
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1906.870; main = 1906.870; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9843.375; main = 9843.375; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9890.055 ; gain = 17.004 ; free physical = 602 ; free virtual = 16651
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/utils_1/imports/synth_1/FourBitAdder.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/Decoder.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jun 30 11:34:59 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/runme.log
[Sun Jun 30 11:34:59 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v
update_compile_order -fileset sources_1
set_property top multiplexer_2_1 [current_fileset]
update_compile_order -fileset sources_1
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -top multiplexer_2_1 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top multiplexer_2_1 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 2027 ; free virtual = 17658
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 1955 ; free virtual = 17630
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 11:56:45 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 1952 ; free virtual = 17628
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 1952 ; free virtual = 17634
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1719.836; main = 1718.007; forked = 1.829
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9948.199; main = 9922.262; forked = 25.938
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: multiplexer_2_1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 1962 ; free virtual = 17637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 1959 ; free virtual = 17634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 1959 ; free virtual = 17634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 1959 ; free virtual = 17634
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 1959 ; free virtual = 17635
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'deca'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decb'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'deco'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'deco1'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'deco2'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'deco3'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'deca'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'decb'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'deco'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'deco1'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'deco2'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'deco3'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'adda[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adda[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adda[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adda[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addb[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addb[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addb[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addb[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adds[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adds[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adds[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adds[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adds[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adda'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'addb'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'adds'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 2256 ; free virtual = 17935
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 2238 ; free virtual = 17948
5 Infos, 28 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9981.207 ; gain = 0.000 ; free physical = 2238 ; free virtual = 17948
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1860.724; main = 1860.724; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9943.262; main = 9943.262; forked = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_2_1.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_2_1.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_2_1.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_2_1.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_2_1_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_2_1_tb.v
update_compile_order -fileset sim_1
set_property top tmux_2_1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_design
synth_design -top multiplexer_2_1 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top multiplexer_2_1 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 1815 ; free virtual = 17649
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 1812 ; free virtual = 17646
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 12:03:24 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 1809 ; free virtual = 17644
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 1808 ; free virtual = 17649
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1774.970; main = 1773.567; forked = 1.402
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10043.055; main = 10017.270; forked = 25.785
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: multiplexer_2_1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 1804 ; free virtual = 17638
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 1801 ; free virtual = 17636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 1801 ; free virtual = 17636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 1801 ; free virtual = 17636
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 1801 ; free virtual = 17636
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'deca'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decb'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'deco'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'deco1'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'deco2'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'deco3'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'deca'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'decb'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'deco'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'deco1'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'deco2'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'deco3'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'adda[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adda[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adda[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adda[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addb[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addb[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addb[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addb[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adds[0]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adds[1]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adds[2]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adds[3]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adds[4]'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adda'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'addb'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'adds'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 2101 ; free virtual = 17936
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 2128 ; free virtual = 17982
5 Infos, 28 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10019.398 ; gain = 0.000 ; free physical = 2128 ; free virtual = 17982
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1873.228; main = 1873.228; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10018.270; main = 10018.270; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tmux_2_1_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tmux_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tmux_2_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_2_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tmux_2_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tmux_2_1_tb_behav xil_defaultlib.tmux_2_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tmux_2_1_tb_behav xil_defaultlib.tmux_2_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'result' is not permitted [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_2_1_tb.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_fileset -constrset constrs_2
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: multiplexer_2_1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1781 ; free virtual = 17624
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1780 ; free virtual = 17625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1780 ; free virtual = 17625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1780 ; free virtual = 17625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1780 ; free virtual = 17625
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 2074 ; free virtual = 17918
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 2117 ; free virtual = 17981
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 2116 ; free virtual = 17981
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1884.169; main = 1884.169; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10019.270; main = 10019.270; forked = 0.000
close_design
synth_design -top multiplexer_2_1 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top multiplexer_2_1 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1789 ; free virtual = 17633
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1786 ; free virtual = 17630
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 12:06:42 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1788 ; free virtual = 17632
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1782 ; free virtual = 17632
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1794.245; main = 1792.847; forked = 1.398
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10035.055; main = 10009.270; forked = 25.785
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: multiplexer_2_1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1786 ; free virtual = 17629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1784 ; free virtual = 17628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1784 ; free virtual = 17628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1784 ; free virtual = 17628
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 1784 ; free virtual = 17628
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 2085 ; free virtual = 17928
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 2131 ; free virtual = 17985
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10028.266 ; gain = 0.000 ; free physical = 2130 ; free virtual = 17985
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1885.829; main = 1885.829; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10029.270; main = 10029.270; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tmux_2_1_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tmux_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tmux_2_1_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tmux_2_1_tb_behav xil_defaultlib.tmux_2_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tmux_2_1_tb_behav xil_defaultlib.tmux_2_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'result' is not permitted [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_2_1_tb.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
synth_design -top multiplexer_2_1 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top multiplexer_2_1 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 1757 ; free virtual = 17662
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 1753 ; free virtual = 17659
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 12:09:16 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 1750 ; free virtual = 17656
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 1747 ; free virtual = 17659
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2168.159; main = 1737.866; forked = 430.293
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10950.586; main = 10025.406; forked = 925.180
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: multiplexer_2_1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 1744 ; free virtual = 17650
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 1743 ; free virtual = 17649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 1743 ; free virtual = 17649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 1743 ; free virtual = 17649
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 1742 ; free virtual = 17649
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 2061 ; free virtual = 17967
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 2038 ; free virtual = 17963
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10037.270 ; gain = 0.000 ; free physical = 2035 ; free virtual = 17962
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.388; main = 1888.388; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10025.406; main = 10025.406; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tmux_2_1_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tmux_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tmux_2_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_2_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tmux_2_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tmux_2_1_tb_behav xil_defaultlib.tmux_2_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tmux_2_1_tb_behav xil_defaultlib.tmux_2_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplexer_2_1
Compiling module xil_defaultlib.tmux_2_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tmux_2_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tmux_2_1_tb_behav -key {Behavioral:sim_1:Functional:tmux_2_1_tb} -tclbatch {tmux_2_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tmux_2_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tmux_2_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10081.227 ; gain = 39.816 ; free physical = 2020 ; free virtual = 17966
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sources_1/new/mutx_4_1.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sources_1/new/mutx_4_1.v
update_compile_order -fileset sources_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v
update_compile_order -fileset sources_1
set_property top tmux_4_1 [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -top tmux_4_1 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top tmux_4_1 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10203.719 ; gain = 0.000 ; free physical = 1083 ; free virtual = 17598
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmux_4_1' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10203.719 ; gain = 0.000 ; free physical = 1079 ; free virtual = 17596
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 21:03:05 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-10 | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 's' are not read. First unread bit index is 2. 
RTL Name 's', Hierarchy 'tmux_4_1', File 'tmux_4_1.v', Line 25.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10203.719 ; gain = 0.000 ; free physical = 1077 ; free virtual = 17593
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10203.727 ; gain = 10.000 ; free physical = 1073 ; free virtual = 17593
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2061.543; main = 1757.157; forked = 304.386
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10723.719; main = 10203.723; forked = 519.996
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: tmux_4_1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10203.727 ; gain = 0.000 ; free physical = 1076 ; free virtual = 17591
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmux_4_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10203.727 ; gain = 0.000 ; free physical = 1076 ; free virtual = 17590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10203.727 ; gain = 0.000 ; free physical = 1076 ; free virtual = 17590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10203.727 ; gain = 0.000 ; free physical = 1076 ; free virtual = 17590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10203.727 ; gain = 0.000 ; free physical = 1076 ; free virtual = 17590
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10203.727 ; gain = 0.000 ; free physical = 1375 ; free virtual = 17889
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 10223.719 ; gain = 19.992 ; free physical = 1349 ; free virtual = 17886
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 10223.719 ; gain = 19.992 ; free physical = 1348 ; free virtual = 17886
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1912.943; main = 1912.943; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10223.723; main = 10223.723; forked = 0.000
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_4_1_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_4_1_tb.v
update_compile_order -fileset sim_1
set_property top tmux_4_1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tmux_4_1_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tmux_4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tmux_4_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tmux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tmux_4_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tmux_4_1_tb_behav xil_defaultlib.tmux_4_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tmux_4_1_tb_behav xil_defaultlib.tmux_4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 's' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/sim/tmux_4_1_tb.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplexer_2_1
Compiling module xil_defaultlib.tmux_4_1
Compiling module xil_defaultlib.tmux_4_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tmux_4_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tmux_4_1_tb_behav -key {Behavioral:sim_1:Functional:tmux_4_1_tb} -tclbatch {tmux_4_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tmux_4_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tmux_4_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10315.547 ; gain = 73.816 ; free physical = 831 ; free virtual = 17569
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc
set_property constrset constrs_1 [get_runs synth_1]
set_property constrset constrs_1 [get_runs impl_1]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10421.770 ; gain = 0.000 ; free physical = 479 ; free virtual = 17219
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-1707] block comment was not closed [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:38]
INFO: [Synth 8-9084] Verilog file '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v' ignored due to errors
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmux_4_1' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10421.770 ; gain = 0.000 ; free physical = 475 ; free virtual = 17217
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10421.770 ; gain = 0.000 ; free physical = 475 ; free virtual = 17218
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2281.282; main = 1821.711; forked = 459.571
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11463.043; main = 10421.766; forked = 1041.277
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10437.770 ; gain = 7.996 ; free physical = 766 ; free virtual = 17507
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmux_4_1' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10437.770 ; gain = 7.996 ; free physical = 765 ; free virtual = 17507
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 21:23:27 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-10 | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 's' are not read. First unread bit index is 2. 
RTL Name 's', Hierarchy 'tmux_4_1', File 'tmux_4_1.v', Line 25.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10437.770 ; gain = 7.996 ; free physical = 761 ; free virtual = 17501
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10437.770 ; gain = 7.996 ; free physical = 768 ; free virtual = 17515
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1971.079; main = 1971.079; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10437.773; main = 10437.773; forked = 0.000
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10481.914 ; gain = 17.996 ; free physical = 498 ; free virtual = 17233
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmux_4_1' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
WARNING: [Synth 8-689] width (3) of port connection 's' does not match port width (2) of module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10481.914 ; gain = 17.996 ; free physical = 494 ; free virtual = 17230
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 21:24:05 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10481.914 ; gain = 17.996 ; free physical = 488 ; free virtual = 17225
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10481.922 ; gain = 18.004 ; free physical = 487 ; free virtual = 17225
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2282.743; main = 1822.602; forked = 460.142
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11522.781; main = 10481.918; forked = 1040.863
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10481.922 ; gain = 0.000 ; free physical = 472 ; free virtual = 17226
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmux_4_1' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
WARNING: [Synth 8-689] width (3) of port connection 's' does not match port width (2) of module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10481.922 ; gain = 0.000 ; free physical = 471 ; free virtual = 17225
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 21:24:26 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10481.922 ; gain = 0.000 ; free physical = 467 ; free virtual = 17222
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10481.922 ; gain = 0.000 ; free physical = 466 ; free virtual = 17222
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2281.479; main = 1821.568; forked = 459.910
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11515.188; main = 10473.914; forked = 1041.273
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10481.922 ; gain = 0.000 ; free physical = 469 ; free virtual = 17221
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmux_4_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
WARNING: [Synth 8-689] width (3) of port connection 's' does not match port width (2) of module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10481.922 ; gain = 0.000 ; free physical = 468 ; free virtual = 17220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10481.922 ; gain = 0.000 ; free physical = 468 ; free virtual = 17220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10481.922 ; gain = 0.000 ; free physical = 468 ; free virtual = 17220
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10481.922 ; gain = 0.000 ; free physical = 468 ; free virtual = 17220
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{tmuxs[0]}' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{tmuxs[1]}' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{tmuxr}' is not supported in the xdc constraint file. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'tmuxs,'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc:4]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10481.922 ; gain = 0.000 ; free physical = 761 ; free virtual = 17513
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 10483.910 ; gain = 1.988 ; free physical = 734 ; free virtual = 17510
15 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 10483.910 ; gain = 1.988 ; free physical = 734 ; free virtual = 17510
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1976.021; main = 1976.021; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10483.914; main = 10483.914; forked = 0.000
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 436 ; free virtual = 17195
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 434 ; free virtual = 17208
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2282.665; main = 1834.098; forked = 448.567
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11515.074; main = 10473.781; forked = 1041.293
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 422 ; free virtual = 17198
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmux_4_1' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
WARNING: [Synth 8-689] width (3) of port connection 's' does not match port width (2) of module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 431 ; free virtual = 17207
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 21:26:27 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 427 ; free virtual = 17203
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 429 ; free virtual = 17203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmux_4_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
WARNING: [Synth 8-689] width (3) of port connection 's' does not match port width (2) of module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 429 ; free virtual = 17203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 429 ; free virtual = 17203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 429 ; free virtual = 17203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 429 ; free virtual = 17203
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'tmuxs,'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc:4]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 722 ; free virtual = 17496
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 697 ; free virtual = 17493
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 10499.918 ; gain = 0.000 ; free physical = 697 ; free virtual = 17493
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1986.708; main = 1986.708; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10493.781; main = 10493.781; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10597.469 ; gain = 91.828 ; free physical = 684 ; free virtual = 17495
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 303 ; free virtual = 17093
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmux_4_1' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
WARNING: [Synth 8-689] width (3) of port connection 's' does not match port width (2) of module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 276 ; free virtual = 17072
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jun 30 21:28:31 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 273 ; free virtual = 17069
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 267 ; free virtual = 17069
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1986.061; main = 1984.662; forked = 1.398
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10586.406; main = 10560.621; forked = 25.785
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 265 ; free virtual = 17061
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourBitAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBitAdder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexer_2_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer_2_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmux_4_1' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v:23]
WARNING: [Synth 8-689] width (3) of port connection 's' does not match port width (2) of module 'tmux_4_1' [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 264 ; free virtual = 17060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 264 ; free virtual = 17060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 264 ; free virtual = 17060
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 264 ; free virtual = 17060
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/constrs_1/new/Decoder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/FourBitAdder_constr.xdc]
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'tmuxs,'. [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc:4]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/constr/tmux_4_1_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 555 ; free virtual = 17351
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 588 ; free virtual = 17403
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 10597.469 ; gain = 0.000 ; free physical = 588 ; free virtual = 17403
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2080.556; main = 2080.556; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10577.496; main = 10577.496; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/multiplexer_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/vsrc/tmux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tmux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourBitAdder
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.multiplexer_2_1
Compiling module xil_defaultlib.tmux_4_1
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 10615.309 ; gain = 17.840 ; free physical = 609 ; free virtual = 17423
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/utils_1/imports/synth_1/FourBitAdder.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jun 30 21:31:06 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/runme.log
[Sun Jun 30 21:31:06 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/lab2.srcs/utils_1/imports/synth_1/FourBitAdder.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jun 30 21:33:52 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/synth_1/runme.log
[Sun Jun 30 21:33:52 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab2/vivado/lab2/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 22:48:00 2024...
