// Seed: 2641192290
module module_0;
  logic [7:0] id_1;
  logic [7:0] id_2;
  assign id_2 = id_2[1'b0];
  assign id_2 = id_1;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri1 id_2,
    input  tri0 id_3
);
  always_comb @(negedge 1 or negedge id_3);
  module_0 modCall_1 ();
  id_5(
      1, 1, id_3, {id_1, id_2, 1} & id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule
