
FreeRTOS_SecureIOToggle_TrustZone_NonSecure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08040000  08040000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cd8  08040200  08040200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  08045ed8  08045ed8  00006ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08046270  08046270  00008070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08046270  08046270  00007270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08046278  08046278  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08046278  08046278  00007278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08046280  08046280  00007280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20018000  08046288  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d10  20018070  080462f8  00008070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001bd80  080462f8  00008d80  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 12 .debug_line   0002972f  00000000  00000000  000080a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 0000007f  00000000  00000000  000317d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0002ec9b  00000000  00000000  00031854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005bc7  00000000  00000000  000604ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b00  00000000  00000000  000660b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00119ce5  00000000  00000000  00067bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002115  00000000  00000000  0018189d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 000160e9  00000000  00000000  001839b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002ba0f  00000000  00000000  00199a9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001c54aa  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005560  00000000  00000000  001c54f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08040200 <__do_global_dtors_aux>:
 8040200:	b510      	push	{r4, lr}
 8040202:	4c05      	ldr	r4, [pc, #20]	@ (8040218 <__do_global_dtors_aux+0x18>)
 8040204:	7823      	ldrb	r3, [r4, #0]
 8040206:	b933      	cbnz	r3, 8040216 <__do_global_dtors_aux+0x16>
 8040208:	4b04      	ldr	r3, [pc, #16]	@ (804021c <__do_global_dtors_aux+0x1c>)
 804020a:	b113      	cbz	r3, 8040212 <__do_global_dtors_aux+0x12>
 804020c:	4804      	ldr	r0, [pc, #16]	@ (8040220 <__do_global_dtors_aux+0x20>)
 804020e:	f3af 8000 	nop.w
 8040212:	2301      	movs	r3, #1
 8040214:	7023      	strb	r3, [r4, #0]
 8040216:	bd10      	pop	{r4, pc}
 8040218:	20018070 	.word	0x20018070
 804021c:	00000000 	.word	0x00000000
 8040220:	08045e88 	.word	0x08045e88

08040224 <frame_dummy>:
 8040224:	b508      	push	{r3, lr}
 8040226:	4b03      	ldr	r3, [pc, #12]	@ (8040234 <frame_dummy+0x10>)
 8040228:	b11b      	cbz	r3, 8040232 <frame_dummy+0xe>
 804022a:	4903      	ldr	r1, [pc, #12]	@ (8040238 <frame_dummy+0x14>)
 804022c:	4803      	ldr	r0, [pc, #12]	@ (804023c <frame_dummy+0x18>)
 804022e:	f3af 8000 	nop.w
 8040232:	bd08      	pop	{r3, pc}
 8040234:	00000000 	.word	0x00000000
 8040238:	20018074 	.word	0x20018074
 804023c:	08045e88 	.word	0x08045e88

08040240 <__aeabi_uldivmod>:
 8040240:	b953      	cbnz	r3, 8040258 <__aeabi_uldivmod+0x18>
 8040242:	b94a      	cbnz	r2, 8040258 <__aeabi_uldivmod+0x18>
 8040244:	2900      	cmp	r1, #0
 8040246:	bf08      	it	eq
 8040248:	2800      	cmpeq	r0, #0
 804024a:	bf1c      	itt	ne
 804024c:	f04f 31ff 	movne.w	r1, #4294967295
 8040250:	f04f 30ff 	movne.w	r0, #4294967295
 8040254:	f000 b9b0 	b.w	80405b8 <__aeabi_idiv0>
 8040258:	f1ad 0c08 	sub.w	ip, sp, #8
 804025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040260:	f000 f806 	bl	8040270 <__udivmoddi4>
 8040264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 804026c:	b004      	add	sp, #16
 804026e:	4770      	bx	lr

08040270 <__udivmoddi4>:
 8040270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040274:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8040276:	4688      	mov	r8, r1
 8040278:	4604      	mov	r4, r0
 804027a:	468e      	mov	lr, r1
 804027c:	2b00      	cmp	r3, #0
 804027e:	d14a      	bne.n	8040316 <__udivmoddi4+0xa6>
 8040280:	428a      	cmp	r2, r1
 8040282:	4617      	mov	r7, r2
 8040284:	d95f      	bls.n	8040346 <__udivmoddi4+0xd6>
 8040286:	fab2 f682 	clz	r6, r2
 804028a:	b14e      	cbz	r6, 80402a0 <__udivmoddi4+0x30>
 804028c:	f1c6 0320 	rsb	r3, r6, #32
 8040290:	fa01 fe06 	lsl.w	lr, r1, r6
 8040294:	40b7      	lsls	r7, r6
 8040296:	40b4      	lsls	r4, r6
 8040298:	fa20 f303 	lsr.w	r3, r0, r3
 804029c:	ea43 0e0e 	orr.w	lr, r3, lr
 80402a0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80402a4:	fa1f fc87 	uxth.w	ip, r7
 80402a8:	0c23      	lsrs	r3, r4, #16
 80402aa:	fbbe f1f8 	udiv	r1, lr, r8
 80402ae:	fb08 ee11 	mls	lr, r8, r1, lr
 80402b2:	fb01 f20c 	mul.w	r2, r1, ip
 80402b6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80402ba:	429a      	cmp	r2, r3
 80402bc:	d907      	bls.n	80402ce <__udivmoddi4+0x5e>
 80402be:	18fb      	adds	r3, r7, r3
 80402c0:	f101 30ff 	add.w	r0, r1, #4294967295
 80402c4:	d202      	bcs.n	80402cc <__udivmoddi4+0x5c>
 80402c6:	429a      	cmp	r2, r3
 80402c8:	f200 8154 	bhi.w	8040574 <__udivmoddi4+0x304>
 80402cc:	4601      	mov	r1, r0
 80402ce:	1a9b      	subs	r3, r3, r2
 80402d0:	b2a2      	uxth	r2, r4
 80402d2:	fbb3 f0f8 	udiv	r0, r3, r8
 80402d6:	fb08 3310 	mls	r3, r8, r0, r3
 80402da:	fb00 fc0c 	mul.w	ip, r0, ip
 80402de:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80402e2:	4594      	cmp	ip, r2
 80402e4:	d90b      	bls.n	80402fe <__udivmoddi4+0x8e>
 80402e6:	18ba      	adds	r2, r7, r2
 80402e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80402ec:	bf2c      	ite	cs
 80402ee:	2401      	movcs	r4, #1
 80402f0:	2400      	movcc	r4, #0
 80402f2:	4594      	cmp	ip, r2
 80402f4:	d902      	bls.n	80402fc <__udivmoddi4+0x8c>
 80402f6:	2c00      	cmp	r4, #0
 80402f8:	f000 813f 	beq.w	804057a <__udivmoddi4+0x30a>
 80402fc:	4618      	mov	r0, r3
 80402fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8040302:	eba2 020c 	sub.w	r2, r2, ip
 8040306:	2100      	movs	r1, #0
 8040308:	b11d      	cbz	r5, 8040312 <__udivmoddi4+0xa2>
 804030a:	40f2      	lsrs	r2, r6
 804030c:	2300      	movs	r3, #0
 804030e:	e9c5 2300 	strd	r2, r3, [r5]
 8040312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8040316:	428b      	cmp	r3, r1
 8040318:	d905      	bls.n	8040326 <__udivmoddi4+0xb6>
 804031a:	b10d      	cbz	r5, 8040320 <__udivmoddi4+0xb0>
 804031c:	e9c5 0100 	strd	r0, r1, [r5]
 8040320:	2100      	movs	r1, #0
 8040322:	4608      	mov	r0, r1
 8040324:	e7f5      	b.n	8040312 <__udivmoddi4+0xa2>
 8040326:	fab3 f183 	clz	r1, r3
 804032a:	2900      	cmp	r1, #0
 804032c:	d14e      	bne.n	80403cc <__udivmoddi4+0x15c>
 804032e:	4543      	cmp	r3, r8
 8040330:	f0c0 8112 	bcc.w	8040558 <__udivmoddi4+0x2e8>
 8040334:	4282      	cmp	r2, r0
 8040336:	f240 810f 	bls.w	8040558 <__udivmoddi4+0x2e8>
 804033a:	4608      	mov	r0, r1
 804033c:	2d00      	cmp	r5, #0
 804033e:	d0e8      	beq.n	8040312 <__udivmoddi4+0xa2>
 8040340:	e9c5 4e00 	strd	r4, lr, [r5]
 8040344:	e7e5      	b.n	8040312 <__udivmoddi4+0xa2>
 8040346:	2a00      	cmp	r2, #0
 8040348:	f000 80ac 	beq.w	80404a4 <__udivmoddi4+0x234>
 804034c:	fab2 f682 	clz	r6, r2
 8040350:	2e00      	cmp	r6, #0
 8040352:	f040 80bb 	bne.w	80404cc <__udivmoddi4+0x25c>
 8040356:	1a8b      	subs	r3, r1, r2
 8040358:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 804035c:	b2bc      	uxth	r4, r7
 804035e:	2101      	movs	r1, #1
 8040360:	0c02      	lsrs	r2, r0, #16
 8040362:	b280      	uxth	r0, r0
 8040364:	fbb3 fcfe 	udiv	ip, r3, lr
 8040368:	fb0e 331c 	mls	r3, lr, ip, r3
 804036c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8040370:	fb04 f20c 	mul.w	r2, r4, ip
 8040374:	429a      	cmp	r2, r3
 8040376:	d90e      	bls.n	8040396 <__udivmoddi4+0x126>
 8040378:	18fb      	adds	r3, r7, r3
 804037a:	f10c 38ff 	add.w	r8, ip, #4294967295
 804037e:	bf2c      	ite	cs
 8040380:	f04f 0901 	movcs.w	r9, #1
 8040384:	f04f 0900 	movcc.w	r9, #0
 8040388:	429a      	cmp	r2, r3
 804038a:	d903      	bls.n	8040394 <__udivmoddi4+0x124>
 804038c:	f1b9 0f00 	cmp.w	r9, #0
 8040390:	f000 80ec 	beq.w	804056c <__udivmoddi4+0x2fc>
 8040394:	46c4      	mov	ip, r8
 8040396:	1a9b      	subs	r3, r3, r2
 8040398:	fbb3 f8fe 	udiv	r8, r3, lr
 804039c:	fb0e 3318 	mls	r3, lr, r8, r3
 80403a0:	fb04 f408 	mul.w	r4, r4, r8
 80403a4:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80403a8:	4294      	cmp	r4, r2
 80403aa:	d90b      	bls.n	80403c4 <__udivmoddi4+0x154>
 80403ac:	18ba      	adds	r2, r7, r2
 80403ae:	f108 33ff 	add.w	r3, r8, #4294967295
 80403b2:	bf2c      	ite	cs
 80403b4:	2001      	movcs	r0, #1
 80403b6:	2000      	movcc	r0, #0
 80403b8:	4294      	cmp	r4, r2
 80403ba:	d902      	bls.n	80403c2 <__udivmoddi4+0x152>
 80403bc:	2800      	cmp	r0, #0
 80403be:	f000 80d1 	beq.w	8040564 <__udivmoddi4+0x2f4>
 80403c2:	4698      	mov	r8, r3
 80403c4:	1b12      	subs	r2, r2, r4
 80403c6:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 80403ca:	e79d      	b.n	8040308 <__udivmoddi4+0x98>
 80403cc:	f1c1 0620 	rsb	r6, r1, #32
 80403d0:	408b      	lsls	r3, r1
 80403d2:	fa08 f401 	lsl.w	r4, r8, r1
 80403d6:	fa00 f901 	lsl.w	r9, r0, r1
 80403da:	fa22 f706 	lsr.w	r7, r2, r6
 80403de:	fa28 f806 	lsr.w	r8, r8, r6
 80403e2:	408a      	lsls	r2, r1
 80403e4:	431f      	orrs	r7, r3
 80403e6:	fa20 f306 	lsr.w	r3, r0, r6
 80403ea:	0c38      	lsrs	r0, r7, #16
 80403ec:	4323      	orrs	r3, r4
 80403ee:	fa1f fc87 	uxth.w	ip, r7
 80403f2:	0c1c      	lsrs	r4, r3, #16
 80403f4:	fbb8 fef0 	udiv	lr, r8, r0
 80403f8:	fb00 881e 	mls	r8, r0, lr, r8
 80403fc:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8040400:	fb0e f80c 	mul.w	r8, lr, ip
 8040404:	45a0      	cmp	r8, r4
 8040406:	d90e      	bls.n	8040426 <__udivmoddi4+0x1b6>
 8040408:	193c      	adds	r4, r7, r4
 804040a:	f10e 3aff 	add.w	sl, lr, #4294967295
 804040e:	bf2c      	ite	cs
 8040410:	f04f 0b01 	movcs.w	fp, #1
 8040414:	f04f 0b00 	movcc.w	fp, #0
 8040418:	45a0      	cmp	r8, r4
 804041a:	d903      	bls.n	8040424 <__udivmoddi4+0x1b4>
 804041c:	f1bb 0f00 	cmp.w	fp, #0
 8040420:	f000 80b8 	beq.w	8040594 <__udivmoddi4+0x324>
 8040424:	46d6      	mov	lr, sl
 8040426:	eba4 0408 	sub.w	r4, r4, r8
 804042a:	fa1f f883 	uxth.w	r8, r3
 804042e:	fbb4 f3f0 	udiv	r3, r4, r0
 8040432:	fb00 4413 	mls	r4, r0, r3, r4
 8040436:	fb03 fc0c 	mul.w	ip, r3, ip
 804043a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 804043e:	45a4      	cmp	ip, r4
 8040440:	d90e      	bls.n	8040460 <__udivmoddi4+0x1f0>
 8040442:	193c      	adds	r4, r7, r4
 8040444:	f103 30ff 	add.w	r0, r3, #4294967295
 8040448:	bf2c      	ite	cs
 804044a:	f04f 0801 	movcs.w	r8, #1
 804044e:	f04f 0800 	movcc.w	r8, #0
 8040452:	45a4      	cmp	ip, r4
 8040454:	d903      	bls.n	804045e <__udivmoddi4+0x1ee>
 8040456:	f1b8 0f00 	cmp.w	r8, #0
 804045a:	f000 809f 	beq.w	804059c <__udivmoddi4+0x32c>
 804045e:	4603      	mov	r3, r0
 8040460:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8040464:	eba4 040c 	sub.w	r4, r4, ip
 8040468:	fba0 ec02 	umull	lr, ip, r0, r2
 804046c:	4564      	cmp	r4, ip
 804046e:	4673      	mov	r3, lr
 8040470:	46e0      	mov	r8, ip
 8040472:	d302      	bcc.n	804047a <__udivmoddi4+0x20a>
 8040474:	d107      	bne.n	8040486 <__udivmoddi4+0x216>
 8040476:	45f1      	cmp	r9, lr
 8040478:	d205      	bcs.n	8040486 <__udivmoddi4+0x216>
 804047a:	ebbe 0302 	subs.w	r3, lr, r2
 804047e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8040482:	3801      	subs	r0, #1
 8040484:	46e0      	mov	r8, ip
 8040486:	b15d      	cbz	r5, 80404a0 <__udivmoddi4+0x230>
 8040488:	ebb9 0203 	subs.w	r2, r9, r3
 804048c:	eb64 0408 	sbc.w	r4, r4, r8
 8040490:	fa04 f606 	lsl.w	r6, r4, r6
 8040494:	fa22 f301 	lsr.w	r3, r2, r1
 8040498:	40cc      	lsrs	r4, r1
 804049a:	431e      	orrs	r6, r3
 804049c:	e9c5 6400 	strd	r6, r4, [r5]
 80404a0:	2100      	movs	r1, #0
 80404a2:	e736      	b.n	8040312 <__udivmoddi4+0xa2>
 80404a4:	fbb1 fcf2 	udiv	ip, r1, r2
 80404a8:	0c01      	lsrs	r1, r0, #16
 80404aa:	4614      	mov	r4, r2
 80404ac:	b280      	uxth	r0, r0
 80404ae:	4696      	mov	lr, r2
 80404b0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80404b4:	2620      	movs	r6, #32
 80404b6:	4690      	mov	r8, r2
 80404b8:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80404bc:	4610      	mov	r0, r2
 80404be:	fbb1 f1f2 	udiv	r1, r1, r2
 80404c2:	eba3 0308 	sub.w	r3, r3, r8
 80404c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80404ca:	e74b      	b.n	8040364 <__udivmoddi4+0xf4>
 80404cc:	40b7      	lsls	r7, r6
 80404ce:	f1c6 0320 	rsb	r3, r6, #32
 80404d2:	fa01 f206 	lsl.w	r2, r1, r6
 80404d6:	fa21 f803 	lsr.w	r8, r1, r3
 80404da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80404de:	fa20 f303 	lsr.w	r3, r0, r3
 80404e2:	b2bc      	uxth	r4, r7
 80404e4:	40b0      	lsls	r0, r6
 80404e6:	4313      	orrs	r3, r2
 80404e8:	0c02      	lsrs	r2, r0, #16
 80404ea:	0c19      	lsrs	r1, r3, #16
 80404ec:	b280      	uxth	r0, r0
 80404ee:	fbb8 f9fe 	udiv	r9, r8, lr
 80404f2:	fb0e 8819 	mls	r8, lr, r9, r8
 80404f6:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80404fa:	fb09 f804 	mul.w	r8, r9, r4
 80404fe:	4588      	cmp	r8, r1
 8040500:	d951      	bls.n	80405a6 <__udivmoddi4+0x336>
 8040502:	1879      	adds	r1, r7, r1
 8040504:	f109 3cff 	add.w	ip, r9, #4294967295
 8040508:	bf2c      	ite	cs
 804050a:	f04f 0a01 	movcs.w	sl, #1
 804050e:	f04f 0a00 	movcc.w	sl, #0
 8040512:	4588      	cmp	r8, r1
 8040514:	d902      	bls.n	804051c <__udivmoddi4+0x2ac>
 8040516:	f1ba 0f00 	cmp.w	sl, #0
 804051a:	d031      	beq.n	8040580 <__udivmoddi4+0x310>
 804051c:	eba1 0108 	sub.w	r1, r1, r8
 8040520:	fbb1 f9fe 	udiv	r9, r1, lr
 8040524:	fb09 f804 	mul.w	r8, r9, r4
 8040528:	fb0e 1119 	mls	r1, lr, r9, r1
 804052c:	b29b      	uxth	r3, r3
 804052e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040532:	4543      	cmp	r3, r8
 8040534:	d235      	bcs.n	80405a2 <__udivmoddi4+0x332>
 8040536:	18fb      	adds	r3, r7, r3
 8040538:	f109 31ff 	add.w	r1, r9, #4294967295
 804053c:	bf2c      	ite	cs
 804053e:	f04f 0a01 	movcs.w	sl, #1
 8040542:	f04f 0a00 	movcc.w	sl, #0
 8040546:	4543      	cmp	r3, r8
 8040548:	d2bb      	bcs.n	80404c2 <__udivmoddi4+0x252>
 804054a:	f1ba 0f00 	cmp.w	sl, #0
 804054e:	d1b8      	bne.n	80404c2 <__udivmoddi4+0x252>
 8040550:	f1a9 0102 	sub.w	r1, r9, #2
 8040554:	443b      	add	r3, r7
 8040556:	e7b4      	b.n	80404c2 <__udivmoddi4+0x252>
 8040558:	1a84      	subs	r4, r0, r2
 804055a:	eb68 0203 	sbc.w	r2, r8, r3
 804055e:	2001      	movs	r0, #1
 8040560:	4696      	mov	lr, r2
 8040562:	e6eb      	b.n	804033c <__udivmoddi4+0xcc>
 8040564:	443a      	add	r2, r7
 8040566:	f1a8 0802 	sub.w	r8, r8, #2
 804056a:	e72b      	b.n	80403c4 <__udivmoddi4+0x154>
 804056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8040570:	443b      	add	r3, r7
 8040572:	e710      	b.n	8040396 <__udivmoddi4+0x126>
 8040574:	3902      	subs	r1, #2
 8040576:	443b      	add	r3, r7
 8040578:	e6a9      	b.n	80402ce <__udivmoddi4+0x5e>
 804057a:	443a      	add	r2, r7
 804057c:	3802      	subs	r0, #2
 804057e:	e6be      	b.n	80402fe <__udivmoddi4+0x8e>
 8040580:	eba7 0808 	sub.w	r8, r7, r8
 8040584:	f1a9 0c02 	sub.w	ip, r9, #2
 8040588:	4441      	add	r1, r8
 804058a:	fbb1 f9fe 	udiv	r9, r1, lr
 804058e:	fb09 f804 	mul.w	r8, r9, r4
 8040592:	e7c9      	b.n	8040528 <__udivmoddi4+0x2b8>
 8040594:	f1ae 0e02 	sub.w	lr, lr, #2
 8040598:	443c      	add	r4, r7
 804059a:	e744      	b.n	8040426 <__udivmoddi4+0x1b6>
 804059c:	3b02      	subs	r3, #2
 804059e:	443c      	add	r4, r7
 80405a0:	e75e      	b.n	8040460 <__udivmoddi4+0x1f0>
 80405a2:	4649      	mov	r1, r9
 80405a4:	e78d      	b.n	80404c2 <__udivmoddi4+0x252>
 80405a6:	eba1 0108 	sub.w	r1, r1, r8
 80405aa:	46cc      	mov	ip, r9
 80405ac:	fbb1 f9fe 	udiv	r9, r1, lr
 80405b0:	fb09 f804 	mul.w	r8, r9, r4
 80405b4:	e7b8      	b.n	8040528 <__udivmoddi4+0x2b8>
 80405b6:	bf00      	nop

080405b8 <__aeabi_idiv0>:
 80405b8:	4770      	bx	lr
 80405ba:	bf00      	nop

080405bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80405bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80405f4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80405c0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80405c2:	e003      	b.n	80405cc <LoopCopyDataInit>

080405c4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80405c4:	4b0c      	ldr	r3, [pc, #48]	@ (80405f8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80405c6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80405c8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80405ca:	3104      	adds	r1, #4

080405cc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80405cc:	480b      	ldr	r0, [pc, #44]	@ (80405fc <LoopForever+0xa>)
	ldr	r3, =_edata
 80405ce:	4b0c      	ldr	r3, [pc, #48]	@ (8040600 <LoopForever+0xe>)
	adds	r2, r0, r1
 80405d0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80405d2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80405d4:	d3f6      	bcc.n	80405c4 <CopyDataInit>
	ldr	r2, =_sbss
 80405d6:	4a0b      	ldr	r2, [pc, #44]	@ (8040604 <LoopForever+0x12>)
	b	LoopFillZerobss
 80405d8:	e002      	b.n	80405e0 <LoopFillZerobss>

080405da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80405da:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80405dc:	f842 3b04 	str.w	r3, [r2], #4

080405e0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80405e0:	4b09      	ldr	r3, [pc, #36]	@ (8040608 <LoopForever+0x16>)
	cmp	r2, r3
 80405e2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80405e4:	d3f9      	bcc.n	80405da <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80405e6:	f000 fe5d 	bl	80412a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80405ea:	f004 ff43 	bl	8045474 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80405ee:	f000 fc8f 	bl	8040f10 <main>

080405f2 <LoopForever>:

LoopForever:
    b LoopForever
 80405f2:	e7fe      	b.n	80405f2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80405f4:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 80405f8:	08046288 	.word	0x08046288
	ldr	r0, =_sdata
 80405fc:	20018000 	.word	0x20018000
	ldr	r3, =_edata
 8040600:	20018070 	.word	0x20018070
	ldr	r2, =_sbss
 8040604:	20018070 	.word	0x20018070
	ldr	r3, = _ebss
 8040608:	2001bd80 	.word	0x2001bd80

0804060c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 804060c:	e7fe      	b.n	804060c <ADC1_2_IRQHandler>
	...

08040610 <sha256_initialize>:
    uint32_t	buffer[16];	// Changed by RKW, unsigned long becomes uint32_t
    uint32_t	state[8];	// Changed by RKW, unsinged long becomes uint32_t
    uint8_t		length[8];	// Changed by RKW, unsigned char becomes uint8_t
} sha256;

void sha256_initialize(sha256 *sha) {
 8040610:	b510      	push	{r4, lr}
 8040612:	4604      	mov	r4, r0
    int i;
    for (i = 0; i < 17; ++i) sha->buffer[i] = 0;
 8040614:	2244      	movs	r2, #68	@ 0x44
 8040616:	2100      	movs	r1, #0
 8040618:	3020      	adds	r0, #32
 804061a:	f004 fec7 	bl	80453ac <memset>
    sha->state[0] = 0x6a09e667;
    sha->state[1] = 0xbb67ae85;
 804061e:	4b0d      	ldr	r3, [pc, #52]	@ (8040654 <sha256_initialize+0x44>)
 8040620:	4a0d      	ldr	r2, [pc, #52]	@ (8040658 <sha256_initialize+0x48>)
    sha->state[2] = 0x3c6ef372;
    sha->state[3] = 0xa54ff53a;
 8040622:	490e      	ldr	r1, [pc, #56]	@ (804065c <sha256_initialize+0x4c>)
    sha->state[1] = 0xbb67ae85;
 8040624:	e9c4 2318 	strd	r2, r3, [r4, #96]	@ 0x60
    sha->state[3] = 0xa54ff53a;
 8040628:	4b0d      	ldr	r3, [pc, #52]	@ (8040660 <sha256_initialize+0x50>)
    sha->state[4] = 0x510e527f;
    sha->state[5] = 0x9b05688c;
 804062a:	480e      	ldr	r0, [pc, #56]	@ (8040664 <sha256_initialize+0x54>)
    sha->state[3] = 0xa54ff53a;
 804062c:	e9c4 131a 	strd	r1, r3, [r4, #104]	@ 0x68
    sha->state[5] = 0x9b05688c;
 8040630:	4b0d      	ldr	r3, [pc, #52]	@ (8040668 <sha256_initialize+0x58>)
 8040632:	e9c4 031c 	strd	r0, r3, [r4, #112]	@ 0x70
    sha->state[6] = 0x1f83d9ab;
 8040636:	4b0d      	ldr	r3, [pc, #52]	@ (804066c <sha256_initialize+0x5c>)
 8040638:	67a3      	str	r3, [r4, #120]	@ 0x78
    sha->state[7] = 0x5be0cd19;
 804063a:	f103 5374 	add.w	r3, r3, #1023410176	@ 0x3d000000
 804063e:	f5a3 0323 	sub.w	r3, r3, #10682368	@ 0xa30000
 8040642:	f6a3 4392 	subw	r3, r3, #3218	@ 0xc92
 8040646:	67e3      	str	r3, [r4, #124]	@ 0x7c
    for (i = 0; i < 8; ++i) sha->length[i] = 0;
 8040648:	2300      	movs	r3, #0
 804064a:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
 804064e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
}
 8040652:	bd10      	pop	{r4, pc}
 8040654:	bb67ae85 	.word	0xbb67ae85
 8040658:	6a09e667 	.word	0x6a09e667
 804065c:	3c6ef372 	.word	0x3c6ef372
 8040660:	a54ff53a 	.word	0xa54ff53a
 8040664:	510e527f 	.word	0x510e527f
 8040668:	9b05688c 	.word	0x9b05688c
 804066c:	1f83d9ab 	.word	0x1f83d9ab

08040670 <sha256_update>:

//  Changed by RKW, formal args are now const uint8_t, uint_32
//    from const unsigned char, unsigned long respectively
void sha256_update(sha256 *sha,
                   const uint8_t *message,
                   uint32_t length) {
 8040670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040674:	4604      	mov	r4, r0
 8040676:	4615      	mov	r5, r2
    int i, j;
    /* Add the length of the received message, counted in
     * bytes, to the total length of the messages hashed to
     * date, counted in bits and stored in 8 separate bytes. */
    for (i = 7; i >= 0; --i) {
 8040678:	2607      	movs	r6, #7
		if (i == 7)
			bits = length << 3;
		else if (i == 0 || i == 1 || i == 2)
			bits = 0;
		else
			bits = length >> (53 - 8 * i);
 804067a:	f06f 0c07 	mvn.w	ip, #7
                   uint32_t length) {
 804067e:	f5ad 7d0b 	sub.w	sp, sp, #556	@ 0x22c
			bits = length << 3;
 8040682:	00d3      	lsls	r3, r2, #3
 8040684:	3087      	adds	r0, #135	@ 0x87
		if (i == 7)
 8040686:	f104 0780 	add.w	r7, r4, #128	@ 0x80
		bits &= 0xff;
        if (sha->length[i] + bits > 0xff) {
 804068a:	7802      	ldrb	r2, [r0, #0]
 804068c:	4680      	mov	r8, r0
 804068e:	fa52 f283 	uxtab	r2, r2, r3
 8040692:	2aff      	cmp	r2, #255	@ 0xff
            for (j = i - 1; j >= 0 && sha->length[j]++ == 0xff; --j);
 8040694:	f106 36ff 	add.w	r6, r6, #4294967295
        if (sha->length[i] + bits > 0xff) {
 8040698:	dd0b      	ble.n	80406b2 <sha256_update+0x42>
 804069a:	4602      	mov	r2, r0
            for (j = i - 1; j >= 0 && sha->length[j]++ == 0xff; --j);
 804069c:	4297      	cmp	r7, r2
 804069e:	d008      	beq.n	80406b2 <sha256_update+0x42>
 80406a0:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
 80406a4:	f10e 0901 	add.w	r9, lr, #1
 80406a8:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 80406ac:	f882 9000 	strb.w	r9, [r2]
 80406b0:	d0f4      	beq.n	804069c <sha256_update+0x2c>
        }
        sha->length[i] += bits;
 80406b2:	f898 2000 	ldrb.w	r2, [r8]
 80406b6:	4413      	add	r3, r2
 80406b8:	f800 3901 	strb.w	r3, [r0], #-1
    for (i = 7; i >= 0; --i) {
 80406bc:	1c73      	adds	r3, r6, #1
 80406be:	f040 80be 	bne.w	804083e <sha256_update+0x1ce>
    }
    /* Add the received message to the SHA buffer, updating the
     * hash at each block (each time the buffer is filled). */
    while (length > 0) {
 80406c2:	2d00      	cmp	r5, #0
 80406c4:	f000 80c7 	beq.w	8040856 <sha256_update+0x1e6>
        /* Find the index in the SHA buffer at which to
         * append what's left of the received message. */
        int index = sha->length[6] % 2 * 32 + sha->length[7] / 8;
 80406c8:	2020      	movs	r0, #32
 80406ca:	f894 3086 	ldrb.w	r3, [r4, #134]	@ 0x86
 80406ce:	f894 2087 	ldrb.w	r2, [r4, #135]	@ 0x87
 80406d2:	f003 0301 	and.w	r3, r3, #1
 80406d6:	08d2      	lsrs	r2, r2, #3
 80406d8:	fb10 2303 	smlabb	r3, r0, r3, r2
        index = (index + 64 - length % 64) % 64;
 80406dc:	1b5b      	subs	r3, r3, r5
 80406de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
        /* Append the received message bytes to the SHA buffer until
         * we run out of message bytes or until the buffer is filled. */
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 80406e2:	9100      	str	r1, [sp, #0]
            sha->buffer[index / 4] |= *message << (24 - index % 4 * 8);
 80406e4:	9a00      	ldr	r2, [sp, #0]
 80406e6:	f023 0103 	bic.w	r1, r3, #3
 80406ea:	f812 0b01 	ldrb.w	r0, [r2], #1
 80406ee:	4421      	add	r1, r4
 80406f0:	9200      	str	r2, [sp, #0]
 80406f2:	43da      	mvns	r2, r3
 80406f4:	f002 0203 	and.w	r2, r2, #3
 80406f8:	00d2      	lsls	r2, r2, #3
 80406fa:	4090      	lsls	r0, r2
 80406fc:	6a0a      	ldr	r2, [r1, #32]
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 80406fe:	3d01      	subs	r5, #1
            sha->buffer[index / 4] |= *message << (24 - index % 4 * 8);
 8040700:	ea42 0200 	orr.w	r2, r2, r0
 8040704:	620a      	str	r2, [r1, #32]
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 8040706:	f103 0301 	add.w	r3, r3, #1
 804070a:	f000 80a1 	beq.w	8040850 <sha256_update+0x1e0>
 804070e:	2b40      	cmp	r3, #64	@ 0x40
 8040710:	d1e8      	bne.n	80406e4 <sha256_update+0x74>
        if (index == 64) {
            /* Update the hash with a block of message content. See FIPS 180-2
             * (<csrc.nist.gov/publications/fips/fips180-2/fips180-2.pdf>)
             * for a description of and details on the algorithm used here. */
			// Changed by RKW, const unsigned long becomes const uint32_t
            const uint32_t k[64] = {
 8040712:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8040716:	4955      	ldr	r1, [pc, #340]	@ (804086c <sha256_update+0x1fc>)
 8040718:	a80a      	add	r0, sp, #40	@ 0x28
 804071a:	f004 fed2 	bl	80454c2 <memcpy>
                0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
            };
			// Changed by RKW, unsigned long becomes uint32_t
            uint32_t w[64], a, b, c, d, e, f, g, h;
            int t;
            for (t = 0; t < 16; ++t) {
 804071e:	a84a      	add	r0, sp, #296	@ 0x128
            const uint32_t k[64] = {
 8040720:	4602      	mov	r2, r0
                w[t] = sha->buffer[t];
                sha->buffer[t] = 0;
 8040722:	2600      	movs	r6, #0
 8040724:	f104 031c 	add.w	r3, r4, #28
 8040728:	f104 015c 	add.w	r1, r4, #92	@ 0x5c
                w[t] = sha->buffer[t];
 804072c:	f853 7f04 	ldr.w	r7, [r3, #4]!
            for (t = 0; t < 16; ++t) {
 8040730:	4299      	cmp	r1, r3
                w[t] = sha->buffer[t];
 8040732:	f842 7b04 	str.w	r7, [r2], #4
                sha->buffer[t] = 0;
 8040736:	601e      	str	r6, [r3, #0]
            for (t = 0; t < 16; ++t) {
 8040738:	d1f8      	bne.n	804072c <sha256_update+0xbc>
            }
            for (t = 16; t < 64; ++t) {
 804073a:	2610      	movs	r6, #16
				// Changed by RKW, unsigned long becomes uint32_t
                uint32_t s0, s1;
                s0 = (w[t - 15] >> 7 | w[t - 15] << 25);
 804073c:	4686      	mov	lr, r0
 804073e:	f8d0 c004 	ldr.w	ip, [r0, #4]
                s0 ^= (w[t - 15] >> 18 | w[t - 15] << 14);
                s0 ^= (w[t - 15] >> 3);
                s1 = (w[t - 2] >> 17 | w[t - 2] << 15);
 8040742:	6b87      	ldr	r7, [r0, #56]	@ 0x38
                s1 ^= (w[t - 2] >> 19 | w[t - 2] << 13);
                s1 ^= (w[t - 2] >> 10);
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 8040744:	f8de 3024 	ldr.w	r3, [lr, #36]	@ 0x24
                s0 ^= (w[t - 15] >> 18 | w[t - 15] << 14);
 8040748:	ea4f 41bc 	mov.w	r1, ip, ror #18
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 804074c:	f8de e000 	ldr.w	lr, [lr]
                s0 ^= (w[t - 15] >> 18 | w[t - 15] << 14);
 8040750:	ea81 11fc 	eor.w	r1, r1, ip, ror #7
                s1 ^= (w[t - 2] >> 19 | w[t - 2] << 13);
 8040754:	ea4f 42f7 	mov.w	r2, r7, ror #19
 8040758:	ea82 4277 	eor.w	r2, r2, r7, ror #17
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 804075c:	4473      	add	r3, lr
                s0 ^= (w[t - 15] >> 3);
 804075e:	ea81 01dc 	eor.w	r1, r1, ip, lsr #3
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 8040762:	440b      	add	r3, r1
                s1 ^= (w[t - 2] >> 10);
 8040764:	ea82 2297 	eor.w	r2, r2, r7, lsr #10
            for (t = 16; t < 64; ++t) {
 8040768:	3601      	adds	r6, #1
 804076a:	3004      	adds	r0, #4
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 804076c:	4413      	add	r3, r2
            for (t = 16; t < 64; ++t) {
 804076e:	2e40      	cmp	r6, #64	@ 0x40
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 8040770:	63c3      	str	r3, [r0, #60]	@ 0x3c
            for (t = 16; t < 64; ++t) {
 8040772:	d1e3      	bne.n	804073c <sha256_update+0xcc>
            d = sha->state[3];
            e = sha->state[4];
            f = sha->state[5];
            g = sha->state[6];
            h = sha->state[7];
            for (t = 0; t < 64; ++t) {
 8040774:	f04f 0e00 	mov.w	lr, #0
            a = sha->state[0];
 8040778:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 804077a:	9302      	str	r3, [sp, #8]
            b = sha->state[1];
 804077c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
            a = sha->state[0];
 804077e:	9802      	ldr	r0, [sp, #8]
            b = sha->state[1];
 8040780:	9303      	str	r3, [sp, #12]
            c = sha->state[2];
 8040782:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8040784:	9304      	str	r3, [sp, #16]
            d = sha->state[3];
 8040786:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
            b = sha->state[1];
 8040788:	e9dd c603 	ldrd	ip, r6, [sp, #12]
            d = sha->state[3];
 804078c:	9305      	str	r3, [sp, #20]
            e = sha->state[4];
 804078e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8040790:	9306      	str	r3, [sp, #24]
            f = sha->state[5];
 8040792:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8040794:	9307      	str	r3, [sp, #28]
            g = sha->state[6];
 8040796:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8040798:	9308      	str	r3, [sp, #32]
            h = sha->state[7];
 804079a:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
            f = sha->state[5];
 804079c:	e9dd 9807 	ldrd	r9, r8, [sp, #28]
            h = sha->state[7];
 80407a0:	469a      	mov	sl, r3
 80407a2:	9309      	str	r3, [sp, #36]	@ 0x24
            d = sha->state[3];
 80407a4:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 80407a8:	9301      	str	r3, [sp, #4]
                e0 ^= (a >> 13 | a << 19);
                e0 ^= (a >> 22 | a << 10);
                e1 = (e >> 6 | e << 26);
                e1 ^= (e >> 11 | e << 21);
                e1 ^= (e >> 25 | e << 7);
                t1 = h + e1 + ((e & f) ^ (~e & g)) + k[t] + w[t];
 80407aa:	a90a      	add	r1, sp, #40	@ 0x28
 80407ac:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
 80407b0:	a94a      	add	r1, sp, #296	@ 0x128
 80407b2:	f851 102e 	ldr.w	r1, [r1, lr, lsl #2]
                e1 ^= (e >> 11 | e << 21);
 80407b6:	ea4f 2bf2 	mov.w	fp, r2, ror #11
 80407ba:	ea8b 1bb2 	eor.w	fp, fp, r2, ror #6
                t1 = h + e1 + ((e & f) ^ (~e & g)) + k[t] + w[t];
 80407be:	4439      	add	r1, r7
                e1 ^= (e >> 25 | e << 7);
 80407c0:	ea8b 6b72 	eor.w	fp, fp, r2, ror #25
                t1 = h + e1 + ((e & f) ^ (~e & g)) + k[t] + w[t];
 80407c4:	4459      	add	r1, fp
 80407c6:	ea28 0702 	bic.w	r7, r8, r2
 80407ca:	ea02 0b09 	and.w	fp, r2, r9
 80407ce:	ea87 070b 	eor.w	r7, r7, fp
 80407d2:	4439      	add	r1, r7
 80407d4:	4451      	add	r1, sl
                e0 ^= (a >> 13 | a << 19);
 80407d6:	ea4f 3370 	mov.w	r3, r0, ror #13
                t2 = e0 + ((a & b) ^ (a & c) ^ (b & c));
 80407da:	ea8c 0a06 	eor.w	sl, ip, r6
 80407de:	ea0a 0a00 	and.w	sl, sl, r0
                e0 ^= (a >> 13 | a << 19);
 80407e2:	ea83 03b0 	eor.w	r3, r3, r0, ror #2
                t2 = e0 + ((a & b) ^ (a & c) ^ (b & c));
 80407e6:	ea0c 0706 	and.w	r7, ip, r6
 80407ea:	ea8a 0707 	eor.w	r7, sl, r7
                e0 ^= (a >> 22 | a << 10);
 80407ee:	ea83 53b0 	eor.w	r3, r3, r0, ror #22
                t2 = e0 + ((a & b) ^ (a & c) ^ (b & c));
 80407f2:	443b      	add	r3, r7
                h = g;
                g = f;
                f = e;
                e = d + t1;
 80407f4:	9f01      	ldr	r7, [sp, #4]
            for (t = 0; t < 64; ++t) {
 80407f6:	f10e 0e01 	add.w	lr, lr, #1
                e = d + t1;
 80407fa:	440f      	add	r7, r1
            for (t = 0; t < 64; ++t) {
 80407fc:	f1be 0f40 	cmp.w	lr, #64	@ 0x40
                e = d + t1;
 8040800:	46bb      	mov	fp, r7
                d = c;
                c = b;
                b = a;
                a = t1 + t2;
 8040802:	46c2      	mov	sl, r8
 8040804:	440b      	add	r3, r1
            for (t = 0; t < 64; ++t) {
 8040806:	9601      	str	r6, [sp, #4]
 8040808:	d129      	bne.n	804085e <sha256_update+0x1ee>
            }
            sha->state[0] = (sha->state[0] + a) & 0xffffffffU;
 804080a:	9f02      	ldr	r7, [sp, #8]
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 804080c:	9900      	ldr	r1, [sp, #0]
            sha->state[0] = (sha->state[0] + a) & 0xffffffffU;
 804080e:	441f      	add	r7, r3
            sha->state[1] = (sha->state[1] + b) & 0xffffffffU;
 8040810:	9b03      	ldr	r3, [sp, #12]
            sha->state[0] = (sha->state[0] + a) & 0xffffffffU;
 8040812:	6627      	str	r7, [r4, #96]	@ 0x60
            sha->state[1] = (sha->state[1] + b) & 0xffffffffU;
 8040814:	4403      	add	r3, r0
 8040816:	6663      	str	r3, [r4, #100]	@ 0x64
            sha->state[2] = (sha->state[2] + c) & 0xffffffffU;
 8040818:	9b04      	ldr	r3, [sp, #16]
 804081a:	4463      	add	r3, ip
 804081c:	66a3      	str	r3, [r4, #104]	@ 0x68
            sha->state[3] = (sha->state[3] + d) & 0xffffffffU;
 804081e:	9b05      	ldr	r3, [sp, #20]
 8040820:	4433      	add	r3, r6
 8040822:	66e3      	str	r3, [r4, #108]	@ 0x6c
            sha->state[4] = (sha->state[4] + e) & 0xffffffffU;
 8040824:	9b06      	ldr	r3, [sp, #24]
 8040826:	445b      	add	r3, fp
 8040828:	6723      	str	r3, [r4, #112]	@ 0x70
            sha->state[5] = (sha->state[5] + f) & 0xffffffffU;
 804082a:	9b07      	ldr	r3, [sp, #28]
 804082c:	4413      	add	r3, r2
 804082e:	6763      	str	r3, [r4, #116]	@ 0x74
            sha->state[6] = (sha->state[6] + g) & 0xffffffffU;
 8040830:	9b08      	ldr	r3, [sp, #32]
 8040832:	444b      	add	r3, r9
 8040834:	67a3      	str	r3, [r4, #120]	@ 0x78
            sha->state[7] = (sha->state[7] + h) & 0xffffffffU;
 8040836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8040838:	4443      	add	r3, r8
 804083a:	67e3      	str	r3, [r4, #124]	@ 0x7c
 804083c:	e741      	b.n	80406c2 <sha256_update+0x52>
		else if (i == 0 || i == 1 || i == 2)
 804083e:	2e02      	cmp	r6, #2
			bits = length >> (53 - 8 * i);
 8040840:	bfc5      	ittet	gt
 8040842:	fb0c f306 	mulgt.w	r3, ip, r6
 8040846:	3335      	addgt	r3, #53	@ 0x35
			bits = 0;
 8040848:	2300      	movle	r3, #0
			bits = length >> (53 - 8 * i);
 804084a:	fa25 f303 	lsrgt.w	r3, r5, r3
 804084e:	e71c      	b.n	804068a <sha256_update+0x1a>
        if (index == 64) {
 8040850:	2b40      	cmp	r3, #64	@ 0x40
 8040852:	f43f af5e 	beq.w	8040712 <sha256_update+0xa2>
        }
    }
}
 8040856:	f50d 7d0b 	add.w	sp, sp, #556	@ 0x22c
 804085a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804085e:	46c8      	mov	r8, r9
 8040860:	4666      	mov	r6, ip
 8040862:	4691      	mov	r9, r2
 8040864:	4684      	mov	ip, r0
 8040866:	465a      	mov	r2, fp
 8040868:	4618      	mov	r0, r3
 804086a:	e79e      	b.n	80407aa <sha256_update+0x13a>
 804086c:	08045ed8 	.word	0x08045ed8

08040870 <sha256_finalize>:

//  Changed by RKW, formal args are now const uint8_t, uint_32
//    from const unsigned char, unsigned long respectively
void sha256_finalize(sha256 *sha,
                     const uint8_t *message,
                     uint32_t length) {
 8040870:	b570      	push	{r4, r5, r6, lr}
    int i;
	// Changed by RKW, unsigned char becomes uint8_t
    uint8_t terminator[64 + 8] = { 0x80 };
 8040872:	2380      	movs	r3, #128	@ 0x80
                     uint32_t length) {
 8040874:	4615      	mov	r5, r2
 8040876:	b092      	sub	sp, #72	@ 0x48
 8040878:	4604      	mov	r4, r0
 804087a:	460e      	mov	r6, r1
    uint8_t terminator[64 + 8] = { 0x80 };
 804087c:	2244      	movs	r2, #68	@ 0x44
 804087e:	2100      	movs	r1, #0
 8040880:	a801      	add	r0, sp, #4
 8040882:	9300      	str	r3, [sp, #0]
 8040884:	f004 fd92 	bl	80453ac <memset>
    /* Hash the final message bytes if necessary. */
    if (length > 0) sha256_update(sha, message, length);
 8040888:	b125      	cbz	r5, 8040894 <sha256_finalize+0x24>
 804088a:	462a      	mov	r2, r5
 804088c:	4631      	mov	r1, r6
 804088e:	4620      	mov	r0, r4
 8040890:	f7ff feee 	bl	8040670 <sha256_update>
    /* Create a terminator that includes a stop bit, padding, and
     * the the total message length. See FIPS 180-2 for details. */
    length = 64 - sha->length[6] % 2 * 32 - sha->length[7] / 8;
 8040894:	f894 3086 	ldrb.w	r3, [r4, #134]	@ 0x86
 8040898:	f894 2087 	ldrb.w	r2, [r4, #135]	@ 0x87
 804089c:	f003 0301 	and.w	r3, r3, #1
 80408a0:	f1c3 0302 	rsb	r3, r3, #2
 80408a4:	08d2      	lsrs	r2, r2, #3
 80408a6:	ebc2 1243 	rsb	r2, r2, r3, lsl #5
    if (length < 9) length += 64;
 80408aa:	2a08      	cmp	r2, #8
    for (i = 0; i < 8; ++i) terminator[length - 8 + i] = sha->length[i];
 80408ac:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
    if (length < 9) length += 64;
 80408b0:	bfd8      	it	le
 80408b2:	3240      	addle	r2, #64	@ 0x40
    for (i = 0; i < 8; ++i) terminator[length - 8 + i] = sha->length[i];
 80408b4:	f1a2 0108 	sub.w	r1, r2, #8
 80408b8:	f84d 3001 	str.w	r3, [sp, r1]
 80408bc:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80408c0:	eb0d 0001 	add.w	r0, sp, r1
 80408c4:	6043      	str	r3, [r0, #4]
    /* Hash the terminator to finalize the message digest. */
    sha256_update(sha, terminator, length);
 80408c6:	4669      	mov	r1, sp
 80408c8:	4620      	mov	r0, r4
 80408ca:	f7ff fed1 	bl	8040670 <sha256_update>
    /* Extract the message digest. */
    for (i = 0; i < 32; ++i) {
 80408ce:	2300      	movs	r3, #0
        sha->hash[i] = (sha->state[i / 4] >> (24 - 8 * (i % 4))) & 0xff;
 80408d0:	43da      	mvns	r2, r3
 80408d2:	1099      	asrs	r1, r3, #2
 80408d4:	3118      	adds	r1, #24
 80408d6:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 80408da:	f002 0203 	and.w	r2, r2, #3
 80408de:	00d2      	lsls	r2, r2, #3
 80408e0:	fa21 f202 	lsr.w	r2, r1, r2
 80408e4:	54e2      	strb	r2, [r4, r3]
    for (i = 0; i < 32; ++i) {
 80408e6:	3301      	adds	r3, #1
 80408e8:	2b20      	cmp	r3, #32
 80408ea:	d1f1      	bne.n	80408d0 <sha256_finalize+0x60>
    }
}
 80408ec:	b012      	add	sp, #72	@ 0x48
 80408ee:	bd70      	pop	{r4, r5, r6, pc}

080408f0 <hmac_sha256_initialize>:
//    from const unsigned char
void hmac_sha256_initialize(hmac_sha256 *hmac,
                            const uint8_t *key, int length) {
    int i;
    /* Prepare the inner hash key block, hashing the key if it's too long. */
    if (length <= 64) {
 80408f0:	2a40      	cmp	r2, #64	@ 0x40
                            const uint8_t *key, int length) {
 80408f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80408f6:	4605      	mov	r5, r0
 80408f8:	460f      	mov	r7, r1
 80408fa:	4614      	mov	r4, r2
 80408fc:	f100 061f 	add.w	r6, r0, #31
    if (length <= 64) {
 8040900:	dc23      	bgt.n	804094a <hmac_sha256_initialize+0x5a>
 8040902:	4633      	mov	r3, r6
        for (i = 0; i < length; ++i) hmac->key[i] = key[i] ^ 0x36;
 8040904:	2200      	movs	r2, #0
 8040906:	42a2      	cmp	r2, r4
 8040908:	db15      	blt.n	8040936 <hmac_sha256_initialize+0x46>
        for (; i < 64; ++i) hmac->key[i] = 0x36;
 804090a:	2236      	movs	r2, #54	@ 0x36
 804090c:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8040910:	341f      	adds	r4, #31
 8040912:	442c      	add	r4, r5
 8040914:	f105 035f 	add.w	r3, r5, #95	@ 0x5f
 8040918:	429c      	cmp	r4, r3
 804091a:	d113      	bne.n	8040944 <hmac_sha256_initialize+0x54>
        sha256_finalize(&(hmac->sha), key, length);
        for (i = 0; i < 32; ++i) hmac->key[i] = hmac->sha.hash[i] ^ 0x36;
        for (; i < 64; ++i) hmac->key[i] = 0x36;
    }
    /* Initialize the inner hash with the key block. */
    sha256_initialize(&(hmac->sha));
 804091c:	f105 0460 	add.w	r4, r5, #96	@ 0x60
 8040920:	4620      	mov	r0, r4
 8040922:	f7ff fe75 	bl	8040610 <sha256_initialize>
    sha256_update(&(hmac->sha), hmac->key, 64);
 8040926:	4620      	mov	r0, r4
 8040928:	f105 0120 	add.w	r1, r5, #32
 804092c:	2240      	movs	r2, #64	@ 0x40
}
 804092e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    sha256_update(&(hmac->sha), hmac->key, 64);
 8040932:	f7ff be9d 	b.w	8040670 <sha256_update>
        for (i = 0; i < length; ++i) hmac->key[i] = key[i] ^ 0x36;
 8040936:	5cb9      	ldrb	r1, [r7, r2]
 8040938:	3201      	adds	r2, #1
 804093a:	f081 0136 	eor.w	r1, r1, #54	@ 0x36
 804093e:	f803 1f01 	strb.w	r1, [r3, #1]!
 8040942:	e7e0      	b.n	8040906 <hmac_sha256_initialize+0x16>
        for (; i < 64; ++i) hmac->key[i] = 0x36;
 8040944:	f804 2f01 	strb.w	r2, [r4, #1]!
 8040948:	e7e6      	b.n	8040918 <hmac_sha256_initialize+0x28>
        sha256_initialize(&(hmac->sha));
 804094a:	f100 0860 	add.w	r8, r0, #96	@ 0x60
 804094e:	4640      	mov	r0, r8
 8040950:	f7ff fe5e 	bl	8040610 <sha256_initialize>
        sha256_finalize(&(hmac->sha), key, length);
 8040954:	4639      	mov	r1, r7
 8040956:	4622      	mov	r2, r4
 8040958:	4640      	mov	r0, r8
 804095a:	f7ff ff89 	bl	8040870 <sha256_finalize>
        for (i = 0; i < 32; ++i) hmac->key[i] = hmac->sha.hash[i] ^ 0x36;
 804095e:	4633      	mov	r3, r6
 8040960:	f105 013f 	add.w	r1, r5, #63	@ 0x3f
 8040964:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8040968:	f082 0236 	eor.w	r2, r2, #54	@ 0x36
 804096c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8040970:	428b      	cmp	r3, r1
 8040972:	d1f7      	bne.n	8040964 <hmac_sha256_initialize+0x74>
        for (; i < 64; ++i) hmac->key[i] = 0x36;
 8040974:	2220      	movs	r2, #32
 8040976:	2136      	movs	r1, #54	@ 0x36
 8040978:	f105 0040 	add.w	r0, r5, #64	@ 0x40
 804097c:	f004 fd16 	bl	80453ac <memset>
 8040980:	e7cc      	b.n	804091c <hmac_sha256_initialize+0x2c>

08040982 <hmac_sha256_update>:
//  Changed by RKW, formal arg is now const uint8_t
//    from const unsigned char
void hmac_sha256_update(hmac_sha256 *hmac,
                        const uint8_t *message, int length) {
    /* Update the inner hash. */
    sha256_update(&(hmac->sha), message, length);
 8040982:	3060      	adds	r0, #96	@ 0x60
 8040984:	f7ff be74 	b.w	8040670 <sha256_update>

08040988 <hmac_sha256_finalize>:
}

//  Changed by RKW, formal arg is now const uint8_t
//    from const unsigned char
void hmac_sha256_finalize(hmac_sha256 *hmac,
                          const uint8_t *message, int length) {
 8040988:	b538      	push	{r3, r4, r5, lr}
 804098a:	4604      	mov	r4, r0
    int i;
    /* Finalize the inner hash and store its value in the digest array. */
    sha256_finalize(&(hmac->sha), message, length);
 804098c:	f100 0560 	add.w	r5, r0, #96	@ 0x60
 8040990:	4628      	mov	r0, r5
 8040992:	f7ff ff6d 	bl	8040870 <sha256_finalize>
    for (i = 0; i < 32; ++i) hmac->digest[i] = hmac->sha.hash[i];
 8040996:	462b      	mov	r3, r5
 8040998:	4622      	mov	r2, r4
 804099a:	f104 0180 	add.w	r1, r4, #128	@ 0x80
 804099e:	f853 0b04 	ldr.w	r0, [r3], #4
 80409a2:	428b      	cmp	r3, r1
 80409a4:	f842 0b04 	str.w	r0, [r2], #4
 80409a8:	d1f9      	bne.n	804099e <hmac_sha256_finalize+0x16>
 80409aa:	f104 031f 	add.w	r3, r4, #31
 80409ae:	f104 015f 	add.w	r1, r4, #95	@ 0x5f
    /* Convert the inner hash key block to the outer hash key block. */
    for (i = 0; i < 64; ++i) hmac->key[i] ^= (0x36 ^ 0x5c);
 80409b2:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80409b6:	f082 026a 	eor.w	r2, r2, #106	@ 0x6a
 80409ba:	4299      	cmp	r1, r3
 80409bc:	701a      	strb	r2, [r3, #0]
 80409be:	d1f8      	bne.n	80409b2 <hmac_sha256_finalize+0x2a>
    /* Calculate the outer hash. */
    sha256_initialize(&(hmac->sha));
 80409c0:	4628      	mov	r0, r5
 80409c2:	f7ff fe25 	bl	8040610 <sha256_initialize>
    sha256_update(&(hmac->sha), hmac->key, 64);
 80409c6:	2240      	movs	r2, #64	@ 0x40
 80409c8:	4628      	mov	r0, r5
 80409ca:	f104 0120 	add.w	r1, r4, #32
 80409ce:	f7ff fe4f 	bl	8040670 <sha256_update>
    sha256_finalize(&(hmac->sha), hmac->digest, 32);
 80409d2:	4628      	mov	r0, r5
 80409d4:	2220      	movs	r2, #32
 80409d6:	4621      	mov	r1, r4
 80409d8:	f7ff ff4a 	bl	8040870 <sha256_finalize>
    /* Use the outer hash value as the HMAC digest. */
    for (i = 0; i < 32; ++i) hmac->digest[i] = hmac->sha.hash[i];
 80409dc:	4628      	mov	r0, r5
 80409de:	f105 0320 	add.w	r3, r5, #32
 80409e2:	f850 2b04 	ldr.w	r2, [r0], #4
 80409e6:	4298      	cmp	r0, r3
 80409e8:	f844 2b04 	str.w	r2, [r4], #4
 80409ec:	d1f9      	bne.n	80409e2 <hmac_sha256_finalize+0x5a>
}
 80409ee:	bd38      	pop	{r3, r4, r5, pc}

080409f0 <NUM2_Speck>:
// 4) helper ของ FF1 (copy จาก FF1 เดิม แต่เปลี่ยนชื่อกันชน)

static uint32_t NUM2_Speck(const uint8_t *X, size_t m)
{
    uint32_t x = 0;
    for (size_t i = 0; i < m; i++) {
 80409f0:	4603      	mov	r3, r0
 80409f2:	4401      	add	r1, r0
    uint32_t x = 0;
 80409f4:	2000      	movs	r0, #0
    for (size_t i = 0; i < m; i++) {
 80409f6:	428b      	cmp	r3, r1
 80409f8:	d100      	bne.n	80409fc <NUM2_Speck+0xc>
        x = (x << 1) | (X[i] & 1);
    }
    return x;
}
 80409fa:	4770      	bx	lr
        x = (x << 1) | (X[i] & 1);
 80409fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8040a00:	f002 0201 	and.w	r2, r2, #1
 8040a04:	ea42 0040 	orr.w	r0, r2, r0, lsl #1
    for (size_t i = 0; i < m; i++) {
 8040a08:	e7f5      	b.n	80409f6 <NUM2_Speck+0x6>
	...

08040a0c <FF1Permute_Speck>:

uint32_t FF1Permute_Speck(uint32_t index,
                          uint32_t maxblocks,
                          const FF1_Key_Speck *key,
                          uint32_t tweak)
{
 8040a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040a10:	b0c7      	sub	sp, #284	@ 0x11c
 8040a12:	9102      	str	r1, [sp, #8]
 8040a14:	9205      	str	r2, [sp, #20]
 8040a16:	9303      	str	r3, [sp, #12]
    if (index >= maxblocks) return index;
 8040a18:	9b02      	ldr	r3, [sp, #8]
 8040a1a:	4298      	cmp	r0, r3
 8040a1c:	f080 80ff 	bcs.w	8040c1e <FF1Permute_Speck+0x212>
    uint32_t n = 0, v = x - 1;
 8040a20:	1e5d      	subs	r5, r3, #1
 8040a22:	fab5 f585 	clz	r5, r5

    uint32_t n = ceillog2_Speck(maxblocks);
    if (n == 0) return index;
 8040a26:	f1d5 0520 	rsbs	r5, r5, #32
 8040a2a:	f000 80f8 	beq.w	8040c1e <FF1Permute_Speck+0x212>
 8040a2e:	ab12      	add	r3, sp, #72	@ 0x48
 8040a30:	1959      	adds	r1, r3, r5
    if (n > 32) n = 32;

    uint8_t X[32];
    for (uint32_t i = 0; i < n; i++) {
 8040a32:	2300      	movs	r3, #0
        X[n - 1 - i] = (uint8_t)((index >> i) & 1u);
 8040a34:	fa20 f203 	lsr.w	r2, r0, r3
    for (uint32_t i = 0; i < n; i++) {
 8040a38:	3301      	adds	r3, #1
        X[n - 1 - i] = (uint8_t)((index >> i) & 1u);
 8040a3a:	f002 0201 	and.w	r2, r2, #1
    for (uint32_t i = 0; i < n; i++) {
 8040a3e:	42ab      	cmp	r3, r5
        X[n - 1 - i] = (uint8_t)((index >> i) & 1u);
 8040a40:	f801 2d01 	strb.w	r2, [r1, #-1]!
    for (uint32_t i = 0; i < n; i++) {
 8040a44:	d1f6      	bne.n	8040a34 <FF1Permute_Speck+0x28>

    uint8_t T[4];
    T[0] = (uint8_t)((tweak >> 24) & 0xFF);
    T[1] = (uint8_t)((tweak >> 16) & 0xFF);
    T[2] = (uint8_t)((tweak >> 8)  & 0xFF);
    T[3] = (uint8_t)(tweak & 0xFF);
 8040a46:	9b03      	ldr	r3, [sp, #12]
    for (int i = 0; i < 10; i++) {
 8040a48:	f04f 0a00 	mov.w	sl, #0
 8040a4c:	ba1b      	rev	r3, r3
    T[0] = (uint8_t)((tweak >> 24) & 0xFF);
 8040a4e:	9309      	str	r3, [sp, #36]	@ 0x24
    size_t u = n / 2;
 8040a50:	086b      	lsrs	r3, r5, #1
 8040a52:	9301      	str	r3, [sp, #4]
    size_t v = n - u;
 8040a54:	eba5 0355 	sub.w	r3, r5, r5, lsr #1
 8040a58:	9300      	str	r3, [sp, #0]
    uint8_t *B = X + u;
 8040a5a:	ab12      	add	r3, sp, #72	@ 0x48
 8040a5c:	eb03 0855 	add.w	r8, r3, r5, lsr #1
    P[8]  = (uint8_t)(n & 0xFF);
 8040a60:	b2eb      	uxtb	r3, r5
 8040a62:	9306      	str	r3, [sp, #24]
    uint32_t d = 4 * ((v + 15) / 16);
 8040a64:	9b00      	ldr	r3, [sp, #0]
 8040a66:	f103 060f 	add.w	r6, r3, #15
 8040a6a:	0936      	lsrs	r6, r6, #4
 8040a6c:	00b6      	lsls	r6, r6, #2
    if (d < 4) d = 4;
 8040a6e:	2e04      	cmp	r6, #4
 8040a70:	bf38      	it	cc
 8040a72:	2604      	movcc	r6, #4
        size_t m = (i % 2 == 0) ? v : u;
 8040a74:	f01a 0301 	ands.w	r3, sl, #1
 8040a78:	9304      	str	r3, [sp, #16]
 8040a7a:	f040 80b7 	bne.w	8040bec <FF1Permute_Speck+0x1e0>
        uint32_t numB = (i % 2 == 0) ? NUM2_Speck(B, v) : NUM2_Speck(A, u);
 8040a7e:	4640      	mov	r0, r8
 8040a80:	9900      	ldr	r1, [sp, #0]
 8040a82:	f7ff ffb5 	bl	80409f0 <NUM2_Speck>
 8040a86:	4604      	mov	r4, r0
 8040a88:	f8dd 9000 	ldr.w	r9, [sp]
        memset(Q, 0, sizeof(Q));
 8040a8c:	223c      	movs	r2, #60	@ 0x3c
 8040a8e:	2100      	movs	r1, #0
 8040a90:	a823      	add	r0, sp, #140	@ 0x8c
 8040a92:	f004 fc8b 	bl	80453ac <memset>
        if (t > 0) memcpy(Q, T, t);
 8040a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8040a98:	f106 0210 	add.w	r2, r6, #16
 8040a9c:	9322      	str	r3, [sp, #136]	@ 0x88
        Q[b - 1] = (uint8_t)i;
 8040a9e:	ab22      	add	r3, sp, #136	@ 0x88
 8040aa0:	1899      	adds	r1, r3, r2
        for (size_t k = 0; k < d; k++) {
 8040aa2:	2300      	movs	r3, #0
        Q[b - 1] = (uint8_t)i;
 8040aa4:	f88d a097 	strb.w	sl, [sp, #151]	@ 0x97
        for (size_t k = 0; k < d; k++) {
 8040aa8:	3301      	adds	r3, #1
 8040aaa:	429e      	cmp	r6, r3
            Q[b + d - 1 - k] = (uint8_t)(tmp & 0xFF);
 8040aac:	f801 4d01 	strb.w	r4, [r1, #-1]!
            tmp >>= 8;
 8040ab0:	ea4f 2414 	mov.w	r4, r4, lsr #8
        for (size_t k = 0; k < d; k++) {
 8040ab4:	d1f8      	bne.n	8040aa8 <FF1Permute_Speck+0x9c>
        size_t PQlen = 16 + Qlen;
 8040ab6:	f106 0320 	add.w	r3, r6, #32
 8040aba:	9307      	str	r3, [sp, #28]
        memcpy(PQ, P, 16);
 8040abc:	230a      	movs	r3, #10
 8040abe:	4959      	ldr	r1, [pc, #356]	@ (8040c24 <FF1Permute_Speck+0x218>)
        memcpy(PQ + 16, Q, Qlen);
 8040ac0:	a836      	add	r0, sp, #216	@ 0xd8
        memcpy(PQ, P, 16);
 8040ac2:	e9cd 1332 	strd	r1, r3, [sp, #200]	@ 0xc8
 8040ac6:	9b06      	ldr	r3, [sp, #24]
        memcpy(PQ + 16, Q, Qlen);
 8040ac8:	a922      	add	r1, sp, #136	@ 0x88
        memcpy(PQ, P, 16);
 8040aca:	f88d 30d0 	strb.w	r3, [sp, #208]	@ 0xd0
 8040ace:	f04f 0300 	mov.w	r3, #0
 8040ad2:	f88d 30d1 	strb.w	r3, [sp, #209]	@ 0xd1
 8040ad6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8040ada:	f8ad 30d2 	strh.w	r3, [sp, #210]	@ 0xd2
 8040ade:	2300      	movs	r3, #0
 8040ae0:	9335      	str	r3, [sp, #212]	@ 0xd4
        memcpy(PQ + 16, Q, Qlen);
 8040ae2:	f004 fcee 	bl	80454c2 <memcpy>
    uint8_t X[16] = {0};
 8040ae6:	2210      	movs	r2, #16
 8040ae8:	2100      	movs	r1, #0
 8040aea:	a80a      	add	r0, sp, #40	@ 0x28
 8040aec:	f004 fc5e 	bl	80453ac <memset>
 8040af0:	f04f 0b00 	mov.w	fp, #0
        uint8_t tmp[16] = {0};
 8040af4:	ac0e      	add	r4, sp, #56	@ 0x38
 8040af6:	2210      	movs	r2, #16
 8040af8:	2100      	movs	r1, #0
 8040afa:	4620      	mov	r0, r4
 8040afc:	f004 fc56 	bl	80453ac <memset>
        size_t remain = (Mlen - 16*j);
 8040b00:	9b07      	ldr	r3, [sp, #28]
 8040b02:	4627      	mov	r7, r4
 8040b04:	eba3 010b 	sub.w	r1, r3, fp
        size_t len = remain < 16 ? remain : 16;
 8040b08:	2910      	cmp	r1, #16
 8040b0a:	bf28      	it	cs
 8040b0c:	2110      	movcs	r1, #16
        for (size_t i = 0; i < len; i++) {
 8040b0e:	2200      	movs	r2, #0
 8040b10:	ab32      	add	r3, sp, #200	@ 0xc8
 8040b12:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8040b16:	445b      	add	r3, fp
            tmp[i] = X[i] ^ Mj[i];
 8040b18:	f81c 0b01 	ldrb.w	r0, [ip], #1
 8040b1c:	f813 eb01 	ldrb.w	lr, [r3], #1
        for (size_t i = 0; i < len; i++) {
 8040b20:	3201      	adds	r2, #1
            tmp[i] = X[i] ^ Mj[i];
 8040b22:	ea80 000e 	eor.w	r0, r0, lr
        for (size_t i = 0; i < len; i++) {
 8040b26:	4291      	cmp	r1, r2
            tmp[i] = X[i] ^ Mj[i];
 8040b28:	f807 0b01 	strb.w	r0, [r7], #1
        for (size_t i = 0; i < len; i++) {
 8040b2c:	d1f4      	bne.n	8040b18 <FF1Permute_Speck+0x10c>
    memcpy(buf, in, 16);
 8040b2e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8040b32:	af1a      	add	r7, sp, #104	@ 0x68
 8040b34:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
    Speck_Encrypt_128(
 8040b38:	9905      	ldr	r1, [sp, #20]
 8040b3a:	9805      	ldr	r0, [sp, #20]
 8040b3c:	463b      	mov	r3, r7
 8040b3e:	463a      	mov	r2, r7
 8040b40:	7bc0      	ldrb	r0, [r0, #15]
 8040b42:	3130      	adds	r1, #48	@ 0x30
    for (size_t j = 0; j < blocks; j++) {
 8040b44:	f10b 0b10 	add.w	fp, fp, #16
    Speck_Encrypt_128(
 8040b48:	f000 f86e 	bl	8040c28 <Speck_Encrypt_128>
    memcpy(out, buf, 16);
 8040b4c:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8040b50:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
    for (size_t j = 0; j < blocks; j++) {
 8040b54:	f1bb 0f30 	cmp.w	fp, #48	@ 0x30
    memcpy(out, buf, 16);
 8040b58:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    for (size_t j = 0; j < blocks; j++) {
 8040b5c:	d1cb      	bne.n	8040af6 <FF1Permute_Speck+0xea>
    memcpy(Y, X, 16);
 8040b5e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        for (size_t k = 0; k < d; k++) {
 8040b62:	2300      	movs	r3, #0
        uint32_t y = 0;
 8040b64:	461f      	mov	r7, r3
            y = (y << 8) | Y[k];
 8040b66:	f814 2b01 	ldrb.w	r2, [r4], #1
        for (size_t k = 0; k < d; k++) {
 8040b6a:	3301      	adds	r3, #1
 8040b6c:	429e      	cmp	r6, r3
            y = (y << 8) | Y[k];
 8040b6e:	ea42 2707 	orr.w	r7, r2, r7, lsl #8
        for (size_t k = 0; k < d; k++) {
 8040b72:	d1f8      	bne.n	8040b66 <FF1Permute_Speck+0x15a>
        uint32_t a = (i % 2 == 0) ? NUM2_Speck(A, mlen) : NUM2_Speck(B, mlen);
 8040b74:	9b04      	ldr	r3, [sp, #16]
 8040b76:	4649      	mov	r1, r9
 8040b78:	2b00      	cmp	r3, #0
 8040b7a:	d13f      	bne.n	8040bfc <FF1Permute_Speck+0x1f0>
 8040b7c:	a812      	add	r0, sp, #72	@ 0x48
 8040b7e:	f7ff ff37 	bl	80409f0 <NUM2_Speck>
        uint32_t mod = (mlen >= 32) ? 0xFFFFFFFFu : ((1u << mlen) - 1u);
 8040b82:	f1b9 0f1f 	cmp.w	r9, #31
 8040b86:	bf97      	itett	ls
 8040b88:	2301      	movls	r3, #1
 8040b8a:	f04f 33ff 	movhi.w	r3, #4294967295
 8040b8e:	fa03 f309 	lslls.w	r3, r3, r9
 8040b92:	f103 33ff 	addls.w	r3, r3, #4294967295
        uint32_t c = (a + y) & mod;
 8040b96:	4438      	add	r0, r7
 8040b98:	aa1a      	add	r2, sp, #104	@ 0x68
 8040b9a:	4018      	ands	r0, r3
    for (size_t i = 0; i < m; i++) {
 8040b9c:	eb02 0309 	add.w	r3, r2, r9
 8040ba0:	429a      	cmp	r2, r3
 8040ba2:	d12d      	bne.n	8040c00 <FF1Permute_Speck+0x1f4>
        if (i % 2 == 0) {
 8040ba4:	9b04      	ldr	r3, [sp, #16]
 8040ba6:	bb8b      	cbnz	r3, 8040c0c <FF1Permute_Speck+0x200>
            memcpy(A, B, v);
 8040ba8:	4641      	mov	r1, r8
 8040baa:	9a00      	ldr	r2, [sp, #0]
 8040bac:	a812      	add	r0, sp, #72	@ 0x48
 8040bae:	f004 fc88 	bl	80454c2 <memcpy>
            memcpy(B, C, mlen);
 8040bb2:	464a      	mov	r2, r9
 8040bb4:	4640      	mov	r0, r8
 8040bb6:	a91a      	add	r1, sp, #104	@ 0x68
    for (int i = 0; i < 10; i++) {
 8040bb8:	f10a 0a01 	add.w	sl, sl, #1
            memcpy(A, C, mlen);
 8040bbc:	f004 fc81 	bl	80454c2 <memcpy>
    for (int i = 0; i < 10; i++) {
 8040bc0:	f1ba 0f0a 	cmp.w	sl, #10
 8040bc4:	f47f af56 	bne.w	8040a74 <FF1Permute_Speck+0x68>

    FF1EncryptBinary_Speck(key, X, n, T, sizeof(T));

    uint32_t out = 0;
    for (uint32_t i = 0; i < n; i++) {
 8040bc8:	2300      	movs	r3, #0
    uint32_t out = 0;
 8040bca:	4618      	mov	r0, r3
 8040bcc:	a912      	add	r1, sp, #72	@ 0x48
        out = (out << 1) | (X[i] & 1u);
 8040bce:	f811 2b01 	ldrb.w	r2, [r1], #1
    for (uint32_t i = 0; i < n; i++) {
 8040bd2:	3301      	adds	r3, #1
        out = (out << 1) | (X[i] & 1u);
 8040bd4:	f002 0201 	and.w	r2, r2, #1
    for (uint32_t i = 0; i < n; i++) {
 8040bd8:	42ab      	cmp	r3, r5
        out = (out << 1) | (X[i] & 1u);
 8040bda:	ea42 0040 	orr.w	r0, r2, r0, lsl #1
    for (uint32_t i = 0; i < n; i++) {
 8040bde:	d1f6      	bne.n	8040bce <FF1Permute_Speck+0x1c2>
    }

    if (out >= maxblocks)
 8040be0:	9b02      	ldr	r3, [sp, #8]
 8040be2:	4283      	cmp	r3, r0
 8040be4:	d81b      	bhi.n	8040c1e <FF1Permute_Speck+0x212>
        return FF1Permute_Speck(out, maxblocks, key, tweak + 1);
 8040be6:	9b03      	ldr	r3, [sp, #12]
 8040be8:	3301      	adds	r3, #1
 8040bea:	e714      	b.n	8040a16 <FF1Permute_Speck+0xa>
        uint32_t numB = (i % 2 == 0) ? NUM2_Speck(B, v) : NUM2_Speck(A, u);
 8040bec:	9901      	ldr	r1, [sp, #4]
 8040bee:	a812      	add	r0, sp, #72	@ 0x48
 8040bf0:	f7ff fefe 	bl	80409f0 <NUM2_Speck>
 8040bf4:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8040bf8:	4604      	mov	r4, r0
 8040bfa:	e747      	b.n	8040a8c <FF1Permute_Speck+0x80>
        uint32_t a = (i % 2 == 0) ? NUM2_Speck(A, mlen) : NUM2_Speck(B, mlen);
 8040bfc:	4640      	mov	r0, r8
 8040bfe:	e7be      	b.n	8040b7e <FF1Permute_Speck+0x172>
        X[m - 1 - i] = (uint8_t)(x & 1);
 8040c00:	f000 0101 	and.w	r1, r0, #1
 8040c04:	f803 1d01 	strb.w	r1, [r3, #-1]!
        x >>= 1;
 8040c08:	0840      	lsrs	r0, r0, #1
    for (size_t i = 0; i < m; i++) {
 8040c0a:	e7c9      	b.n	8040ba0 <FF1Permute_Speck+0x194>
            memcpy(B, A, u);
 8040c0c:	9a01      	ldr	r2, [sp, #4]
 8040c0e:	a912      	add	r1, sp, #72	@ 0x48
 8040c10:	4640      	mov	r0, r8
 8040c12:	f004 fc56 	bl	80454c2 <memcpy>
            memcpy(A, C, mlen);
 8040c16:	464a      	mov	r2, r9
 8040c18:	a91a      	add	r1, sp, #104	@ 0x68
 8040c1a:	a812      	add	r0, sp, #72	@ 0x48
 8040c1c:	e7cc      	b.n	8040bb8 <FF1Permute_Speck+0x1ac>

    return out;
}
 8040c1e:	b047      	add	sp, #284	@ 0x11c
 8040c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8040c24:	02000001 	.word	0x02000001

08040c28 <Speck_Encrypt_128>:
    threeBytePtr += 1;
    *threeBytePtr = *(bytes6_t *)&x_word;
}

void Speck_Encrypt_128(const uint8_t round_limit, const uint8_t *key_schedule, const uint8_t *plaintext,
                       uint8_t *ciphertext){
 8040c28:	b5f0      	push	{r4, r5, r6, r7, lr}
    const uint8_t word_size = 64;
    uint64_t *y_word = (uint64_t *)ciphertext;
    uint64_t *x_word = ((uint64_t *)ciphertext) + 1;
    uint64_t *round_key_ptr = (uint64_t *)key_schedule;

    *y_word = *(uint64_t *)plaintext;
 8040c2a:	e9d2 4500 	ldrd	r4, r5, [r2]
 8040c2e:	e9c3 4500 	strd	r4, r5, [r3]
    *x_word = *(((uint64_t *)plaintext) + 1);
 8040c32:	e9d2 4502 	ldrd	r4, r5, [r2, #8]
 8040c36:	e9c3 4502 	strd	r4, r5, [r3, #8]

    for(uint8_t i = 0; i < round_limit; i++) {
 8040c3a:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8040c3e:	4281      	cmp	r1, r0
 8040c40:	d100      	bne.n	8040c44 <Speck_Encrypt_128+0x1c>
        *x_word = ((rotate_right(*x_word, 8)) + *y_word) ^ *(round_key_ptr + i);
        *y_word = (rotate_left(*y_word, 3)) ^ *x_word;
    }
}
 8040c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
        *x_word = ((rotate_right(*x_word, 8)) + *y_word) ^ *(round_key_ptr + i);
 8040c44:	e9d3 e202 	ldrd	lr, r2, [r3, #8]
 8040c48:	ea4f 251e 	mov.w	r5, lr, lsr #8
 8040c4c:	ea45 6502 	orr.w	r5, r5, r2, lsl #24
 8040c50:	0a12      	lsrs	r2, r2, #8
 8040c52:	e9d3 4600 	ldrd	r4, r6, [r3]
 8040c56:	ea42 620e 	orr.w	r2, r2, lr, lsl #24
 8040c5a:	192d      	adds	r5, r5, r4
 8040c5c:	eb46 0202 	adc.w	r2, r6, r2
 8040c60:	e9d1 c700 	ldrd	ip, r7, [r1]
 8040c64:	407a      	eors	r2, r7
        *y_word = (rotate_left(*y_word, 3)) ^ *x_word;
 8040c66:	00f7      	lsls	r7, r6, #3
 8040c68:	ea47 7754 	orr.w	r7, r7, r4, lsr #29
 8040c6c:	00e4      	lsls	r4, r4, #3
        *x_word = ((rotate_right(*x_word, 8)) + *y_word) ^ *(round_key_ptr + i);
 8040c6e:	ea85 050c 	eor.w	r5, r5, ip
        *y_word = (rotate_left(*y_word, 3)) ^ *x_word;
 8040c72:	ea44 7456 	orr.w	r4, r4, r6, lsr #29
        *x_word = ((rotate_right(*x_word, 8)) + *y_word) ^ *(round_key_ptr + i);
 8040c76:	e9c3 5202 	strd	r5, r2, [r3, #8]
        *y_word = (rotate_left(*y_word, 3)) ^ *x_word;
 8040c7a:	406c      	eors	r4, r5
 8040c7c:	407a      	eors	r2, r7
 8040c7e:	e9c3 4200 	strd	r4, r2, [r3]
    for(uint8_t i = 0; i < round_limit; i++) {
 8040c82:	3108      	adds	r1, #8
 8040c84:	e7db      	b.n	8040c3e <Speck_Encrypt_128+0x16>

08040c86 <vApplicationStackOverflowHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8040c86:	4770      	bx	lr

08040c88 <NS_SMARM_Benchmark_Experiment>:
	        printf("]\r\n");
	    }
}


void NS_SMARM_Benchmark_Experiment(void *argument) {
 8040c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint8_t digest[32];
    hmac_sha256 hmac_ctx;
    uint32_t start_tim, end_tim;
    uint64_t sum_stored = 0, sum_feistel = 0;
 8040c8c:	2400      	movs	r4, #0

    printf("\r\n Block Size  %d---\r\n", NS_BLOCK_SIZE);

    for (int run = 1; run <= 10; run++) {
 8040c8e:	2601      	movs	r6, #1
    uint64_t sum_stored = 0, sum_feistel = 0;
 8040c90:	46a1      	mov	r9, r4
void NS_SMARM_Benchmark_Experiment(void *argument) {
 8040c92:	b0cb      	sub	sp, #300	@ 0x12c
    printf("\r\n Block Size  %d---\r\n", NS_BLOCK_SIZE);
 8040c94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8040c98:	4865      	ldr	r0, [pc, #404]	@ (8040e30 <NS_SMARM_Benchmark_Experiment+0x1a8>)
 8040c9a:	f004 fa3f 	bl	804511c <iprintf>
    uint64_t sum_stored = 0, sum_feistel = 0;
 8040c9e:	e9cd 4401 	strd	r4, r4, [sp, #4]
        hmac_sha256_initialize(&hmac_ctx, (uint8_t*)"key", 3);

        // วนลูป 2 รอบเพื่อให้ได้ 512KB
        for (int pass = 0; pass < PASSES_REQUIRED; pass++) {
            for (int i = 0; i < NS_BLOCKS; i++) {
                uint8_t *block_ptr = ns_test_memory + (stored_indices[i] * NS_BLOCK_SIZE);
 8040ca2:	f8df a1b4 	ldr.w	sl, [pc, #436]	@ 8040e58 <NS_SMARM_Benchmark_Experiment+0x1d0>
        for (int i = 0; i < NS_BLOCKS; i++) stored_indices[i] = i;
 8040ca6:	4d63      	ldr	r5, [pc, #396]	@ (8040e34 <NS_SMARM_Benchmark_Experiment+0x1ac>)
 8040ca8:	2700      	movs	r7, #0
void NS_SMARM_Benchmark_Experiment(void *argument) {
 8040caa:	462b      	mov	r3, r5
 8040cac:	46ab      	mov	fp, r5
        for (int i = 0; i < NS_BLOCKS; i++) stored_indices[i] = i;
 8040cae:	f843 7b04 	str.w	r7, [r3], #4
 8040cb2:	3701      	adds	r7, #1
 8040cb4:	2f40      	cmp	r7, #64	@ 0x40
 8040cb6:	d1fa      	bne.n	8040cae <NS_SMARM_Benchmark_Experiment+0x26>
 8040cb8:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8040e5c <NS_SMARM_Benchmark_Experiment+0x1d4>
            int j = rand() % (i + 1);
 8040cbc:	f004 f92e 	bl	8044f1c <rand>
 8040cc0:	fb90 f3f7 	sdiv	r3, r0, r7
 8040cc4:	fb03 0017 	mls	r0, r3, r7, r0
            int tmp = stored_indices[i];
 8040cc8:	f858 2d04 	ldr.w	r2, [r8, #-4]!
            stored_indices[i] = stored_indices[j];
 8040ccc:	f85b 3020 	ldr.w	r3, [fp, r0, lsl #2]
        for (int i = NS_BLOCKS - 1; i > 0; i--) {
 8040cd0:	3f01      	subs	r7, #1
 8040cd2:	2f01      	cmp	r7, #1
            stored_indices[i] = stored_indices[j];
 8040cd4:	f8c8 3000 	str.w	r3, [r8]
            stored_indices[j] = tmp;
 8040cd8:	f84b 2020 	str.w	r2, [fp, r0, lsl #2]
        for (int i = NS_BLOCKS - 1; i > 0; i--) {
 8040cdc:	d1ee      	bne.n	8040cbc <NS_SMARM_Benchmark_Experiment+0x34>
            for (int i = 0; i < NS_BLOCKS; i++) {
 8040cde:	f04f 0800 	mov.w	r8, #0
        start_tim = __HAL_TIM_GET_COUNTER(&htim2);
 8040ce2:	4f55      	ldr	r7, [pc, #340]	@ (8040e38 <NS_SMARM_Benchmark_Experiment+0x1b0>)
        hmac_sha256_initialize(&hmac_ctx, (uint8_t*)"key", 3);
 8040ce4:	2203      	movs	r2, #3
        start_tim = __HAL_TIM_GET_COUNTER(&htim2);
 8040ce6:	683b      	ldr	r3, [r7, #0]
        hmac_sha256_initialize(&hmac_ctx, (uint8_t*)"key", 3);
 8040ce8:	4954      	ldr	r1, [pc, #336]	@ (8040e3c <NS_SMARM_Benchmark_Experiment+0x1b4>)
 8040cea:	a810      	add	r0, sp, #64	@ 0x40
        start_tim = __HAL_TIM_GET_COUNTER(&htim2);
 8040cec:	f8d3 b024 	ldr.w	fp, [r3, #36]	@ 0x24
        hmac_sha256_initialize(&hmac_ctx, (uint8_t*)"key", 3);
 8040cf0:	f7ff fdfe 	bl	80408f0 <hmac_sha256_initialize>
 8040cf4:	4b4f      	ldr	r3, [pc, #316]	@ (8040e34 <NS_SMARM_Benchmark_Experiment+0x1ac>)
                uint8_t *block_ptr = ns_test_memory + (stored_indices[i] * NS_BLOCK_SIZE);
 8040cf6:	f853 0b04 	ldr.w	r0, [r3], #4
 8040cfa:	f8da 1000 	ldr.w	r1, [sl]
                hmac_sha256_update(&hmac_ctx, block_ptr, NS_BLOCK_SIZE);
 8040cfe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8040d02:	eb01 3100 	add.w	r1, r1, r0, lsl #12
            for (int i = 0; i < NS_BLOCKS; i++) {
 8040d06:	f108 0801 	add.w	r8, r8, #1
                hmac_sha256_update(&hmac_ctx, block_ptr, NS_BLOCK_SIZE);
 8040d0a:	a810      	add	r0, sp, #64	@ 0x40
                uint8_t *block_ptr = ns_test_memory + (stored_indices[i] * NS_BLOCK_SIZE);
 8040d0c:	9303      	str	r3, [sp, #12]
                hmac_sha256_update(&hmac_ctx, block_ptr, NS_BLOCK_SIZE);
 8040d0e:	f7ff fe38 	bl	8040982 <hmac_sha256_update>
            for (int i = 0; i < NS_BLOCKS; i++) {
 8040d12:	f1b8 0f40 	cmp.w	r8, #64	@ 0x40
 8040d16:	9b03      	ldr	r3, [sp, #12]
 8040d18:	d1ed      	bne.n	8040cf6 <NS_SMARM_Benchmark_Experiment+0x6e>
 8040d1a:	f04f 0800 	mov.w	r8, #0
                uint8_t *block_ptr = ns_test_memory + (stored_indices[i] * NS_BLOCK_SIZE);
 8040d1e:	f855 1b04 	ldr.w	r1, [r5], #4
 8040d22:	f8da 3000 	ldr.w	r3, [sl]
                hmac_sha256_update(&hmac_ctx, block_ptr, NS_BLOCK_SIZE);
 8040d26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8040d2a:	eb03 3101 	add.w	r1, r3, r1, lsl #12
 8040d2e:	a810      	add	r0, sp, #64	@ 0x40
            for (int i = 0; i < NS_BLOCKS; i++) {
 8040d30:	f108 0801 	add.w	r8, r8, #1
                hmac_sha256_update(&hmac_ctx, block_ptr, NS_BLOCK_SIZE);
 8040d34:	f7ff fe25 	bl	8040982 <hmac_sha256_update>
            for (int i = 0; i < NS_BLOCKS; i++) {
 8040d38:	f1b8 0f40 	cmp.w	r8, #64	@ 0x40
 8040d3c:	d1ef      	bne.n	8040d1e <NS_SMARM_Benchmark_Experiment+0x96>
            }
        }
        hmac_sha256_finalize(&hmac_ctx, digest, 0);
 8040d3e:	2200      	movs	r2, #0
 8040d40:	a908      	add	r1, sp, #32
 8040d42:	a810      	add	r0, sp, #64	@ 0x40
 8040d44:	f7ff fe20 	bl	8040988 <hmac_sha256_finalize>
        end_tim = __HAL_TIM_GET_COUNTER(&htim2);
 8040d48:	683b      	ldr	r3, [r7, #0]
 8040d4a:	6a5d      	ldr	r5, [r3, #36]	@ 0x24

        uint32_t round_stored = (end_tim - start_tim);
        sum_stored += round_stored;
 8040d4c:	9b01      	ldr	r3, [sp, #4]
        uint32_t round_stored = (end_tim - start_tim);
 8040d4e:	eba5 050b 	sub.w	r5, r5, fp
        sum_stored += round_stored;
 8040d52:	18eb      	adds	r3, r5, r3
 8040d54:	9303      	str	r3, [sp, #12]
 8040d56:	9b02      	ldr	r3, [sp, #8]
//                uint8_t *block_ptr = ns_test_memory + (next_idx * NS_BLOCK_SIZE);
//                hmac_sha256_update(&hmac_ctx, block_ptr, NS_BLOCK_SIZE);
//            }
//        }

        for (int pass = 0; pass < PASSES_REQUIRED; pass++) {
 8040d58:	f04f 0b00 	mov.w	fp, #0
        sum_stored += round_stored;
 8040d5c:	f143 0300 	adc.w	r3, r3, #0
 8040d60:	9304      	str	r3, [sp, #16]
 8040d62:	9b03      	ldr	r3, [sp, #12]
 8040d64:	9301      	str	r3, [sp, #4]
 8040d66:	9b04      	ldr	r3, [sp, #16]
 8040d68:	9302      	str	r3, [sp, #8]
        uint32_t f_seed = (uint32_t)osKernelGetTickCount() + run;
 8040d6a:	f002 fc69 	bl	8043640 <osKernelGetTickCount>
 8040d6e:	1833      	adds	r3, r6, r0
 8040d70:	9305      	str	r3, [sp, #20]
        start_tim = __HAL_TIM_GET_COUNTER(&htim2);
 8040d72:	683b      	ldr	r3, [r7, #0]
        hmac_sha256_initialize(&hmac_ctx, (uint8_t*)"key", 3);
 8040d74:	2203      	movs	r2, #3
        start_tim = __HAL_TIM_GET_COUNTER(&htim2);
 8040d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        hmac_sha256_initialize(&hmac_ctx, (uint8_t*)"key", 3);
 8040d78:	4930      	ldr	r1, [pc, #192]	@ (8040e3c <NS_SMARM_Benchmark_Experiment+0x1b4>)
 8040d7a:	a810      	add	r0, sp, #64	@ 0x40
        start_tim = __HAL_TIM_GET_COUNTER(&htim2);
 8040d7c:	9306      	str	r3, [sp, #24]
        hmac_sha256_initialize(&hmac_ctx, (uint8_t*)"key", 3);
 8040d7e:	f7ff fdb7 	bl	80408f0 <hmac_sha256_initialize>
            uint32_t tweak = f_seed + pass;

            for (uint32_t i = 0; i < NS_BLOCKS; i++) {
 8040d82:	f04f 0800 	mov.w	r8, #0
            uint32_t tweak = f_seed + pass;
 8040d86:	9b05      	ldr	r3, [sp, #20]
 8040d88:	445b      	add	r3, fp
                uint32_t next_idx = FF1Permute_Speck(i, NS_BLOCKS, &ff1_speck_key, tweak);
 8040d8a:	2140      	movs	r1, #64	@ 0x40
 8040d8c:	4640      	mov	r0, r8
 8040d8e:	4a2c      	ldr	r2, [pc, #176]	@ (8040e40 <NS_SMARM_Benchmark_Experiment+0x1b8>)
 8040d90:	9307      	str	r3, [sp, #28]
 8040d92:	f7ff fe3b 	bl	8040a0c <FF1Permute_Speck>
                uint8_t *block_ptr = ns_test_memory + (next_idx * NS_BLOCK_SIZE);
 8040d96:	f8da 1000 	ldr.w	r1, [sl]
                hmac_sha256_update(&hmac_ctx, block_ptr, NS_BLOCK_SIZE);
 8040d9a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8040d9e:	eb01 3100 	add.w	r1, r1, r0, lsl #12
            for (uint32_t i = 0; i < NS_BLOCKS; i++) {
 8040da2:	f108 0801 	add.w	r8, r8, #1
                hmac_sha256_update(&hmac_ctx, block_ptr, NS_BLOCK_SIZE);
 8040da6:	a810      	add	r0, sp, #64	@ 0x40
 8040da8:	f7ff fdeb 	bl	8040982 <hmac_sha256_update>
            for (uint32_t i = 0; i < NS_BLOCKS; i++) {
 8040dac:	f1b8 0f40 	cmp.w	r8, #64	@ 0x40
 8040db0:	9b07      	ldr	r3, [sp, #28]
 8040db2:	d1ea      	bne.n	8040d8a <NS_SMARM_Benchmark_Experiment+0x102>
        for (int pass = 0; pass < PASSES_REQUIRED; pass++) {
 8040db4:	f1bb 0f00 	cmp.w	fp, #0
 8040db8:	d037      	beq.n	8040e2a <NS_SMARM_Benchmark_Experiment+0x1a2>
//                uint8_t *block_ptr = ns_test_memory + (next_idx * NS_BLOCK_SIZE);
//                hmac_sha256_update(&hmac_ctx, block_ptr, NS_BLOCK_SIZE);
//            }
//        }
//
        hmac_sha256_finalize(&hmac_ctx, digest, 0);
 8040dba:	2200      	movs	r2, #0
 8040dbc:	a908      	add	r1, sp, #32
 8040dbe:	a810      	add	r0, sp, #64	@ 0x40
 8040dc0:	f7ff fde2 	bl	8040988 <hmac_sha256_finalize>
        end_tim = __HAL_TIM_GET_COUNTER(&htim2);
 8040dc4:	683b      	ldr	r3, [r7, #0]

        uint32_t round_feistel = (end_tim - start_tim);
 8040dc6:	9a06      	ldr	r2, [sp, #24]
        end_tim = __HAL_TIM_GET_COUNTER(&htim2);
 8040dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        sum_feistel += round_feistel;

        printf("Round %d | Stored: %lu | Feistel: %lu (Cycles)\r\n", run, round_stored, round_feistel);
 8040dca:	4631      	mov	r1, r6
        uint32_t round_feistel = (end_tim - start_tim);
 8040dcc:	1a9b      	subs	r3, r3, r2
        sum_feistel += round_feistel;
 8040dce:	191c      	adds	r4, r3, r4
        printf("Round %d | Stored: %lu | Feistel: %lu (Cycles)\r\n", run, round_stored, round_feistel);
 8040dd0:	462a      	mov	r2, r5
 8040dd2:	481c      	ldr	r0, [pc, #112]	@ (8040e44 <NS_SMARM_Benchmark_Experiment+0x1bc>)
        sum_feistel += round_feistel;
 8040dd4:	f149 0900 	adc.w	r9, r9, #0
    for (int run = 1; run <= 10; run++) {
 8040dd8:	3601      	adds	r6, #1
        printf("Round %d | Stored: %lu | Feistel: %lu (Cycles)\r\n", run, round_stored, round_feistel);
 8040dda:	f004 f99f 	bl	804511c <iprintf>
        osDelay(500);
 8040dde:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8040de2:	f002 fc7a 	bl	80436da <osDelay>
    for (int run = 1; run <= 10; run++) {
 8040de6:	2e0b      	cmp	r6, #11
 8040de8:	f47f af5d 	bne.w	8040ca6 <NS_SMARM_Benchmark_Experiment+0x1e>
    }

    // --- สรุปผลเฉลี่ย ---
    printf("\r\n--- Final Result for 512KB ---\r\n");
 8040dec:	4816      	ldr	r0, [pc, #88]	@ (8040e48 <NS_SMARM_Benchmark_Experiment+0x1c0>)
 8040dee:	f004 f9fd 	bl	80451ec <puts>
    printf("Average Stored Array: %llu cycles\r\n", sum_stored / 7);
 8040df2:	e9dd 0103 	ldrd	r0, r1, [sp, #12]
 8040df6:	2207      	movs	r2, #7
 8040df8:	2300      	movs	r3, #0
 8040dfa:	f7ff fa21 	bl	8040240 <__aeabi_uldivmod>
 8040dfe:	4602      	mov	r2, r0
 8040e00:	460b      	mov	r3, r1
 8040e02:	4812      	ldr	r0, [pc, #72]	@ (8040e4c <NS_SMARM_Benchmark_Experiment+0x1c4>)
 8040e04:	f004 f98a 	bl	804511c <iprintf>
    printf("Average Feistel Mode:  %llu cycles\r\n", sum_feistel / 7);
 8040e08:	2207      	movs	r2, #7
 8040e0a:	2300      	movs	r3, #0
 8040e0c:	4620      	mov	r0, r4
 8040e0e:	4649      	mov	r1, r9
 8040e10:	f7ff fa16 	bl	8040240 <__aeabi_uldivmod>
 8040e14:	4602      	mov	r2, r0
 8040e16:	460b      	mov	r3, r1
 8040e18:	480d      	ldr	r0, [pc, #52]	@ (8040e50 <NS_SMARM_Benchmark_Experiment+0x1c8>)
 8040e1a:	f004 f97f 	bl	804511c <iprintf>
    printf("------------------------------\r\n");
 8040e1e:	480d      	ldr	r0, [pc, #52]	@ (8040e54 <NS_SMARM_Benchmark_Experiment+0x1cc>)
 8040e20:	f004 f9e4 	bl	80451ec <puts>
}
 8040e24:	b04b      	add	sp, #300	@ 0x12c
 8040e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8040e2a:	f04f 0b01 	mov.w	fp, #1
 8040e2e:	e7a8      	b.n	8040d82 <NS_SMARM_Benchmark_Experiment+0xfa>
 8040e30:	08045fd8 	.word	0x08045fd8
 8040e34:	2001808c 	.word	0x2001808c
 8040e38:	20018498 	.word	0x20018498
 8040e3c:	08045fef 	.word	0x08045fef
 8040e40:	20018224 	.word	0x20018224
 8040e44:	08045ff3 	.word	0x08045ff3
 8040e48:	08046024 	.word	0x08046024
 8040e4c:	08046046 	.word	0x08046046
 8040e50:	0804606a 	.word	0x0804606a
 8040e54:	0804608f 	.word	0x0804608f
 8040e58:	20018000 	.word	0x20018000
 8040e5c:	2001818c 	.word	0x2001818c

08040e60 <__io_putchar>:
	{
 8040e60:	b507      	push	{r0, r1, r2, lr}
	    HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8040e62:	f04f 33ff 	mov.w	r3, #4294967295
	{
 8040e66:	9001      	str	r0, [sp, #4]
	    HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8040e68:	2201      	movs	r2, #1
 8040e6a:	a901      	add	r1, sp, #4
 8040e6c:	4803      	ldr	r0, [pc, #12]	@ (8040e7c <__io_putchar+0x1c>)
 8040e6e:	f002 fa4c 	bl	804330a <HAL_UART_Transmit>
	}
 8040e72:	9801      	ldr	r0, [sp, #4]
 8040e74:	b003      	add	sp, #12
 8040e76:	f85d fb04 	ldr.w	pc, [sp], #4
 8040e7a:	bf00      	nop
 8040e7c:	20018190 	.word	0x20018190

08040e80 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8040e80:	6802      	ldr	r2, [r0, #0]
 8040e82:	4b03      	ldr	r3, [pc, #12]	@ (8040e90 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8040e84:	429a      	cmp	r2, r3
 8040e86:	d101      	bne.n	8040e8c <HAL_TIM_PeriodElapsedCallback+0xc>
  {
    HAL_IncTick();
 8040e88:	f000 ba28 	b.w	80412dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8040e8c:	4770      	bx	lr
 8040e8e:	bf00      	nop
 8040e90:	40001000 	.word	0x40001000

08040e94 <Error_Handler>:
  */
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
		/* LED3 on */
		BSP_LED_On(LED3);
 8040e94:	2002      	movs	r0, #2
{
 8040e96:	b508      	push	{r3, lr}
		BSP_LED_On(LED3);
 8040e98:	f000 f9f4 	bl	8041284 <BSP_LED_On>

		/* Infinite loop */
		while (1) {
 8040e9c:	e7fe      	b.n	8040e9c <Error_Handler+0x8>

08040e9e <SystemClock_Config>:
{
 8040e9e:	b500      	push	{lr}
 8040ea0:	b099      	sub	sp, #100	@ 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8040ea2:	2248      	movs	r2, #72	@ 0x48
 8040ea4:	2100      	movs	r1, #0
 8040ea6:	a806      	add	r0, sp, #24
 8040ea8:	f004 fa80 	bl	80453ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8040eac:	2214      	movs	r2, #20
 8040eae:	2100      	movs	r1, #0
 8040eb0:	a801      	add	r0, sp, #4
 8040eb2:	f004 fa7b 	bl	80453ac <memset>
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8040eb6:	2000      	movs	r0, #0
 8040eb8:	f000 fbc0 	bl	804163c <HAL_PWREx_ControlVoltageScaling>
 8040ebc:	b108      	cbz	r0, 8040ec2 <SystemClock_Config+0x24>
    Error_Handler();
 8040ebe:	f7ff ffe9 	bl	8040e94 <Error_Handler>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8040ec2:	2310      	movs	r3, #16
 8040ec4:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8040ec6:	2360      	movs	r3, #96	@ 0x60
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8040ec8:	2201      	movs	r2, #1
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8040eca:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8040ecc:	2302      	movs	r3, #2
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8040ece:	e9cd 200d 	strd	r2, r0, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8040ed2:	e9cd 3211 	strd	r3, r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8040ed6:	2037      	movs	r0, #55	@ 0x37
  RCC_OscInitStruct.PLL.PLLM = 1;
 8040ed8:	9213      	str	r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8040eda:	2207      	movs	r2, #7
 8040edc:	e9cd 0214 	strd	r0, r2, [sp, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8040ee0:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8040ee2:	e9cd 3316 	strd	r3, r3, [sp, #88]	@ 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8040ee6:	f000 fc7d 	bl	80417e4 <HAL_RCC_OscConfig>
 8040eea:	2800      	cmp	r0, #0
 8040eec:	d1e7      	bne.n	8040ebe <SystemClock_Config+0x20>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8040eee:	220f      	movs	r2, #15
 8040ef0:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8040ef2:	e9cd 0003 	strd	r0, r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8040ef6:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8040ef8:	2105      	movs	r1, #5
 8040efa:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8040efc:	e9cd 2301 	strd	r2, r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8040f00:	f000 ff8c 	bl	8041e1c <HAL_RCC_ClockConfig>
 8040f04:	2800      	cmp	r0, #0
 8040f06:	d1da      	bne.n	8040ebe <SystemClock_Config+0x20>
}
 8040f08:	b019      	add	sp, #100	@ 0x64
 8040f0a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08040f10 <main>:
{
 8040f10:	b500      	push	{lr}
 8040f12:	b089      	sub	sp, #36	@ 0x24
  HAL_Init();
 8040f14:	f000 f9d0 	bl	80412b8 <HAL_Init>
  SystemClock_Config();
 8040f18:	f7ff ffc1 	bl	8040e9e <SystemClock_Config>
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8040f1c:	4b3b      	ldr	r3, [pc, #236]	@ (804100c <main+0xfc>)
  hlpuart1.Instance = LPUART1;
 8040f1e:	4c3c      	ldr	r4, [pc, #240]	@ (8041010 <main+0x100>)
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8040f20:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8040f22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8040f26:	64da      	str	r2, [r3, #76]	@ 0x4c
 8040f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8040f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8040f2e:	9300      	str	r3, [sp, #0]
 8040f30:	9b00      	ldr	r3, [sp, #0]
  HAL_PWREx_EnableVddIO2();
 8040f32:	f000 fb6d 	bl	8041610 <HAL_PWREx_EnableVddIO2>
  hlpuart1.Init.BaudRate = 115200;
 8040f36:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8040f3a:	4936      	ldr	r1, [pc, #216]	@ (8041014 <main+0x104>)
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8040f3c:	220c      	movs	r2, #12
  hlpuart1.Init.BaudRate = 115200;
 8040f3e:	e9c4 1300 	strd	r1, r3, [r4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8040f42:	2300      	movs	r3, #0
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8040f44:	4620      	mov	r0, r4
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8040f46:	e9c4 3302 	strd	r3, r3, [r4, #8]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8040f4a:	e9c4 2305 	strd	r2, r3, [r4, #20]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8040f4e:	e9c4 3308 	strd	r3, r3, [r4, #32]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8040f52:	6123      	str	r3, [r4, #16]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8040f54:	62a3      	str	r3, [r4, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8040f56:	6663      	str	r3, [r4, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8040f58:	f002 fa87 	bl	804346a <HAL_UART_Init>
 8040f5c:	4601      	mov	r1, r0
 8040f5e:	b108      	cbz	r0, 8040f64 <main+0x54>
    Error_Handler();
 8040f60:	f7ff ff98 	bl	8040e94 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8040f64:	4620      	mov	r0, r4
 8040f66:	f002 faf1 	bl	804354c <HAL_UARTEx_SetTxFifoThreshold>
 8040f6a:	4601      	mov	r1, r0
 8040f6c:	2800      	cmp	r0, #0
 8040f6e:	d1f7      	bne.n	8040f60 <main+0x50>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8040f70:	4620      	mov	r0, r4
 8040f72:	f002 fb0b 	bl	804358c <HAL_UARTEx_SetRxFifoThreshold>
 8040f76:	2800      	cmp	r0, #0
 8040f78:	d1f2      	bne.n	8040f60 <main+0x50>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8040f7a:	4620      	mov	r0, r4
 8040f7c:	f002 facb 	bl	8043516 <HAL_UARTEx_DisableFifoMode>
 8040f80:	4605      	mov	r5, r0
 8040f82:	2800      	cmp	r0, #0
 8040f84:	d1ec      	bne.n	8040f60 <main+0x50>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8040f86:	2210      	movs	r2, #16
 8040f88:	4601      	mov	r1, r0
 8040f8a:	eb0d 0002 	add.w	r0, sp, r2
 8040f8e:	f004 fa0d 	bl	80453ac <memset>
  htim2.Init.Prescaler = 799; //799
 8040f92:	f240 331f 	movw	r3, #799	@ 0x31f
 8040f96:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  htim2.Instance = TIM2;
 8040f9a:	4c1f      	ldr	r4, [pc, #124]	@ (8041018 <main+0x108>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8040f9c:	e9cd 5501 	strd	r5, r5, [sp, #4]
  htim2.Init.Prescaler = 799; //799
 8040fa0:	e9c4 2300 	strd	r2, r3, [r4]
  htim2.Init.Period = 0xFFFFFFFF;
 8040fa4:	f04f 33ff 	mov.w	r3, #4294967295
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8040fa8:	4620      	mov	r0, r4
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8040faa:	e9c4 3503 	strd	r3, r5, [r4, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8040fae:	9503      	str	r5, [sp, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8040fb0:	60a5      	str	r5, [r4, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8040fb2:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8040fb4:	f001 fd04 	bl	80429c0 <HAL_TIM_Base_Init>
 8040fb8:	2800      	cmp	r0, #0
 8040fba:	d1d1      	bne.n	8040f60 <main+0x50>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8040fbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8040fc0:	4620      	mov	r0, r4
 8040fc2:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8040fc4:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8040fc6:	f001 fd35 	bl	8042a34 <HAL_TIM_ConfigClockSource>
 8040fca:	2800      	cmp	r0, #0
 8040fcc:	d1c8      	bne.n	8040f60 <main+0x50>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8040fce:	9001      	str	r0, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8040fd0:	9003      	str	r0, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8040fd2:	a901      	add	r1, sp, #4
 8040fd4:	4620      	mov	r0, r4
 8040fd6:	f001 fdcf 	bl	8042b78 <HAL_TIMEx_MasterConfigSynchronization>
 8040fda:	4605      	mov	r5, r0
 8040fdc:	2800      	cmp	r0, #0
 8040fde:	d1bf      	bne.n	8040f60 <main+0x50>
  HAL_TIM_Base_Start(&htim2);
 8040fe0:	4620      	mov	r0, r4
 8040fe2:	f001 fb81 	bl	80426e8 <HAL_TIM_Base_Start>
  osKernelInitialize();
 8040fe6:	f002 faff 	bl	80435e8 <osKernelInitialize>
  uart_mutex = xSemaphoreCreateMutex();
 8040fea:	2001      	movs	r0, #1
 8040fec:	f002 ffce 	bl	8043f8c <xQueueCreateMutex>
 8040ff0:	4b0a      	ldr	r3, [pc, #40]	@ (804101c <main+0x10c>)
 8040ff2:	6018      	str	r0, [r3, #0]
  if (uart_mutex == NULL) {
 8040ff4:	2800      	cmp	r0, #0
 8040ff6:	d0b3      	beq.n	8040f60 <main+0x50>
  LEDThreadHandleHandle = osThreadNew(NS_SMARM_Benchmark_Experiment, NULL, &LEDThreadHandle_attributes);
 8040ff8:	4629      	mov	r1, r5
 8040ffa:	4a09      	ldr	r2, [pc, #36]	@ (8041020 <main+0x110>)
 8040ffc:	4809      	ldr	r0, [pc, #36]	@ (8041024 <main+0x114>)
 8040ffe:	f002 fb26 	bl	804364e <osThreadNew>
 8041002:	4b09      	ldr	r3, [pc, #36]	@ (8041028 <main+0x118>)
 8041004:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8041006:	f002 fb01 	bl	804360c <osKernelStart>
  while (1)
 804100a:	e7fe      	b.n	804100a <main+0xfa>
 804100c:	40021000 	.word	0x40021000
 8041010:	20018190 	.word	0x20018190
 8041014:	40008000 	.word	0x40008000
 8041018:	20018498 	.word	0x20018498
 804101c:	200184e4 	.word	0x200184e4
 8041020:	080461b8 	.word	0x080461b8
 8041024:	08040c89 	.word	0x08040c89
 8041028:	2001818c 	.word	0x2001818c

0804102c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 804102c:	4b0d      	ldr	r3, [pc, #52]	@ (8041064 <HAL_MspInit+0x38>)
{
 804102e:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8041030:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 8041032:	2107      	movs	r1, #7
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8041034:	f042 0201 	orr.w	r2, r2, #1
 8041038:	661a      	str	r2, [r3, #96]	@ 0x60
 804103a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 804103c:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8041040:	f002 0201 	and.w	r2, r2, #1
 8041044:	9200      	str	r2, [sp, #0]
 8041046:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8041048:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 804104a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 804104e:	659a      	str	r2, [r3, #88]	@ 0x58
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 8041050:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8041052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8041054:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8041058:	9301      	str	r3, [sp, #4]
 804105a:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 804105c:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 804105e:	f000 b961 	b.w	8041324 <HAL_NVIC_SetPriority>
 8041062:	bf00      	nop
 8041064:	40021000 	.word	0x40021000

08041068 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8041068:	b510      	push	{r4, lr}
 804106a:	4604      	mov	r4, r0
 804106c:	b0ac      	sub	sp, #176	@ 0xb0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804106e:	2214      	movs	r2, #20
 8041070:	2100      	movs	r1, #0
 8041072:	a802      	add	r0, sp, #8
 8041074:	f004 f99a 	bl	80453ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8041078:	2294      	movs	r2, #148	@ 0x94
 804107a:	2100      	movs	r1, #0
 804107c:	a807      	add	r0, sp, #28
 804107e:	f004 f995 	bl	80453ac <memset>
  if(huart->Instance==LPUART1)
 8041082:	6822      	ldr	r2, [r4, #0]
 8041084:	4b1c      	ldr	r3, [pc, #112]	@ (80410f8 <HAL_UART_MspInit+0x90>)
 8041086:	429a      	cmp	r2, r3
 8041088:	d133      	bne.n	80410f2 <HAL_UART_MspInit+0x8a>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 804108a:	2320      	movs	r3, #32
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 804108c:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 804108e:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8041090:	f001 f8cc 	bl	804222c <HAL_RCCEx_PeriphCLKConfig>
 8041094:	b108      	cbz	r0, 804109a <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8041096:	f7ff fefd 	bl	8040e94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 804109a:	4b18      	ldr	r3, [pc, #96]	@ (80410fc <HAL_UART_MspInit+0x94>)
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 804109c:	2400      	movs	r4, #0
    __HAL_RCC_LPUART1_CLK_ENABLE();
 804109e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80410a0:	f042 0201 	orr.w	r2, r2, #1
 80410a4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80410a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80410a8:	f002 0201 	and.w	r2, r2, #1
 80410ac:	9200      	str	r2, [sp, #0]
 80410ae:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80410b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80410b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80410b6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80410b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80410ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80410be:	9301      	str	r3, [sp, #4]
 80410c0:	9b01      	ldr	r3, [sp, #4]
    HAL_PWREx_EnableVddIO2();
 80410c2:	f000 faa5 	bl	8041610 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80410c6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80410ca:	2302      	movs	r3, #2
 80410cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80410d0:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80410d2:	480b      	ldr	r0, [pc, #44]	@ (8041100 <HAL_UART_MspInit+0x98>)
 80410d4:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80410d8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80410da:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80410de:	f000 f9c7 	bl	8041470 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 80410e2:	2042      	movs	r0, #66	@ 0x42
 80410e4:	4622      	mov	r2, r4
 80410e6:	2105      	movs	r1, #5
 80410e8:	f000 f91c 	bl	8041324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80410ec:	2042      	movs	r0, #66	@ 0x42
 80410ee:	f000 f949 	bl	8041384 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80410f2:	b02c      	add	sp, #176	@ 0xb0
 80410f4:	bd10      	pop	{r4, pc}
 80410f6:	bf00      	nop
 80410f8:	40008000 	.word	0x40008000
 80410fc:	40021000 	.word	0x40021000
 8041100:	42021800 	.word	0x42021800

08041104 <HAL_TIM_Base_MspInit>:

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance == TIM2)
 8041104:	6803      	ldr	r3, [r0, #0]
{
 8041106:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance == TIM2)
 8041108:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 804110c:	d115      	bne.n	804113a <HAL_TIM_Base_MspInit+0x36>
  {
    /* Enable peripheral clock */
    __HAL_RCC_TIM2_CLK_ENABLE();
 804110e:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8041112:	6d9a      	ldr	r2, [r3, #88]	@ 0x58

    /* If you use interrupt: */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8041114:	2105      	movs	r1, #5
    __HAL_RCC_TIM2_CLK_ENABLE();
 8041116:	f042 0201 	orr.w	r2, r2, #1
 804111a:	659a      	str	r2, [r3, #88]	@ 0x58
 804111c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 804111e:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8041120:	f003 0301 	and.w	r3, r3, #1
 8041124:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8041126:	202d      	movs	r0, #45	@ 0x2d
    __HAL_RCC_TIM2_CLK_ENABLE();
 8041128:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 804112a:	f000 f8fb 	bl	8041324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 804112e:	202d      	movs	r0, #45	@ 0x2d
  }
}
 8041130:	b003      	add	sp, #12
 8041132:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8041136:	f000 b925 	b.w	8041384 <HAL_NVIC_EnableIRQ>
}
 804113a:	b003      	add	sp, #12
 804113c:	f85d fb04 	ldr.w	pc, [sp], #4

08041140 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8041140:	b510      	push	{r4, lr}
 8041142:	4601      	mov	r1, r0
 8041144:	b088      	sub	sp, #32
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0);
 8041146:	2200      	movs	r2, #0
 8041148:	2031      	movs	r0, #49	@ 0x31
 804114a:	f000 f8eb 	bl	8041324 <HAL_NVIC_SetPriority>
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 804114e:	2031      	movs	r0, #49	@ 0x31
 8041150:	f000 f918 	bl	8041384 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8041154:	4b14      	ldr	r3, [pc, #80]	@ (80411a8 <HAL_InitTick+0x68>)

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8041156:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM6_CLK_ENABLE();
 8041158:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 804115a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM6_CLK_ENABLE();
 804115c:	f042 0210 	orr.w	r2, r2, #16
 8041160:	659a      	str	r2, [r3, #88]	@ 0x58
 8041162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8041164:	4c11      	ldr	r4, [pc, #68]	@ (80411ac <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM6_CLK_ENABLE();
 8041166:	f003 0310 	and.w	r3, r3, #16
 804116a:	9302      	str	r3, [sp, #8]
 804116c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 804116e:	f000 ff6b 	bl	8042048 <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8041172:	f000 ff49 	bl	8042008 <HAL_RCC_GetPCLK1Freq>
  htim6.Instance = TIM6;
 8041176:	4b0e      	ldr	r3, [pc, #56]	@ (80411b0 <HAL_InitTick+0x70>)
 8041178:	6023      	str	r3, [r4, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 804117a:	f240 33e7 	movw	r3, #999	@ 0x3e7
 804117e:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8041180:	4b0c      	ldr	r3, [pc, #48]	@ (80411b4 <HAL_InitTick+0x74>)
 8041182:	fbb0 f0f3 	udiv	r0, r0, r3
  htim6.Init.Prescaler = uwPrescalerValue;
  htim6.Init.ClockDivision = 0;
 8041186:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8041188:	3801      	subs	r0, #1
  htim6.Init.Prescaler = uwPrescalerValue;
 804118a:	6060      	str	r0, [r4, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 804118c:	4620      	mov	r0, r4
  htim6.Init.ClockDivision = 0;
 804118e:	6123      	str	r3, [r4, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8041190:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8041192:	f001 fc15 	bl	80429c0 <HAL_TIM_Base_Init>
 8041196:	b920      	cbnz	r0, 80411a2 <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8041198:	4620      	mov	r0, r4
 804119a:	f001 fadb 	bl	8042754 <HAL_TIM_Base_Start_IT>
  }

  /* Return function status */
  return HAL_ERROR;
}
 804119e:	b008      	add	sp, #32
 80411a0:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 80411a2:	2001      	movs	r0, #1
 80411a4:	e7fb      	b.n	804119e <HAL_InitTick+0x5e>
 80411a6:	bf00      	nop
 80411a8:	40021000 	.word	0x40021000
 80411ac:	200184e8 	.word	0x200184e8
 80411b0:	40001000 	.word	0x40001000
 80411b4:	000f4240 	.word	0x000f4240

080411b8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80411b8:	e7fe      	b.n	80411b8 <MemManage_Handler>

080411ba <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80411ba:	e7fe      	b.n	80411ba <UsageFault_Handler>

080411bc <TIM6_IRQHandler>:
void TIM6_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80411bc:	4801      	ldr	r0, [pc, #4]	@ (80411c4 <TIM6_IRQHandler+0x8>)
 80411be:	f001 bb07 	b.w	80427d0 <HAL_TIM_IRQHandler>
 80411c2:	bf00      	nop
 80411c4:	200184e8 	.word	0x200184e8

080411c8 <LPUART1_IRQHandler>:
void LPUART1_IRQHandler(void)
{
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80411c8:	4801      	ldr	r0, [pc, #4]	@ (80411d0 <LPUART1_IRQHandler+0x8>)
 80411ca:	f001 bd59 	b.w	8042c80 <HAL_UART_IRQHandler>
 80411ce:	bf00      	nop
 80411d0:	20018190 	.word	0x20018190

080411d4 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80411d4:	2001      	movs	r0, #1
 80411d6:	4770      	bx	lr

080411d8 <_kill>:

int _kill(int pid, int sig)
{
 80411d8:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80411da:	f004 f945 	bl	8045468 <__errno>
 80411de:	2316      	movs	r3, #22
 80411e0:	6003      	str	r3, [r0, #0]
  return -1;
}
 80411e2:	f04f 30ff 	mov.w	r0, #4294967295
 80411e6:	bd08      	pop	{r3, pc}

080411e8 <_exit>:

void _exit (int status)
{
 80411e8:	b508      	push	{r3, lr}
  errno = EINVAL;
 80411ea:	f004 f93d 	bl	8045468 <__errno>
 80411ee:	2316      	movs	r3, #22
 80411f0:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80411f2:	e7fe      	b.n	80411f2 <_exit+0xa>

080411f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80411f4:	b570      	push	{r4, r5, r6, lr}
 80411f6:	460d      	mov	r5, r1
 80411f8:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80411fa:	460e      	mov	r6, r1
 80411fc:	1b73      	subs	r3, r6, r5
 80411fe:	429c      	cmp	r4, r3
 8041200:	dc01      	bgt.n	8041206 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8041202:	4620      	mov	r0, r4
 8041204:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8041206:	f3af 8000 	nop.w
 804120a:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 804120e:	e7f5      	b.n	80411fc <_read+0x8>

08041210 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8041210:	b570      	push	{r4, r5, r6, lr}
 8041212:	460d      	mov	r5, r1
 8041214:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8041216:	460e      	mov	r6, r1
 8041218:	1b73      	subs	r3, r6, r5
 804121a:	429c      	cmp	r4, r3
 804121c:	dc01      	bgt.n	8041222 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 804121e:	4620      	mov	r0, r4
 8041220:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8041222:	f816 0b01 	ldrb.w	r0, [r6], #1
 8041226:	f7ff fe1b 	bl	8040e60 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 804122a:	e7f5      	b.n	8041218 <_write+0x8>

0804122c <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 804122c:	f04f 30ff 	mov.w	r0, #4294967295
 8041230:	4770      	bx	lr

08041232 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8041232:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 8041236:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8041238:	604b      	str	r3, [r1, #4]
}
 804123a:	4770      	bx	lr

0804123c <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 804123c:	2001      	movs	r0, #1
 804123e:	4770      	bx	lr

08041240 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8041240:	2000      	movs	r0, #0
 8041242:	4770      	bx	lr

08041244 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8041244:	4a0b      	ldr	r2, [pc, #44]	@ (8041274 <_sbrk+0x30>)
{
 8041246:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8041248:	6811      	ldr	r1, [r2, #0]
{
 804124a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 804124c:	b909      	cbnz	r1, 8041252 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 804124e:	490a      	ldr	r1, [pc, #40]	@ (8041278 <_sbrk+0x34>)
 8041250:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8041252:	6810      	ldr	r0, [r2, #0]
 8041254:	4909      	ldr	r1, [pc, #36]	@ (804127c <_sbrk+0x38>)
 8041256:	4c0a      	ldr	r4, [pc, #40]	@ (8041280 <_sbrk+0x3c>)
 8041258:	4403      	add	r3, r0
 804125a:	1b09      	subs	r1, r1, r4
 804125c:	428b      	cmp	r3, r1
 804125e:	d906      	bls.n	804126e <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8041260:	f004 f902 	bl	8045468 <__errno>
 8041264:	230c      	movs	r3, #12
 8041266:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8041268:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 804126c:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 804126e:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8041270:	e7fc      	b.n	804126c <_sbrk+0x28>
 8041272:	bf00      	nop
 8041274:	20018534 	.word	0x20018534
 8041278:	2001bd80 	.word	0x2001bd80
 804127c:	20030000 	.word	0x20030000
 8041280:	00000400 	.word	0x00000400

08041284 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8041284:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8041286:	4b05      	ldr	r3, [pc, #20]	@ (804129c <BSP_LED_On+0x18>)
 8041288:	2201      	movs	r2, #1
 804128a:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 804128e:	4b04      	ldr	r3, [pc, #16]	@ (80412a0 <BSP_LED_On+0x1c>)
 8041290:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8041294:	f000 f9ae 	bl	80415f4 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 8041298:	2000      	movs	r0, #0
 804129a:	bd08      	pop	{r3, pc}
 804129c:	080461e8 	.word	0x080461e8
 80412a0:	080461dc 	.word	0x080461dc

080412a4 <SystemInit>:
#endif

  /* Non-secure main application shall call SystemCoreClockUpdate() to update */
  /* the SystemCoreClock variable to insure non-secure application relies on  */
  /* the initial clock reference set by secure application.                   */
}
 80412a4:	4770      	bx	lr
	...

080412a8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80412a8:	b508      	push	{r3, lr}
  /* Get the SystemCoreClock value from the secure domain */
  SystemCoreClock = SECURE_SystemCoreClockUpdate();
 80412aa:	f004 fe09 	bl	8045ec0 <__SECURE_SystemCoreClockUpdate_veneer>
 80412ae:	4b01      	ldr	r3, [pc, #4]	@ (80412b4 <SystemCoreClockUpdate+0xc>)
 80412b0:	6018      	str	r0, [r3, #0]
}
 80412b2:	bd08      	pop	{r3, pc}
 80412b4:	20018004 	.word	0x20018004

080412b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80412b8:	b510      	push	{r4, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80412ba:	2004      	movs	r0, #4
 80412bc:	f000 f820 	bl	8041300 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 80412c0:	f7ff fff2 	bl	80412a8 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80412c4:	2000      	movs	r0, #0
 80412c6:	f7ff ff3b 	bl	8041140 <HAL_InitTick>
 80412ca:	4604      	mov	r4, r0
 80412cc:	b918      	cbnz	r0, 80412d6 <HAL_Init+0x1e>
    status = HAL_ERROR;
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80412ce:	f7ff fead 	bl	804102c <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 80412d2:	4620      	mov	r0, r4
 80412d4:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80412d6:	2401      	movs	r4, #1
 80412d8:	e7fb      	b.n	80412d2 <HAL_Init+0x1a>
	...

080412dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80412dc:	4a03      	ldr	r2, [pc, #12]	@ (80412ec <HAL_IncTick+0x10>)
 80412de:	4b04      	ldr	r3, [pc, #16]	@ (80412f0 <HAL_IncTick+0x14>)
 80412e0:	6811      	ldr	r1, [r2, #0]
 80412e2:	781b      	ldrb	r3, [r3, #0]
 80412e4:	440b      	add	r3, r1
 80412e6:	6013      	str	r3, [r2, #0]
}
 80412e8:	4770      	bx	lr
 80412ea:	bf00      	nop
 80412ec:	20018538 	.word	0x20018538
 80412f0:	20018008 	.word	0x20018008

080412f4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80412f4:	4b01      	ldr	r3, [pc, #4]	@ (80412fc <HAL_GetTick+0x8>)
 80412f6:	6818      	ldr	r0, [r3, #0]
}
 80412f8:	4770      	bx	lr
 80412fa:	bf00      	nop
 80412fc:	20018538 	.word	0x20018538

08041300 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8041300:	4907      	ldr	r1, [pc, #28]	@ (8041320 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8041302:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8041304:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8041306:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 804130a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 804130e:	0412      	lsls	r2, r2, #16
 8041310:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8041312:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8041314:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8041318:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 804131c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 804131e:	4770      	bx	lr
 8041320:	e000ed00 	.word	0xe000ed00

08041324 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8041324:	4b15      	ldr	r3, [pc, #84]	@ (804137c <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8041326:	b530      	push	{r4, r5, lr}
 8041328:	68dc      	ldr	r4, [r3, #12]
 804132a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 804132e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8041332:	1ce5      	adds	r5, r4, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8041334:	2b03      	cmp	r3, #3
 8041336:	bf28      	it	cs
 8041338:	2303      	movcs	r3, #3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 804133a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 804133c:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8041340:	bf94      	ite	ls
 8041342:	2400      	movls	r4, #0
 8041344:	3c04      	subhi	r4, #4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8041346:	fa05 f303 	lsl.w	r3, r5, r3
 804134a:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 804134e:	40a5      	lsls	r5, r4
 8041350:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8041354:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8041356:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8041358:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 804135c:	bfac      	ite	ge
 804135e:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8041362:	4a07      	ldrlt	r2, [pc, #28]	@ (8041380 <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8041364:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8041368:	b2db      	uxtb	r3, r3
 804136a:	bfab      	itete	ge
 804136c:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8041370:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8041374:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8041378:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 804137a:	bd30      	pop	{r4, r5, pc}
 804137c:	e000ed00 	.word	0xe000ed00
 8041380:	e000ed14 	.word	0xe000ed14

08041384 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8041384:	2800      	cmp	r0, #0
 8041386:	db07      	blt.n	8041398 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8041388:	2301      	movs	r3, #1
 804138a:	0941      	lsrs	r1, r0, #5
 804138c:	4a03      	ldr	r2, [pc, #12]	@ (804139c <HAL_NVIC_EnableIRQ+0x18>)
 804138e:	f000 001f 	and.w	r0, r0, #31
 8041392:	4083      	lsls	r3, r0
 8041394:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8041398:	4770      	bx	lr
 804139a:	bf00      	nop
 804139c:	e000e100 	.word	0xe000e100

080413a0 <HAL_DMA_Abort>:
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80413a0:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
{
 80413a4:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80413a6:	2a02      	cmp	r2, #2
 80413a8:	d006      	beq.n	80413b8 <HAL_DMA_Abort+0x18>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80413aa:	2204      	movs	r2, #4
 80413ac:	6442      	str	r2, [r0, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
 80413ae:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 80413b0:	2200      	movs	r2, #0
 80413b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    return status;
  }
}
 80413b6:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80413b8:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80413ba:	6d00      	ldr	r0, [r0, #80]	@ 0x50
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80413bc:	6811      	ldr	r1, [r2, #0]
 80413be:	f021 010e 	bic.w	r1, r1, #14
 80413c2:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80413c4:	6801      	ldr	r1, [r0, #0]
 80413c6:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 80413ca:	6001      	str	r1, [r0, #0]
    __HAL_DMA_DISABLE(hdma);
 80413cc:	6811      	ldr	r1, [r2, #0]
 80413ce:	f021 0101 	bic.w	r1, r1, #1
 80413d2:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80413d4:	e9d3 0212 	ldrd	r0, r2, [r3, #72]	@ 0x48
 80413d8:	f002 011c 	and.w	r1, r2, #28
 80413dc:	2201      	movs	r2, #1
 80413de:	408a      	lsls	r2, r1
 80413e0:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80413e2:	e9d3 2115 	ldrd	r2, r1, [r3, #84]	@ 0x54
 80413e6:	6051      	str	r1, [r2, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80413e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80413ea:	b132      	cbz	r2, 80413fa <HAL_DMA_Abort+0x5a>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80413ec:	6811      	ldr	r1, [r2, #0]
 80413ee:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 80413f2:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80413f4:	e9d3 2118 	ldrd	r2, r1, [r3, #96]	@ 0x60
 80413f8:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80413fa:	2201      	movs	r2, #1
    return status;
 80413fc:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 80413fe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    return status;
 8041402:	e7d5      	b.n	80413b0 <HAL_DMA_Abort+0x10>

08041404 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8041404:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8041406:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 804140a:	2b02      	cmp	r3, #2
 804140c:	d003      	beq.n	8041416 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 804140e:	2304      	movs	r3, #4
 8041410:	6443      	str	r3, [r0, #68]	@ 0x44

    status = HAL_ERROR;
 8041412:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8041414:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8041416:	6803      	ldr	r3, [r0, #0]
 8041418:	681a      	ldr	r2, [r3, #0]
 804141a:	f022 020e 	bic.w	r2, r2, #14
 804141e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8041420:	681a      	ldr	r2, [r3, #0]
 8041422:	f022 0201 	bic.w	r2, r2, #1
 8041426:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8041428:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 804142a:	6813      	ldr	r3, [r2, #0]
 804142c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8041430:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8041432:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	@ 0x48
 8041436:	f003 021c 	and.w	r2, r3, #28
 804143a:	2301      	movs	r3, #1
 804143c:	4093      	lsls	r3, r2
 804143e:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8041440:	e9d0 3215 	ldrd	r3, r2, [r0, #84]	@ 0x54
 8041444:	605a      	str	r2, [r3, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8041446:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8041448:	b133      	cbz	r3, 8041458 <HAL_DMA_Abort_IT+0x54>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 804144a:	681a      	ldr	r2, [r3, #0]
 804144c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8041450:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8041452:	e9d0 3218 	ldrd	r3, r2, [r0, #96]	@ 0x60
 8041456:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8041458:	2301      	movs	r3, #1
 804145a:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 804145e:	2300      	movs	r3, #0
 8041460:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if(hdma->XferAbortCallback != NULL)
 8041464:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8041466:	b103      	cbz	r3, 804146a <HAL_DMA_Abort_IT+0x66>
      hdma->XferAbortCallback(hdma);
 8041468:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 804146a:	2000      	movs	r0, #0
 804146c:	e7d2      	b.n	8041414 <HAL_DMA_Abort_IT+0x10>
	...

08041470 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8041470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0U;
 8041474:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2U];
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8041476:	f04f 090f 	mov.w	r9, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
        EXTI->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 804147a:	4c5c      	ldr	r4, [pc, #368]	@ (80415ec <HAL_GPIO_Init+0x17c>)
  while (((GPIO_Init->Pin) >> position) != 0U)
 804147c:	680a      	ldr	r2, [r1, #0]
 804147e:	fa32 f503 	lsrs.w	r5, r2, r3
 8041482:	d101      	bne.n	8041488 <HAL_GPIO_Init+0x18>
      }
    }

    position++;
  }
}
 8041484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8041488:	2501      	movs	r5, #1
 804148a:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0U)
 804148e:	ea18 0202 	ands.w	r2, r8, r2
 8041492:	f000 809d 	beq.w	80415d0 <HAL_GPIO_Init+0x160>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8041496:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8041498:	684e      	ldr	r6, [r1, #4]
 804149a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 804149e:	f006 0503 	and.w	r5, r6, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80414a2:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80414a6:	1e6f      	subs	r7, r5, #1
 80414a8:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80414aa:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80414ae:	d832      	bhi.n	8041516 <HAL_GPIO_Init+0xa6>
        temp = GPIOx->OSPEEDR;
 80414b0:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80414b2:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 80414b6:	68cf      	ldr	r7, [r1, #12]
 80414b8:	fa07 f70e 	lsl.w	r7, r7, lr
 80414bc:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 80414c0:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80414c2:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80414c4:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80414c8:	f3c6 1700 	ubfx	r7, r6, #4, #1
 80414cc:	409f      	lsls	r7, r3
 80414ce:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 80414d2:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80414d4:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80414d6:	2d02      	cmp	r5, #2
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80414d8:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80414dc:	688f      	ldr	r7, [r1, #8]
 80414de:	fa07 f70e 	lsl.w	r7, r7, lr
 80414e2:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->PUPDR = temp;
 80414e6:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80414e8:	d117      	bne.n	804151a <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 80414ea:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 80414ee:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80414f2:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80414f6:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80414fa:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80414fe:	fa09 fb0a 	lsl.w	fp, r9, sl
 8041502:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8041506:	690f      	ldr	r7, [r1, #16]
 8041508:	fa07 f70a 	lsl.w	r7, r7, sl
 804150c:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 8041510:	f8c8 7020 	str.w	r7, [r8, #32]
 8041514:	e001      	b.n	804151a <HAL_GPIO_Init+0xaa>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8041516:	2d03      	cmp	r5, #3
 8041518:	d1dc      	bne.n	80414d4 <HAL_GPIO_Init+0x64>
      temp = GPIOx->MODER;
 804151a:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 804151c:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8041520:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8041524:	433d      	orrs	r5, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8041526:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 804152a:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 804152c:	d050      	beq.n	80415d0 <HAL_GPIO_Init+0x160>
        temp = EXTI->EXTICR[position >> 2U];
 804152e:	f023 0703 	bic.w	r7, r3, #3
 8041532:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8041536:	f507 373d 	add.w	r7, r7, #193536	@ 0x2f400
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 804153a:	f003 0c03 	and.w	ip, r3, #3
        temp = EXTI->EXTICR[position >> 2U];
 804153e:	6e3d      	ldr	r5, [r7, #96]	@ 0x60
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8041540:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8041544:	fa09 fe0c 	lsl.w	lr, r9, ip
 8041548:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 804154c:	4d28      	ldr	r5, [pc, #160]	@ (80415f0 <HAL_GPIO_Init+0x180>)
 804154e:	42a8      	cmp	r0, r5
 8041550:	d040      	beq.n	80415d4 <HAL_GPIO_Init+0x164>
 8041552:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8041556:	42a8      	cmp	r0, r5
 8041558:	d03e      	beq.n	80415d8 <HAL_GPIO_Init+0x168>
 804155a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 804155e:	42a8      	cmp	r0, r5
 8041560:	d03c      	beq.n	80415dc <HAL_GPIO_Init+0x16c>
 8041562:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8041566:	42a8      	cmp	r0, r5
 8041568:	d03a      	beq.n	80415e0 <HAL_GPIO_Init+0x170>
 804156a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 804156e:	42a8      	cmp	r0, r5
 8041570:	d038      	beq.n	80415e4 <HAL_GPIO_Init+0x174>
 8041572:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8041576:	42a8      	cmp	r0, r5
 8041578:	d036      	beq.n	80415e8 <HAL_GPIO_Init+0x178>
 804157a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 804157e:	42a8      	cmp	r0, r5
 8041580:	bf14      	ite	ne
 8041582:	2507      	movne	r5, #7
 8041584:	2506      	moveq	r5, #6
 8041586:	fa05 f50c 	lsl.w	r5, r5, ip
 804158a:	ea45 050e 	orr.w	r5, r5, lr
        EXTI->EXTICR[position >> 2U] = temp;
 804158e:	663d      	str	r5, [r7, #96]	@ 0x60
        temp &= ~(iocurrent);
 8041590:	43d7      	mvns	r7, r2
        temp = EXTI->RTSR1;
 8041592:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8041594:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 8041598:	bf0c      	ite	eq
 804159a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 804159c:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 804159e:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 80415a0:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80415a2:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 80415a6:	bf0c      	ite	eq
 80415a8:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80415aa:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 80415ac:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 80415ae:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80415b2:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 80415b6:	bf0c      	ite	eq
 80415b8:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80415ba:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 80415bc:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        temp = EXTI->IMR1;
 80415c0:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80415c4:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 80415c6:	bf54      	ite	pl
 80415c8:	403d      	andpl	r5, r7
          temp |= iocurrent;
 80415ca:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 80415cc:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
    position++;
 80415d0:	3301      	adds	r3, #1
 80415d2:	e753      	b.n	804147c <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 80415d4:	2500      	movs	r5, #0
 80415d6:	e7d6      	b.n	8041586 <HAL_GPIO_Init+0x116>
 80415d8:	2501      	movs	r5, #1
 80415da:	e7d4      	b.n	8041586 <HAL_GPIO_Init+0x116>
 80415dc:	2502      	movs	r5, #2
 80415de:	e7d2      	b.n	8041586 <HAL_GPIO_Init+0x116>
 80415e0:	2503      	movs	r5, #3
 80415e2:	e7d0      	b.n	8041586 <HAL_GPIO_Init+0x116>
 80415e4:	2504      	movs	r5, #4
 80415e6:	e7ce      	b.n	8041586 <HAL_GPIO_Init+0x116>
 80415e8:	2505      	movs	r5, #5
 80415ea:	e7cc      	b.n	8041586 <HAL_GPIO_Init+0x116>
 80415ec:	4002f400 	.word	0x4002f400
 80415f0:	42020000 	.word	0x42020000

080415f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80415f4:	b10a      	cbz	r2, 80415fa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80415f6:	6181      	str	r1, [r0, #24]
 80415f8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80415fa:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80415fc:	4770      	bx	lr
	...

08041600 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8041600:	4b02      	ldr	r3, [pc, #8]	@ (804160c <HAL_PWREx_GetVoltageRange+0xc>)
 8041602:	6818      	ldr	r0, [r3, #0]
}
 8041604:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8041608:	4770      	bx	lr
 804160a:	bf00      	nop
 804160c:	40007000 	.word	0x40007000

08041610 <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8041610:	4a02      	ldr	r2, [pc, #8]	@ (804161c <HAL_PWREx_EnableVddIO2+0xc>)
 8041612:	6853      	ldr	r3, [r2, #4]
 8041614:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8041618:	6053      	str	r3, [r2, #4]
}
 804161a:	4770      	bx	lr
 804161c:	40007000 	.word	0x40007000

08041620 <HAL_PWREx_SMPS_GetEffectiveMode>:
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8041620:	4b05      	ldr	r3, [pc, #20]	@ (8041638 <HAL_PWREx_SMPS_GetEffectiveMode+0x18>)
 8041622:	6918      	ldr	r0, [r3, #16]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8041624:	04c3      	lsls	r3, r0, #19
  {
    mode = PWR_SMPS_BYPASS;
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8041626:	bf5a      	itte	pl
 8041628:	f480 4000 	eorpl.w	r0, r0, #32768	@ 0x8000
 804162c:	f400 4000 	andpl.w	r0, r0, #32768	@ 0x8000
    mode = PWR_SMPS_BYPASS;
 8041630:	f44f 5080 	movmi.w	r0, #4096	@ 0x1000
  {
    mode = PWR_SMPS_HIGH_POWER;
  }

  return mode;
}
 8041634:	4770      	bx	lr
 8041636:	bf00      	nop
 8041638:	40007000 	.word	0x40007000

0804163c <HAL_PWREx_ControlVoltageScaling>:
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 804163c:	4a17      	ldr	r2, [pc, #92]	@ (804169c <HAL_PWREx_ControlVoltageScaling+0x60>)
{
 804163e:	b510      	push	{r4, lr}
 8041640:	4601      	mov	r1, r0
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8041642:	6814      	ldr	r4, [r2, #0]
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8041644:	f7ff ffec 	bl	8041620 <HAL_PWREx_SMPS_GetEffectiveMode>
 8041648:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 804164c:	d023      	beq.n	8041696 <HAL_PWREx_ControlVoltageScaling+0x5a>
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 804164e:	68d3      	ldr	r3, [r2, #12]
 8041650:	0418      	lsls	r0, r3, #16
 8041652:	d420      	bmi.n	8041696 <HAL_PWREx_ControlVoltageScaling+0x5a>
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8041654:	f404 64c0 	and.w	r4, r4, #1536	@ 0x600
  if (vos_old == VoltageScaling)
 8041658:	428c      	cmp	r4, r1
 804165a:	d101      	bne.n	8041660 <HAL_PWREx_ControlVoltageScaling+0x24>
    return HAL_OK;
 804165c:	2000      	movs	r0, #0
}
 804165e:	bd10      	pop	{r4, pc}
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8041660:	6813      	ldr	r3, [r2, #0]
 8041662:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8041666:	430b      	orrs	r3, r1
 8041668:	6013      	str	r3, [r2, #0]
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 804166a:	4b0d      	ldr	r3, [pc, #52]	@ (80416a0 <HAL_PWREx_ControlVoltageScaling+0x64>)
 804166c:	490d      	ldr	r1, [pc, #52]	@ (80416a4 <HAL_PWREx_ControlVoltageScaling+0x68>)
 804166e:	681b      	ldr	r3, [r3, #0]
 8041670:	fbb3 f3f1 	udiv	r3, r3, r1
 8041674:	2132      	movs	r1, #50	@ 0x32
 8041676:	434b      	muls	r3, r1
 8041678:	210a      	movs	r1, #10
 804167a:	fbb3 f3f1 	udiv	r3, r3, r1
 804167e:	3301      	adds	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8041680:	6951      	ldr	r1, [r2, #20]
 8041682:	0549      	lsls	r1, r1, #21
 8041684:	d500      	bpl.n	8041688 <HAL_PWREx_ControlVoltageScaling+0x4c>
 8041686:	b923      	cbnz	r3, 8041692 <HAL_PWREx_ControlVoltageScaling+0x56>
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8041688:	6953      	ldr	r3, [r2, #20]
 804168a:	055b      	lsls	r3, r3, #21
 804168c:	d5e6      	bpl.n	804165c <HAL_PWREx_ControlVoltageScaling+0x20>
    return HAL_TIMEOUT;
 804168e:	2003      	movs	r0, #3
 8041690:	e7e5      	b.n	804165e <HAL_PWREx_ControlVoltageScaling+0x22>
    wait_loop_index--;
 8041692:	3b01      	subs	r3, #1
 8041694:	e7f4      	b.n	8041680 <HAL_PWREx_ControlVoltageScaling+0x44>
    return HAL_ERROR;
 8041696:	2001      	movs	r0, #1
 8041698:	e7e1      	b.n	804165e <HAL_PWREx_ControlVoltageScaling+0x22>
 804169a:	bf00      	nop
 804169c:	40007000 	.word	0x40007000
 80416a0:	20018004 	.word	0x20018004
 80416a4:	000186a0 	.word	0x000186a0

080416a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80416a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80416aa:	4d1d      	ldr	r5, [pc, #116]	@ (8041720 <RCC_SetFlashLatencyFromMSIRange+0x78>)
{
 80416ac:	4604      	mov	r4, r0
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80416ae:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80416b0:	00d9      	lsls	r1, r3, #3
 80416b2:	d518      	bpl.n	80416e6 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80416b4:	f7ff ffa4 	bl	8041600 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 80416b8:	f430 7300 	bics.w	r3, r0, #512	@ 0x200
 80416bc:	d123      	bne.n	8041706 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if (msirange > RCC_MSIRANGE_8)
 80416be:	2c80      	cmp	r4, #128	@ 0x80
 80416c0:	d903      	bls.n	80416ca <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if (msirange == RCC_MSIRANGE_7)
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80416c2:	2ca0      	cmp	r4, #160	@ 0xa0
 80416c4:	bf8c      	ite	hi
 80416c6:	2302      	movhi	r3, #2
 80416c8:	2301      	movls	r3, #1
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80416ca:	4916      	ldr	r1, [pc, #88]	@ (8041724 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80416cc:	680a      	ldr	r2, [r1, #0]
 80416ce:	f022 020f 	bic.w	r2, r2, #15
 80416d2:	431a      	orrs	r2, r3
 80416d4:	600a      	str	r2, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80416d6:	6808      	ldr	r0, [r1, #0]
 80416d8:	f000 000f 	and.w	r0, r0, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80416dc:	1ac0      	subs	r0, r0, r3
 80416de:	bf18      	it	ne
 80416e0:	2001      	movne	r0, #1
 80416e2:	b003      	add	sp, #12
 80416e4:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 80416e6:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80416e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80416ec:	65ab      	str	r3, [r5, #88]	@ 0x58
 80416ee:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80416f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80416f4:	9301      	str	r3, [sp, #4]
 80416f6:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 80416f8:	f7ff ff82 	bl	8041600 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 80416fc:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80416fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8041702:	65ab      	str	r3, [r5, #88]	@ 0x58
 8041704:	e7d8      	b.n	80416b8 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if (msirange > RCC_MSIRANGE_8)
 8041706:	2c80      	cmp	r4, #128	@ 0x80
 8041708:	d805      	bhi.n	8041716 <RCC_SetFlashLatencyFromMSIRange+0x6e>
      if (msirange == RCC_MSIRANGE_8)
 804170a:	d006      	beq.n	804171a <RCC_SetFlashLatencyFromMSIRange+0x72>
      else if (msirange == RCC_MSIRANGE_7)
 804170c:	f1a4 0270 	sub.w	r2, r4, #112	@ 0x70
 8041710:	4253      	negs	r3, r2
 8041712:	4153      	adcs	r3, r2
 8041714:	e7d9      	b.n	80416ca <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8041716:	2303      	movs	r3, #3
 8041718:	e7d7      	b.n	80416ca <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 804171a:	2302      	movs	r3, #2
 804171c:	e7d5      	b.n	80416ca <RCC_SetFlashLatencyFromMSIRange+0x22>
 804171e:	bf00      	nop
 8041720:	40021000 	.word	0x40021000
 8041724:	40022000 	.word	0x40022000

08041728 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8041728:	4b23      	ldr	r3, [pc, #140]	@ (80417b8 <HAL_RCC_GetSysClockFreq+0x90>)
 804172a:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 804172c:	68d9      	ldr	r1, [r3, #12]
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 804172e:	f012 020c 	ands.w	r2, r2, #12
 8041732:	d005      	beq.n	8041740 <HAL_RCC_GetSysClockFreq+0x18>
 8041734:	2a0c      	cmp	r2, #12
 8041736:	d124      	bne.n	8041782 <HAL_RCC_GetSysClockFreq+0x5a>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8041738:	f001 0103 	and.w	r1, r1, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 804173c:	2901      	cmp	r1, #1
 804173e:	d129      	bne.n	8041794 <HAL_RCC_GetSysClockFreq+0x6c>
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8041740:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8041742:	481e      	ldr	r0, [pc, #120]	@ (80417bc <HAL_RCC_GetSysClockFreq+0x94>)
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8041744:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8041746:	bf55      	itete	pl
 8041748:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 804174c:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 804174e:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8041752:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8041756:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 804175a:	b35a      	cbz	r2, 80417b4 <HAL_RCC_GetSysClockFreq+0x8c>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 804175c:	68d9      	ldr	r1, [r3, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 804175e:	68da      	ldr	r2, [r3, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8041760:	f001 0103 	and.w	r1, r1, #3
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8041764:	f3c2 1203 	ubfx	r2, r2, #4, #4
    switch (pllsource)
 8041768:	2902      	cmp	r1, #2
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 804176a:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 804176e:	d013      	beq.n	8041798 <HAL_RCC_GetSysClockFreq+0x70>
 8041770:	2903      	cmp	r1, #3
 8041772:	d011      	beq.n	8041798 <HAL_RCC_GetSysClockFreq+0x70>
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8041774:	fbb0 f0f2 	udiv	r0, r0, r2
 8041778:	68d9      	ldr	r1, [r3, #12]
 804177a:	f3c1 2106 	ubfx	r1, r1, #8, #7
 804177e:	4348      	muls	r0, r1
        break;
 8041780:	e011      	b.n	80417a6 <HAL_RCC_GetSysClockFreq+0x7e>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8041782:	f44f 7088 	mov.w	r0, #272	@ 0x110
    sysclockfreq = HSE_VALUE;
 8041786:	4b0e      	ldr	r3, [pc, #56]	@ (80417c0 <HAL_RCC_GetSysClockFreq+0x98>)
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8041788:	40d0      	lsrs	r0, r2
    sysclockfreq = HSE_VALUE;
 804178a:	f010 0001 	ands.w	r0, r0, #1
 804178e:	bf18      	it	ne
 8041790:	4618      	movne	r0, r3
 8041792:	4770      	bx	lr
 8041794:	2000      	movs	r0, #0
 8041796:	e7e1      	b.n	804175c <HAL_RCC_GetSysClockFreq+0x34>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8041798:	4909      	ldr	r1, [pc, #36]	@ (80417c0 <HAL_RCC_GetSysClockFreq+0x98>)
 804179a:	68d8      	ldr	r0, [r3, #12]
 804179c:	fbb1 f2f2 	udiv	r2, r1, r2
 80417a0:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80417a4:	4350      	muls	r0, r2
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80417a6:	68db      	ldr	r3, [r3, #12]
 80417a8:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80417ac:	3301      	adds	r3, #1
 80417ae:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 80417b0:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80417b4:	4770      	bx	lr
 80417b6:	bf00      	nop
 80417b8:	40021000 	.word	0x40021000
 80417bc:	080461f0 	.word	0x080461f0
 80417c0:	00f42400 	.word	0x00f42400

080417c4 <HAL_RCC_GetHCLKFreq>:
{
 80417c4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 80417c6:	f7ff ffaf 	bl	8041728 <HAL_RCC_GetSysClockFreq>
 80417ca:	4b04      	ldr	r3, [pc, #16]	@ (80417dc <HAL_RCC_GetHCLKFreq+0x18>)
 80417cc:	4a04      	ldr	r2, [pc, #16]	@ (80417e0 <HAL_RCC_GetHCLKFreq+0x1c>)
 80417ce:	689b      	ldr	r3, [r3, #8]
 80417d0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80417d4:	5cd3      	ldrb	r3, [r2, r3]
}
 80417d6:	40d8      	lsrs	r0, r3
 80417d8:	bd08      	pop	{r3, pc}
 80417da:	bf00      	nop
 80417dc:	40021000 	.word	0x40021000
 80417e0:	08046238 	.word	0x08046238

080417e4 <HAL_RCC_OscConfig>:
{
 80417e4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if (RCC_OscInitStruct == NULL)
 80417e8:	4605      	mov	r5, r0
 80417ea:	b918      	cbnz	r0, 80417f4 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 80417ec:	2001      	movs	r0, #1
}
 80417ee:	b002      	add	sp, #8
 80417f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80417f4:	4c90      	ldr	r4, [pc, #576]	@ (8041a38 <HAL_RCC_OscConfig+0x254>)
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80417f6:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80417f8:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80417fa:	68e7      	ldr	r7, [r4, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80417fc:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80417fe:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8041802:	f007 0703 	and.w	r7, r7, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8041806:	d535      	bpl.n	8041874 <HAL_RCC_OscConfig+0x90>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8041808:	b11e      	cbz	r6, 8041812 <HAL_RCC_OscConfig+0x2e>
 804180a:	2e0c      	cmp	r6, #12
 804180c:	d162      	bne.n	80418d4 <HAL_RCC_OscConfig+0xf0>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 804180e:	2f01      	cmp	r7, #1
 8041810:	d160      	bne.n	80418d4 <HAL_RCC_OscConfig+0xf0>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8041812:	6823      	ldr	r3, [r4, #0]
 8041814:	0798      	lsls	r0, r3, #30
 8041816:	d502      	bpl.n	804181e <HAL_RCC_OscConfig+0x3a>
 8041818:	69eb      	ldr	r3, [r5, #28]
 804181a:	2b00      	cmp	r3, #0
 804181c:	d0e6      	beq.n	80417ec <HAL_RCC_OscConfig+0x8>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 804181e:	6823      	ldr	r3, [r4, #0]
 8041820:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8041822:	0719      	lsls	r1, r3, #28
 8041824:	bf56      	itet	pl
 8041826:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	@ 0x94
 804182a:	6823      	ldrmi	r3, [r4, #0]
 804182c:	091b      	lsrpl	r3, r3, #4
 804182e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8041832:	4298      	cmp	r0, r3
 8041834:	d937      	bls.n	80418a6 <HAL_RCC_OscConfig+0xc2>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8041836:	f7ff ff37 	bl	80416a8 <RCC_SetFlashLatencyFromMSIRange>
 804183a:	2800      	cmp	r0, #0
 804183c:	d1d6      	bne.n	80417ec <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 804183e:	6823      	ldr	r3, [r4, #0]
 8041840:	f043 0308 	orr.w	r3, r3, #8
 8041844:	6023      	str	r3, [r4, #0]
 8041846:	6823      	ldr	r3, [r4, #0]
 8041848:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 804184a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 804184e:	4313      	orrs	r3, r2
 8041850:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8041852:	6863      	ldr	r3, [r4, #4]
 8041854:	6a2a      	ldr	r2, [r5, #32]
 8041856:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 804185a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804185e:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8041860:	f7ff ffb0 	bl	80417c4 <HAL_RCC_GetHCLKFreq>
 8041864:	4b75      	ldr	r3, [pc, #468]	@ (8041a3c <HAL_RCC_OscConfig+0x258>)
 8041866:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8041868:	4b75      	ldr	r3, [pc, #468]	@ (8041a40 <HAL_RCC_OscConfig+0x25c>)
 804186a:	6818      	ldr	r0, [r3, #0]
 804186c:	f7ff fc68 	bl	8041140 <HAL_InitTick>
        if (status != HAL_OK)
 8041870:	2800      	cmp	r0, #0
 8041872:	d1bc      	bne.n	80417ee <HAL_RCC_OscConfig+0xa>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8041874:	682b      	ldr	r3, [r5, #0]
 8041876:	07db      	lsls	r3, r3, #31
 8041878:	d469      	bmi.n	804194e <HAL_RCC_OscConfig+0x16a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 804187a:	682b      	ldr	r3, [r5, #0]
 804187c:	0799      	lsls	r1, r3, #30
 804187e:	f100 80af 	bmi.w	80419e0 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8041882:	682b      	ldr	r3, [r5, #0]
 8041884:	071e      	lsls	r6, r3, #28
 8041886:	f100 80f2 	bmi.w	8041a6e <HAL_RCC_OscConfig+0x28a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 804188a:	682b      	ldr	r3, [r5, #0]
 804188c:	0759      	lsls	r1, r3, #29
 804188e:	f100 812f 	bmi.w	8041af0 <HAL_RCC_OscConfig+0x30c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8041892:	682b      	ldr	r3, [r5, #0]
 8041894:	069a      	lsls	r2, r3, #26
 8041896:	f100 81f0 	bmi.w	8041c7a <HAL_RCC_OscConfig+0x496>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 804189a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 804189c:	2b00      	cmp	r3, #0
 804189e:	f040 8220 	bne.w	8041ce2 <HAL_RCC_OscConfig+0x4fe>
  return HAL_OK;
 80418a2:	2000      	movs	r0, #0
 80418a4:	e7a3      	b.n	80417ee <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80418a6:	6823      	ldr	r3, [r4, #0]
 80418a8:	f043 0308 	orr.w	r3, r3, #8
 80418ac:	6023      	str	r3, [r4, #0]
 80418ae:	6823      	ldr	r3, [r4, #0]
 80418b0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80418b4:	4303      	orrs	r3, r0
 80418b6:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80418b8:	6863      	ldr	r3, [r4, #4]
 80418ba:	6a2a      	ldr	r2, [r5, #32]
 80418bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80418c0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80418c4:	6063      	str	r3, [r4, #4]
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80418c6:	2e00      	cmp	r6, #0
 80418c8:	d1ca      	bne.n	8041860 <HAL_RCC_OscConfig+0x7c>
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80418ca:	f7ff feed 	bl	80416a8 <RCC_SetFlashLatencyFromMSIRange>
 80418ce:	2800      	cmp	r0, #0
 80418d0:	d0c6      	beq.n	8041860 <HAL_RCC_OscConfig+0x7c>
 80418d2:	e78b      	b.n	80417ec <HAL_RCC_OscConfig+0x8>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80418d4:	69eb      	ldr	r3, [r5, #28]
 80418d6:	b333      	cbz	r3, 8041926 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_MSI_ENABLE();
 80418d8:	6823      	ldr	r3, [r4, #0]
 80418da:	f043 0301 	orr.w	r3, r3, #1
 80418de:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80418e0:	f7ff fd08 	bl	80412f4 <HAL_GetTick>
 80418e4:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80418e6:	6823      	ldr	r3, [r4, #0]
 80418e8:	079b      	lsls	r3, r3, #30
 80418ea:	d511      	bpl.n	8041910 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80418ec:	6823      	ldr	r3, [r4, #0]
 80418ee:	f043 0308 	orr.w	r3, r3, #8
 80418f2:	6023      	str	r3, [r4, #0]
 80418f4:	6823      	ldr	r3, [r4, #0]
 80418f6:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80418f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80418fc:	4313      	orrs	r3, r2
 80418fe:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8041900:	6863      	ldr	r3, [r4, #4]
 8041902:	6a2a      	ldr	r2, [r5, #32]
 8041904:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8041908:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804190c:	6063      	str	r3, [r4, #4]
 804190e:	e7b1      	b.n	8041874 <HAL_RCC_OscConfig+0x90>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8041910:	f7ff fcf0 	bl	80412f4 <HAL_GetTick>
 8041914:	eba0 0008 	sub.w	r0, r0, r8
 8041918:	2802      	cmp	r0, #2
 804191a:	d9e4      	bls.n	80418e6 <HAL_RCC_OscConfig+0x102>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 804191c:	6823      	ldr	r3, [r4, #0]
 804191e:	079a      	lsls	r2, r3, #30
 8041920:	d4e1      	bmi.n	80418e6 <HAL_RCC_OscConfig+0x102>
              return HAL_TIMEOUT;
 8041922:	2003      	movs	r0, #3
 8041924:	e763      	b.n	80417ee <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8041926:	6823      	ldr	r3, [r4, #0]
 8041928:	f023 0301 	bic.w	r3, r3, #1
 804192c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 804192e:	f7ff fce1 	bl	80412f4 <HAL_GetTick>
 8041932:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8041934:	6823      	ldr	r3, [r4, #0]
 8041936:	079a      	lsls	r2, r3, #30
 8041938:	d59c      	bpl.n	8041874 <HAL_RCC_OscConfig+0x90>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 804193a:	f7ff fcdb 	bl	80412f4 <HAL_GetTick>
 804193e:	eba0 0008 	sub.w	r0, r0, r8
 8041942:	2802      	cmp	r0, #2
 8041944:	d9f6      	bls.n	8041934 <HAL_RCC_OscConfig+0x150>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8041946:	6823      	ldr	r3, [r4, #0]
 8041948:	0799      	lsls	r1, r3, #30
 804194a:	d4ea      	bmi.n	8041922 <HAL_RCC_OscConfig+0x13e>
 804194c:	e7f2      	b.n	8041934 <HAL_RCC_OscConfig+0x150>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 804194e:	2e08      	cmp	r6, #8
 8041950:	d003      	beq.n	804195a <HAL_RCC_OscConfig+0x176>
 8041952:	2e0c      	cmp	r6, #12
 8041954:	d108      	bne.n	8041968 <HAL_RCC_OscConfig+0x184>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8041956:	2f03      	cmp	r7, #3
 8041958:	d106      	bne.n	8041968 <HAL_RCC_OscConfig+0x184>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 804195a:	6823      	ldr	r3, [r4, #0]
 804195c:	039a      	lsls	r2, r3, #14
 804195e:	d58c      	bpl.n	804187a <HAL_RCC_OscConfig+0x96>
 8041960:	686b      	ldr	r3, [r5, #4]
 8041962:	2b00      	cmp	r3, #0
 8041964:	d189      	bne.n	804187a <HAL_RCC_OscConfig+0x96>
 8041966:	e741      	b.n	80417ec <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8041968:	686b      	ldr	r3, [r5, #4]
 804196a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 804196e:	d114      	bne.n	804199a <HAL_RCC_OscConfig+0x1b6>
 8041970:	6823      	ldr	r3, [r4, #0]
 8041972:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8041976:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8041978:	f7ff fcbc 	bl	80412f4 <HAL_GetTick>
 804197c:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 804197e:	6823      	ldr	r3, [r4, #0]
 8041980:	0399      	lsls	r1, r3, #14
 8041982:	f53f af7a 	bmi.w	804187a <HAL_RCC_OscConfig+0x96>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8041986:	f7ff fcb5 	bl	80412f4 <HAL_GetTick>
 804198a:	eba0 0008 	sub.w	r0, r0, r8
 804198e:	2864      	cmp	r0, #100	@ 0x64
 8041990:	d9f5      	bls.n	804197e <HAL_RCC_OscConfig+0x19a>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8041992:	6823      	ldr	r3, [r4, #0]
 8041994:	039b      	lsls	r3, r3, #14
 8041996:	d5c4      	bpl.n	8041922 <HAL_RCC_OscConfig+0x13e>
 8041998:	e7f1      	b.n	804197e <HAL_RCC_OscConfig+0x19a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 804199a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 804199e:	d104      	bne.n	80419aa <HAL_RCC_OscConfig+0x1c6>
 80419a0:	6823      	ldr	r3, [r4, #0]
 80419a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80419a6:	6023      	str	r3, [r4, #0]
 80419a8:	e7e2      	b.n	8041970 <HAL_RCC_OscConfig+0x18c>
 80419aa:	6822      	ldr	r2, [r4, #0]
 80419ac:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80419b0:	6022      	str	r2, [r4, #0]
 80419b2:	6822      	ldr	r2, [r4, #0]
 80419b4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80419b8:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80419ba:	2b00      	cmp	r3, #0
 80419bc:	d1dc      	bne.n	8041978 <HAL_RCC_OscConfig+0x194>
        tickstart = HAL_GetTick();
 80419be:	f7ff fc99 	bl	80412f4 <HAL_GetTick>
 80419c2:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80419c4:	6823      	ldr	r3, [r4, #0]
 80419c6:	039b      	lsls	r3, r3, #14
 80419c8:	f57f af57 	bpl.w	804187a <HAL_RCC_OscConfig+0x96>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80419cc:	f7ff fc92 	bl	80412f4 <HAL_GetTick>
 80419d0:	eba0 0008 	sub.w	r0, r0, r8
 80419d4:	2864      	cmp	r0, #100	@ 0x64
 80419d6:	d9f5      	bls.n	80419c4 <HAL_RCC_OscConfig+0x1e0>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80419d8:	6823      	ldr	r3, [r4, #0]
 80419da:	039a      	lsls	r2, r3, #14
 80419dc:	d4a1      	bmi.n	8041922 <HAL_RCC_OscConfig+0x13e>
 80419de:	e7f1      	b.n	80419c4 <HAL_RCC_OscConfig+0x1e0>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80419e0:	2e04      	cmp	r6, #4
 80419e2:	d003      	beq.n	80419ec <HAL_RCC_OscConfig+0x208>
 80419e4:	2e0c      	cmp	r6, #12
 80419e6:	d110      	bne.n	8041a0a <HAL_RCC_OscConfig+0x226>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80419e8:	2f02      	cmp	r7, #2
 80419ea:	d10e      	bne.n	8041a0a <HAL_RCC_OscConfig+0x226>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80419ec:	6823      	ldr	r3, [r4, #0]
 80419ee:	055e      	lsls	r6, r3, #21
 80419f0:	d503      	bpl.n	80419fa <HAL_RCC_OscConfig+0x216>
 80419f2:	68eb      	ldr	r3, [r5, #12]
 80419f4:	2b00      	cmp	r3, #0
 80419f6:	f43f aef9 	beq.w	80417ec <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80419fa:	6863      	ldr	r3, [r4, #4]
 80419fc:	692a      	ldr	r2, [r5, #16]
 80419fe:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8041a02:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8041a06:	6063      	str	r3, [r4, #4]
 8041a08:	e73b      	b.n	8041882 <HAL_RCC_OscConfig+0x9e>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8041a0a:	68eb      	ldr	r3, [r5, #12]
 8041a0c:	b1d3      	cbz	r3, 8041a44 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_ENABLE();
 8041a0e:	6823      	ldr	r3, [r4, #0]
 8041a10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8041a14:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8041a16:	f7ff fc6d 	bl	80412f4 <HAL_GetTick>
 8041a1a:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041a1c:	6823      	ldr	r3, [r4, #0]
 8041a1e:	055a      	lsls	r2, r3, #21
 8041a20:	d4eb      	bmi.n	80419fa <HAL_RCC_OscConfig+0x216>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8041a22:	f7ff fc67 	bl	80412f4 <HAL_GetTick>
 8041a26:	1b80      	subs	r0, r0, r6
 8041a28:	2802      	cmp	r0, #2
 8041a2a:	d9f7      	bls.n	8041a1c <HAL_RCC_OscConfig+0x238>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041a2c:	6823      	ldr	r3, [r4, #0]
 8041a2e:	0559      	lsls	r1, r3, #21
 8041a30:	f57f af77 	bpl.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041a34:	e7f2      	b.n	8041a1c <HAL_RCC_OscConfig+0x238>
 8041a36:	bf00      	nop
 8041a38:	40021000 	.word	0x40021000
 8041a3c:	20018004 	.word	0x20018004
 8041a40:	2001800c 	.word	0x2001800c
        __HAL_RCC_HSI_DISABLE();
 8041a44:	6823      	ldr	r3, [r4, #0]
 8041a46:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8041a4a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8041a4c:	f7ff fc52 	bl	80412f4 <HAL_GetTick>
 8041a50:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8041a52:	6823      	ldr	r3, [r4, #0]
 8041a54:	055f      	lsls	r7, r3, #21
 8041a56:	f57f af14 	bpl.w	8041882 <HAL_RCC_OscConfig+0x9e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8041a5a:	f7ff fc4b 	bl	80412f4 <HAL_GetTick>
 8041a5e:	1b80      	subs	r0, r0, r6
 8041a60:	2802      	cmp	r0, #2
 8041a62:	d9f6      	bls.n	8041a52 <HAL_RCC_OscConfig+0x26e>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8041a64:	6823      	ldr	r3, [r4, #0]
 8041a66:	055b      	lsls	r3, r3, #21
 8041a68:	f53f af5b 	bmi.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041a6c:	e7f1      	b.n	8041a52 <HAL_RCC_OscConfig+0x26e>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8041a6e:	696b      	ldr	r3, [r5, #20]
 8041a70:	b32b      	cbz	r3, 8041abe <HAL_RCC_OscConfig+0x2da>
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8041a72:	69ab      	ldr	r3, [r5, #24]
 8041a74:	b9f3      	cbnz	r3, 8041ab4 <HAL_RCC_OscConfig+0x2d0>
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8041a76:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8041a7a:	f023 0310 	bic.w	r3, r3, #16
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8041a7e:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
      __HAL_RCC_LSI_ENABLE();
 8041a82:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8041a86:	f043 0301 	orr.w	r3, r3, #1
 8041a8a:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8041a8e:	f7ff fc31 	bl	80412f4 <HAL_GetTick>
 8041a92:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8041a94:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8041a98:	079b      	lsls	r3, r3, #30
 8041a9a:	f53f aef6 	bmi.w	804188a <HAL_RCC_OscConfig+0xa6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8041a9e:	f7ff fc29 	bl	80412f4 <HAL_GetTick>
 8041aa2:	1b80      	subs	r0, r0, r6
 8041aa4:	2807      	cmp	r0, #7
 8041aa6:	d9f5      	bls.n	8041a94 <HAL_RCC_OscConfig+0x2b0>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8041aa8:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8041aac:	079a      	lsls	r2, r3, #30
 8041aae:	f57f af38 	bpl.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041ab2:	e7ef      	b.n	8041a94 <HAL_RCC_OscConfig+0x2b0>
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8041ab4:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8041ab8:	f043 0310 	orr.w	r3, r3, #16
 8041abc:	e7df      	b.n	8041a7e <HAL_RCC_OscConfig+0x29a>
      __HAL_RCC_LSI_DISABLE();
 8041abe:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8041ac2:	f023 0301 	bic.w	r3, r3, #1
 8041ac6:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8041aca:	f7ff fc13 	bl	80412f4 <HAL_GetTick>
 8041ace:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8041ad0:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8041ad4:	0799      	lsls	r1, r3, #30
 8041ad6:	f57f aed8 	bpl.w	804188a <HAL_RCC_OscConfig+0xa6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8041ada:	f7ff fc0b 	bl	80412f4 <HAL_GetTick>
 8041ade:	1b80      	subs	r0, r0, r6
 8041ae0:	2807      	cmp	r0, #7
 8041ae2:	d9f5      	bls.n	8041ad0 <HAL_RCC_OscConfig+0x2ec>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8041ae4:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8041ae8:	079f      	lsls	r7, r3, #30
 8041aea:	f53f af1a 	bmi.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041aee:	e7ef      	b.n	8041ad0 <HAL_RCC_OscConfig+0x2ec>
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8041af0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8041af2:	00da      	lsls	r2, r3, #3
 8041af4:	d443      	bmi.n	8041b7e <HAL_RCC_OscConfig+0x39a>
      pwrclkchanged = SET;
 8041af6:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8041af8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8041afa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8041afe:	65a3      	str	r3, [r4, #88]	@ 0x58
 8041b00:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8041b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8041b06:	9301      	str	r3, [sp, #4]
 8041b08:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041b0a:	4ea7      	ldr	r6, [pc, #668]	@ (8041da8 <HAL_RCC_OscConfig+0x5c4>)
 8041b0c:	6833      	ldr	r3, [r6, #0]
 8041b0e:	05db      	lsls	r3, r3, #23
 8041b10:	d537      	bpl.n	8041b82 <HAL_RCC_OscConfig+0x39e>
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8041b12:	68ab      	ldr	r3, [r5, #8]
 8041b14:	07d8      	lsls	r0, r3, #31
 8041b16:	d449      	bmi.n	8041bac <HAL_RCC_OscConfig+0x3c8>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8041b18:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8041b1c:	f022 0201 	bic.w	r2, r2, #1
 8041b20:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8041b24:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8041b28:	f022 0204 	bic.w	r2, r2, #4
 8041b2c:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8041b30:	2b00      	cmp	r3, #0
 8041b32:	d14a      	bne.n	8041bca <HAL_RCC_OscConfig+0x3e6>
      tickstart = HAL_GetTick();
 8041b34:	f7ff fbde 	bl	80412f4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041b38:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8041b3c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8041b3e:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041b42:	0799      	lsls	r1, r3, #30
 8041b44:	f100 808d 	bmi.w	8041c62 <HAL_RCC_OscConfig+0x47e>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8041b48:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041b4c:	061a      	lsls	r2, r3, #24
 8041b4e:	d555      	bpl.n	8041bfc <HAL_RCC_OscConfig+0x418>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041b50:	f241 3888 	movw	r8, #5000	@ 0x1388
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8041b54:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041b58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8041b5c:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041b60:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041b64:	0519      	lsls	r1, r3, #20
 8041b66:	d549      	bpl.n	8041bfc <HAL_RCC_OscConfig+0x418>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041b68:	f7ff fbc4 	bl	80412f4 <HAL_GetTick>
 8041b6c:	1b80      	subs	r0, r0, r6
 8041b6e:	4540      	cmp	r0, r8
 8041b70:	d9f6      	bls.n	8041b60 <HAL_RCC_OscConfig+0x37c>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041b72:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041b76:	051b      	lsls	r3, r3, #20
 8041b78:	f53f aed3 	bmi.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041b7c:	e7f0      	b.n	8041b60 <HAL_RCC_OscConfig+0x37c>
    FlagStatus       pwrclkchanged = RESET;
 8041b7e:	2700      	movs	r7, #0
 8041b80:	e7c3      	b.n	8041b0a <HAL_RCC_OscConfig+0x326>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8041b82:	6833      	ldr	r3, [r6, #0]
 8041b84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8041b88:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8041b8a:	f7ff fbb3 	bl	80412f4 <HAL_GetTick>
 8041b8e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041b90:	6833      	ldr	r3, [r6, #0]
 8041b92:	05da      	lsls	r2, r3, #23
 8041b94:	d4bd      	bmi.n	8041b12 <HAL_RCC_OscConfig+0x32e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8041b96:	f7ff fbad 	bl	80412f4 <HAL_GetTick>
 8041b9a:	eba0 0008 	sub.w	r0, r0, r8
 8041b9e:	2802      	cmp	r0, #2
 8041ba0:	d9f6      	bls.n	8041b90 <HAL_RCC_OscConfig+0x3ac>
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041ba2:	6833      	ldr	r3, [r6, #0]
 8041ba4:	05d9      	lsls	r1, r3, #23
 8041ba6:	f57f aebc 	bpl.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041baa:	e7f1      	b.n	8041b90 <HAL_RCC_OscConfig+0x3ac>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8041bac:	f013 0f04 	tst.w	r3, #4
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8041bb0:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041bb4:	bf1e      	ittt	ne
 8041bb6:	f043 0304 	orrne.w	r3, r3, #4
 8041bba:	f8c4 3090 	strne.w	r3, [r4, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8041bbe:	f8d4 3090 	ldrne.w	r3, [r4, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8041bc2:	f043 0301 	orr.w	r3, r3, #1
 8041bc6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8041bca:	f7ff fb93 	bl	80412f4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041bce:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8041bd2:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8041bd4:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041bd8:	0799      	lsls	r1, r3, #30
 8041bda:	d517      	bpl.n	8041c0c <HAL_RCC_OscConfig+0x428>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8041bdc:	68ab      	ldr	r3, [r5, #8]
 8041bde:	f013 0f80 	tst.w	r3, #128	@ 0x80
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8041be2:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8041be6:	d027      	beq.n	8041c38 <HAL_RCC_OscConfig+0x454>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041be8:	f241 3888 	movw	r8, #5000	@ 0x1388
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8041bec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8041bf0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8041bf4:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041bf8:	051b      	lsls	r3, r3, #20
 8041bfa:	d512      	bpl.n	8041c22 <HAL_RCC_OscConfig+0x43e>
    if (pwrclkchanged == SET)
 8041bfc:	2f00      	cmp	r7, #0
 8041bfe:	f43f ae48 	beq.w	8041892 <HAL_RCC_OscConfig+0xae>
      __HAL_RCC_PWR_CLK_DISABLE();
 8041c02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8041c04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8041c08:	65a3      	str	r3, [r4, #88]	@ 0x58
 8041c0a:	e642      	b.n	8041892 <HAL_RCC_OscConfig+0xae>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041c0c:	f7ff fb72 	bl	80412f4 <HAL_GetTick>
 8041c10:	1b80      	subs	r0, r0, r6
 8041c12:	4540      	cmp	r0, r8
 8041c14:	d9de      	bls.n	8041bd4 <HAL_RCC_OscConfig+0x3f0>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8041c16:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041c1a:	079b      	lsls	r3, r3, #30
 8041c1c:	f57f ae81 	bpl.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041c20:	e7d8      	b.n	8041bd4 <HAL_RCC_OscConfig+0x3f0>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041c22:	f7ff fb67 	bl	80412f4 <HAL_GetTick>
 8041c26:	1b80      	subs	r0, r0, r6
 8041c28:	4540      	cmp	r0, r8
 8041c2a:	d9e3      	bls.n	8041bf4 <HAL_RCC_OscConfig+0x410>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8041c2c:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041c30:	051a      	lsls	r2, r3, #20
 8041c32:	f57f ae76 	bpl.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041c36:	e7dd      	b.n	8041bf4 <HAL_RCC_OscConfig+0x410>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041c38:	f241 3888 	movw	r8, #5000	@ 0x1388
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8041c3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8041c40:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041c44:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041c48:	051a      	lsls	r2, r3, #20
 8041c4a:	d5d7      	bpl.n	8041bfc <HAL_RCC_OscConfig+0x418>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041c4c:	f7ff fb52 	bl	80412f4 <HAL_GetTick>
 8041c50:	1b80      	subs	r0, r0, r6
 8041c52:	4540      	cmp	r0, r8
 8041c54:	d9f6      	bls.n	8041c44 <HAL_RCC_OscConfig+0x460>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041c56:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041c5a:	0519      	lsls	r1, r3, #20
 8041c5c:	f53f ae61 	bmi.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041c60:	e7f0      	b.n	8041c44 <HAL_RCC_OscConfig+0x460>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041c62:	f7ff fb47 	bl	80412f4 <HAL_GetTick>
 8041c66:	1b80      	subs	r0, r0, r6
 8041c68:	4540      	cmp	r0, r8
 8041c6a:	f67f af68 	bls.w	8041b3e <HAL_RCC_OscConfig+0x35a>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8041c6e:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8041c72:	079b      	lsls	r3, r3, #30
 8041c74:	f53f ae55 	bmi.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041c78:	e761      	b.n	8041b3e <HAL_RCC_OscConfig+0x35a>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8041c7a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8041c7c:	b1c3      	cbz	r3, 8041cb0 <HAL_RCC_OscConfig+0x4cc>
      __HAL_RCC_HSI48_ENABLE();
 8041c7e:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8041c82:	f043 0301 	orr.w	r3, r3, #1
 8041c86:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8041c8a:	f7ff fb33 	bl	80412f4 <HAL_GetTick>
 8041c8e:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8041c90:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8041c94:	079f      	lsls	r7, r3, #30
 8041c96:	f53f ae00 	bmi.w	804189a <HAL_RCC_OscConfig+0xb6>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8041c9a:	f7ff fb2b 	bl	80412f4 <HAL_GetTick>
 8041c9e:	1b80      	subs	r0, r0, r6
 8041ca0:	2802      	cmp	r0, #2
 8041ca2:	d9f5      	bls.n	8041c90 <HAL_RCC_OscConfig+0x4ac>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8041ca4:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8041ca8:	079b      	lsls	r3, r3, #30
 8041caa:	f57f ae3a 	bpl.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041cae:	e7ef      	b.n	8041c90 <HAL_RCC_OscConfig+0x4ac>
      __HAL_RCC_HSI48_DISABLE();
 8041cb0:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8041cb4:	f023 0301 	bic.w	r3, r3, #1
 8041cb8:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8041cbc:	f7ff fb1a 	bl	80412f4 <HAL_GetTick>
 8041cc0:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8041cc2:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8041cc6:	079a      	lsls	r2, r3, #30
 8041cc8:	f57f ade7 	bpl.w	804189a <HAL_RCC_OscConfig+0xb6>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8041ccc:	f7ff fb12 	bl	80412f4 <HAL_GetTick>
 8041cd0:	1b80      	subs	r0, r0, r6
 8041cd2:	2802      	cmp	r0, #2
 8041cd4:	d9f5      	bls.n	8041cc2 <HAL_RCC_OscConfig+0x4de>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8041cd6:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8041cda:	0799      	lsls	r1, r3, #30
 8041cdc:	f53f ae21 	bmi.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041ce0:	e7ef      	b.n	8041cc2 <HAL_RCC_OscConfig+0x4de>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8041ce2:	68a2      	ldr	r2, [r4, #8]
 8041ce4:	f002 020c 	and.w	r2, r2, #12
 8041ce8:	2a0c      	cmp	r2, #12
 8041cea:	d063      	beq.n	8041db4 <HAL_RCC_OscConfig+0x5d0>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8041cec:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8041cee:	6823      	ldr	r3, [r4, #0]
 8041cf0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8041cf4:	6023      	str	r3, [r4, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8041cf6:	d142      	bne.n	8041d7e <HAL_RCC_OscConfig+0x59a>
        tickstart = HAL_GetTick();
 8041cf8:	f7ff fafc 	bl	80412f4 <HAL_GetTick>
 8041cfc:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041cfe:	6823      	ldr	r3, [r4, #0]
 8041d00:	019f      	lsls	r7, r3, #6
 8041d02:	d432      	bmi.n	8041d6a <HAL_RCC_OscConfig+0x586>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8041d04:	68e2      	ldr	r2, [r4, #12]
 8041d06:	4b29      	ldr	r3, [pc, #164]	@ (8041dac <HAL_RCC_OscConfig+0x5c8>)
 8041d08:	4013      	ands	r3, r2
 8041d0a:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8041d0c:	4313      	orrs	r3, r2
 8041d0e:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 8041d10:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8041d14:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 8041d16:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8041d1a:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8041d1c:	3a01      	subs	r2, #1
 8041d1e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8041d22:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8041d24:	0852      	lsrs	r2, r2, #1
 8041d26:	3a01      	subs	r2, #1
 8041d28:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8041d2c:	6c6a      	ldr	r2, [r5, #68]	@ 0x44
 8041d2e:	0852      	lsrs	r2, r2, #1
 8041d30:	3a01      	subs	r2, #1
 8041d32:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8041d36:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8041d38:	6823      	ldr	r3, [r4, #0]
 8041d3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8041d3e:	6023      	str	r3, [r4, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8041d40:	68e3      	ldr	r3, [r4, #12]
 8041d42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8041d46:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8041d48:	f7ff fad4 	bl	80412f4 <HAL_GetTick>
 8041d4c:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8041d4e:	6823      	ldr	r3, [r4, #0]
 8041d50:	0199      	lsls	r1, r3, #6
 8041d52:	f53f ada6 	bmi.w	80418a2 <HAL_RCC_OscConfig+0xbe>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041d56:	f7ff facd 	bl	80412f4 <HAL_GetTick>
 8041d5a:	1b40      	subs	r0, r0, r5
 8041d5c:	2802      	cmp	r0, #2
 8041d5e:	d9f6      	bls.n	8041d4e <HAL_RCC_OscConfig+0x56a>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8041d60:	6823      	ldr	r3, [r4, #0]
 8041d62:	0198      	lsls	r0, r3, #6
 8041d64:	f57f addd 	bpl.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041d68:	e7f1      	b.n	8041d4e <HAL_RCC_OscConfig+0x56a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041d6a:	f7ff fac3 	bl	80412f4 <HAL_GetTick>
 8041d6e:	1b80      	subs	r0, r0, r6
 8041d70:	2802      	cmp	r0, #2
 8041d72:	d9c4      	bls.n	8041cfe <HAL_RCC_OscConfig+0x51a>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041d74:	6823      	ldr	r3, [r4, #0]
 8041d76:	019b      	lsls	r3, r3, #6
 8041d78:	f53f add3 	bmi.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041d7c:	e7bf      	b.n	8041cfe <HAL_RCC_OscConfig+0x51a>
        tickstart = HAL_GetTick();
 8041d7e:	f7ff fab9 	bl	80412f4 <HAL_GetTick>
 8041d82:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041d84:	6823      	ldr	r3, [r4, #0]
 8041d86:	019b      	lsls	r3, r3, #6
 8041d88:	d404      	bmi.n	8041d94 <HAL_RCC_OscConfig+0x5b0>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8041d8a:	68e2      	ldr	r2, [r4, #12]
 8041d8c:	4b08      	ldr	r3, [pc, #32]	@ (8041db0 <HAL_RCC_OscConfig+0x5cc>)
 8041d8e:	4013      	ands	r3, r2
 8041d90:	60e3      	str	r3, [r4, #12]
 8041d92:	e586      	b.n	80418a2 <HAL_RCC_OscConfig+0xbe>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041d94:	f7ff faae 	bl	80412f4 <HAL_GetTick>
 8041d98:	1b40      	subs	r0, r0, r5
 8041d9a:	2802      	cmp	r0, #2
 8041d9c:	d9f2      	bls.n	8041d84 <HAL_RCC_OscConfig+0x5a0>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041d9e:	6823      	ldr	r3, [r4, #0]
 8041da0:	019a      	lsls	r2, r3, #6
 8041da2:	f53f adbe 	bmi.w	8041922 <HAL_RCC_OscConfig+0x13e>
 8041da6:	e7ed      	b.n	8041d84 <HAL_RCC_OscConfig+0x5a0>
 8041da8:	40007000 	.word	0x40007000
 8041dac:	019f800c 	.word	0x019f800c
 8041db0:	feeefffc 	.word	0xfeeefffc
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8041db4:	2b01      	cmp	r3, #1
 8041db6:	f43f ad19 	beq.w	80417ec <HAL_RCC_OscConfig+0x8>
        pll_config = RCC->PLLCFGR;
 8041dba:	68e3      	ldr	r3, [r4, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8041dbc:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8041dbe:	f003 0103 	and.w	r1, r3, #3
 8041dc2:	4291      	cmp	r1, r2
 8041dc4:	f47f ad12 	bne.w	80417ec <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8041dc8:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8041dca:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8041dce:	3901      	subs	r1, #1
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8041dd0:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8041dd4:	f47f ad0a 	bne.w	80417ec <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8041dd8:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8041dda:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8041dde:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8041de2:	f47f ad03 	bne.w	80417ec <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8041de6:	6be9      	ldr	r1, [r5, #60]	@ 0x3c
 8041de8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8041dec:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8041df0:	f47f acfc 	bne.w	80417ec <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8041df4:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8041df6:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8041dfa:	0852      	lsrs	r2, r2, #1
 8041dfc:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8041dfe:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8041e02:	f47f acf3 	bne.w	80417ec <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8041e06:	6c6a      	ldr	r2, [r5, #68]	@ 0x44
 8041e08:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8041e0c:	0852      	lsrs	r2, r2, #1
 8041e0e:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8041e10:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8041e14:	bf14      	ite	ne
 8041e16:	2001      	movne	r0, #1
 8041e18:	2000      	moveq	r0, #0
 8041e1a:	e4e8      	b.n	80417ee <HAL_RCC_OscConfig+0xa>

08041e1c <HAL_RCC_ClockConfig>:
{
 8041e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8041e20:	460e      	mov	r6, r1
  if (RCC_ClkInitStruct == NULL)
 8041e22:	4605      	mov	r5, r0
 8041e24:	b910      	cbnz	r0, 8041e2c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8041e26:	2001      	movs	r0, #1
}
 8041e28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8041e2c:	4a6f      	ldr	r2, [pc, #444]	@ (8041fec <HAL_RCC_ClockConfig+0x1d0>)
 8041e2e:	6813      	ldr	r3, [r2, #0]
 8041e30:	f003 030f 	and.w	r3, r3, #15
 8041e34:	428b      	cmp	r3, r1
 8041e36:	d332      	bcc.n	8041e9e <HAL_RCC_ClockConfig+0x82>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8041e38:	6829      	ldr	r1, [r5, #0]
 8041e3a:	0788      	lsls	r0, r1, #30
 8041e3c:	d43a      	bmi.n	8041eb4 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8041e3e:	07c9      	lsls	r1, r1, #31
 8041e40:	d575      	bpl.n	8041f2e <HAL_RCC_ClockConfig+0x112>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8041e42:	686f      	ldr	r7, [r5, #4]
 8041e44:	4c6a      	ldr	r4, [pc, #424]	@ (8041ff0 <HAL_RCC_ClockConfig+0x1d4>)
 8041e46:	2f03      	cmp	r7, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8041e48:	6823      	ldr	r3, [r4, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8041e4a:	f040 809b 	bne.w	8041f84 <HAL_RCC_ClockConfig+0x168>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8041e4e:	019a      	lsls	r2, r3, #6
 8041e50:	d5e9      	bpl.n	8041e26 <HAL_RCC_ClockConfig+0xa>
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8041e52:	68e3      	ldr	r3, [r4, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8041e54:	68e2      	ldr	r2, [r4, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8041e56:	f003 0303 	and.w	r3, r3, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8041e5a:	f3c2 1203 	ubfx	r2, r2, #4, #4

  switch (pllsource)
 8041e5e:	2b02      	cmp	r3, #2
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8041e60:	f102 0201 	add.w	r2, r2, #1
  switch (pllsource)
 8041e64:	d033      	beq.n	8041ece <HAL_RCC_ClockConfig+0xb2>
 8041e66:	2b03      	cmp	r3, #3
 8041e68:	d031      	beq.n	8041ece <HAL_RCC_ClockConfig+0xb2>
 8041e6a:	2b01      	cmp	r3, #1
 8041e6c:	d037      	beq.n	8041ede <HAL_RCC_ClockConfig+0xc2>
 8041e6e:	2300      	movs	r3, #0
      /* unexpected */
      pllvco = 0;
      break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8041e70:	68e2      	ldr	r2, [r4, #12]
 8041e72:	f3c2 6241 	ubfx	r2, r2, #25, #2
 8041e76:	3201      	adds	r2, #1
 8041e78:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco / pllr;
 8041e7a:	fbb3 f3f2 	udiv	r3, r3, r2
      if (pllfreq > 80000000U)
 8041e7e:	4a5d      	ldr	r2, [pc, #372]	@ (8041ff4 <HAL_RCC_ClockConfig+0x1d8>)
 8041e80:	4293      	cmp	r3, r2
      if (pllfreq > 80000000U)
 8041e82:	d93a      	bls.n	8041efa <HAL_RCC_ClockConfig+0xde>
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8041e84:	68a3      	ldr	r3, [r4, #8]
 8041e86:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 8041e8a:	d136      	bne.n	8041efa <HAL_RCC_ClockConfig+0xde>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8041e8c:	68a3      	ldr	r3, [r4, #8]
          hpre = RCC_SYSCLK_DIV2;
 8041e8e:	f04f 0880 	mov.w	r8, #128	@ 0x80
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8041e92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8041e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8041e9a:	60a3      	str	r3, [r4, #8]
          hpre = RCC_SYSCLK_DIV2;
 8041e9c:	e02f      	b.n	8041efe <HAL_RCC_ClockConfig+0xe2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8041e9e:	6813      	ldr	r3, [r2, #0]
 8041ea0:	f023 030f 	bic.w	r3, r3, #15
 8041ea4:	430b      	orrs	r3, r1
 8041ea6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8041ea8:	6813      	ldr	r3, [r2, #0]
 8041eaa:	f003 030f 	and.w	r3, r3, #15
 8041eae:	428b      	cmp	r3, r1
 8041eb0:	d1b9      	bne.n	8041e26 <HAL_RCC_ClockConfig+0xa>
 8041eb2:	e7c1      	b.n	8041e38 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8041eb4:	4a4e      	ldr	r2, [pc, #312]	@ (8041ff0 <HAL_RCC_ClockConfig+0x1d4>)
 8041eb6:	68a8      	ldr	r0, [r5, #8]
 8041eb8:	6893      	ldr	r3, [r2, #8]
 8041eba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8041ebe:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8041ec0:	bf81      	itttt	hi
 8041ec2:	6893      	ldrhi	r3, [r2, #8]
 8041ec4:	f023 03f0 	bichi.w	r3, r3, #240	@ 0xf0
 8041ec8:	4303      	orrhi	r3, r0
 8041eca:	6093      	strhi	r3, [r2, #8]
 8041ecc:	e7b7      	b.n	8041e3e <HAL_RCC_ClockConfig+0x22>
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8041ece:	494a      	ldr	r1, [pc, #296]	@ (8041ff8 <HAL_RCC_ClockConfig+0x1dc>)
 8041ed0:	68e3      	ldr	r3, [r4, #12]
 8041ed2:	fbb1 f2f2 	udiv	r2, r1, r2
 8041ed6:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8041eda:	4353      	muls	r3, r2
      break;
 8041edc:	e7c8      	b.n	8041e70 <HAL_RCC_ClockConfig+0x54>
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8041ede:	6823      	ldr	r3, [r4, #0]
        pllvco = MSIRangeTable[msirange];
 8041ee0:	4a46      	ldr	r2, [pc, #280]	@ (8041ffc <HAL_RCC_ClockConfig+0x1e0>)
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8041ee2:	071b      	lsls	r3, r3, #28
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8041ee4:	bf55      	itete	pl
 8041ee6:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	@ 0x94
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8041eea:	6823      	ldrmi	r3, [r4, #0]
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8041eec:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8041ef0:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
        pllvco = MSIRangeTable[msirange];
 8041ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        break;
 8041ef8:	e7ba      	b.n	8041e70 <HAL_RCC_ClockConfig+0x54>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8041efa:	f04f 0800 	mov.w	r8, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8041efe:	68a3      	ldr	r3, [r4, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8041f00:	f241 3988 	movw	r9, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8041f04:	f023 0303 	bic.w	r3, r3, #3
 8041f08:	433b      	orrs	r3, r7
 8041f0a:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8041f0c:	f7ff f9f2 	bl	80412f4 <HAL_GetTick>
 8041f10:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8041f12:	68a3      	ldr	r3, [r4, #8]
 8041f14:	686a      	ldr	r2, [r5, #4]
 8041f16:	f003 030c 	and.w	r3, r3, #12
 8041f1a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8041f1e:	d143      	bne.n	8041fa8 <HAL_RCC_ClockConfig+0x18c>
  if(hpre == RCC_SYSCLK_DIV2)
 8041f20:	f1b8 0f00 	cmp.w	r8, #0
 8041f24:	d003      	beq.n	8041f2e <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8041f26:	68a3      	ldr	r3, [r4, #8]
 8041f28:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8041f2c:	60a3      	str	r3, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8041f2e:	6829      	ldr	r1, [r5, #0]
 8041f30:	0788      	lsls	r0, r1, #30
 8041f32:	d50b      	bpl.n	8041f4c <HAL_RCC_ClockConfig+0x130>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8041f34:	4a2e      	ldr	r2, [pc, #184]	@ (8041ff0 <HAL_RCC_ClockConfig+0x1d4>)
 8041f36:	68a8      	ldr	r0, [r5, #8]
 8041f38:	6893      	ldr	r3, [r2, #8]
 8041f3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8041f3e:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8041f40:	bf3f      	itttt	cc
 8041f42:	6893      	ldrcc	r3, [r2, #8]
 8041f44:	f023 03f0 	biccc.w	r3, r3, #240	@ 0xf0
 8041f48:	4303      	orrcc	r3, r0
 8041f4a:	6093      	strcc	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8041f4c:	4a27      	ldr	r2, [pc, #156]	@ (8041fec <HAL_RCC_ClockConfig+0x1d0>)
 8041f4e:	6813      	ldr	r3, [r2, #0]
 8041f50:	f003 030f 	and.w	r3, r3, #15
 8041f54:	42b3      	cmp	r3, r6
 8041f56:	d835      	bhi.n	8041fc4 <HAL_RCC_ClockConfig+0x1a8>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8041f58:	074a      	lsls	r2, r1, #29
 8041f5a:	d43f      	bmi.n	8041fdc <HAL_RCC_ClockConfig+0x1c0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8041f5c:	070b      	lsls	r3, r1, #28
 8041f5e:	d507      	bpl.n	8041f70 <HAL_RCC_ClockConfig+0x154>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8041f60:	4a23      	ldr	r2, [pc, #140]	@ (8041ff0 <HAL_RCC_ClockConfig+0x1d4>)
 8041f62:	6929      	ldr	r1, [r5, #16]
 8041f64:	6893      	ldr	r3, [r2, #8]
 8041f66:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8041f6a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8041f6e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8041f70:	f7ff fc28 	bl	80417c4 <HAL_RCC_GetHCLKFreq>
 8041f74:	4b22      	ldr	r3, [pc, #136]	@ (8042000 <HAL_RCC_ClockConfig+0x1e4>)
 8041f76:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8041f78:	4b22      	ldr	r3, [pc, #136]	@ (8042004 <HAL_RCC_ClockConfig+0x1e8>)
 8041f7a:	6818      	ldr	r0, [r3, #0]
}
 8041f7c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8041f80:	f7ff b8de 	b.w	8041140 <HAL_InitTick>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8041f84:	2f02      	cmp	r7, #2
 8041f86:	d108      	bne.n	8041f9a <HAL_RCC_ClockConfig+0x17e>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8041f88:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041f8c:	f43f af4b 	beq.w	8041e26 <HAL_RCC_ClockConfig+0xa>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8041f90:	f7ff fbca 	bl	8041728 <HAL_RCC_GetSysClockFreq>
      if (pllfreq > 80000000U)
 8041f94:	4b17      	ldr	r3, [pc, #92]	@ (8041ff4 <HAL_RCC_ClockConfig+0x1d8>)
 8041f96:	4298      	cmp	r0, r3
 8041f98:	e773      	b.n	8041e82 <HAL_RCC_ClockConfig+0x66>
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8041f9a:	b917      	cbnz	r7, 8041fa2 <HAL_RCC_ClockConfig+0x186>
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8041f9c:	f013 0f02 	tst.w	r3, #2
 8041fa0:	e7f4      	b.n	8041f8c <HAL_RCC_ClockConfig+0x170>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041fa2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8041fa6:	e7f1      	b.n	8041f8c <HAL_RCC_ClockConfig+0x170>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8041fa8:	f7ff f9a4 	bl	80412f4 <HAL_GetTick>
 8041fac:	1bc0      	subs	r0, r0, r7
 8041fae:	4548      	cmp	r0, r9
 8041fb0:	d9af      	bls.n	8041f12 <HAL_RCC_ClockConfig+0xf6>
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8041fb2:	68a3      	ldr	r3, [r4, #8]
 8041fb4:	686a      	ldr	r2, [r5, #4]
 8041fb6:	f003 030c 	and.w	r3, r3, #12
 8041fba:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8041fbe:	d0a8      	beq.n	8041f12 <HAL_RCC_ClockConfig+0xf6>
          return HAL_TIMEOUT;
 8041fc0:	2003      	movs	r0, #3
 8041fc2:	e731      	b.n	8041e28 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8041fc4:	6813      	ldr	r3, [r2, #0]
 8041fc6:	f023 030f 	bic.w	r3, r3, #15
 8041fca:	4333      	orrs	r3, r6
 8041fcc:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8041fce:	6813      	ldr	r3, [r2, #0]
 8041fd0:	f003 030f 	and.w	r3, r3, #15
 8041fd4:	42b3      	cmp	r3, r6
 8041fd6:	f47f af26 	bne.w	8041e26 <HAL_RCC_ClockConfig+0xa>
 8041fda:	e7bd      	b.n	8041f58 <HAL_RCC_ClockConfig+0x13c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8041fdc:	4a04      	ldr	r2, [pc, #16]	@ (8041ff0 <HAL_RCC_ClockConfig+0x1d4>)
 8041fde:	68e8      	ldr	r0, [r5, #12]
 8041fe0:	6893      	ldr	r3, [r2, #8]
 8041fe2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8041fe6:	4303      	orrs	r3, r0
 8041fe8:	6093      	str	r3, [r2, #8]
 8041fea:	e7b7      	b.n	8041f5c <HAL_RCC_ClockConfig+0x140>
 8041fec:	40022000 	.word	0x40022000
 8041ff0:	40021000 	.word	0x40021000
 8041ff4:	04c4b400 	.word	0x04c4b400
 8041ff8:	00f42400 	.word	0x00f42400
 8041ffc:	080461f0 	.word	0x080461f0
 8042000:	20018004 	.word	0x20018004
 8042004:	2001800c 	.word	0x2001800c

08042008 <HAL_RCC_GetPCLK1Freq>:
{
 8042008:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 804200a:	f7ff fbdb 	bl	80417c4 <HAL_RCC_GetHCLKFreq>
 804200e:	4b04      	ldr	r3, [pc, #16]	@ (8042020 <HAL_RCC_GetPCLK1Freq+0x18>)
 8042010:	4a04      	ldr	r2, [pc, #16]	@ (8042024 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8042012:	689b      	ldr	r3, [r3, #8]
 8042014:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8042018:	5cd3      	ldrb	r3, [r2, r3]
}
 804201a:	40d8      	lsrs	r0, r3
 804201c:	bd08      	pop	{r3, pc}
 804201e:	bf00      	nop
 8042020:	40021000 	.word	0x40021000
 8042024:	08046230 	.word	0x08046230

08042028 <HAL_RCC_GetPCLK2Freq>:
{
 8042028:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 804202a:	f7ff fbcb 	bl	80417c4 <HAL_RCC_GetHCLKFreq>
 804202e:	4b04      	ldr	r3, [pc, #16]	@ (8042040 <HAL_RCC_GetPCLK2Freq+0x18>)
 8042030:	4a04      	ldr	r2, [pc, #16]	@ (8042044 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8042032:	689b      	ldr	r3, [r3, #8]
 8042034:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8042038:	5cd3      	ldrb	r3, [r2, r3]
}
 804203a:	40d8      	lsrs	r0, r3
 804203c:	bd08      	pop	{r3, pc}
 804203e:	bf00      	nop
 8042040:	40021000 	.word	0x40021000
 8042044:	08046230 	.word	0x08046230

08042048 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8042048:	230f      	movs	r3, #15
 804204a:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 804204c:	4b0b      	ldr	r3, [pc, #44]	@ (804207c <HAL_RCC_GetClockConfig+0x34>)
 804204e:	689a      	ldr	r2, [r3, #8]
 8042050:	f002 0203 	and.w	r2, r2, #3
 8042054:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8042056:	689a      	ldr	r2, [r3, #8]
 8042058:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 804205c:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 804205e:	689a      	ldr	r2, [r3, #8]
 8042060:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8042064:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8042066:	689b      	ldr	r3, [r3, #8]
 8042068:	08db      	lsrs	r3, r3, #3
 804206a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 804206e:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8042070:	4b03      	ldr	r3, [pc, #12]	@ (8042080 <HAL_RCC_GetClockConfig+0x38>)
 8042072:	681b      	ldr	r3, [r3, #0]
 8042074:	f003 030f 	and.w	r3, r3, #15
 8042078:	600b      	str	r3, [r1, #0]
}
 804207a:	4770      	bx	lr
 804207c:	40021000 	.word	0x40021000
 8042080:	40022000 	.word	0x40022000

08042084 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8042084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8042086:	4605      	mov	r5, r0
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 8042088:	6800      	ldr	r0, [r0, #0]
{
 804208a:	460f      	mov	r7, r1
  switch (pPllSai1->PLLSAI1Source)
 804208c:	2802      	cmp	r0, #2
 804208e:	d02f      	beq.n	80420f0 <RCCEx_PLLSAI1_Config+0x6c>
 8042090:	2803      	cmp	r0, #3
 8042092:	d034      	beq.n	80420fe <RCCEx_PLLSAI1_Config+0x7a>
 8042094:	2801      	cmp	r0, #1
 8042096:	d130      	bne.n	80420fa <RCCEx_PLLSAI1_Config+0x76>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8042098:	4b33      	ldr	r3, [pc, #204]	@ (8042168 <RCCEx_PLLSAI1_Config+0xe4>)
 804209a:	681b      	ldr	r3, [r3, #0]
 804209c:	079c      	lsls	r4, r3, #30
 804209e:	d534      	bpl.n	804210a <RCCEx_PLLSAI1_Config+0x86>
  }

  if (status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80420a0:	4c31      	ldr	r4, [pc, #196]	@ (8042168 <RCCEx_PLLSAI1_Config+0xe4>)
 80420a2:	6823      	ldr	r3, [r4, #0]
 80420a4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80420a8:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80420aa:	f7ff f923 	bl	80412f4 <HAL_GetTick>
 80420ae:	4606      	mov	r6, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80420b0:	6823      	ldr	r3, [r4, #0]
 80420b2:	0119      	lsls	r1, r3, #4
 80420b4:	d507      	bpl.n	80420c6 <RCCEx_PLLSAI1_Config+0x42>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80420b6:	f7ff f91d 	bl	80412f4 <HAL_GetTick>
 80420ba:	1b80      	subs	r0, r0, r6
 80420bc:	2802      	cmp	r0, #2
 80420be:	d9f7      	bls.n	80420b0 <RCCEx_PLLSAI1_Config+0x2c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80420c0:	6823      	ldr	r3, [r4, #0]
 80420c2:	0118      	lsls	r0, r3, #4
 80420c4:	d420      	bmi.n	8042108 <RCCEx_PLLSAI1_Config+0x84>
      if (Divider == DIVIDER_P_UPDATE)
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80420c6:	686a      	ldr	r2, [r5, #4]
 80420c8:	68a8      	ldr	r0, [r5, #8]
 80420ca:	3a01      	subs	r2, #1
 80420cc:	682e      	ldr	r6, [r5, #0]
 80420ce:	0200      	lsls	r0, r0, #8
 80420d0:	0112      	lsls	r2, r2, #4
      if (Divider == DIVIDER_P_UPDATE)
 80420d2:	b1df      	cbz	r7, 804210c <RCCEx_PLLSAI1_Config+0x88>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 80420d4:	2f01      	cmp	r7, #1
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80420d6:	6927      	ldr	r7, [r4, #16]
      else if (Divider == DIVIDER_Q_UPDATE)
 80420d8:	d13a      	bne.n	8042150 <RCCEx_PLLSAI1_Config+0xcc>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80420da:	692b      	ldr	r3, [r5, #16]
 80420dc:	085b      	lsrs	r3, r3, #1
 80420de:	1e59      	subs	r1, r3, #1
 80420e0:	4b22      	ldr	r3, [pc, #136]	@ (804216c <RCCEx_PLLSAI1_Config+0xe8>)
 80420e2:	403b      	ands	r3, r7
 80420e4:	4333      	orrs	r3, r6
 80420e6:	4303      	orrs	r3, r0
 80420e8:	4313      	orrs	r3, r2
 80420ea:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 80420ee:	e016      	b.n	804211e <RCCEx_PLLSAI1_Config+0x9a>
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80420f0:	4b1d      	ldr	r3, [pc, #116]	@ (8042168 <RCCEx_PLLSAI1_Config+0xe4>)
 80420f2:	681b      	ldr	r3, [r3, #0]
 80420f4:	f413 6f80 	tst.w	r3, #1024	@ 0x400
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80420f8:	d1d2      	bne.n	80420a0 <RCCEx_PLLSAI1_Config+0x1c>
        status = HAL_ERROR;
 80420fa:	2001      	movs	r0, #1
 80420fc:	e005      	b.n	804210a <RCCEx_PLLSAI1_Config+0x86>
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80420fe:	4b1a      	ldr	r3, [pc, #104]	@ (8042168 <RCCEx_PLLSAI1_Config+0xe4>)
 8042100:	681b      	ldr	r3, [r3, #0]
 8042102:	f413 2fc0 	tst.w	r3, #393216	@ 0x60000
 8042106:	e7f7      	b.n	80420f8 <RCCEx_PLLSAI1_Config+0x74>
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
          {
            status = HAL_TIMEOUT;
 8042108:	2003      	movs	r0, #3
      }
    }
  }

  return status;
}
 804210a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 804210c:	6921      	ldr	r1, [r4, #16]
 804210e:	4b18      	ldr	r3, [pc, #96]	@ (8042170 <RCCEx_PLLSAI1_Config+0xec>)
 8042110:	400b      	ands	r3, r1
 8042112:	4333      	orrs	r3, r6
 8042114:	68e9      	ldr	r1, [r5, #12]
 8042116:	4303      	orrs	r3, r0
 8042118:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
 804211c:	4313      	orrs	r3, r2
        MODIFY_REG(RCC->PLLSAI1CFGR,
 804211e:	6123      	str	r3, [r4, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8042120:	6823      	ldr	r3, [r4, #0]
 8042122:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8042126:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8042128:	f7ff f8e4 	bl	80412f4 <HAL_GetTick>
 804212c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 804212e:	6823      	ldr	r3, [r4, #0]
 8042130:	011b      	lsls	r3, r3, #4
 8042132:	d407      	bmi.n	8042144 <RCCEx_PLLSAI1_Config+0xc0>
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8042134:	f7ff f8de 	bl	80412f4 <HAL_GetTick>
 8042138:	1b80      	subs	r0, r0, r6
 804213a:	2802      	cmp	r0, #2
 804213c:	d9f7      	bls.n	804212e <RCCEx_PLLSAI1_Config+0xaa>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 804213e:	6823      	ldr	r3, [r4, #0]
 8042140:	011a      	lsls	r2, r3, #4
 8042142:	d5e1      	bpl.n	8042108 <RCCEx_PLLSAI1_Config+0x84>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8042144:	6923      	ldr	r3, [r4, #16]
 8042146:	69aa      	ldr	r2, [r5, #24]
 8042148:	2000      	movs	r0, #0
 804214a:	4313      	orrs	r3, r2
 804214c:	6123      	str	r3, [r4, #16]
 804214e:	e7dc      	b.n	804210a <RCCEx_PLLSAI1_Config+0x86>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8042150:	696b      	ldr	r3, [r5, #20]
 8042152:	085b      	lsrs	r3, r3, #1
 8042154:	1e59      	subs	r1, r3, #1
 8042156:	4b07      	ldr	r3, [pc, #28]	@ (8042174 <RCCEx_PLLSAI1_Config+0xf0>)
 8042158:	403b      	ands	r3, r7
 804215a:	4333      	orrs	r3, r6
 804215c:	4303      	orrs	r3, r0
 804215e:	4313      	orrs	r3, r2
 8042160:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8042164:	e7db      	b.n	804211e <RCCEx_PLLSAI1_Config+0x9a>
 8042166:	bf00      	nop
 8042168:	40021000 	.word	0x40021000
 804216c:	ff9f800c 	.word	0xff9f800c
 8042170:	07ff800c 	.word	0x07ff800c
 8042174:	f9ff800c 	.word	0xf9ff800c

08042178 <RCCEx_PLLSAI2_Config.constprop.0>:
  *
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
 8042178:	b570      	push	{r4, r5, r6, lr}
 804217a:	4605      	mov	r5, r0
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 804217c:	6800      	ldr	r0, [r0, #0]
 804217e:	2802      	cmp	r0, #2
 8042180:	d042      	beq.n	8042208 <RCCEx_PLLSAI2_Config.constprop.0+0x90>
 8042182:	2803      	cmp	r0, #3
 8042184:	d047      	beq.n	8042216 <RCCEx_PLLSAI2_Config.constprop.0+0x9e>
 8042186:	2801      	cmp	r0, #1
 8042188:	d143      	bne.n	8042212 <RCCEx_PLLSAI2_Config.constprop.0+0x9a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 804218a:	4b26      	ldr	r3, [pc, #152]	@ (8042224 <RCCEx_PLLSAI2_Config.constprop.0+0xac>)
 804218c:	681b      	ldr	r3, [r3, #0]
 804218e:	079c      	lsls	r4, r3, #30
 8042190:	d547      	bpl.n	8042222 <RCCEx_PLLSAI2_Config.constprop.0+0xaa>
  }

  if (status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8042192:	4c24      	ldr	r4, [pc, #144]	@ (8042224 <RCCEx_PLLSAI2_Config.constprop.0+0xac>)
 8042194:	6823      	ldr	r3, [r4, #0]
 8042196:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 804219a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 804219c:	f7ff f8aa 	bl	80412f4 <HAL_GetTick>
 80421a0:	4606      	mov	r6, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80421a2:	6823      	ldr	r3, [r4, #0]
 80421a4:	0099      	lsls	r1, r3, #2
 80421a6:	d507      	bpl.n	80421b8 <RCCEx_PLLSAI2_Config.constprop.0+0x40>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80421a8:	f7ff f8a4 	bl	80412f4 <HAL_GetTick>
 80421ac:	1b80      	subs	r0, r0, r6
 80421ae:	2802      	cmp	r0, #2
 80421b0:	d9f7      	bls.n	80421a2 <RCCEx_PLLSAI2_Config.constprop.0+0x2a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80421b2:	6823      	ldr	r3, [r4, #0]
 80421b4:	0098      	lsls	r0, r3, #2
 80421b6:	d433      	bmi.n	8042220 <RCCEx_PLLSAI2_Config.constprop.0+0xa8>
      if (Divider == DIVIDER_P_UPDATE)
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80421b8:	6962      	ldr	r2, [r4, #20]
 80421ba:	4b1b      	ldr	r3, [pc, #108]	@ (8042228 <RCCEx_PLLSAI2_Config.constprop.0+0xb0>)
 80421bc:	4013      	ands	r3, r2
 80421be:	682a      	ldr	r2, [r5, #0]
 80421c0:	4313      	orrs	r3, r2
 80421c2:	68aa      	ldr	r2, [r5, #8]
 80421c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80421c8:	68ea      	ldr	r2, [r5, #12]
 80421ca:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 80421ce:	686a      	ldr	r2, [r5, #4]
 80421d0:	3a01      	subs	r2, #1
 80421d2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80421d6:	6163      	str	r3, [r4, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80421d8:	6823      	ldr	r3, [r4, #0]
 80421da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80421de:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80421e0:	f7ff f888 	bl	80412f4 <HAL_GetTick>
 80421e4:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80421e6:	6823      	ldr	r3, [r4, #0]
 80421e8:	009b      	lsls	r3, r3, #2
 80421ea:	d407      	bmi.n	80421fc <RCCEx_PLLSAI2_Config.constprop.0+0x84>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80421ec:	f7ff f882 	bl	80412f4 <HAL_GetTick>
 80421f0:	1b80      	subs	r0, r0, r6
 80421f2:	2802      	cmp	r0, #2
 80421f4:	d9f7      	bls.n	80421e6 <RCCEx_PLLSAI2_Config.constprop.0+0x6e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80421f6:	6823      	ldr	r3, [r4, #0]
 80421f8:	009a      	lsls	r2, r3, #2
 80421fa:	d511      	bpl.n	8042220 <RCCEx_PLLSAI2_Config.constprop.0+0xa8>
      }

      if (status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 80421fc:	6963      	ldr	r3, [r4, #20]
 80421fe:	692a      	ldr	r2, [r5, #16]
 8042200:	2000      	movs	r0, #0
 8042202:	4313      	orrs	r3, r2
 8042204:	6163      	str	r3, [r4, #20]
 8042206:	e00c      	b.n	8042222 <RCCEx_PLLSAI2_Config.constprop.0+0xaa>
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8042208:	4b06      	ldr	r3, [pc, #24]	@ (8042224 <RCCEx_PLLSAI2_Config.constprop.0+0xac>)
 804220a:	681b      	ldr	r3, [r3, #0]
 804220c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8042210:	d1bf      	bne.n	8042192 <RCCEx_PLLSAI2_Config.constprop.0+0x1a>
        status = HAL_ERROR;
 8042212:	2001      	movs	r0, #1
 8042214:	e005      	b.n	8042222 <RCCEx_PLLSAI2_Config.constprop.0+0xaa>
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8042216:	4b03      	ldr	r3, [pc, #12]	@ (8042224 <RCCEx_PLLSAI2_Config.constprop.0+0xac>)
 8042218:	681b      	ldr	r3, [r3, #0]
 804221a:	f413 2fc0 	tst.w	r3, #393216	@ 0x60000
 804221e:	e7f7      	b.n	8042210 <RCCEx_PLLSAI2_Config.constprop.0+0x98>
            status = HAL_TIMEOUT;
 8042220:	2003      	movs	r0, #3
      }
    }
  }

  return status;
}
 8042222:	bd70      	pop	{r4, r5, r6, pc}
 8042224:	40021000 	.word	0x40021000
 8042228:	07ff800c 	.word	0x07ff800c

0804222c <HAL_RCCEx_PeriphCLKConfig>:
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 804222c:	6803      	ldr	r3, [r0, #0]
{
 804222e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8042232:	051d      	lsls	r5, r3, #20
{
 8042234:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8042236:	d527      	bpl.n	8042288 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch (PeriphClkInit->Sai1ClockSelection)
 8042238:	6ec1      	ldr	r1, [r0, #108]	@ 0x6c
 804223a:	2940      	cmp	r1, #64	@ 0x40
 804223c:	d026      	beq.n	804228c <HAL_RCCEx_PeriphCLKConfig+0x60>
 804223e:	d816      	bhi.n	804226e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8042240:	b351      	cbz	r1, 8042298 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8042242:	2920      	cmp	r1, #32
 8042244:	d02f      	beq.n	80422a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8042246:	2601      	movs	r6, #1
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8042248:	6823      	ldr	r3, [r4, #0]
 804224a:	04d8      	lsls	r0, r3, #19
 804224c:	d50d      	bpl.n	804226a <HAL_RCCEx_PeriphCLKConfig+0x3e>
    switch (PeriphClkInit->Sai2ClockSelection)
 804224e:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8042250:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8042254:	f000 8141 	beq.w	80424da <HAL_RCCEx_PeriphCLKConfig+0x2ae>
 8042258:	d829      	bhi.n	80422ae <HAL_RCCEx_PeriphCLKConfig+0x82>
 804225a:	2900      	cmp	r1, #0
 804225c:	f000 8143 	beq.w	80424e6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8042260:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8042264:	f000 8144 	beq.w	80424f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 8042268:	2601      	movs	r6, #1
 804226a:	4635      	mov	r5, r6
 804226c:	e032      	b.n	80422d4 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    switch (PeriphClkInit->Sai1ClockSelection)
 804226e:	2960      	cmp	r1, #96	@ 0x60
 8042270:	d001      	beq.n	8042276 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8042272:	2980      	cmp	r1, #128	@ 0x80
 8042274:	d1e7      	bne.n	8042246 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8042276:	4aac      	ldr	r2, [pc, #688]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8042278:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 804227a:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 804227e:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8042282:	430b      	orrs	r3, r1
 8042284:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8042288:	2600      	movs	r6, #0
 804228a:	e7dd      	b.n	8042248 <HAL_RCCEx_PeriphCLKConfig+0x1c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 804228c:	4aa6      	ldr	r2, [pc, #664]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 804228e:	68d3      	ldr	r3, [r2, #12]
 8042290:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042294:	60d3      	str	r3, [r2, #12]
    if (ret == HAL_OK)
 8042296:	e7ee      	b.n	8042276 <HAL_RCCEx_PeriphCLKConfig+0x4a>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8042298:	3004      	adds	r0, #4
 804229a:	f7ff fef3 	bl	8042084 <RCCEx_PLLSAI1_Config>
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 804229e:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 80422a0:	2800      	cmp	r0, #0
 80422a2:	d1d1      	bne.n	8042248 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80422a4:	e7e7      	b.n	8042276 <HAL_RCCEx_PeriphCLKConfig+0x4a>
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80422a6:	3020      	adds	r0, #32
 80422a8:	f7ff ff66 	bl	8042178 <RCCEx_PLLSAI2_Config.constprop.0>
 80422ac:	e7f7      	b.n	804229e <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->Sai2ClockSelection)
 80422ae:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 80422b2:	d002      	beq.n	80422ba <HAL_RCCEx_PeriphCLKConfig+0x8e>
 80422b4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80422b8:	d1d6      	bne.n	8042268 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    switch (PeriphClkInit->Sai1ClockSelection)
 80422ba:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 80422bc:	2d00      	cmp	r5, #0
 80422be:	f040 811c 	bne.w	80424fa <HAL_RCCEx_PeriphCLKConfig+0x2ce>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80422c2:	4a99      	ldr	r2, [pc, #612]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80422c4:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 80422c6:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 80422ca:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80422ce:	430b      	orrs	r3, r1
 80422d0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80422d4:	6823      	ldr	r3, [r4, #0]
 80422d6:	0399      	lsls	r1, r3, #14
 80422d8:	d534      	bpl.n	8042344 <HAL_RCCEx_PeriphCLKConfig+0x118>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80422da:	4f93      	ldr	r7, [pc, #588]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80422dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80422de:	00da      	lsls	r2, r3, #3
 80422e0:	f100 810d 	bmi.w	80424fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
      pwrclkchanged = SET;
 80422e4:	f04f 0801 	mov.w	r8, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80422e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80422ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80422ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80422f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80422f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80422f6:	9301      	str	r3, [sp, #4]
 80422f8:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80422fa:	f8df 9230 	ldr.w	r9, [pc, #560]	@ 804252c <HAL_RCCEx_PeriphCLKConfig+0x300>
 80422fe:	f8d9 3000 	ldr.w	r3, [r9]
 8042302:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8042306:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 804230a:	f7fe fff3 	bl	80412f4 <HAL_GetTick>
 804230e:	4682      	mov	sl, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8042310:	f8d9 3000 	ldr.w	r3, [r9]
 8042314:	05d8      	lsls	r0, r3, #23
 8042316:	d40a      	bmi.n	804232e <HAL_RCCEx_PeriphCLKConfig+0x102>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8042318:	f7fe ffec 	bl	80412f4 <HAL_GetTick>
 804231c:	eba0 000a 	sub.w	r0, r0, sl
 8042320:	2802      	cmp	r0, #2
 8042322:	d9f5      	bls.n	8042310 <HAL_RCCEx_PeriphCLKConfig+0xe4>
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8042324:	f8d9 3000 	ldr.w	r3, [r9]
 8042328:	05db      	lsls	r3, r3, #23
 804232a:	f140 812a 	bpl.w	8042582 <HAL_RCCEx_PeriphCLKConfig+0x356>
    if (ret == HAL_OK)
 804232e:	2d00      	cmp	r5, #0
 8042330:	f000 80e8 	beq.w	8042504 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      status = ret;
 8042334:	462e      	mov	r6, r5
    if (pwrclkchanged == SET)
 8042336:	f1b8 0f00 	cmp.w	r8, #0
 804233a:	d003      	beq.n	8042344 <HAL_RCCEx_PeriphCLKConfig+0x118>
      __HAL_RCC_PWR_CLK_DISABLE();
 804233c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 804233e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8042342:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8042344:	6823      	ldr	r3, [r4, #0]
 8042346:	07d8      	lsls	r0, r3, #31
 8042348:	d508      	bpl.n	804235c <HAL_RCCEx_PeriphCLKConfig+0x130>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 804234a:	4977      	ldr	r1, [pc, #476]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 804234c:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 804234e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8042352:	f022 0203 	bic.w	r2, r2, #3
 8042356:	4302      	orrs	r2, r0
 8042358:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 804235c:	0799      	lsls	r1, r3, #30
 804235e:	d508      	bpl.n	8042372 <HAL_RCCEx_PeriphCLKConfig+0x146>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8042360:	4971      	ldr	r1, [pc, #452]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8042362:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8042364:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8042368:	f022 020c 	bic.w	r2, r2, #12
 804236c:	4302      	orrs	r2, r0
 804236e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8042372:	075a      	lsls	r2, r3, #29
 8042374:	d508      	bpl.n	8042388 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8042376:	496c      	ldr	r1, [pc, #432]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8042378:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 804237a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 804237e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8042382:	4302      	orrs	r2, r0
 8042384:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8042388:	071f      	lsls	r7, r3, #28
 804238a:	d508      	bpl.n	804239e <HAL_RCCEx_PeriphCLKConfig+0x172>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 804238c:	4966      	ldr	r1, [pc, #408]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 804238e:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8042390:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8042394:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8042398:	4302      	orrs	r2, r0
 804239a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 804239e:	06d8      	lsls	r0, r3, #27
 80423a0:	d508      	bpl.n	80423b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80423a2:	4961      	ldr	r1, [pc, #388]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80423a4:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80423a6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80423aa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80423ae:	4302      	orrs	r2, r0
 80423b0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80423b4:	0699      	lsls	r1, r3, #26
 80423b6:	d508      	bpl.n	80423ca <HAL_RCCEx_PeriphCLKConfig+0x19e>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80423b8:	495b      	ldr	r1, [pc, #364]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80423ba:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80423bc:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80423c0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80423c4:	4302      	orrs	r2, r0
 80423c6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80423ca:	059a      	lsls	r2, r3, #22
 80423cc:	d508      	bpl.n	80423e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80423ce:	4956      	ldr	r1, [pc, #344]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80423d0:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 80423d2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80423d6:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 80423da:	4302      	orrs	r2, r0
 80423dc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80423e0:	055f      	lsls	r7, r3, #21
 80423e2:	d508      	bpl.n	80423f6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80423e4:	4950      	ldr	r1, [pc, #320]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80423e6:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 80423e8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80423ec:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80423f0:	4302      	orrs	r2, r0
 80423f2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80423f6:	0258      	lsls	r0, r3, #9
 80423f8:	d508      	bpl.n	804240c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80423fa:	494b      	ldr	r1, [pc, #300]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80423fc:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 80423fe:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8042402:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8042406:	4302      	orrs	r2, r0
 8042408:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 804240c:	0199      	lsls	r1, r3, #6
 804240e:	f140 80cc 	bpl.w	80425aa <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch (PeriphClkInit->FdcanClockSelection)
 8042412:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8042414:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8042418:	f000 80b6 	beq.w	8042588 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 804241c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8042420:	f000 80c5 	beq.w	80425ae <HAL_RCCEx_PeriphCLKConfig+0x382>
 8042424:	2b00      	cmp	r3, #0
 8042426:	f000 80b4 	beq.w	8042592 <HAL_RCCEx_PeriphCLKConfig+0x366>
 804242a:	2501      	movs	r5, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 804242c:	6823      	ldr	r3, [r4, #0]
 804242e:	065a      	lsls	r2, r3, #25
 8042430:	d508      	bpl.n	8042444 <HAL_RCCEx_PeriphCLKConfig+0x218>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8042432:	493d      	ldr	r1, [pc, #244]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8042434:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8042436:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 804243a:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 804243e:	4302      	orrs	r2, r0
 8042440:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8042444:	061f      	lsls	r7, r3, #24
 8042446:	d508      	bpl.n	804245a <HAL_RCCEx_PeriphCLKConfig+0x22e>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8042448:	4937      	ldr	r1, [pc, #220]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 804244a:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 804244c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8042450:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8042454:	4302      	orrs	r2, r0
 8042456:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 804245a:	05de      	lsls	r6, r3, #23
 804245c:	d508      	bpl.n	8042470 <HAL_RCCEx_PeriphCLKConfig+0x244>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 804245e:	4932      	ldr	r1, [pc, #200]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8042460:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8042462:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8042466:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 804246a:	4302      	orrs	r2, r0
 804246c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8042470:	02d8      	lsls	r0, r3, #11
 8042472:	d508      	bpl.n	8042486 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8042474:	492c      	ldr	r1, [pc, #176]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8042476:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8042478:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 804247c:	f022 0203 	bic.w	r2, r2, #3
 8042480:	4302      	orrs	r2, r0
 8042482:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8042486:	0499      	lsls	r1, r3, #18
 8042488:	d511      	bpl.n	80424ae <HAL_RCCEx_PeriphCLKConfig+0x282>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 804248a:	4a27      	ldr	r2, [pc, #156]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 804248c:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 804248e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8042492:	f1b1 6f00 	cmp.w	r1, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8042496:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 804249a:	ea43 0301 	orr.w	r3, r3, r1
 804249e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80424a2:	f040 808a 	bne.w	80425ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80424a6:	68d3      	ldr	r3, [r2, #12]
 80424a8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80424ac:	60d3      	str	r3, [r2, #12]
    switch (PeriphClkInit->FdcanClockSelection)
 80424ae:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80424b0:	6823      	ldr	r3, [r4, #0]
 80424b2:	031a      	lsls	r2, r3, #12
 80424b4:	f140 80a5 	bpl.w	8042602 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80424b8:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 80424ba:	4b1b      	ldr	r3, [pc, #108]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80424bc:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 80424c0:	f040 8088 	bne.w	80425d4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 80424c4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80424c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80424cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80424d0:	68da      	ldr	r2, [r3, #12]
 80424d2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80424d6:	60da      	str	r2, [r3, #12]
 80424d8:	e093      	b.n	8042602 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80424da:	4a13      	ldr	r2, [pc, #76]	@ (8042528 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80424dc:	68d3      	ldr	r3, [r2, #12]
 80424de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80424e2:	60d3      	str	r3, [r2, #12]
        break;
 80424e4:	e6e9      	b.n	80422ba <HAL_RCCEx_PeriphCLKConfig+0x8e>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80424e6:	1d20      	adds	r0, r4, #4
 80424e8:	f7ff fdcc 	bl	8042084 <RCCEx_PLLSAI1_Config>
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80424ec:	4605      	mov	r5, r0
        break;
 80424ee:	e6e5      	b.n	80422bc <HAL_RCCEx_PeriphCLKConfig+0x90>
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80424f0:	f104 0020 	add.w	r0, r4, #32
 80424f4:	f7ff fe40 	bl	8042178 <RCCEx_PLLSAI2_Config.constprop.0>
 80424f8:	e7f8      	b.n	80424ec <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      status = ret;
 80424fa:	462e      	mov	r6, r5
 80424fc:	e6ea      	b.n	80422d4 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    FlagStatus       pwrclkchanged = RESET;
 80424fe:	f04f 0800 	mov.w	r8, #0
 8042502:	e6fa      	b.n	80422fa <HAL_RCCEx_PeriphCLKConfig+0xce>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8042504:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8042508:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 804250c:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8042510:	d10e      	bne.n	8042530 <HAL_RCCEx_PeriphCLKConfig+0x304>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8042512:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8042516:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 804251a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 804251e:	4313      	orrs	r3, r2
 8042520:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8042524:	e707      	b.n	8042336 <HAL_RCCEx_PeriphCLKConfig+0x10a>
 8042526:	bf00      	nop
 8042528:	40021000 	.word	0x40021000
 804252c:	40007000 	.word	0x40007000
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8042530:	4293      	cmp	r3, r2
 8042532:	d0ee      	beq.n	8042512 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8042534:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8042538:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 804253c:	f422 7140 	bic.w	r1, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8042540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042544:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8042548:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 804254c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8042550:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        RCC->BDCR = tmpregister;
 8042554:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8042558:	07d1      	lsls	r1, r2, #31
 804255a:	d5da      	bpl.n	8042512 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        tickstart = HAL_GetTick();
 804255c:	f7fe feca 	bl	80412f4 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8042560:	f241 3a88 	movw	sl, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8042564:	4681      	mov	r9, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8042566:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 804256a:	079b      	lsls	r3, r3, #30
 804256c:	d4d1      	bmi.n	8042512 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 804256e:	f7fe fec1 	bl	80412f4 <HAL_GetTick>
 8042572:	eba0 0009 	sub.w	r0, r0, r9
 8042576:	4550      	cmp	r0, sl
 8042578:	d9f5      	bls.n	8042566 <HAL_RCCEx_PeriphCLKConfig+0x33a>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 804257a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 804257e:	079a      	lsls	r2, r3, #30
 8042580:	d4c7      	bmi.n	8042512 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      status = ret;
 8042582:	2603      	movs	r6, #3
          ret = HAL_TIMEOUT;
 8042584:	4635      	mov	r5, r6
 8042586:	e6d6      	b.n	8042336 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8042588:	4a56      	ldr	r2, [pc, #344]	@ (80426e4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 804258a:	68d3      	ldr	r3, [r2, #12]
 804258c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8042590:	60d3      	str	r3, [r2, #12]
    if (ret == HAL_OK)
 8042592:	2d00      	cmp	r5, #0
 8042594:	f47f af4a 	bne.w	804242c <HAL_RCCEx_PeriphCLKConfig+0x200>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8042598:	4a52      	ldr	r2, [pc, #328]	@ (80426e4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 804259a:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 804259c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80425a0:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80425a4:	430b      	orrs	r3, r1
 80425a6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      status = ret;
 80425aa:	4635      	mov	r5, r6
 80425ac:	e73e      	b.n	804242c <HAL_RCCEx_PeriphCLKConfig+0x200>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80425ae:	2100      	movs	r1, #0
 80425b0:	1d20      	adds	r0, r4, #4
 80425b2:	f7ff fd67 	bl	8042084 <RCCEx_PLLSAI1_Config>
 80425b6:	4605      	mov	r5, r0
        break;
 80425b8:	e7eb      	b.n	8042592 <HAL_RCCEx_PeriphCLKConfig+0x366>
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80425ba:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 80425be:	f47f af76 	bne.w	80424ae <HAL_RCCEx_PeriphCLKConfig+0x282>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80425c2:	2101      	movs	r1, #1
 80425c4:	1d20      	adds	r0, r4, #4
 80425c6:	f7ff fd5d 	bl	8042084 <RCCEx_PLLSAI1_Config>
        if (ret != HAL_OK)
 80425ca:	4606      	mov	r6, r0
 80425cc:	2800      	cmp	r0, #0
 80425ce:	f43f af6e 	beq.w	80424ae <HAL_RCCEx_PeriphCLKConfig+0x282>
 80425d2:	e76d      	b.n	80424b0 <HAL_RCCEx_PeriphCLKConfig+0x284>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80425d4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80425d8:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80425dc:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80425e0:	ea42 0201 	orr.w	r2, r2, r1
 80425e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 80425e8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80425ec:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80425f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80425f4:	d16f      	bne.n	80426d6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80425f6:	2101      	movs	r1, #1
 80425f8:	1d20      	adds	r0, r4, #4
 80425fa:	f7ff fd43 	bl	8042084 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 80425fe:	4607      	mov	r7, r0
 8042600:	b900      	cbnz	r0, 8042604 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    switch (PeriphClkInit->FdcanClockSelection)
 8042602:	4637      	mov	r7, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8042604:	6823      	ldr	r3, [r4, #0]
 8042606:	035b      	lsls	r3, r3, #13
 8042608:	d510      	bpl.n	804262c <HAL_RCCEx_PeriphCLKConfig+0x400>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 804260a:	4a36      	ldr	r2, [pc, #216]	@ (80426e4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 804260c:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 804260e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8042612:	f1b1 6f00 	cmp.w	r1, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8042616:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 804261a:	ea43 0301 	orr.w	r3, r3, r1
 804261e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8042622:	d146      	bne.n	80426b2 <HAL_RCCEx_PeriphCLKConfig+0x486>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8042624:	68d3      	ldr	r3, [r2, #12]
 8042626:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 804262a:	60d3      	str	r3, [r2, #12]
    switch (PeriphClkInit->FdcanClockSelection)
 804262c:	463d      	mov	r5, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 804262e:	6823      	ldr	r3, [r4, #0]
 8042630:	045e      	lsls	r6, r3, #17
 8042632:	d50d      	bpl.n	8042650 <HAL_RCCEx_PeriphCLKConfig+0x424>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8042634:	492b      	ldr	r1, [pc, #172]	@ (80426e4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 8042636:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 804263a:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 804263e:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8042642:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8042646:	ea43 0302 	orr.w	r3, r3, r2
 804264a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 804264e:	d03b      	beq.n	80426c8 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    switch (PeriphClkInit->FdcanClockSelection)
 8042650:	4628      	mov	r0, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8042652:	6822      	ldr	r2, [r4, #0]
 8042654:	03d5      	lsls	r5, r2, #15
 8042656:	d509      	bpl.n	804266c <HAL_RCCEx_PeriphCLKConfig+0x440>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8042658:	4922      	ldr	r1, [pc, #136]	@ (80426e4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 804265a:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
 804265e:	f8d1 309c 	ldr.w	r3, [r1, #156]	@ 0x9c
 8042662:	f023 0304 	bic.w	r3, r3, #4
 8042666:	432b      	orrs	r3, r5
 8042668:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 804266c:	0291      	lsls	r1, r2, #10
 804266e:	d509      	bpl.n	8042684 <HAL_RCCEx_PeriphCLKConfig+0x458>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8042670:	491c      	ldr	r1, [pc, #112]	@ (80426e4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 8042672:	f8d4 5088 	ldr.w	r5, [r4, #136]	@ 0x88
 8042676:	f8d1 309c 	ldr.w	r3, [r1, #156]	@ 0x9c
 804267a:	f023 0318 	bic.w	r3, r3, #24
 804267e:	432b      	orrs	r3, r5
 8042680:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8042684:	01d3      	lsls	r3, r2, #7
 8042686:	d511      	bpl.n	80426ac <HAL_RCCEx_PeriphCLKConfig+0x480>
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8042688:	4a16      	ldr	r2, [pc, #88]	@ (80426e4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
 804268a:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 804268e:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8042692:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8042696:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 804269a:	ea43 0301 	orr.w	r3, r3, r1
 804269e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80426a2:	d103      	bne.n	80426ac <HAL_RCCEx_PeriphCLKConfig+0x480>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80426a4:	68d3      	ldr	r3, [r2, #12]
 80426a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80426aa:	60d3      	str	r3, [r2, #12]
}
 80426ac:	b002      	add	sp, #8
 80426ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80426b2:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 80426b6:	d1b9      	bne.n	804262c <HAL_RCCEx_PeriphCLKConfig+0x400>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80426b8:	2101      	movs	r1, #1
 80426ba:	1d20      	adds	r0, r4, #4
 80426bc:	f7ff fce2 	bl	8042084 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 80426c0:	4605      	mov	r5, r0
 80426c2:	2800      	cmp	r0, #0
 80426c4:	d0b2      	beq.n	804262c <HAL_RCCEx_PeriphCLKConfig+0x400>
 80426c6:	e7b2      	b.n	804262e <HAL_RCCEx_PeriphCLKConfig+0x402>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80426c8:	2102      	movs	r1, #2
 80426ca:	1d20      	adds	r0, r4, #4
 80426cc:	f7ff fcda 	bl	8042084 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 80426d0:	2800      	cmp	r0, #0
 80426d2:	d0bd      	beq.n	8042650 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80426d4:	e7bd      	b.n	8042652 <HAL_RCCEx_PeriphCLKConfig+0x426>
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 80426d6:	f1b1 6f00 	cmp.w	r1, #134217728	@ 0x8000000
 80426da:	d192      	bne.n	8042602 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80426dc:	68da      	ldr	r2, [r3, #12]
 80426de:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80426e2:	e6f8      	b.n	80424d6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 80426e4:	40021000 	.word	0x40021000

080426e8 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80426e8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80426ec:	2b01      	cmp	r3, #1
 80426ee:	d12b      	bne.n	8042748 <HAL_TIM_Base_Start+0x60>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80426f0:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80426f2:	4a16      	ldr	r2, [pc, #88]	@ (804274c <HAL_TIM_Base_Start+0x64>)
  htim->State = HAL_TIM_STATE_BUSY;
 80426f4:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80426f8:	6803      	ldr	r3, [r0, #0]
 80426fa:	4293      	cmp	r3, r2
 80426fc:	d016      	beq.n	804272c <HAL_TIM_Base_Start+0x44>
 80426fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8042702:	d013      	beq.n	804272c <HAL_TIM_Base_Start+0x44>
 8042704:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8042708:	4293      	cmp	r3, r2
 804270a:	d00f      	beq.n	804272c <HAL_TIM_Base_Start+0x44>
 804270c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8042710:	4293      	cmp	r3, r2
 8042712:	d00b      	beq.n	804272c <HAL_TIM_Base_Start+0x44>
 8042714:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8042718:	4293      	cmp	r3, r2
 804271a:	d007      	beq.n	804272c <HAL_TIM_Base_Start+0x44>
 804271c:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8042720:	4293      	cmp	r3, r2
 8042722:	d003      	beq.n	804272c <HAL_TIM_Base_Start+0x44>
 8042724:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8042728:	4293      	cmp	r3, r2
 804272a:	d107      	bne.n	804273c <HAL_TIM_Base_Start+0x54>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 804272c:	6899      	ldr	r1, [r3, #8]
 804272e:	4a08      	ldr	r2, [pc, #32]	@ (8042750 <HAL_TIM_Base_Start+0x68>)
 8042730:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8042732:	2a06      	cmp	r2, #6
 8042734:	d006      	beq.n	8042744 <HAL_TIM_Base_Start+0x5c>
 8042736:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 804273a:	d003      	beq.n	8042744 <HAL_TIM_Base_Start+0x5c>
    {
      __HAL_TIM_ENABLE(htim);
 804273c:	681a      	ldr	r2, [r3, #0]
 804273e:	f042 0201 	orr.w	r2, r2, #1
 8042742:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8042744:	2000      	movs	r0, #0
 8042746:	4770      	bx	lr
    return HAL_ERROR;
 8042748:	2001      	movs	r0, #1
}
 804274a:	4770      	bx	lr
 804274c:	40012c00 	.word	0x40012c00
 8042750:	00010007 	.word	0x00010007

08042754 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8042754:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8042758:	2b01      	cmp	r3, #1
 804275a:	d12f      	bne.n	80427bc <HAL_TIM_Base_Start_IT+0x68>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 804275c:	2302      	movs	r3, #2
 804275e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8042762:	6803      	ldr	r3, [r0, #0]
 8042764:	68da      	ldr	r2, [r3, #12]
 8042766:	f042 0201 	orr.w	r2, r2, #1
 804276a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 804276c:	4a14      	ldr	r2, [pc, #80]	@ (80427c0 <HAL_TIM_Base_Start_IT+0x6c>)
 804276e:	4293      	cmp	r3, r2
 8042770:	d016      	beq.n	80427a0 <HAL_TIM_Base_Start_IT+0x4c>
 8042772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8042776:	d013      	beq.n	80427a0 <HAL_TIM_Base_Start_IT+0x4c>
 8042778:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 804277c:	4293      	cmp	r3, r2
 804277e:	d00f      	beq.n	80427a0 <HAL_TIM_Base_Start_IT+0x4c>
 8042780:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8042784:	4293      	cmp	r3, r2
 8042786:	d00b      	beq.n	80427a0 <HAL_TIM_Base_Start_IT+0x4c>
 8042788:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 804278c:	4293      	cmp	r3, r2
 804278e:	d007      	beq.n	80427a0 <HAL_TIM_Base_Start_IT+0x4c>
 8042790:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8042794:	4293      	cmp	r3, r2
 8042796:	d003      	beq.n	80427a0 <HAL_TIM_Base_Start_IT+0x4c>
 8042798:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 804279c:	4293      	cmp	r3, r2
 804279e:	d107      	bne.n	80427b0 <HAL_TIM_Base_Start_IT+0x5c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80427a0:	6899      	ldr	r1, [r3, #8]
 80427a2:	4a08      	ldr	r2, [pc, #32]	@ (80427c4 <HAL_TIM_Base_Start_IT+0x70>)
 80427a4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80427a6:	2a06      	cmp	r2, #6
 80427a8:	d006      	beq.n	80427b8 <HAL_TIM_Base_Start_IT+0x64>
 80427aa:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80427ae:	d003      	beq.n	80427b8 <HAL_TIM_Base_Start_IT+0x64>
    {
      __HAL_TIM_ENABLE(htim);
 80427b0:	681a      	ldr	r2, [r3, #0]
 80427b2:	f042 0201 	orr.w	r2, r2, #1
 80427b6:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 80427b8:	2000      	movs	r0, #0
 80427ba:	4770      	bx	lr
    return HAL_ERROR;
 80427bc:	2001      	movs	r0, #1
}
 80427be:	4770      	bx	lr
 80427c0:	40012c00 	.word	0x40012c00
 80427c4:	00010007 	.word	0x00010007

080427c8 <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80427c8:	4770      	bx	lr

080427ca <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80427ca:	4770      	bx	lr

080427cc <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80427cc:	4770      	bx	lr

080427ce <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80427ce:	4770      	bx	lr

080427d0 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 80427d0:	6803      	ldr	r3, [r0, #0]
{
 80427d2:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 80427d4:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80427d6:	691e      	ldr	r6, [r3, #16]
{
 80427d8:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80427da:	07b2      	lsls	r2, r6, #30
 80427dc:	d50d      	bpl.n	80427fa <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80427de:	07a9      	lsls	r1, r5, #30
 80427e0:	d50b      	bpl.n	80427fa <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80427e2:	f06f 0202 	mvn.w	r2, #2
 80427e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80427e8:	2201      	movs	r2, #1
 80427ea:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80427ec:	699b      	ldr	r3, [r3, #24]
 80427ee:	079a      	lsls	r2, r3, #30
 80427f0:	d075      	beq.n	80428de <HAL_TIM_IRQHandler+0x10e>
          HAL_TIM_IC_CaptureCallback(htim);
 80427f2:	f7ff ffea 	bl	80427ca <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80427f6:	2300      	movs	r3, #0
 80427f8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80427fa:	0773      	lsls	r3, r6, #29
 80427fc:	d510      	bpl.n	8042820 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80427fe:	0768      	lsls	r0, r5, #29
 8042800:	d50e      	bpl.n	8042820 <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8042802:	f06f 0204 	mvn.w	r2, #4
 8042806:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 8042808:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 804280a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 804280c:	2202      	movs	r2, #2
 804280e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8042810:	699b      	ldr	r3, [r3, #24]
 8042812:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8042816:	d068      	beq.n	80428ea <HAL_TIM_IRQHandler+0x11a>
        HAL_TIM_IC_CaptureCallback(htim);
 8042818:	f7ff ffd7 	bl	80427ca <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 804281c:	2300      	movs	r3, #0
 804281e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8042820:	0731      	lsls	r1, r6, #28
 8042822:	d50f      	bpl.n	8042844 <HAL_TIM_IRQHandler+0x74>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8042824:	072a      	lsls	r2, r5, #28
 8042826:	d50d      	bpl.n	8042844 <HAL_TIM_IRQHandler+0x74>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8042828:	f06f 0208 	mvn.w	r2, #8
 804282c:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 804282e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8042830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8042832:	2204      	movs	r2, #4
 8042834:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8042836:	69db      	ldr	r3, [r3, #28]
 8042838:	079b      	lsls	r3, r3, #30
 804283a:	d05c      	beq.n	80428f6 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 804283c:	f7ff ffc5 	bl	80427ca <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8042840:	2300      	movs	r3, #0
 8042842:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8042844:	06f1      	lsls	r1, r6, #27
 8042846:	d510      	bpl.n	804286a <HAL_TIM_IRQHandler+0x9a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8042848:	06ea      	lsls	r2, r5, #27
 804284a:	d50e      	bpl.n	804286a <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 804284c:	f06f 0210 	mvn.w	r2, #16
 8042850:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 8042852:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8042854:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8042856:	2208      	movs	r2, #8
 8042858:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 804285a:	69db      	ldr	r3, [r3, #28]
 804285c:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8042860:	d04f      	beq.n	8042902 <HAL_TIM_IRQHandler+0x132>
        HAL_TIM_IC_CaptureCallback(htim);
 8042862:	f7ff ffb2 	bl	80427ca <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8042866:	2300      	movs	r3, #0
 8042868:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 804286a:	07f3      	lsls	r3, r6, #31
 804286c:	d508      	bpl.n	8042880 <HAL_TIM_IRQHandler+0xb0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 804286e:	07e8      	lsls	r0, r5, #31
 8042870:	d506      	bpl.n	8042880 <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8042872:	f06f 0201 	mvn.w	r2, #1
 8042876:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_PeriodElapsedCallback(htim);
 8042878:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 804287a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 804287c:	f7fe fb00 	bl	8040e80 <HAL_TIM_PeriodElapsedCallback>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8042880:	f416 5f02 	tst.w	r6, #8320	@ 0x2080
 8042884:	d008      	beq.n	8042898 <HAL_TIM_IRQHandler+0xc8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8042886:	0629      	lsls	r1, r5, #24
 8042888:	d506      	bpl.n	8042898 <HAL_TIM_IRQHandler+0xc8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 804288a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 804288e:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_BreakCallback(htim);
 8042890:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8042892:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8042894:	f000 f9b7 	bl	8042c06 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8042898:	05f2      	lsls	r2, r6, #23
 804289a:	d508      	bpl.n	80428ae <HAL_TIM_IRQHandler+0xde>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 804289c:	062b      	lsls	r3, r5, #24
 804289e:	d506      	bpl.n	80428ae <HAL_TIM_IRQHandler+0xde>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80428a0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80428a4:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_Break2Callback(htim);
 80428a6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80428a8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80428aa:	f000 f9ad 	bl	8042c08 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80428ae:	0670      	lsls	r0, r6, #25
 80428b0:	d508      	bpl.n	80428c4 <HAL_TIM_IRQHandler+0xf4>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80428b2:	0669      	lsls	r1, r5, #25
 80428b4:	d506      	bpl.n	80428c4 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80428b6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80428ba:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_TriggerCallback(htim);
 80428bc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80428be:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80428c0:	f7ff ff85 	bl	80427ce <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80428c4:	06b2      	lsls	r2, r6, #26
 80428c6:	d522      	bpl.n	804290e <HAL_TIM_IRQHandler+0x13e>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80428c8:	06ab      	lsls	r3, r5, #26
 80428ca:	d520      	bpl.n	804290e <HAL_TIM_IRQHandler+0x13e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80428cc:	f06f 0220 	mvn.w	r2, #32
 80428d0:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_CommutCallback(htim);
 80428d2:	4620      	mov	r0, r4
}
 80428d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80428d8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80428da:	f000 b993 	b.w	8042c04 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80428de:	f7ff ff73 	bl	80427c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80428e2:	4620      	mov	r0, r4
 80428e4:	f7ff ff72 	bl	80427cc <HAL_TIM_PWM_PulseFinishedCallback>
 80428e8:	e785      	b.n	80427f6 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80428ea:	f7ff ff6d 	bl	80427c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80428ee:	4620      	mov	r0, r4
 80428f0:	f7ff ff6c 	bl	80427cc <HAL_TIM_PWM_PulseFinishedCallback>
 80428f4:	e792      	b.n	804281c <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80428f6:	f7ff ff67 	bl	80427c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80428fa:	4620      	mov	r0, r4
 80428fc:	f7ff ff66 	bl	80427cc <HAL_TIM_PWM_PulseFinishedCallback>
 8042900:	e79e      	b.n	8042840 <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8042902:	f7ff ff61 	bl	80427c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8042906:	4620      	mov	r0, r4
 8042908:	f7ff ff60 	bl	80427cc <HAL_TIM_PWM_PulseFinishedCallback>
 804290c:	e7ab      	b.n	8042866 <HAL_TIM_IRQHandler+0x96>
}
 804290e:	bd70      	pop	{r4, r5, r6, pc}

08042910 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8042910:	4a29      	ldr	r2, [pc, #164]	@ (80429b8 <TIM_Base_SetConfig+0xa8>)
  tmpcr1 = TIMx->CR1;
 8042912:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8042914:	4290      	cmp	r0, r2
 8042916:	d012      	beq.n	804293e <TIM_Base_SetConfig+0x2e>
 8042918:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 804291c:	d00f      	beq.n	804293e <TIM_Base_SetConfig+0x2e>
 804291e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8042922:	4290      	cmp	r0, r2
 8042924:	d00b      	beq.n	804293e <TIM_Base_SetConfig+0x2e>
 8042926:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 804292a:	4290      	cmp	r0, r2
 804292c:	d007      	beq.n	804293e <TIM_Base_SetConfig+0x2e>
 804292e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8042932:	4290      	cmp	r0, r2
 8042934:	d003      	beq.n	804293e <TIM_Base_SetConfig+0x2e>
 8042936:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 804293a:	4290      	cmp	r0, r2
 804293c:	d108      	bne.n	8042950 <TIM_Base_SetConfig+0x40>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 804293e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8042940:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8042944:	4313      	orrs	r3, r2

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8042946:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8042948:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 804294c:	4313      	orrs	r3, r2
 804294e:	e00a      	b.n	8042966 <TIM_Base_SetConfig+0x56>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8042950:	4a1a      	ldr	r2, [pc, #104]	@ (80429bc <TIM_Base_SetConfig+0xac>)
 8042952:	4290      	cmp	r0, r2
 8042954:	d0f7      	beq.n	8042946 <TIM_Base_SetConfig+0x36>
 8042956:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 804295a:	4290      	cmp	r0, r2
 804295c:	d0f3      	beq.n	8042946 <TIM_Base_SetConfig+0x36>
 804295e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8042962:	4290      	cmp	r0, r2
 8042964:	d0ef      	beq.n	8042946 <TIM_Base_SetConfig+0x36>
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8042966:	694a      	ldr	r2, [r1, #20]
 8042968:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 804296c:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 804296e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8042970:	688b      	ldr	r3, [r1, #8]
 8042972:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8042974:	680b      	ldr	r3, [r1, #0]
 8042976:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8042978:	4b0f      	ldr	r3, [pc, #60]	@ (80429b8 <TIM_Base_SetConfig+0xa8>)
 804297a:	4298      	cmp	r0, r3
 804297c:	d00f      	beq.n	804299e <TIM_Base_SetConfig+0x8e>
 804297e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8042982:	4298      	cmp	r0, r3
 8042984:	d00b      	beq.n	804299e <TIM_Base_SetConfig+0x8e>
 8042986:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 804298a:	4298      	cmp	r0, r3
 804298c:	d007      	beq.n	804299e <TIM_Base_SetConfig+0x8e>
 804298e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8042992:	4298      	cmp	r0, r3
 8042994:	d003      	beq.n	804299e <TIM_Base_SetConfig+0x8e>
 8042996:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 804299a:	4298      	cmp	r0, r3
 804299c:	d101      	bne.n	80429a2 <TIM_Base_SetConfig+0x92>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 804299e:	690b      	ldr	r3, [r1, #16]
 80429a0:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80429a2:	2301      	movs	r3, #1
 80429a4:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80429a6:	6903      	ldr	r3, [r0, #16]
 80429a8:	07db      	lsls	r3, r3, #31
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80429aa:	bf42      	ittt	mi
 80429ac:	6903      	ldrmi	r3, [r0, #16]
 80429ae:	f023 0301 	bicmi.w	r3, r3, #1
 80429b2:	6103      	strmi	r3, [r0, #16]
  }
}
 80429b4:	4770      	bx	lr
 80429b6:	bf00      	nop
 80429b8:	40012c00 	.word	0x40012c00
 80429bc:	40014000 	.word	0x40014000

080429c0 <HAL_TIM_Base_Init>:
{
 80429c0:	b510      	push	{r4, lr}
  if (htim == NULL)
 80429c2:	4604      	mov	r4, r0
 80429c4:	b350      	cbz	r0, 8042a1c <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 80429c6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80429ca:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80429ce:	b91b      	cbnz	r3, 80429d8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80429d0:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80429d4:	f7fe fb96 	bl	8041104 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80429d8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80429da:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80429dc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80429e0:	1d21      	adds	r1, r4, #4
 80429e2:	f7ff ff95 	bl	8042910 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80429e6:	2301      	movs	r3, #1
  return HAL_OK;
 80429e8:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80429ea:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80429ee:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80429f2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80429f6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80429fa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80429fe:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8042a02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8042a06:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8042a0a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8042a0e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8042a12:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8042a16:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8042a1a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8042a1c:	2001      	movs	r0, #1
 8042a1e:	e7fc      	b.n	8042a1a <HAL_TIM_Base_Init+0x5a>

08042a20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8042a20:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8042a22:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8042a24:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8042a26:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8042a2a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8042a2e:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8042a30:	6082      	str	r2, [r0, #8]
}
 8042a32:	bd10      	pop	{r4, pc}

08042a34 <HAL_TIM_ConfigClockSource>:
{
 8042a34:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8042a36:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8042a3a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8042a3c:	2b01      	cmp	r3, #1
 8042a3e:	f04f 0002 	mov.w	r0, #2
 8042a42:	f000 8095 	beq.w	8042b70 <HAL_TIM_ConfigClockSource+0x13c>
 8042a46:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8042a48:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8042a4c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8042a4e:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8042a52:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8042a54:	4b47      	ldr	r3, [pc, #284]	@ (8042b74 <HAL_TIM_ConfigClockSource+0x140>)
 8042a56:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8042a58:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8042a5a:	680b      	ldr	r3, [r1, #0]
 8042a5c:	2b60      	cmp	r3, #96	@ 0x60
 8042a5e:	d054      	beq.n	8042b0a <HAL_TIM_ConfigClockSource+0xd6>
 8042a60:	d837      	bhi.n	8042ad2 <HAL_TIM_ConfigClockSource+0x9e>
 8042a62:	2b40      	cmp	r3, #64	@ 0x40
 8042a64:	d06b      	beq.n	8042b3e <HAL_TIM_ConfigClockSource+0x10a>
 8042a66:	d819      	bhi.n	8042a9c <HAL_TIM_ConfigClockSource+0x68>
 8042a68:	2b20      	cmp	r3, #32
 8042a6a:	d00d      	beq.n	8042a88 <HAL_TIM_ConfigClockSource+0x54>
 8042a6c:	d80a      	bhi.n	8042a84 <HAL_TIM_ConfigClockSource+0x50>
 8042a6e:	f033 0110 	bics.w	r1, r3, #16
 8042a72:	d009      	beq.n	8042a88 <HAL_TIM_ConfigClockSource+0x54>
  htim->State = HAL_TIM_STATE_READY;
 8042a74:	2301      	movs	r3, #1
 8042a76:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8042a7a:	2300      	movs	r3, #0
 8042a7c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8042a80:	4610      	mov	r0, r2
 8042a82:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8042a84:	2b30      	cmp	r3, #48	@ 0x30
 8042a86:	d1f5      	bne.n	8042a74 <HAL_TIM_ConfigClockSource+0x40>
  tmpsmcr = TIMx->SMCR;
 8042a88:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8042a8a:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8042a8e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8042a92:	431a      	orrs	r2, r3
 8042a94:	f042 0207 	orr.w	r2, r2, #7
  TIMx->SMCR = tmpsmcr;
 8042a98:	6082      	str	r2, [r0, #8]
}
 8042a9a:	e02b      	b.n	8042af4 <HAL_TIM_ConfigClockSource+0xc0>
  switch (sClockSourceConfig->ClockSource)
 8042a9c:	2b50      	cmp	r3, #80	@ 0x50
 8042a9e:	d1e9      	bne.n	8042a74 <HAL_TIM_ConfigClockSource+0x40>
                               sClockSourceConfig->ClockPolarity,
 8042aa0:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8042aa2:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8042aa4:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8042aa6:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8042aa8:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8042aac:	f023 0301 	bic.w	r3, r3, #1
 8042ab0:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8042ab2:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8042ab4:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8042ab6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8042aba:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8042abe:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8042ac0:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8042ac2:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8042ac4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8042ac8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8042acc:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8042ad0:	e00f      	b.n	8042af2 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8042ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8042ad6:	d00d      	beq.n	8042af4 <HAL_TIM_ConfigClockSource+0xc0>
 8042ad8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8042adc:	d00c      	beq.n	8042af8 <HAL_TIM_ConfigClockSource+0xc4>
 8042ade:	2b70      	cmp	r3, #112	@ 0x70
 8042ae0:	d1c8      	bne.n	8042a74 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 8042ae2:	68cb      	ldr	r3, [r1, #12]
 8042ae4:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8042ae8:	f7ff ff9a 	bl	8042a20 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8042aec:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8042aee:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8042af2:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8042af4:	2200      	movs	r2, #0
 8042af6:	e7bd      	b.n	8042a74 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 8042af8:	68cb      	ldr	r3, [r1, #12]
 8042afa:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8042afe:	f7ff ff8f 	bl	8042a20 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8042b02:	6883      	ldr	r3, [r0, #8]
 8042b04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8042b08:	e7f3      	b.n	8042af2 <HAL_TIM_ConfigClockSource+0xbe>
  tmpccer = TIMx->CCER;
 8042b0a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8042b0c:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8042b0e:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8042b10:	f022 0210 	bic.w	r2, r2, #16
                               sClockSourceConfig->ClockFilter);
 8042b14:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8042b16:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8042b18:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8042b1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8042b1e:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8042b22:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8042b26:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8042b2a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8042b2c:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8042b2e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8042b30:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8042b34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8042b38:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8042b3c:	e7d9      	b.n	8042af2 <HAL_TIM_ConfigClockSource+0xbe>
                               sClockSourceConfig->ClockPolarity,
 8042b3e:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8042b40:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8042b42:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8042b44:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8042b46:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8042b4a:	f023 0301 	bic.w	r3, r3, #1
 8042b4e:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8042b50:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8042b52:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8042b54:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8042b58:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8042b5c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8042b5e:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8042b60:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8042b62:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8042b66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8042b6a:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8042b6e:	e7c0      	b.n	8042af2 <HAL_TIM_ConfigClockSource+0xbe>
  __HAL_LOCK(htim);
 8042b70:	4602      	mov	r2, r0
 8042b72:	e785      	b.n	8042a80 <HAL_TIM_ConfigClockSource+0x4c>
 8042b74:	ffce0088 	.word	0xffce0088

08042b78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8042b78:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8042b7a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8042b7e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8042b80:	2b01      	cmp	r3, #1
 8042b82:	f04f 0002 	mov.w	r0, #2
 8042b86:	d036      	beq.n	8042bf6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8042b88:	6823      	ldr	r3, [r4, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8042b8a:	4d1b      	ldr	r5, [pc, #108]	@ (8042bf8 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
  htim->State = HAL_TIM_STATE_BUSY;
 8042b8c:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8042b90:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8042b92:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8042b94:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8042b96:	d002      	beq.n	8042b9e <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8042b98:	4e18      	ldr	r6, [pc, #96]	@ (8042bfc <HAL_TIMEx_MasterConfigSynchronization+0x84>)
 8042b9a:	42b3      	cmp	r3, r6
 8042b9c:	d103      	bne.n	8042ba6 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8042b9e:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8042ba0:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8042ba4:	4332      	orrs	r2, r6
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8042ba6:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8042ba8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8042bac:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8042bae:	42ab      	cmp	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8042bb0:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8042bb2:	d015      	beq.n	8042be0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8042bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8042bb8:	d012      	beq.n	8042be0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8042bba:	4a11      	ldr	r2, [pc, #68]	@ (8042c00 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8042bbc:	4293      	cmp	r3, r2
 8042bbe:	d00f      	beq.n	8042be0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8042bc0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8042bc4:	4293      	cmp	r3, r2
 8042bc6:	d00b      	beq.n	8042be0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8042bc8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8042bcc:	4293      	cmp	r3, r2
 8042bce:	d007      	beq.n	8042be0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8042bd0:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8042bd4:	4293      	cmp	r3, r2
 8042bd6:	d003      	beq.n	8042be0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8042bd8:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8042bdc:	4293      	cmp	r3, r2
 8042bde:	d104      	bne.n	8042bea <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8042be0:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8042be2:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8042be6:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8042be8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8042bea:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8042bec:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8042bee:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8042bf2:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 8042bf6:	bd70      	pop	{r4, r5, r6, pc}
 8042bf8:	40012c00 	.word	0x40012c00
 8042bfc:	40013400 	.word	0x40013400
 8042c00:	40000400 	.word	0x40000400

08042c04 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8042c04:	4770      	bx	lr

08042c06 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8042c06:	4770      	bx	lr

08042c08 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8042c08:	4770      	bx	lr
	...

08042c0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8042c0c:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8042c0e:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042c10:	e852 3f00 	ldrex	r3, [r2]
 8042c14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042c18:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8042c1c:	6802      	ldr	r2, [r0, #0]
 8042c1e:	2900      	cmp	r1, #0
 8042c20:	d1f5      	bne.n	8042c0e <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8042c22:	4c0f      	ldr	r4, [pc, #60]	@ (8042c60 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042c24:	f102 0308 	add.w	r3, r2, #8
 8042c28:	e853 3f00 	ldrex	r3, [r3]
 8042c2c:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042c2e:	f102 0c08 	add.w	ip, r2, #8
 8042c32:	e84c 3100 	strex	r1, r3, [ip]
 8042c36:	2900      	cmp	r1, #0
 8042c38:	d1f4      	bne.n	8042c24 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8042c3a:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8042c3c:	2b01      	cmp	r3, #1
 8042c3e:	d107      	bne.n	8042c50 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042c40:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8042c44:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042c48:	e842 3100 	strex	r1, r3, [r2]
 8042c4c:	2900      	cmp	r1, #0
 8042c4e:	d1f7      	bne.n	8042c40 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8042c50:	2320      	movs	r3, #32
 8042c52:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8042c56:	2300      	movs	r3, #0
 8042c58:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8042c5a:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8042c5c:	bd10      	pop	{r4, pc}
 8042c5e:	bf00      	nop
 8042c60:	effffffe 	.word	0xeffffffe

08042c64 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8042c64:	4770      	bx	lr

08042c66 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8042c66:	4770      	bx	lr

08042c68 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8042c68:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 8042c6a:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8042c6c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 8042c6e:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8042c72:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8042c76:	f7ff fff6 	bl	8042c66 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8042c7a:	bd08      	pop	{r3, pc}

08042c7c <HAL_UARTEx_RxEventCallback>:
}
 8042c7c:	4770      	bx	lr
	...

08042c80 <HAL_UART_IRQHandler>:
{
 8042c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (errorflags == 0U)
 8042c84:	f640 060f 	movw	r6, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8042c88:	6803      	ldr	r3, [r0, #0]
{
 8042c8a:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8042c8c:	69d9      	ldr	r1, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8042c8e:	681a      	ldr	r2, [r3, #0]
  if (errorflags == 0U)
 8042c90:	4231      	tst	r1, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8042c92:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 8042c94:	d110      	bne.n	8042cb8 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8042c96:	068e      	lsls	r6, r1, #26
 8042c98:	f140 8097 	bpl.w	8042dca <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8042c9c:	f002 0620 	and.w	r6, r2, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8042ca0:	f005 5780 	and.w	r7, r5, #268435456	@ 0x10000000
 8042ca4:	433e      	orrs	r6, r7
 8042ca6:	f000 8090 	beq.w	8042dca <HAL_UART_IRQHandler+0x14a>
      if (huart->RxISR != NULL)
 8042caa:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 8042cac:	2b00      	cmp	r3, #0
 8042cae:	f000 8085 	beq.w	8042dbc <HAL_UART_IRQHandler+0x13c>
}
 8042cb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8042cb6:	4718      	bx	r3
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8042cb8:	4eab      	ldr	r6, [pc, #684]	@ (8042f68 <HAL_UART_IRQHandler+0x2e8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8042cba:	48ac      	ldr	r0, [pc, #688]	@ (8042f6c <HAL_UART_IRQHandler+0x2ec>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8042cbc:	402e      	ands	r6, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8042cbe:	4010      	ands	r0, r2
 8042cc0:	4330      	orrs	r0, r6
 8042cc2:	f000 8082 	beq.w	8042dca <HAL_UART_IRQHandler+0x14a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8042cc6:	07cf      	lsls	r7, r1, #31
 8042cc8:	d509      	bpl.n	8042cde <HAL_UART_IRQHandler+0x5e>
 8042cca:	05d0      	lsls	r0, r2, #23
 8042ccc:	d507      	bpl.n	8042cde <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8042cce:	2001      	movs	r0, #1
 8042cd0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8042cd2:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8042cd6:	f040 0001 	orr.w	r0, r0, #1
 8042cda:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8042cde:	078f      	lsls	r7, r1, #30
 8042ce0:	d509      	bpl.n	8042cf6 <HAL_UART_IRQHandler+0x76>
 8042ce2:	07e8      	lsls	r0, r5, #31
 8042ce4:	d507      	bpl.n	8042cf6 <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8042ce6:	2002      	movs	r0, #2
 8042ce8:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8042cea:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8042cee:	f040 0004 	orr.w	r0, r0, #4
 8042cf2:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8042cf6:	074f      	lsls	r7, r1, #29
 8042cf8:	d509      	bpl.n	8042d0e <HAL_UART_IRQHandler+0x8e>
 8042cfa:	07e8      	lsls	r0, r5, #31
 8042cfc:	d507      	bpl.n	8042d0e <HAL_UART_IRQHandler+0x8e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8042cfe:	2004      	movs	r0, #4
 8042d00:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8042d02:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8042d06:	f040 0002 	orr.w	r0, r0, #2
 8042d0a:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 8042d0e:	070f      	lsls	r7, r1, #28
 8042d10:	d50b      	bpl.n	8042d2a <HAL_UART_IRQHandler+0xaa>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8042d12:	f002 0020 	and.w	r0, r2, #32
 8042d16:	4330      	orrs	r0, r6
 8042d18:	d007      	beq.n	8042d2a <HAL_UART_IRQHandler+0xaa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8042d1a:	2008      	movs	r0, #8
 8042d1c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8042d1e:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8042d22:	f040 0008 	orr.w	r0, r0, #8
 8042d26:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8042d2a:	050e      	lsls	r6, r1, #20
 8042d2c:	d50a      	bpl.n	8042d44 <HAL_UART_IRQHandler+0xc4>
 8042d2e:	0150      	lsls	r0, r2, #5
 8042d30:	d508      	bpl.n	8042d44 <HAL_UART_IRQHandler+0xc4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8042d32:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8042d36:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8042d38:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8042d3c:	f043 0320 	orr.w	r3, r3, #32
 8042d40:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8042d44:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8042d48:	2b00      	cmp	r3, #0
 8042d4a:	d037      	beq.n	8042dbc <HAL_UART_IRQHandler+0x13c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8042d4c:	068b      	lsls	r3, r1, #26
 8042d4e:	d509      	bpl.n	8042d64 <HAL_UART_IRQHandler+0xe4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8042d50:	f002 0220 	and.w	r2, r2, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8042d54:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 8042d58:	432a      	orrs	r2, r5
 8042d5a:	d003      	beq.n	8042d64 <HAL_UART_IRQHandler+0xe4>
        if (huart->RxISR != NULL)
 8042d5c:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8042d5e:	b10b      	cbz	r3, 8042d64 <HAL_UART_IRQHandler+0xe4>
          huart->RxISR(huart);
 8042d60:	4620      	mov	r0, r4
 8042d62:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8042d64:	6826      	ldr	r6, [r4, #0]
      errorcode = huart->ErrorCode;
 8042d66:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8042d6a:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8042d6c:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8042d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8042d74:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 8042d78:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8042d7a:	d021      	beq.n	8042dc0 <HAL_UART_IRQHandler+0x140>
        UART_EndRxTransfer(huart);
 8042d7c:	f7ff ff46 	bl	8042c0c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8042d80:	68b3      	ldr	r3, [r6, #8]
 8042d82:	065f      	lsls	r7, r3, #25
 8042d84:	d517      	bpl.n	8042db6 <HAL_UART_IRQHandler+0x136>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8042d86:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042d88:	f102 0308 	add.w	r3, r2, #8
 8042d8c:	e853 3f00 	ldrex	r3, [r3]
 8042d90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042d94:	3208      	adds	r2, #8
 8042d96:	e842 3100 	strex	r1, r3, [r2]
 8042d9a:	2900      	cmp	r1, #0
 8042d9c:	d1f3      	bne.n	8042d86 <HAL_UART_IRQHandler+0x106>
          if (huart->hdmarx != NULL)
 8042d9e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8042da2:	b140      	cbz	r0, 8042db6 <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8042da4:	4b72      	ldr	r3, [pc, #456]	@ (8042f70 <HAL_UART_IRQHandler+0x2f0>)
 8042da6:	6403      	str	r3, [r0, #64]	@ 0x40
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8042da8:	f7fe fb2c 	bl	8041404 <HAL_DMA_Abort_IT>
 8042dac:	b130      	cbz	r0, 8042dbc <HAL_UART_IRQHandler+0x13c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8042dae:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8042db2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8042db4:	e77d      	b.n	8042cb2 <HAL_UART_IRQHandler+0x32>
            HAL_UART_ErrorCallback(huart);
 8042db6:	4620      	mov	r0, r4
 8042db8:	f7ff ff55 	bl	8042c66 <HAL_UART_ErrorCallback>
}
 8042dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_UART_ErrorCallback(huart);
 8042dc0:	f7ff ff51 	bl	8042c66 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8042dc4:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
 8042dc8:	e7f8      	b.n	8042dbc <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8042dca:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8042dcc:	2801      	cmp	r0, #1
 8042dce:	f040 8089 	bne.w	8042ee4 <HAL_UART_IRQHandler+0x264>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8042dd2:	06ce      	lsls	r6, r1, #27
 8042dd4:	f140 8086 	bpl.w	8042ee4 <HAL_UART_IRQHandler+0x264>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8042dd8:	06d0      	lsls	r0, r2, #27
 8042dda:	f140 8083 	bpl.w	8042ee4 <HAL_UART_IRQHandler+0x264>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8042dde:	2210      	movs	r2, #16
 8042de0:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8042de2:	689a      	ldr	r2, [r3, #8]
 8042de4:	0651      	lsls	r1, r2, #25
 8042de6:	d54b      	bpl.n	8042e80 <HAL_UART_IRQHandler+0x200>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8042de8:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8042dec:	6811      	ldr	r1, [r2, #0]
 8042dee:	684a      	ldr	r2, [r1, #4]
 8042df0:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8042df2:	2a00      	cmp	r2, #0
 8042df4:	d0e2      	beq.n	8042dbc <HAL_UART_IRQHandler+0x13c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8042df6:	f8b4 005c 	ldrh.w	r0, [r4, #92]	@ 0x5c
 8042dfa:	4290      	cmp	r0, r2
 8042dfc:	d9de      	bls.n	8042dbc <HAL_UART_IRQHandler+0x13c>
        huart->RxXferCount = nb_remaining_rx_data;
 8042dfe:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8042e02:	680a      	ldr	r2, [r1, #0]
 8042e04:	0692      	lsls	r2, r2, #26
 8042e06:	d42f      	bmi.n	8042e68 <HAL_UART_IRQHandler+0x1e8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042e08:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8042e0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042e10:	e843 2100 	strex	r1, r2, [r3]
 8042e14:	2900      	cmp	r1, #0
 8042e16:	d1f7      	bne.n	8042e08 <HAL_UART_IRQHandler+0x188>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042e18:	f103 0208 	add.w	r2, r3, #8
 8042e1c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8042e20:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042e24:	f103 0008 	add.w	r0, r3, #8
 8042e28:	e840 2100 	strex	r1, r2, [r0]
 8042e2c:	2900      	cmp	r1, #0
 8042e2e:	d1f3      	bne.n	8042e18 <HAL_UART_IRQHandler+0x198>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042e30:	f103 0208 	add.w	r2, r3, #8
 8042e34:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8042e38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042e3c:	f103 0008 	add.w	r0, r3, #8
 8042e40:	e840 2100 	strex	r1, r2, [r0]
 8042e44:	2900      	cmp	r1, #0
 8042e46:	d1f3      	bne.n	8042e30 <HAL_UART_IRQHandler+0x1b0>
          huart->RxState = HAL_UART_STATE_READY;
 8042e48:	2220      	movs	r2, #32
 8042e4a:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8042e4e:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042e50:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8042e54:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042e58:	e843 2100 	strex	r1, r2, [r3]
 8042e5c:	2900      	cmp	r1, #0
 8042e5e:	d1f7      	bne.n	8042e50 <HAL_UART_IRQHandler+0x1d0>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8042e60:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8042e64:	f7fe fa9c 	bl	80413a0 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8042e68:	2302      	movs	r3, #2
 8042e6a:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8042e6c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8042e70:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8042e74:	1ac9      	subs	r1, r1, r3
 8042e76:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8042e78:	4620      	mov	r0, r4
 8042e7a:	f7ff feff 	bl	8042c7c <HAL_UARTEx_RxEventCallback>
 8042e7e:	e79d      	b.n	8042dbc <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8042e80:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 8042e84:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8042e88:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
      if ((huart->RxXferCount > 0U)
 8042e8c:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8042e8e:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 8042e90:	2800      	cmp	r0, #0
 8042e92:	d093      	beq.n	8042dbc <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8042e94:	1a89      	subs	r1, r1, r2
 8042e96:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8042e98:	2900      	cmp	r1, #0
 8042e9a:	d08f      	beq.n	8042dbc <HAL_UART_IRQHandler+0x13c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042e9c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8042ea0:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042ea4:	e843 2000 	strex	r0, r2, [r3]
 8042ea8:	2800      	cmp	r0, #0
 8042eaa:	d1f7      	bne.n	8042e9c <HAL_UART_IRQHandler+0x21c>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8042eac:	4d31      	ldr	r5, [pc, #196]	@ (8042f74 <HAL_UART_IRQHandler+0x2f4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042eae:	f103 0208 	add.w	r2, r3, #8
 8042eb2:	e852 2f00 	ldrex	r2, [r2]
 8042eb6:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042eb8:	f103 0608 	add.w	r6, r3, #8
 8042ebc:	e846 2000 	strex	r0, r2, [r6]
 8042ec0:	2800      	cmp	r0, #0
 8042ec2:	d1f4      	bne.n	8042eae <HAL_UART_IRQHandler+0x22e>
        huart->RxState = HAL_UART_STATE_READY;
 8042ec4:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 8042ec6:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8042ec8:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8042ecc:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042ece:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8042ed2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042ed6:	e843 2000 	strex	r0, r2, [r3]
 8042eda:	2800      	cmp	r0, #0
 8042edc:	d1f7      	bne.n	8042ece <HAL_UART_IRQHandler+0x24e>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8042ede:	2302      	movs	r3, #2
 8042ee0:	6723      	str	r3, [r4, #112]	@ 0x70
 8042ee2:	e7c9      	b.n	8042e78 <HAL_UART_IRQHandler+0x1f8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8042ee4:	02cf      	lsls	r7, r1, #11
 8042ee6:	d509      	bpl.n	8042efc <HAL_UART_IRQHandler+0x27c>
 8042ee8:	026e      	lsls	r6, r5, #9
 8042eea:	d507      	bpl.n	8042efc <HAL_UART_IRQHandler+0x27c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8042eec:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8042ef0:	4620      	mov	r0, r4
}
 8042ef2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8042ef6:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8042ef8:	f000 bb0a 	b.w	8043510 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8042efc:	0608      	lsls	r0, r1, #24
 8042efe:	d50b      	bpl.n	8042f18 <HAL_UART_IRQHandler+0x298>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8042f00:	f002 0080 	and.w	r0, r2, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8042f04:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
 8042f08:	4328      	orrs	r0, r5
 8042f0a:	d005      	beq.n	8042f18 <HAL_UART_IRQHandler+0x298>
    if (huart->TxISR != NULL)
 8042f0c:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8042f0e:	2b00      	cmp	r3, #0
 8042f10:	f43f af54 	beq.w	8042dbc <HAL_UART_IRQHandler+0x13c>
      huart->TxISR(huart);
 8042f14:	4620      	mov	r0, r4
 8042f16:	e6cc      	b.n	8042cb2 <HAL_UART_IRQHandler+0x32>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8042f18:	064f      	lsls	r7, r1, #25
 8042f1a:	d511      	bpl.n	8042f40 <HAL_UART_IRQHandler+0x2c0>
 8042f1c:	0656      	lsls	r6, r2, #25
 8042f1e:	d50f      	bpl.n	8042f40 <HAL_UART_IRQHandler+0x2c0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042f20:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8042f24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042f28:	e843 2100 	strex	r1, r2, [r3]
 8042f2c:	2900      	cmp	r1, #0
 8042f2e:	d1f7      	bne.n	8042f20 <HAL_UART_IRQHandler+0x2a0>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8042f30:	2320      	movs	r3, #32
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8042f32:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8042f34:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->TxISR = NULL;
 8042f38:	67a1      	str	r1, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 8042f3a:	f7ff fe93 	bl	8042c64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8042f3e:	e73d      	b.n	8042dbc <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8042f40:	020d      	lsls	r5, r1, #8
 8042f42:	d506      	bpl.n	8042f52 <HAL_UART_IRQHandler+0x2d2>
 8042f44:	0050      	lsls	r0, r2, #1
 8042f46:	d504      	bpl.n	8042f52 <HAL_UART_IRQHandler+0x2d2>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8042f48:	4620      	mov	r0, r4
}
 8042f4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8042f4e:	f000 bae1 	b.w	8043514 <HAL_UARTEx_TxFifoEmptyCallback>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8042f52:	01cb      	lsls	r3, r1, #7
 8042f54:	f57f af32 	bpl.w	8042dbc <HAL_UART_IRQHandler+0x13c>
 8042f58:	2a00      	cmp	r2, #0
 8042f5a:	f6bf af2f 	bge.w	8042dbc <HAL_UART_IRQHandler+0x13c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8042f5e:	4620      	mov	r0, r4
}
 8042f60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8042f64:	f000 bad5 	b.w	8043512 <HAL_UARTEx_RxFifoFullCallback>
 8042f68:	10000001 	.word	0x10000001
 8042f6c:	04000120 	.word	0x04000120
 8042f70:	08042c69 	.word	0x08042c69
 8042f74:	effffffe 	.word	0xeffffffe

08042f78 <UART_SetConfig>:
{
 8042f78:	b538      	push	{r3, r4, r5, lr}
 8042f7a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8042f7c:	6921      	ldr	r1, [r4, #16]
 8042f7e:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8042f80:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8042f82:	430a      	orrs	r2, r1
 8042f84:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8042f86:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8042f88:	69c0      	ldr	r0, [r0, #28]
 8042f8a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8042f8c:	4985      	ldr	r1, [pc, #532]	@ (80431a4 <UART_SetConfig+0x22c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8042f8e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8042f90:	4029      	ands	r1, r5
 8042f92:	430a      	orrs	r2, r1
 8042f94:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8042f96:	685a      	ldr	r2, [r3, #4]
 8042f98:	68e1      	ldr	r1, [r4, #12]
 8042f9a:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8042f9e:	430a      	orrs	r2, r1
 8042fa0:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8042fa2:	4a81      	ldr	r2, [pc, #516]	@ (80431a8 <UART_SetConfig+0x230>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8042fa4:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8042fa6:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 8042fa8:	bf1c      	itt	ne
 8042faa:	6a22      	ldrne	r2, [r4, #32]
 8042fac:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8042fae:	689a      	ldr	r2, [r3, #8]
 8042fb0:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 8042fb4:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 8042fb8:	430a      	orrs	r2, r1
 8042fba:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8042fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8042fbe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8042fc0:	f022 020f 	bic.w	r2, r2, #15
 8042fc4:	430a      	orrs	r2, r1
 8042fc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8042fc8:	4a78      	ldr	r2, [pc, #480]	@ (80431ac <UART_SetConfig+0x234>)
 8042fca:	4293      	cmp	r3, r2
 8042fcc:	d130      	bne.n	8043030 <UART_SetConfig+0xb8>
 8042fce:	4b78      	ldr	r3, [pc, #480]	@ (80431b0 <UART_SetConfig+0x238>)
 8042fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042fd4:	f003 0303 	and.w	r3, r3, #3
 8042fd8:	2b02      	cmp	r3, #2
 8042fda:	f000 80da 	beq.w	8043192 <UART_SetConfig+0x21a>
 8042fde:	2b03      	cmp	r3, #3
 8042fe0:	f000 80ca 	beq.w	8043178 <UART_SetConfig+0x200>
 8042fe4:	2b01      	cmp	r3, #1
 8042fe6:	f000 80ce 	beq.w	8043186 <UART_SetConfig+0x20e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8042fea:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8042fee:	f040 80d5 	bne.w	804319c <UART_SetConfig+0x224>
        pclk = HAL_RCC_GetPCLK2Freq();
 8042ff2:	f7ff f819 	bl	8042028 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8042ff6:	2800      	cmp	r0, #0
 8042ff8:	d077      	beq.n	80430ea <UART_SetConfig+0x172>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8042ffa:	4b6e      	ldr	r3, [pc, #440]	@ (80431b4 <UART_SetConfig+0x23c>)
 8042ffc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8042ffe:	6861      	ldr	r1, [r4, #4]
 8043000:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8043004:	084b      	lsrs	r3, r1, #1
 8043006:	fbb0 f2f2 	udiv	r2, r0, r2
 804300a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 804300e:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8043012:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8043016:	f1a3 0110 	sub.w	r1, r3, #16
 804301a:	4291      	cmp	r1, r2
 804301c:	d820      	bhi.n	8043060 <UART_SetConfig+0xe8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 804301e:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8043022:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8043024:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8043026:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 804302a:	4313      	orrs	r3, r2
 804302c:	60cb      	str	r3, [r1, #12]
 804302e:	e05c      	b.n	80430ea <UART_SetConfig+0x172>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8043030:	4a61      	ldr	r2, [pc, #388]	@ (80431b8 <UART_SetConfig+0x240>)
 8043032:	4293      	cmp	r3, r2
 8043034:	d116      	bne.n	8043064 <UART_SetConfig+0xec>
 8043036:	4b5e      	ldr	r3, [pc, #376]	@ (80431b0 <UART_SetConfig+0x238>)
 8043038:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804303c:	f003 030c 	and.w	r3, r3, #12
 8043040:	2b08      	cmp	r3, #8
 8043042:	f000 80a6 	beq.w	8043192 <UART_SetConfig+0x21a>
 8043046:	d808      	bhi.n	804305a <UART_SetConfig+0xe2>
 8043048:	2b00      	cmp	r3, #0
 804304a:	f040 809c 	bne.w	8043186 <UART_SetConfig+0x20e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 804304e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8043052:	d17a      	bne.n	804314a <UART_SetConfig+0x1d2>
        pclk = HAL_RCC_GetPCLK1Freq();
 8043054:	f7fe ffd8 	bl	8042008 <HAL_RCC_GetPCLK1Freq>
        break;
 8043058:	e7cd      	b.n	8042ff6 <UART_SetConfig+0x7e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 804305a:	2b0c      	cmp	r3, #12
 804305c:	f000 808c 	beq.w	8043178 <UART_SetConfig+0x200>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8043060:	2001      	movs	r0, #1
 8043062:	e043      	b.n	80430ec <UART_SetConfig+0x174>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8043064:	4a55      	ldr	r2, [pc, #340]	@ (80431bc <UART_SetConfig+0x244>)
 8043066:	4293      	cmp	r3, r2
 8043068:	d10a      	bne.n	8043080 <UART_SetConfig+0x108>
 804306a:	4b51      	ldr	r3, [pc, #324]	@ (80431b0 <UART_SetConfig+0x238>)
 804306c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043070:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8043074:	2b20      	cmp	r3, #32
 8043076:	f000 808c 	beq.w	8043192 <UART_SetConfig+0x21a>
 804307a:	d9e5      	bls.n	8043048 <UART_SetConfig+0xd0>
 804307c:	2b30      	cmp	r3, #48	@ 0x30
 804307e:	e7ed      	b.n	804305c <UART_SetConfig+0xe4>
 8043080:	4a4f      	ldr	r2, [pc, #316]	@ (80431c0 <UART_SetConfig+0x248>)
 8043082:	4293      	cmp	r3, r2
 8043084:	d109      	bne.n	804309a <UART_SetConfig+0x122>
 8043086:	4b4a      	ldr	r3, [pc, #296]	@ (80431b0 <UART_SetConfig+0x238>)
 8043088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804308c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8043090:	2b80      	cmp	r3, #128	@ 0x80
 8043092:	d07e      	beq.n	8043192 <UART_SetConfig+0x21a>
 8043094:	d9d8      	bls.n	8043048 <UART_SetConfig+0xd0>
 8043096:	2bc0      	cmp	r3, #192	@ 0xc0
 8043098:	e7e0      	b.n	804305c <UART_SetConfig+0xe4>
 804309a:	4a4a      	ldr	r2, [pc, #296]	@ (80431c4 <UART_SetConfig+0x24c>)
 804309c:	4293      	cmp	r3, r2
 804309e:	d10b      	bne.n	80430b8 <UART_SetConfig+0x140>
 80430a0:	4b43      	ldr	r3, [pc, #268]	@ (80431b0 <UART_SetConfig+0x238>)
 80430a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80430a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80430aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80430ae:	d070      	beq.n	8043192 <UART_SetConfig+0x21a>
 80430b0:	d9ca      	bls.n	8043048 <UART_SetConfig+0xd0>
 80430b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80430b6:	e7d1      	b.n	804305c <UART_SetConfig+0xe4>
 80430b8:	4a3b      	ldr	r2, [pc, #236]	@ (80431a8 <UART_SetConfig+0x230>)
 80430ba:	4293      	cmp	r3, r2
 80430bc:	d1d0      	bne.n	8043060 <UART_SetConfig+0xe8>
 80430be:	4b3c      	ldr	r3, [pc, #240]	@ (80431b0 <UART_SetConfig+0x238>)
 80430c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80430c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80430c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80430cc:	d015      	beq.n	80430fa <UART_SetConfig+0x182>
 80430ce:	d803      	bhi.n	80430d8 <UART_SetConfig+0x160>
 80430d0:	b943      	cbnz	r3, 80430e4 <UART_SetConfig+0x16c>
        pclk = HAL_RCC_GetPCLK1Freq();
 80430d2:	f7fe ff99 	bl	8042008 <HAL_RCC_GetPCLK1Freq>
        break;
 80430d6:	e007      	b.n	80430e8 <UART_SetConfig+0x170>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80430d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80430dc:	d1c0      	bne.n	8043060 <UART_SetConfig+0xe8>
 80430de:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80430e2:	e00b      	b.n	80430fc <UART_SetConfig+0x184>
        pclk = HAL_RCC_GetSysClockFreq();
 80430e4:	f7fe fb20 	bl	8041728 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80430e8:	b940      	cbnz	r0, 80430fc <UART_SetConfig+0x184>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80430ea:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 80430ec:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80430f0:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 80430f2:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80430f4:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 80430f8:	bd38      	pop	{r3, r4, r5, pc}
        pclk = (uint32_t) HSI_VALUE;
 80430fa:	4833      	ldr	r0, [pc, #204]	@ (80431c8 <UART_SetConfig+0x250>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80430fc:	4b2d      	ldr	r3, [pc, #180]	@ (80431b4 <UART_SetConfig+0x23c>)
 80430fe:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8043100:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8043102:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8043106:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 804310a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 804310e:	4299      	cmp	r1, r3
 8043110:	d8a6      	bhi.n	8043060 <UART_SetConfig+0xe8>
 8043112:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8043116:	d8a3      	bhi.n	8043060 <UART_SetConfig+0xe8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8043118:	2300      	movs	r3, #0
 804311a:	4619      	mov	r1, r3
 804311c:	f7fd f890 	bl	8040240 <__aeabi_uldivmod>
 8043120:	0209      	lsls	r1, r1, #8
 8043122:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8043126:	086b      	lsrs	r3, r5, #1
 8043128:	0200      	lsls	r0, r0, #8
 804312a:	18c0      	adds	r0, r0, r3
 804312c:	462a      	mov	r2, r5
 804312e:	f04f 0300 	mov.w	r3, #0
 8043132:	f141 0100 	adc.w	r1, r1, #0
 8043136:	f7fd f883 	bl	8040240 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 804313a:	4b24      	ldr	r3, [pc, #144]	@ (80431cc <UART_SetConfig+0x254>)
 804313c:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8043140:	429a      	cmp	r2, r3
 8043142:	d88d      	bhi.n	8043060 <UART_SetConfig+0xe8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8043144:	6823      	ldr	r3, [r4, #0]
 8043146:	60d8      	str	r0, [r3, #12]
 8043148:	e7cf      	b.n	80430ea <UART_SetConfig+0x172>
        pclk = HAL_RCC_GetPCLK1Freq();
 804314a:	f7fe ff5d 	bl	8042008 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 804314e:	2800      	cmp	r0, #0
 8043150:	d0cb      	beq.n	80430ea <UART_SetConfig+0x172>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8043152:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8043154:	4a17      	ldr	r2, [pc, #92]	@ (80431b4 <UART_SetConfig+0x23c>)
 8043156:	6863      	ldr	r3, [r4, #4]
 8043158:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 804315c:	fbb0 f0f2 	udiv	r0, r0, r2
 8043160:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8043164:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8043168:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 804316c:	f1a0 0210 	sub.w	r2, r0, #16
 8043170:	e7e6      	b.n	8043140 <UART_SetConfig+0x1c8>
        pclk = HAL_RCC_GetSysClockFreq();
 8043172:	f7fe fad9 	bl	8041728 <HAL_RCC_GetSysClockFreq>
        break;
 8043176:	e7ea      	b.n	804314e <UART_SetConfig+0x1d6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8043178:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 804317c:	f43f af3d 	beq.w	8042ffa <UART_SetConfig+0x82>
        pclk = (uint32_t) LSE_VALUE;
 8043180:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8043184:	e7e5      	b.n	8043152 <UART_SetConfig+0x1da>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8043186:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 804318a:	d1f2      	bne.n	8043172 <UART_SetConfig+0x1fa>
        pclk = HAL_RCC_GetSysClockFreq();
 804318c:	f7fe facc 	bl	8041728 <HAL_RCC_GetSysClockFreq>
        break;
 8043190:	e731      	b.n	8042ff6 <UART_SetConfig+0x7e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8043192:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8043196:	480c      	ldr	r0, [pc, #48]	@ (80431c8 <UART_SetConfig+0x250>)
 8043198:	d1db      	bne.n	8043152 <UART_SetConfig+0x1da>
 804319a:	e72e      	b.n	8042ffa <UART_SetConfig+0x82>
        pclk = HAL_RCC_GetPCLK2Freq();
 804319c:	f7fe ff44 	bl	8042028 <HAL_RCC_GetPCLK2Freq>
        break;
 80431a0:	e7d5      	b.n	804314e <UART_SetConfig+0x1d6>
 80431a2:	bf00      	nop
 80431a4:	cfff69f3 	.word	0xcfff69f3
 80431a8:	40008000 	.word	0x40008000
 80431ac:	40013800 	.word	0x40013800
 80431b0:	40021000 	.word	0x40021000
 80431b4:	08046248 	.word	0x08046248
 80431b8:	40004400 	.word	0x40004400
 80431bc:	40004800 	.word	0x40004800
 80431c0:	40004c00 	.word	0x40004c00
 80431c4:	40005000 	.word	0x40005000
 80431c8:	00f42400 	.word	0x00f42400
 80431cc:	000ffcff 	.word	0x000ffcff

080431d0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80431d0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 80431d2:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80431d4:	071a      	lsls	r2, r3, #28
 80431d6:	d506      	bpl.n	80431e6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80431d8:	6801      	ldr	r1, [r0, #0]
 80431da:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80431dc:	684a      	ldr	r2, [r1, #4]
 80431de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80431e2:	4322      	orrs	r2, r4
 80431e4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80431e6:	07dc      	lsls	r4, r3, #31
 80431e8:	d506      	bpl.n	80431f8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80431ea:	6801      	ldr	r1, [r0, #0]
 80431ec:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80431ee:	684a      	ldr	r2, [r1, #4]
 80431f0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80431f4:	4322      	orrs	r2, r4
 80431f6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80431f8:	0799      	lsls	r1, r3, #30
 80431fa:	d506      	bpl.n	804320a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80431fc:	6801      	ldr	r1, [r0, #0]
 80431fe:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8043200:	684a      	ldr	r2, [r1, #4]
 8043202:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8043206:	4322      	orrs	r2, r4
 8043208:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 804320a:	075a      	lsls	r2, r3, #29
 804320c:	d506      	bpl.n	804321c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 804320e:	6801      	ldr	r1, [r0, #0]
 8043210:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8043212:	684a      	ldr	r2, [r1, #4]
 8043214:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8043218:	4322      	orrs	r2, r4
 804321a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 804321c:	06dc      	lsls	r4, r3, #27
 804321e:	d506      	bpl.n	804322e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8043220:	6801      	ldr	r1, [r0, #0]
 8043222:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8043224:	688a      	ldr	r2, [r1, #8]
 8043226:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 804322a:	4322      	orrs	r2, r4
 804322c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 804322e:	0699      	lsls	r1, r3, #26
 8043230:	d506      	bpl.n	8043240 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8043232:	6801      	ldr	r1, [r0, #0]
 8043234:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8043236:	688a      	ldr	r2, [r1, #8]
 8043238:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 804323c:	4322      	orrs	r2, r4
 804323e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8043240:	065a      	lsls	r2, r3, #25
 8043242:	d510      	bpl.n	8043266 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8043244:	6801      	ldr	r1, [r0, #0]
 8043246:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8043248:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 804324a:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 804324e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8043252:	ea42 0204 	orr.w	r2, r2, r4
 8043256:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8043258:	d105      	bne.n	8043266 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 804325a:	684a      	ldr	r2, [r1, #4]
 804325c:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 804325e:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8043262:	4322      	orrs	r2, r4
 8043264:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8043266:	061b      	lsls	r3, r3, #24
 8043268:	d506      	bpl.n	8043278 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 804326a:	6802      	ldr	r2, [r0, #0]
 804326c:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 804326e:	6853      	ldr	r3, [r2, #4]
 8043270:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8043274:	430b      	orrs	r3, r1
 8043276:	6053      	str	r3, [r2, #4]
}
 8043278:	bd10      	pop	{r4, pc}

0804327a <UART_WaitOnFlagUntilTimeout>:
{
 804327a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 804327e:	4604      	mov	r4, r0
 8043280:	460d      	mov	r5, r1
 8043282:	4617      	mov	r7, r2
 8043284:	4698      	mov	r8, r3
 8043286:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 804328a:	6822      	ldr	r2, [r4, #0]
 804328c:	69d3      	ldr	r3, [r2, #28]
 804328e:	ea35 0303 	bics.w	r3, r5, r3
 8043292:	bf0c      	ite	eq
 8043294:	2301      	moveq	r3, #1
 8043296:	2300      	movne	r3, #0
 8043298:	42bb      	cmp	r3, r7
 804329a:	d001      	beq.n	80432a0 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 804329c:	2000      	movs	r0, #0
 804329e:	e022      	b.n	80432e6 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80432a0:	f1b9 3fff 	cmp.w	r9, #4294967295
 80432a4:	d0f2      	beq.n	804328c <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80432a6:	f7fe f825 	bl	80412f4 <HAL_GetTick>
 80432aa:	eba0 0008 	sub.w	r0, r0, r8
 80432ae:	4548      	cmp	r0, r9
 80432b0:	d829      	bhi.n	8043306 <UART_WaitOnFlagUntilTimeout+0x8c>
 80432b2:	f1b9 0f00 	cmp.w	r9, #0
 80432b6:	d026      	beq.n	8043306 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80432b8:	6821      	ldr	r1, [r4, #0]
 80432ba:	680b      	ldr	r3, [r1, #0]
 80432bc:	075a      	lsls	r2, r3, #29
 80432be:	d5e4      	bpl.n	804328a <UART_WaitOnFlagUntilTimeout+0x10>
 80432c0:	2d80      	cmp	r5, #128	@ 0x80
 80432c2:	d0e2      	beq.n	804328a <UART_WaitOnFlagUntilTimeout+0x10>
 80432c4:	2d40      	cmp	r5, #64	@ 0x40
 80432c6:	d0e0      	beq.n	804328a <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80432c8:	69ce      	ldr	r6, [r1, #28]
 80432ca:	f016 0608 	ands.w	r6, r6, #8
 80432ce:	d00c      	beq.n	80432ea <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80432d0:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 80432d2:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80432d4:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 80432d6:	f7ff fc99 	bl	8042c0c <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 80432da:	2300      	movs	r3, #0
          return HAL_ERROR;
 80432dc:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80432de:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80432e2:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 80432e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80432ea:	69cb      	ldr	r3, [r1, #28]
 80432ec:	051b      	lsls	r3, r3, #20
 80432ee:	d5cc      	bpl.n	804328a <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80432f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 80432f4:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80432f6:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 80432f8:	f7ff fc88 	bl	8042c0c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80432fc:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 80432fe:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8043302:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 8043306:	2003      	movs	r0, #3
 8043308:	e7ed      	b.n	80432e6 <UART_WaitOnFlagUntilTimeout+0x6c>

0804330a <HAL_UART_Transmit>:
{
 804330a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 804330e:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8043310:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 8043314:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8043316:	2b20      	cmp	r3, #32
{
 8043318:	460e      	mov	r6, r1
 804331a:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 804331c:	d146      	bne.n	80433ac <HAL_UART_Transmit+0xa2>
    if ((pData == NULL) || (Size == 0U))
 804331e:	2900      	cmp	r1, #0
 8043320:	d046      	beq.n	80433b0 <HAL_UART_Transmit+0xa6>
 8043322:	2a00      	cmp	r2, #0
 8043324:	d044      	beq.n	80433b0 <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8043326:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8043328:	2500      	movs	r5, #0
 804332a:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 804332e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 8043332:	f7fd ffdf 	bl	80412f4 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8043336:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8043338:	4681      	mov	r9, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 804333a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferSize  = Size;
 804333e:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 8043342:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8043346:	d103      	bne.n	8043350 <HAL_UART_Transmit+0x46>
 8043348:	6923      	ldr	r3, [r4, #16]
 804334a:	b90b      	cbnz	r3, 8043350 <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 804334c:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 804334e:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8043350:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8043354:	464b      	mov	r3, r9
    while (huart->TxXferCount > 0U)
 8043356:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8043358:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 804335c:	b942      	cbnz	r2, 8043370 <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 804335e:	2140      	movs	r1, #64	@ 0x40
 8043360:	4620      	mov	r0, r4
 8043362:	f7ff ff8a 	bl	804327a <UART_WaitOnFlagUntilTimeout>
 8043366:	2320      	movs	r3, #32
 8043368:	b948      	cbnz	r0, 804337e <HAL_UART_Transmit+0x74>
    huart->gState = HAL_UART_STATE_READY;
 804336a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 804336e:	e009      	b.n	8043384 <HAL_UART_Transmit+0x7a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8043370:	2200      	movs	r2, #0
 8043372:	2180      	movs	r1, #128	@ 0x80
 8043374:	4620      	mov	r0, r4
 8043376:	f7ff ff80 	bl	804327a <UART_WaitOnFlagUntilTimeout>
 804337a:	b130      	cbz	r0, 804338a <HAL_UART_Transmit+0x80>
        huart->gState = HAL_UART_STATE_READY;
 804337c:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 804337e:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8043380:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8043384:	b003      	add	sp, #12
 8043386:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 804338a:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 804338c:	b95e      	cbnz	r6, 80433a6 <HAL_UART_Transmit+0x9c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 804338e:	f835 3b02 	ldrh.w	r3, [r5], #2
 8043392:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8043396:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8043398:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 804339c:	3a01      	subs	r2, #1
 804339e:	b292      	uxth	r2, r2
 80433a0:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
 80433a4:	e7d4      	b.n	8043350 <HAL_UART_Transmit+0x46>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80433a6:	f816 3b01 	ldrb.w	r3, [r6], #1
 80433aa:	e7f4      	b.n	8043396 <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 80433ac:	2002      	movs	r0, #2
 80433ae:	e7e9      	b.n	8043384 <HAL_UART_Transmit+0x7a>
      return  HAL_ERROR;
 80433b0:	2001      	movs	r0, #1
 80433b2:	e7e7      	b.n	8043384 <HAL_UART_Transmit+0x7a>

080433b4 <UART_CheckIdleState>:
{
 80433b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80433b6:	2600      	movs	r6, #0
{
 80433b8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80433ba:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 80433be:	f7fd ff99 	bl	80412f4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80433c2:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80433c4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80433c6:	681b      	ldr	r3, [r3, #0]
 80433c8:	071a      	lsls	r2, r3, #28
 80433ca:	d51c      	bpl.n	8043406 <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80433cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80433d0:	4632      	mov	r2, r6
 80433d2:	9300      	str	r3, [sp, #0]
 80433d4:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80433d8:	4603      	mov	r3, r0
 80433da:	4620      	mov	r0, r4
 80433dc:	f7ff ff4d 	bl	804327a <UART_WaitOnFlagUntilTimeout>
 80433e0:	b188      	cbz	r0, 8043406 <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80433e2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80433e4:	e852 3f00 	ldrex	r3, [r2]
 80433e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80433ec:	e842 3100 	strex	r1, r3, [r2]
 80433f0:	2900      	cmp	r1, #0
 80433f2:	d1f6      	bne.n	80433e2 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 80433f4:	2320      	movs	r3, #32
 80433f6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 80433fa:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 80433fc:	2300      	movs	r3, #0
 80433fe:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8043402:	b002      	add	sp, #8
 8043404:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8043406:	6823      	ldr	r3, [r4, #0]
 8043408:	681b      	ldr	r3, [r3, #0]
 804340a:	075b      	lsls	r3, r3, #29
 804340c:	d524      	bpl.n	8043458 <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 804340e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8043412:	2200      	movs	r2, #0
 8043414:	9300      	str	r3, [sp, #0]
 8043416:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 804341a:	462b      	mov	r3, r5
 804341c:	4620      	mov	r0, r4
 804341e:	f7ff ff2c 	bl	804327a <UART_WaitOnFlagUntilTimeout>
 8043422:	b1c8      	cbz	r0, 8043458 <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8043424:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043426:	e852 3f00 	ldrex	r3, [r2]
 804342a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804342e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8043432:	6822      	ldr	r2, [r4, #0]
 8043434:	2900      	cmp	r1, #0
 8043436:	d1f5      	bne.n	8043424 <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043438:	f102 0308 	add.w	r3, r2, #8
 804343c:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8043440:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8043444:	f102 0008 	add.w	r0, r2, #8
 8043448:	e840 3100 	strex	r1, r3, [r0]
 804344c:	2900      	cmp	r1, #0
 804344e:	d1f3      	bne.n	8043438 <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 8043450:	2320      	movs	r3, #32
 8043452:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8043456:	e7d0      	b.n	80433fa <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 8043458:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 804345a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 804345c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8043460:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8043464:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8043466:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8043468:	e7c8      	b.n	80433fc <UART_CheckIdleState+0x48>

0804346a <HAL_UART_Init>:
{
 804346a:	b510      	push	{r4, lr}
  if (huart == NULL)
 804346c:	4604      	mov	r4, r0
 804346e:	b350      	cbz	r0, 80434c6 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8043470:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8043474:	b91b      	cbnz	r3, 804347e <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 8043476:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 804347a:	f7fd fdf5 	bl	8041068 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 804347e:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8043480:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8043482:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8043486:	6813      	ldr	r3, [r2, #0]
 8043488:	f023 0301 	bic.w	r3, r3, #1
 804348c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 804348e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8043490:	b113      	cbz	r3, 8043498 <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 8043492:	4620      	mov	r0, r4
 8043494:	f7ff fe9c 	bl	80431d0 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8043498:	4620      	mov	r0, r4
 804349a:	f7ff fd6d 	bl	8042f78 <UART_SetConfig>
 804349e:	2801      	cmp	r0, #1
 80434a0:	d011      	beq.n	80434c6 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80434a2:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 80434a4:	4620      	mov	r0, r4
}
 80434a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80434aa:	685a      	ldr	r2, [r3, #4]
 80434ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80434b0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80434b2:	689a      	ldr	r2, [r3, #8]
 80434b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80434b8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80434ba:	681a      	ldr	r2, [r3, #0]
 80434bc:	f042 0201 	orr.w	r2, r2, #1
 80434c0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80434c2:	f7ff bf77 	b.w	80433b4 <UART_CheckIdleState>
}
 80434c6:	2001      	movs	r0, #1
 80434c8:	bd10      	pop	{r4, pc}
	...

080434cc <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80434cc:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 80434ce:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80434d0:	b92b      	cbnz	r3, 80434de <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 80434d2:	2301      	movs	r3, #1
 80434d4:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80434d8:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80434dc:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80434de:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80434e0:	4d09      	ldr	r5, [pc, #36]	@ (8043508 <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80434e2:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80434e4:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 80434e6:	4c09      	ldr	r4, [pc, #36]	@ (804350c <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80434e8:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80434ea:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 80434ec:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80434ee:	00db      	lsls	r3, r3, #3
 80434f0:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80434f4:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80434f8:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80434fc:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 80434fe:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8043500:	00db      	lsls	r3, r3, #3
 8043502:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8043506:	e7e7      	b.n	80434d8 <UARTEx_SetNbDataToProcess+0xc>
 8043508:	08046268 	.word	0x08046268
 804350c:	08046260 	.word	0x08046260

08043510 <HAL_UARTEx_WakeupCallback>:
}
 8043510:	4770      	bx	lr

08043512 <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8043512:	4770      	bx	lr

08043514 <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8043514:	4770      	bx	lr

08043516 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8043516:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 804351a:	2b01      	cmp	r3, #1
 804351c:	d014      	beq.n	8043548 <HAL_UARTEx_DisableFifoMode+0x32>
  huart->gState = HAL_UART_STATE_BUSY;
 804351e:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8043520:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8043522:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8043526:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8043528:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 804352a:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 804352e:	f023 0301 	bic.w	r3, r3, #1
 8043532:	6013      	str	r3, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8043534:	2300      	movs	r3, #0
 8043536:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8043538:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 804353a:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 804353c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8043540:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  return HAL_OK;
 8043544:	4618      	mov	r0, r3
 8043546:	4770      	bx	lr
  __HAL_LOCK(huart);
 8043548:	2002      	movs	r0, #2
}
 804354a:	4770      	bx	lr

0804354c <HAL_UARTEx_SetTxFifoThreshold>:
{
 804354c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 804354e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 8043552:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8043554:	2b01      	cmp	r3, #1
 8043556:	d017      	beq.n	8043588 <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 8043558:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 804355a:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 804355c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8043560:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8043562:	682b      	ldr	r3, [r5, #0]
 8043564:	f023 0301 	bic.w	r3, r3, #1
 8043568:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 804356a:	68ab      	ldr	r3, [r5, #8]
 804356c:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8043570:	4319      	orrs	r1, r3
 8043572:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8043574:	f7ff ffaa 	bl	80434cc <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8043578:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 804357a:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 804357c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8043580:	2000      	movs	r0, #0
 8043582:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8043586:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8043588:	2002      	movs	r0, #2
 804358a:	e7fc      	b.n	8043586 <HAL_UARTEx_SetTxFifoThreshold+0x3a>

0804358c <HAL_UARTEx_SetRxFifoThreshold>:
{
 804358c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 804358e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 8043592:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8043594:	2b01      	cmp	r3, #1
 8043596:	d017      	beq.n	80435c8 <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 8043598:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 804359a:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 804359c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80435a0:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80435a2:	682b      	ldr	r3, [r5, #0]
 80435a4:	f023 0301 	bic.w	r3, r3, #1
 80435a8:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80435aa:	68ab      	ldr	r3, [r5, #8]
 80435ac:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80435b0:	4319      	orrs	r1, r3
 80435b2:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 80435b4:	f7ff ff8a 	bl	80434cc <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 80435b8:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80435ba:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 80435bc:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80435c0:	2000      	movs	r0, #0
 80435c2:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80435c6:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 80435c8:	2002      	movs	r0, #2
 80435ca:	e7fc      	b.n	80435c6 <HAL_UARTEx_SetRxFifoThreshold+0x3a>

080435cc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80435cc:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 80435ce:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80435d2:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80435d4:	f001 f9ea 	bl	80449ac <xTaskGetSchedulerState>
 80435d8:	2801      	cmp	r0, #1
 80435da:	d003      	beq.n	80435e4 <SysTick_Handler+0x18>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 80435dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80435e0:	f000 ba16 	b.w	8043a10 <xPortSysTickHandler>
}
 80435e4:	bd08      	pop	{r3, pc}
	...

080435e8 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80435e8:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80435ec:	b92b      	cbnz	r3, 80435fa <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80435ee:	4b06      	ldr	r3, [pc, #24]	@ (8043608 <osKernelInitialize+0x20>)
 80435f0:	6818      	ldr	r0, [r3, #0]
 80435f2:	b928      	cbnz	r0, 8043600 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80435f4:	2201      	movs	r2, #1
 80435f6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80435f8:	4770      	bx	lr
    stat = osErrorISR;
 80435fa:	f06f 0005 	mvn.w	r0, #5
 80435fe:	4770      	bx	lr
    } else {
      stat = osError;
 8043600:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8043604:	4770      	bx	lr
 8043606:	bf00      	nop
 8043608:	200195f4 	.word	0x200195f4

0804360c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 804360c:	b510      	push	{r4, lr}
 804360e:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8043612:	b95c      	cbnz	r4, 804362c <osKernelStart+0x20>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8043614:	4b08      	ldr	r3, [pc, #32]	@ (8043638 <osKernelStart+0x2c>)
 8043616:	681a      	ldr	r2, [r3, #0]
 8043618:	2a01      	cmp	r2, #1
 804361a:	d10a      	bne.n	8043632 <osKernelStart+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 804361c:	4a07      	ldr	r2, [pc, #28]	@ (804363c <osKernelStart+0x30>)
 804361e:	77d4      	strb	r4, [r2, #31]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8043620:	2202      	movs	r2, #2
 8043622:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8043624:	f000 ff6e 	bl	8044504 <vTaskStartScheduler>
      stat = osOK;
 8043628:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 804362a:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 804362c:	f06f 0005 	mvn.w	r0, #5
 8043630:	e7fb      	b.n	804362a <osKernelStart+0x1e>
      stat = osError;
 8043632:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 8043636:	e7f8      	b.n	804362a <osKernelStart+0x1e>
 8043638:	200195f4 	.word	0x200195f4
 804363c:	e000ed00 	.word	0xe000ed00

08043640 <osKernelGetTickCount>:
 8043640:	f3ef 8305 	mrs	r3, IPSR
}

uint32_t osKernelGetTickCount (void) {
  TickType_t ticks;

  if (IS_IRQ()) {
 8043644:	b10b      	cbz	r3, 804364a <osKernelGetTickCount+0xa>
    ticks = xTaskGetTickCountFromISR();
 8043646:	f000 bfa7 	b.w	8044598 <xTaskGetTickCountFromISR>
  } else {
    ticks = xTaskGetTickCount();
 804364a:	f000 bf9f 	b.w	804458c <xTaskGetTickCount>

0804364e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 804364e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8043650:	4614      	mov	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8043652:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8043654:	b087      	sub	sp, #28
 8043656:	460b      	mov	r3, r1
  hTask = NULL;
 8043658:	9205      	str	r2, [sp, #20]
 804365a:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 804365e:	b9fa      	cbnz	r2, 80436a0 <osThreadNew+0x52>
 8043660:	b1f0      	cbz	r0, 80436a0 <osThreadNew+0x52>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8043662:	b35c      	cbz	r4, 80436bc <osThreadNew+0x6e>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8043664:	69a5      	ldr	r5, [r4, #24]
 8043666:	b125      	cbz	r5, 8043672 <osThreadNew+0x24>
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8043668:	1e69      	subs	r1, r5, #1
 804366a:	2937      	cmp	r1, #55	@ 0x37
 804366c:	d902      	bls.n	8043674 <osThreadNew+0x26>
        return (NULL);
 804366e:	2000      	movs	r0, #0
 8043670:	e017      	b.n	80436a2 <osThreadNew+0x54>
    prio  = (UBaseType_t)osPriorityNormal;
 8043672:	2518      	movs	r5, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8043674:	6862      	ldr	r2, [r4, #4]
 8043676:	07d2      	lsls	r2, r2, #31
 8043678:	d4f9      	bmi.n	804366e <osThreadNew+0x20>
      }

      if (attr->stack_size > 0U) {
 804367a:	6966      	ldr	r6, [r4, #20]
 804367c:	b19e      	cbz	r6, 80436a6 <osThreadNew+0x58>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 804367e:	08b2      	lsrs	r2, r6, #2
      if (attr->name != NULL) {
 8043680:	6821      	ldr	r1, [r4, #0]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8043682:	e9d4 7c02 	ldrd	r7, ip, [r4, #8]
 8043686:	b18f      	cbz	r7, 80436ac <osThreadNew+0x5e>
 8043688:	f1bc 0f5b 	cmp.w	ip, #91	@ 0x5b
 804368c:	d908      	bls.n	80436a0 <osThreadNew+0x52>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 804368e:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8043690:	b134      	cbz	r4, 80436a0 <osThreadNew+0x52>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8043692:	b12e      	cbz	r6, 80436a0 <osThreadNew+0x52>
      mem = 0;
    }

    if (mem == 1) {
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8043694:	e9cd 4701 	strd	r4, r7, [sp, #4]
 8043698:	9500      	str	r5, [sp, #0]
 804369a:	f000 fedf 	bl	804445c <xTaskCreateStatic>
 804369e:	9005      	str	r0, [sp, #20]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80436a0:	9805      	ldr	r0, [sp, #20]
}
 80436a2:	b007      	add	sp, #28
 80436a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 80436a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80436aa:	e7e9      	b.n	8043680 <osThreadNew+0x32>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80436ac:	f1bc 0f00 	cmp.w	ip, #0
 80436b0:	d1f6      	bne.n	80436a0 <osThreadNew+0x52>
 80436b2:	6924      	ldr	r4, [r4, #16]
 80436b4:	2c00      	cmp	r4, #0
 80436b6:	d1f3      	bne.n	80436a0 <osThreadNew+0x52>
 80436b8:	460c      	mov	r4, r1
 80436ba:	e002      	b.n	80436c2 <osThreadNew+0x74>
    prio  = (UBaseType_t)osPriorityNormal;
 80436bc:	2518      	movs	r5, #24
    stack = configMINIMAL_STACK_SIZE;
 80436be:	f44f 7200 	mov.w	r2, #512	@ 0x200
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80436c2:	a905      	add	r1, sp, #20
 80436c4:	e9cd 5100 	strd	r5, r1, [sp]
 80436c8:	b292      	uxth	r2, r2
 80436ca:	4621      	mov	r1, r4
 80436cc:	f000 feec 	bl	80444a8 <xTaskCreate>
 80436d0:	2801      	cmp	r0, #1
            hTask = NULL;
 80436d2:	bf1c      	itt	ne
 80436d4:	2300      	movne	r3, #0
 80436d6:	9305      	strne	r3, [sp, #20]
 80436d8:	e7e2      	b.n	80436a0 <osThreadNew+0x52>

080436da <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80436da:	b508      	push	{r3, lr}
 80436dc:	f3ef 8205 	mrs	r2, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80436e0:	b922      	cbnz	r2, 80436ec <osDelay+0x12>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 80436e2:	b108      	cbz	r0, 80436e8 <osDelay+0xe>
      vTaskDelay(ticks);
 80436e4:	f001 f854 	bl	8044790 <vTaskDelay>
    stat = osOK;
 80436e8:	2000      	movs	r0, #0
    }
  }

  return (stat);
}
 80436ea:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 80436ec:	f06f 0005 	mvn.w	r0, #5
  return (stat);
 80436f0:	e7fb      	b.n	80436ea <osDelay+0x10>
	...

080436f4 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80436f4:	4b03      	ldr	r3, [pc, #12]	@ (8043704 <vApplicationGetIdleTaskMemory+0x10>)
 80436f6:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80436f8:	4b03      	ldr	r3, [pc, #12]	@ (8043708 <vApplicationGetIdleTaskMemory+0x14>)
 80436fa:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80436fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8043700:	6013      	str	r3, [r2, #0]
}
 8043702:	4770      	bx	lr
 8043704:	20019598 	.word	0x20019598
 8043708:	20018d98 	.word	0x20018d98

0804370c <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 804370c:	4b03      	ldr	r3, [pc, #12]	@ (804371c <vApplicationGetTimerTaskMemory+0x10>)
 804370e:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8043710:	4b03      	ldr	r3, [pc, #12]	@ (8043720 <vApplicationGetTimerTaskMemory+0x14>)
 8043712:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8043714:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8043718:	6013      	str	r3, [r2, #0]
}
 804371a:	4770      	bx	lr
 804371c:	20018d3c 	.word	0x20018d3c
 8043720:	2001853c 	.word	0x2001853c

08043724 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8043724:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8043726:	4b10      	ldr	r3, [pc, #64]	@ (8043768 <prvInsertBlockIntoFreeList+0x44>)
 8043728:	461a      	mov	r2, r3
 804372a:	681b      	ldr	r3, [r3, #0]
 804372c:	4283      	cmp	r3, r0
 804372e:	d3fb      	bcc.n	8043728 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8043730:	6854      	ldr	r4, [r2, #4]
 8043732:	1911      	adds	r1, r2, r4
 8043734:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8043736:	bf01      	itttt	eq
 8043738:	6841      	ldreq	r1, [r0, #4]
		pxBlockToInsert = pxIterator;
 804373a:	4610      	moveq	r0, r2
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 804373c:	1909      	addeq	r1, r1, r4
 804373e:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8043740:	6844      	ldr	r4, [r0, #4]
 8043742:	1901      	adds	r1, r0, r4
 8043744:	428b      	cmp	r3, r1
 8043746:	d10c      	bne.n	8043762 <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8043748:	4908      	ldr	r1, [pc, #32]	@ (804376c <prvInsertBlockIntoFreeList+0x48>)
 804374a:	6809      	ldr	r1, [r1, #0]
 804374c:	428b      	cmp	r3, r1
 804374e:	d003      	beq.n	8043758 <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8043750:	6859      	ldr	r1, [r3, #4]
 8043752:	4421      	add	r1, r4
 8043754:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8043756:	6819      	ldr	r1, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8043758:	4290      	cmp	r0, r2
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 804375a:	6001      	str	r1, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 804375c:	bf18      	it	ne
 804375e:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8043760:	bd10      	pop	{r4, pc}
 8043762:	4619      	mov	r1, r3
 8043764:	e7f8      	b.n	8043758 <prvInsertBlockIntoFreeList+0x34>
 8043766:	bf00      	nop
 8043768:	20019610 	.word	0x20019610
 804376c:	2001960c 	.word	0x2001960c

08043770 <pvPortMalloc>:
{
 8043770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8043774:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8043776:	f000 ff01 	bl	804457c <vTaskSuspendAll>
		if( pxEnd == NULL )
 804377a:	493b      	ldr	r1, [pc, #236]	@ (8043868 <pvPortMalloc+0xf8>)
 804377c:	4d3b      	ldr	r5, [pc, #236]	@ (804386c <pvPortMalloc+0xfc>)
 804377e:	680b      	ldr	r3, [r1, #0]
 8043780:	bb0b      	cbnz	r3, 80437c6 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8043782:	4a3b      	ldr	r2, [pc, #236]	@ (8043870 <pvPortMalloc+0x100>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8043784:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8043786:	bf1f      	itttt	ne
 8043788:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 804378a:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 804378e:	f502 5200 	addne.w	r2, r2, #8192	@ 0x2000
 8043792:	1a13      	subne	r3, r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8043794:	bf0c      	ite	eq
 8043796:	f44f 5300 	moveq.w	r3, #8192	@ 0x2000
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 804379a:	4602      	movne	r2, r0
	xStart.xBlockSize = ( size_t ) 0;
 804379c:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 804379e:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80437a0:	4e34      	ldr	r6, [pc, #208]	@ (8043874 <pvPortMalloc+0x104>)
	uxAddress -= xHeapStructSize;
 80437a2:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80437a4:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 80437a8:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80437aa:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 80437ac:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80437b0:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80437b2:	e9c2 3000 	strd	r3, r0, [r2]
	pxEnd = ( void * ) uxAddress;
 80437b6:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80437b8:	4b2f      	ldr	r3, [pc, #188]	@ (8043878 <pvPortMalloc+0x108>)
 80437ba:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80437bc:	4b2f      	ldr	r3, [pc, #188]	@ (804387c <pvPortMalloc+0x10c>)
 80437be:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80437c0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80437c4:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80437c6:	682f      	ldr	r7, [r5, #0]
 80437c8:	4227      	tst	r7, r4
 80437ca:	d148      	bne.n	804385e <pvPortMalloc+0xee>
			if( xWantedSize > 0 )
 80437cc:	2c00      	cmp	r4, #0
 80437ce:	d03f      	beq.n	8043850 <pvPortMalloc+0xe0>
				xWantedSize += xHeapStructSize;
 80437d0:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80437d4:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80437d6:	bf1c      	itt	ne
 80437d8:	f023 0307 	bicne.w	r3, r3, #7
 80437dc:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80437de:	2b00      	cmp	r3, #0
 80437e0:	d03d      	beq.n	804385e <pvPortMalloc+0xee>
 80437e2:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 804387c <pvPortMalloc+0x10c>
 80437e6:	f8d8 6000 	ldr.w	r6, [r8]
 80437ea:	429e      	cmp	r6, r3
 80437ec:	d337      	bcc.n	804385e <pvPortMalloc+0xee>
				pxBlock = xStart.pxNextFreeBlock;
 80437ee:	4a21      	ldr	r2, [pc, #132]	@ (8043874 <pvPortMalloc+0x104>)
 80437f0:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80437f2:	6868      	ldr	r0, [r5, #4]
 80437f4:	4298      	cmp	r0, r3
 80437f6:	d201      	bcs.n	80437fc <pvPortMalloc+0x8c>
 80437f8:	682c      	ldr	r4, [r5, #0]
 80437fa:	b984      	cbnz	r4, 804381e <pvPortMalloc+0xae>
				if( pxBlock != pxEnd )
 80437fc:	6809      	ldr	r1, [r1, #0]
 80437fe:	42a9      	cmp	r1, r5
 8043800:	d02d      	beq.n	804385e <pvPortMalloc+0xee>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8043802:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8043804:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8043806:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8043808:	1ac2      	subs	r2, r0, r3
 804380a:	2a10      	cmp	r2, #16
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 804380c:	f104 0408 	add.w	r4, r4, #8
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8043810:	d90c      	bls.n	804382c <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8043812:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8043814:	0741      	lsls	r1, r0, #29
 8043816:	d005      	beq.n	8043824 <pvPortMalloc+0xb4>
 8043818:	f000 f9c4 	bl	8043ba4 <ulSetInterruptMask>
 804381c:	e7fe      	b.n	804381c <pvPortMalloc+0xac>
					pxPreviousBlock = pxBlock;
 804381e:	462a      	mov	r2, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 8043820:	4625      	mov	r5, r4
 8043822:	e7e6      	b.n	80437f2 <pvPortMalloc+0x82>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8043824:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8043826:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8043828:	f7ff ff7c 	bl	8043724 <prvInsertBlockIntoFreeList>
					pxBlock->pxNextFreeBlock = NULL;
 804382c:	2300      	movs	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 804382e:	686a      	ldr	r2, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8043830:	4911      	ldr	r1, [pc, #68]	@ (8043878 <pvPortMalloc+0x108>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8043832:	1ab6      	subs	r6, r6, r2
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8043834:	4317      	orrs	r7, r2
					xNumberOfSuccessfulAllocations++;
 8043836:	4a12      	ldr	r2, [pc, #72]	@ (8043880 <pvPortMalloc+0x110>)
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8043838:	6808      	ldr	r0, [r1, #0]
					pxBlock->pxNextFreeBlock = NULL;
 804383a:	602b      	str	r3, [r5, #0]
					xNumberOfSuccessfulAllocations++;
 804383c:	6813      	ldr	r3, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 804383e:	4286      	cmp	r6, r0
					xNumberOfSuccessfulAllocations++;
 8043840:	f103 0301 	add.w	r3, r3, #1
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8043844:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8043848:	bf38      	it	cc
 804384a:	600e      	strcc	r6, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 804384c:	606f      	str	r7, [r5, #4]
					xNumberOfSuccessfulAllocations++;
 804384e:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 8043850:	f000 ff38 	bl	80446c4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8043854:	0763      	lsls	r3, r4, #29
 8043856:	d004      	beq.n	8043862 <pvPortMalloc+0xf2>
 8043858:	f000 f9a4 	bl	8043ba4 <ulSetInterruptMask>
 804385c:	e7fe      	b.n	804385c <pvPortMalloc+0xec>
void *pvReturn = NULL;
 804385e:	2400      	movs	r4, #0
 8043860:	e7f6      	b.n	8043850 <pvPortMalloc+0xe0>
}
 8043862:	4620      	mov	r0, r4
 8043864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8043868:	2001960c 	.word	0x2001960c
 804386c:	200195f8 	.word	0x200195f8
 8043870:	20019618 	.word	0x20019618
 8043874:	20019610 	.word	0x20019610
 8043878:	20019604 	.word	0x20019604
 804387c:	20019608 	.word	0x20019608
 8043880:	20019600 	.word	0x20019600

08043884 <vPortFree>:
{
 8043884:	b510      	push	{r4, lr}
	if( pv != NULL )
 8043886:	4604      	mov	r4, r0
 8043888:	b330      	cbz	r0, 80438d8 <vPortFree+0x54>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 804388a:	4a14      	ldr	r2, [pc, #80]	@ (80438dc <vPortFree+0x58>)
 804388c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8043890:	6812      	ldr	r2, [r2, #0]
 8043892:	4213      	tst	r3, r2
 8043894:	d102      	bne.n	804389c <vPortFree+0x18>
 8043896:	f000 f985 	bl	8043ba4 <ulSetInterruptMask>
 804389a:	e7fe      	b.n	804389a <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 804389c:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80438a0:	b111      	cbz	r1, 80438a8 <vPortFree+0x24>
 80438a2:	f000 f97f 	bl	8043ba4 <ulSetInterruptMask>
 80438a6:	e7fe      	b.n	80438a6 <vPortFree+0x22>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80438a8:	ea23 0302 	bic.w	r3, r3, r2
 80438ac:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80438b0:	f000 fe64 	bl	804457c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80438b4:	4a0a      	ldr	r2, [pc, #40]	@ (80438e0 <vPortFree+0x5c>)
 80438b6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80438ba:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80438bc:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80438c0:	440b      	add	r3, r1
 80438c2:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80438c4:	f7ff ff2e 	bl	8043724 <prvInsertBlockIntoFreeList>
}
 80438c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					xNumberOfSuccessfulFrees++;
 80438cc:	4a05      	ldr	r2, [pc, #20]	@ (80438e4 <vPortFree+0x60>)
 80438ce:	6813      	ldr	r3, [r2, #0]
 80438d0:	3301      	adds	r3, #1
 80438d2:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 80438d4:	f000 bef6 	b.w	80446c4 <xTaskResumeAll>
}
 80438d8:	bd10      	pop	{r4, pc}
 80438da:	bf00      	nop
 80438dc:	200195f8 	.word	0x200195f8
 80438e0:	20019608 	.word	0x20019608
 80438e4:	200195fc 	.word	0x200195fc

080438e8 <vListInitialise>:
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80438e8:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80438ec:	f100 0308 	add.w	r3, r0, #8

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80438f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80438f4:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80438f6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80438f8:	2300      	movs	r3, #0
 80438fa:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80438fc:	4770      	bx	lr

080438fe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80438fe:	2300      	movs	r3, #0
 8043900:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8043902:	4770      	bx	lr

08043904 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8043904:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8043906:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8043908:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 804390a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 804390c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 804390e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8043910:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8043912:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8043914:	3301      	adds	r3, #1
 8043916:	6003      	str	r3, [r0, #0]
}
 8043918:	4770      	bx	lr

0804391a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 804391a:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 804391c:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 804391e:	1c63      	adds	r3, r4, #1
 8043920:	d10a      	bne.n	8043938 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8043922:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8043924:	685a      	ldr	r2, [r3, #4]
 8043926:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8043928:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 804392a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 804392c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 804392e:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8043930:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8043932:	3301      	adds	r3, #1
 8043934:	6003      	str	r3, [r0, #0]
}
 8043936:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8043938:	f100 0208 	add.w	r2, r0, #8
 804393c:	4613      	mov	r3, r2
 804393e:	6852      	ldr	r2, [r2, #4]
 8043940:	6815      	ldr	r5, [r2, #0]
 8043942:	42a5      	cmp	r5, r4
 8043944:	d9fa      	bls.n	804393c <vListInsert+0x22>
 8043946:	e7ed      	b.n	8043924 <vListInsert+0xa>

08043948 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8043948:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 804394a:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
 804394e:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8043950:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8043952:	6859      	ldr	r1, [r3, #4]
 8043954:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8043956:	bf08      	it	eq
 8043958:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 804395a:	2200      	movs	r2, #0
 804395c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 804395e:	681a      	ldr	r2, [r3, #0]
 8043960:	3a01      	subs	r2, #1
 8043962:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8043964:	6818      	ldr	r0, [r3, #0]
}
 8043966:	4770      	bx	lr

08043968 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0UL;
 8043968:	2300      	movs	r3, #0
{
 804396a:	b507      	push	{r0, r1, r2, lr}
volatile uint32_t ulDummy = 0UL;
 804396c:	9301      	str	r3, [sp, #4]
	/* A function that implements a task must not exit or attempt to return to
	 * its caller as there is nothing to return to. If a task wants to exit it
	 * should instead call vTaskDelete( NULL ). Artificially force an assert()
	 * to be triggered if configASSERT() is defined, then stop here so
	 * application writers can catch the error. */
	configASSERT( ulCriticalNesting == ~0UL );
 804396e:	4b07      	ldr	r3, [pc, #28]	@ (804398c <prvTaskExitError+0x24>)
 8043970:	681b      	ldr	r3, [r3, #0]
 8043972:	3301      	adds	r3, #1
 8043974:	d002      	beq.n	804397c <prvTaskExitError+0x14>
 8043976:	f000 f915 	bl	8043ba4 <ulSetInterruptMask>
 804397a:	e7fe      	b.n	804397a <prvTaskExitError+0x12>
	portDISABLE_INTERRUPTS();
 804397c:	f000 f912 	bl	8043ba4 <ulSetInterruptMask>

	while( ulDummy == 0 )
 8043980:	9b01      	ldr	r3, [sp, #4]
 8043982:	2b00      	cmp	r3, #0
 8043984:	d0fc      	beq.n	8043980 <prvTaskExitError+0x18>
		 * warnings about code appearing after this function is called - making
		 * ulDummy volatile makes the compiler think the function could return
		 * and therefore not output an 'unreachable code' warning for code that
		 * appears after it. */
	}
}
 8043986:	b003      	add	sp, #12
 8043988:	f85d fb04 	ldr.w	pc, [sp], #4
 804398c:	20018010 	.word	0x20018010

08043990 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8043990:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8043994:	2300      	movs	r3, #0
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8043996:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 804399a:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 804399c:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 804399e:	4b04      	ldr	r3, [pc, #16]	@ (80439b0 <vPortSetupTimerInterrupt+0x20>)
 80439a0:	681b      	ldr	r3, [r3, #0]
 80439a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80439a6:	3b01      	subs	r3, #1
 80439a8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80439aa:	2307      	movs	r3, #7
 80439ac:	6113      	str	r3, [r2, #16]
}
 80439ae:	4770      	bx	lr
 80439b0:	20018004 	.word	0x20018004

080439b4 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80439b4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80439b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80439bc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80439c0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80439c4:	f3bf 8f6f 	isb	sy
}
 80439c8:	4770      	bx	lr
	...

080439cc <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 80439cc:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
 80439ce:	f000 f8e9 	bl	8043ba4 <ulSetInterruptMask>
	ulCriticalNesting++;
 80439d2:	4a04      	ldr	r2, [pc, #16]	@ (80439e4 <vPortEnterCritical+0x18>)
 80439d4:	6813      	ldr	r3, [r2, #0]
 80439d6:	3301      	adds	r3, #1
 80439d8:	6013      	str	r3, [r2, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80439da:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80439de:	f3bf 8f6f 	isb	sy
}
 80439e2:	bd08      	pop	{r3, pc}
 80439e4:	20018010 	.word	0x20018010

080439e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 80439e8:	b508      	push	{r3, lr}
	configASSERT( ulCriticalNesting );
 80439ea:	4b08      	ldr	r3, [pc, #32]	@ (8043a0c <vPortExitCritical+0x24>)
 80439ec:	681a      	ldr	r2, [r3, #0]
 80439ee:	b912      	cbnz	r2, 80439f6 <vPortExitCritical+0xe>
 80439f0:	f000 f8d8 	bl	8043ba4 <ulSetInterruptMask>
 80439f4:	e7fe      	b.n	80439f4 <vPortExitCritical+0xc>
	ulCriticalNesting--;
 80439f6:	681a      	ldr	r2, [r3, #0]
 80439f8:	3a01      	subs	r2, #1
 80439fa:	601a      	str	r2, [r3, #0]

	if( ulCriticalNesting == 0 )
 80439fc:	6818      	ldr	r0, [r3, #0]
 80439fe:	b918      	cbnz	r0, 8043a08 <vPortExitCritical+0x20>
	{
		portENABLE_INTERRUPTS();
	}
}
 8043a00:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		portENABLE_INTERRUPTS();
 8043a04:	f000 b8d9 	b.w	8043bba <vClearInterruptMask>
}
 8043a08:	bd08      	pop	{r3, pc}
 8043a0a:	bf00      	nop
 8043a0c:	20018010 	.word	0x20018010

08043a10 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8043a10:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8043a12:	f000 f8c7 	bl	8043ba4 <ulSetInterruptMask>
 8043a16:	4604      	mov	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8043a18:	f000 fdc4 	bl	80445a4 <xTaskIncrementTick>
 8043a1c:	b128      	cbz	r0, 8043a2a <xPortSysTickHandler+0x1a>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8043a1e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8043a22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8043a26:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8043a2a:	4620      	mov	r0, r4
}
 8043a2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8043a30:	f000 b8c3 	b.w	8043bba <vClearInterruptMask>

08043a34 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t *pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8043a34:	b508      	push	{r3, lr}
uint8_t ucSVCNumber;

	/* Register are stored on the stack in the following order - R0, R1, R2, R3,
	 * R12, LR, PC, xPSR. */
	ulPC = pulCallerStackAddress[ 6 ];
	ucSVCNumber = ( ( uint8_t *) ulPC )[ -2 ];
 8043a36:	6983      	ldr	r3, [r0, #24]
 8043a38:	f813 3c02 	ldrb.w	r3, [r3, #-2]

	switch( ucSVCNumber )
 8043a3c:	2b01      	cmp	r3, #1
 8043a3e:	d011      	beq.n	8043a64 <vPortSVCHandler_C+0x30>
 8043a40:	2b02      	cmp	r3, #2
 8043a42:	d014      	beq.n	8043a6e <vPortSVCHandler_C+0x3a>
 8043a44:	b9db      	cbnz	r3, 8043a7e <vPortSVCHandler_C+0x4a>
					xSecureContext = SecureContext_AllocateContext( ulR0, ulIsTaskPrivileged );
				}
				#else
				{
					/* Allocate and load a context for the secure task. */
					xSecureContext = SecureContext_AllocateContext( ulR0 );
 8043a46:	6800      	ldr	r0, [r0, #0]
 8043a48:	f002 fa2a 	bl	8045ea0 <__SecureContext_AllocateContext_veneer>
 8043a4c:	4b0d      	ldr	r3, [pc, #52]	@ (8043a84 <vPortSVCHandler_C+0x50>)
 8043a4e:	6018      	str	r0, [r3, #0]
				}
				#endif /* configENABLE_MPU */

				configASSERT( xSecureContext != NULL );
 8043a50:	681a      	ldr	r2, [r3, #0]
 8043a52:	b912      	cbnz	r2, 8043a5a <vPortSVCHandler_C+0x26>
 8043a54:	f000 f8a6 	bl	8043ba4 <ulSetInterruptMask>
 8043a58:	e7fe      	b.n	8043a58 <vPortSVCHandler_C+0x24>
				SecureContext_LoadContext( xSecureContext );
 8043a5a:	6818      	ldr	r0, [r3, #0]
		{
			/* Incorrect SVC call. */
			configASSERT( pdFALSE );
		}
	}
}
 8043a5c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				SecureContext_LoadContext( xSecureContext );
 8043a60:	f002 ba32 	b.w	8045ec8 <__SecureContext_LoadContext_veneer>
				SecureContext_FreeContext( ( SecureContextHandle_t ) ulR0 );
 8043a64:	6800      	ldr	r0, [r0, #0]
}
 8043a66:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				SecureContext_FreeContext( ( SecureContextHandle_t ) ulR0 );
 8043a6a:	f002 ba1d 	b.w	8045ea8 <__SecureContext_FreeContext_veneer>
				SecureInit_DePrioritizeNSExceptions();
 8043a6e:	f002 fa2f 	bl	8045ed0 <__SecureInit_DePrioritizeNSExceptions_veneer>
				SecureContext_Init();
 8043a72:	f002 fa1d 	bl	8045eb0 <__SecureContext_Init_veneer>
}
 8043a76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			vRestoreContextOfFirstTask();
 8043a7a:	f000 b861 	b.w	8043b40 <vRestoreContextOfFirstTask>
			configASSERT( pdFALSE );
 8043a7e:	f000 f891 	bl	8043ba4 <ulSetInterruptMask>
 8043a82:	e7fe      	b.n	8043a82 <vPortSVCHandler_C+0x4e>
 8043a84:	2001b618 	.word	0x2001b618

08043a88 <pxPortInitialiseStack>:
#if( configENABLE_MPU == 1 )
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged ) /* PRIVILEGED_FUNCTION */
#else
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters ) /* PRIVILEGED_FUNCTION */
#endif /* configENABLE_MPU */
{
 8043a88:	b510      	push	{r4, lr}
		#endif /* configENABLE_TRUSTZONE */
	}
	#else /* portPRELOAD_REGISTERS */
	{
		pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
		*pxTopOfStack = portINITIAL_XPSR;							/* xPSR */
 8043a8a:	f04f 7480 	mov.w	r4, #16777216	@ 0x1000000
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) pxCode;						/* PC */
 8043a8e:	e940 2402 	strd	r2, r4, [r0, #-8]
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8043a92:	4a18      	ldr	r2, [pc, #96]	@ (8043af4 <pxPortInitialiseStack+0x6c>)
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x12121212UL;				/* R12 */
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x03030303UL;				/* R3 */
 8043a94:	f04f 3412 	mov.w	r4, #303174162	@ 0x12121212
		*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8043a98:	f840 2c0c 	str.w	r2, [r0, #-12]
		*pxTopOfStack = ( StackType_t ) 0x03030303UL;				/* R3 */
 8043a9c:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x02020202UL;				/* R2 */
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x01010101UL;				/* R1 */
 8043aa0:	f04f 3c02 	mov.w	ip, #33686018	@ 0x2020202
		*pxTopOfStack = ( StackType_t ) 0x03030303UL;				/* R3 */
 8043aa4:	e940 2405 	strd	r2, r4, [r0, #-20]
		*pxTopOfStack = ( StackType_t ) 0x01010101UL;				/* R1 */
 8043aa8:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) pvParameters;				/* R0 */
 8043aac:	f840 3c20 	str.w	r3, [r0, #-32]
		*pxTopOfStack = ( StackType_t ) 0x01010101UL;				/* R1 */
 8043ab0:	e940 2c07 	strd	r2, ip, [r0, #-28]
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x11111111UL;				/* R11 */
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x10101010UL;				/* R10 */
 8043ab4:	f04f 3310 	mov.w	r3, #269488144	@ 0x10101010
 8043ab8:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x09090909UL;				/* R09 */
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x08080808UL;				/* R08 */
 8043abc:	f04f 3409 	mov.w	r4, #151587081	@ 0x9090909
		*pxTopOfStack = ( StackType_t ) 0x10101010UL;				/* R10 */
 8043ac0:	e940 320a 	strd	r3, r2, [r0, #-40]	@ 0x28
		*pxTopOfStack = ( StackType_t ) 0x08080808UL;				/* R08 */
 8043ac4:	f04f 3308 	mov.w	r3, #134744072	@ 0x8080808
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x07070707UL;				/* R07 */
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x06060606UL;				/* R06 */
 8043ac8:	f04f 3c07 	mov.w	ip, #117901063	@ 0x7070707
		*pxTopOfStack = ( StackType_t ) 0x08080808UL;				/* R08 */
 8043acc:	e940 340c 	strd	r3, r4, [r0, #-48]	@ 0x30
		*pxTopOfStack = ( StackType_t ) 0x06060606UL;				/* R06 */
 8043ad0:	f04f 3306 	mov.w	r3, #101058054	@ 0x6060606
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x05050505UL;				/* R05 */
		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) 0x04040404UL;				/* R04 */
 8043ad4:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
		*pxTopOfStack = ( StackType_t ) 0x06060606UL;				/* R06 */
 8043ad8:	e940 3c0e 	strd	r3, ip, [r0, #-56]	@ 0x38
		*pxTopOfStack = ( StackType_t ) 0x04040404UL;				/* R04 */
 8043adc:	f04f 3304 	mov.w	r3, #67372036	@ 0x4040404
 8043ae0:	e940 3210 	strd	r3, r2, [r0, #-64]	@ 0x40
		pxTopOfStack--;
		*pxTopOfStack = portINITIAL_EXC_RETURN;						/* EXC_RETURN */
 8043ae4:	f06f 0343 	mvn.w	r3, #67	@ 0x43
			}
		}
		#endif /* configENABLE_MPU */

		pxTopOfStack--;
		*pxTopOfStack = ( StackType_t ) pxEndOfStack;	/* Slot used to hold this task's PSPLIM value. */
 8043ae8:	e940 1312 	strd	r1, r3, [r0, #-72]	@ 0x48

		#if( configENABLE_TRUSTZONE == 1 )
		{
			pxTopOfStack--;
			*pxTopOfStack = portNO_SECURE_CONTEXT;		/* Slot used to hold this task's xSecureContext value. */
 8043aec:	2300      	movs	r3, #0
 8043aee:	f840 3d4c 	str.w	r3, [r0, #-76]!
		#endif /* configENABLE_TRUSTZONE */
	}
	#endif /* portPRELOAD_REGISTERS */

	return pxTopOfStack;
}
 8043af2:	bd10      	pop	{r4, pc}
 8043af4:	08043969 	.word	0x08043969

08043af8 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8043af8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
{
 8043afc:	b510      	push	{r4, lr}
	/* Start the timer that generates the tick ISR. Interrupts are disabled
	 * here already. */
	vPortSetupTimerInterrupt();

	/* Initialize the critical nesting count ready for the first task. */
	ulCriticalNesting = 0;
 8043afe:	2400      	movs	r4, #0
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8043b00:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	@ 0xd20
 8043b04:	f442 027f 	orr.w	r2, r2, #16711680	@ 0xff0000
 8043b08:	f8c3 2d20 	str.w	r2, [r3, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8043b0c:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	@ 0xd20
 8043b10:	f042 427f 	orr.w	r2, r2, #4278190080	@ 0xff000000
 8043b14:	f8c3 2d20 	str.w	r2, [r3, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8043b18:	f7ff ff3a 	bl	8043990 <vPortSetupTimerInterrupt>
	ulCriticalNesting = 0;
 8043b1c:	4b04      	ldr	r3, [pc, #16]	@ (8043b30 <xPortStartScheduler+0x38>)
 8043b1e:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	vStartFirstTask();
 8043b20:	f000 f82e 	bl	8043b80 <vStartFirstTask>
	 * exit error function to prevent compiler warnings about a static function
	 * not being called in the case that the application writer overrides this
	 * functionality by defining configTASK_RETURN_ADDRESS. Call
	 * vTaskSwitchContext() so link time optimization does not remove the
	 * symbol. */
	vTaskSwitchContext();
 8043b24:	f000 fe4c 	bl	80447c0 <vTaskSwitchContext>
	prvTaskExitError();
 8043b28:	f7ff ff1e 	bl	8043968 <prvTaskExitError>

	/* Should not get here. */
	return 0;
}
 8043b2c:	4620      	mov	r0, r4
 8043b2e:	bd10      	pop	{r4, pc}
 8043b30:	20018010 	.word	0x20018010
	...

08043b40 <vRestoreContextOfFirstTask>:
 * header files. */
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8043b40:	4a0b      	ldr	r2, [pc, #44]	@ (8043b70 <pxCurrentTCBConst2>)
 8043b42:	6813      	ldr	r3, [r2, #0]
 8043b44:	6818      	ldr	r0, [r3, #0]
 8043b46:	c80e      	ldmia	r0!, {r1, r2, r3}
 8043b48:	4c0a      	ldr	r4, [pc, #40]	@ (8043b74 <xSecureContextConst2>)
 8043b4a:	6021      	str	r1, [r4, #0]
 8043b4c:	f382 880b 	msr	PSPLIM, r2
 8043b50:	2102      	movs	r1, #2
 8043b52:	f381 8814 	msr	CONTROL, r1
 8043b56:	3020      	adds	r0, #32
 8043b58:	f380 8809 	msr	PSP, r0
 8043b5c:	f3bf 8f6f 	isb	sy
 8043b60:	4718      	bx	r3
 8043b62:	bf00      	nop
 8043b64:	f3af 8000 	nop.w
 8043b68:	f3af 8000 	nop.w
 8043b6c:	f3af 8000 	nop.w

08043b70 <pxCurrentTCBConst2>:
 8043b70:	2001bb54 	.word	0x2001bb54

08043b74 <xSecureContextConst2>:
 8043b74:	2001b618 	.word	0x2001b618
	...

08043b80 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8043b80:	4807      	ldr	r0, [pc, #28]	@ (8043ba0 <xVTORConst>)
 8043b82:	6800      	ldr	r0, [r0, #0]
 8043b84:	6800      	ldr	r0, [r0, #0]
 8043b86:	f380 8808 	msr	MSP, r0
 8043b8a:	b662      	cpsie	i
 8043b8c:	b661      	cpsie	f
 8043b8e:	f3bf 8f4f 	dsb	sy
 8043b92:	f3bf 8f6f 	isb	sy
 8043b96:	df02      	svc	2
 8043b98:	bf00      	nop
 8043b9a:	bf00      	nop
 8043b9c:	f3af 8000 	nop.w

08043ba0 <xVTORConst>:
 8043ba0:	e000ed08 	.word	0xe000ed08

08043ba4 <ulSetInterruptMask>:
}
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8043ba4:	f3ef 8011 	mrs	r0, BASEPRI
 8043ba8:	f04f 01a0 	mov.w	r1, #160	@ 0xa0
 8043bac:	f381 8811 	msr	BASEPRI, r1
 8043bb0:	f3bf 8f4f 	dsb	sy
 8043bb4:	f3bf 8f6f 	isb	sy
 8043bb8:	4770      	bx	lr

08043bba <vClearInterruptMask>:
}
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8043bba:	f380 8811 	msr	BASEPRI, r0
 8043bbe:	f3bf 8f4f 	dsb	sy
 8043bc2:	f3bf 8f6f 	isb	sy
 8043bc6:	4770      	bx	lr
	...

08043bd0 <PendSV_Handler>:
}
/*-----------------------------------------------------------*/

void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8043bd0:	f3ef 8109 	mrs	r1, PSP
 8043bd4:	4a23      	ldr	r2, [pc, #140]	@ (8043c64 <xSecureContextConst>)
 8043bd6:	6810      	ldr	r0, [r2, #0]
 8043bd8:	b178      	cbz	r0, 8043bfa <save_ns_context>
 8043bda:	b507      	push	{r0, r1, r2, lr}
 8043bdc:	f002 f96c 	bl	8045eb8 <__SecureContext_SaveContext_veneer>
 8043be0:	bc0f      	pop	{r0, r1, r2, r3}
 8043be2:	469e      	mov	lr, r3
 8043be4:	065a      	lsls	r2, r3, #25
 8043be6:	d508      	bpl.n	8043bfa <save_ns_context>
 8043be8:	4b1d      	ldr	r3, [pc, #116]	@ (8043c60 <pxCurrentTCBConst>)
 8043bea:	681a      	ldr	r2, [r3, #0]
 8043bec:	390c      	subs	r1, #12
 8043bee:	6011      	str	r1, [r2, #0]
 8043bf0:	f3ef 820b 	mrs	r2, PSPLIM
 8043bf4:	4673      	mov	r3, lr
 8043bf6:	c10d      	stmia	r1!, {r0, r2, r3}
 8043bf8:	e00b      	b.n	8043c12 <select_next_task>

08043bfa <save_ns_context>:
 8043bfa:	4b19      	ldr	r3, [pc, #100]	@ (8043c60 <pxCurrentTCBConst>)
 8043bfc:	681a      	ldr	r2, [r3, #0]
 8043bfe:	392c      	subs	r1, #44	@ 0x2c
 8043c00:	6011      	str	r1, [r2, #0]
 8043c02:	310c      	adds	r1, #12
 8043c04:	e881 0ff0 	stmia.w	r1, {r4, r5, r6, r7, r8, r9, sl, fp}
 8043c08:	f3ef 820b 	mrs	r2, PSPLIM
 8043c0c:	4673      	mov	r3, lr
 8043c0e:	390c      	subs	r1, #12
 8043c10:	c10d      	stmia	r1!, {r0, r2, r3}

08043c12 <select_next_task>:
 8043c12:	f04f 00a0 	mov.w	r0, #160	@ 0xa0
 8043c16:	f380 8811 	msr	BASEPRI, r0
 8043c1a:	f3bf 8f4f 	dsb	sy
 8043c1e:	f3bf 8f6f 	isb	sy
 8043c22:	f000 fdcd 	bl	80447c0 <vTaskSwitchContext>
 8043c26:	f04f 0000 	mov.w	r0, #0
 8043c2a:	f380 8811 	msr	BASEPRI, r0
 8043c2e:	4a0c      	ldr	r2, [pc, #48]	@ (8043c60 <pxCurrentTCBConst>)
 8043c30:	6813      	ldr	r3, [r2, #0]
 8043c32:	6819      	ldr	r1, [r3, #0]
 8043c34:	c90d      	ldmia	r1!, {r0, r2, r3}
 8043c36:	f382 880b 	msr	PSPLIM, r2
 8043c3a:	469e      	mov	lr, r3
 8043c3c:	4a09      	ldr	r2, [pc, #36]	@ (8043c64 <xSecureContextConst>)
 8043c3e:	6010      	str	r0, [r2, #0]
 8043c40:	b148      	cbz	r0, 8043c56 <restore_ns_context>
 8043c42:	b40a      	push	{r1, r3}
 8043c44:	f002 f940 	bl	8045ec8 <__SecureContext_LoadContext_veneer>
 8043c48:	bc0a      	pop	{r1, r3}
 8043c4a:	469e      	mov	lr, r3
 8043c4c:	065a      	lsls	r2, r3, #25
 8043c4e:	d502      	bpl.n	8043c56 <restore_ns_context>
 8043c50:	f381 8809 	msr	PSP, r1
 8043c54:	4770      	bx	lr

08043c56 <restore_ns_context>:
 8043c56:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8043c5a:	f381 8809 	msr	PSP, r1
 8043c5e:	4770      	bx	lr

08043c60 <pxCurrentTCBConst>:
 8043c60:	2001bb54 	.word	0x2001bb54

08043c64 <xSecureContextConst>:
 8043c64:	2001b618 	.word	0x2001b618
	...

08043c70 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8043c70:	f01e 0f04 	tst.w	lr, #4
 8043c74:	bf0c      	ite	eq
 8043c76:	f3ef 8008 	mrseq	r0, MSP
 8043c7a:	f3ef 8009 	mrsne	r0, PSP
 8043c7e:	4904      	ldr	r1, [pc, #16]	@ (8043c90 <svchandler_address_const>)
 8043c80:	4708      	bx	r1
 8043c82:	bf00      	nop
 8043c84:	f3af 8000 	nop.w
 8043c88:	f3af 8000 	nop.w
 8043c8c:	f3af 8000 	nop.w

08043c90 <svchandler_address_const>:
 8043c90:	08043a35 	.word	0x08043a35

08043c94 <vPortAllocateSecureContext>:
}
/*-----------------------------------------------------------*/

void vPortAllocateSecureContext( uint32_t ulSecureStackSize ) /* __attribute__ (( naked )) */
{
	__asm volatile
 8043c94:	df00      	svc	0
 8043c96:	4770      	bx	lr

08043c98 <vPortFreeSecureContext>:
}
/*-----------------------------------------------------------*/

void vPortFreeSecureContext( uint32_t *pulTCB ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8043c98:	6801      	ldr	r1, [r0, #0]
 8043c9a:	6808      	ldr	r0, [r1, #0]
 8043c9c:	2800      	cmp	r0, #0
 8043c9e:	bf18      	it	ne
 8043ca0:	df01      	svcne	1
 8043ca2:	4770      	bx	lr

08043ca4 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8043ca4:	b510      	push	{r4, lr}
 8043ca6:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8043ca8:	f7ff fe90 	bl	80439cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8043cac:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8043cae:	f7ff fe9b 	bl	80439e8 <vPortExitCritical>

	return xReturn;
}
 8043cb2:	fab4 f084 	clz	r0, r4
 8043cb6:	0940      	lsrs	r0, r0, #5
 8043cb8:	bd10      	pop	{r4, pc}

08043cba <prvCopyDataToQueue>:
{
 8043cba:	b570      	push	{r4, r5, r6, lr}
 8043cbc:	4616      	mov	r6, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8043cbe:	6c02      	ldr	r2, [r0, #64]	@ 0x40
{
 8043cc0:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8043cc2:	6b85      	ldr	r5, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8043cc4:	b942      	cbnz	r2, 8043cd8 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8043cc6:	6806      	ldr	r6, [r0, #0]
 8043cc8:	b99e      	cbnz	r6, 8043cf2 <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8043cca:	6880      	ldr	r0, [r0, #8]
 8043ccc:	f000 fe7e 	bl	80449cc <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8043cd0:	60a6      	str	r6, [r4, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8043cd2:	3501      	adds	r5, #1
 8043cd4:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8043cd6:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8043cd8:	b96e      	cbnz	r6, 8043cf6 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8043cda:	6840      	ldr	r0, [r0, #4]
 8043cdc:	f001 fbf1 	bl	80454c2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8043ce0:	6863      	ldr	r3, [r4, #4]
 8043ce2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8043ce4:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8043ce6:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8043ce8:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8043cea:	4293      	cmp	r3, r2
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8043cec:	bf24      	itt	cs
 8043cee:	6823      	ldrcs	r3, [r4, #0]
 8043cf0:	6063      	strcs	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8043cf2:	2000      	movs	r0, #0
 8043cf4:	e7ed      	b.n	8043cd2 <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8043cf6:	68c0      	ldr	r0, [r0, #12]
 8043cf8:	f001 fbe3 	bl	80454c2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8043cfc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8043cfe:	68e3      	ldr	r3, [r4, #12]
 8043d00:	4251      	negs	r1, r2
 8043d02:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8043d04:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8043d06:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8043d08:	4293      	cmp	r3, r2
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8043d0a:	bf3e      	ittt	cc
 8043d0c:	68a3      	ldrcc	r3, [r4, #8]
 8043d0e:	185b      	addcc	r3, r3, r1
 8043d10:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8043d12:	2e02      	cmp	r6, #2
 8043d14:	d1ed      	bne.n	8043cf2 <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8043d16:	b10d      	cbz	r5, 8043d1c <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8043d18:	3d01      	subs	r5, #1
 8043d1a:	e7ea      	b.n	8043cf2 <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8043d1c:	4628      	mov	r0, r5
 8043d1e:	e7d8      	b.n	8043cd2 <prvCopyDataToQueue+0x18>

08043d20 <prvCopyDataFromQueue>:
{
 8043d20:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8043d22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 8043d24:	4608      	mov	r0, r1
 8043d26:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8043d28:	b16a      	cbz	r2, 8043d46 <prvCopyDataFromQueue+0x26>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8043d2a:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8043d2c:	6899      	ldr	r1, [r3, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8043d2e:	4414      	add	r4, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8043d30:	428c      	cmp	r4, r1
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8043d32:	bf28      	it	cs
 8043d34:	6819      	ldrcs	r1, [r3, #0]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8043d36:	60dc      	str	r4, [r3, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8043d38:	bf28      	it	cs
 8043d3a:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8043d3c:	68d9      	ldr	r1, [r3, #12]
}
 8043d3e:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8043d42:	f001 bbbe 	b.w	80454c2 <memcpy>
}
 8043d46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8043d4a:	4770      	bx	lr

08043d4c <prvUnlockQueue>:
{
 8043d4c:	b570      	push	{r4, r5, r6, lr}
 8043d4e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8043d50:	f7ff fe3c 	bl	80439cc <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8043d54:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8043d58:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8043d5c:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8043d5e:	2d00      	cmp	r5, #0
 8043d60:	dd01      	ble.n	8043d66 <prvUnlockQueue+0x1a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8043d62:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8043d64:	b9b3      	cbnz	r3, 8043d94 <prvUnlockQueue+0x48>
		pxQueue->cTxLock = queueUNLOCKED;
 8043d66:	23ff      	movs	r3, #255	@ 0xff
 8043d68:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8043d6c:	f7ff fe3c 	bl	80439e8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8043d70:	f7ff fe2c 	bl	80439cc <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8043d74:	f894 5044 	ldrb.w	r5, [r4, #68]	@ 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8043d78:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8043d7c:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8043d7e:	2d00      	cmp	r5, #0
 8043d80:	dd01      	ble.n	8043d86 <prvUnlockQueue+0x3a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8043d82:	6923      	ldr	r3, [r4, #16]
 8043d84:	b97b      	cbnz	r3, 8043da6 <prvUnlockQueue+0x5a>
		pxQueue->cRxLock = queueUNLOCKED;
 8043d86:	23ff      	movs	r3, #255	@ 0xff
 8043d88:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
}
 8043d8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8043d90:	f7ff be2a 	b.w	80439e8 <vPortExitCritical>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8043d94:	4630      	mov	r0, r6
 8043d96:	f000 fd8d 	bl	80448b4 <xTaskRemoveFromEventList>
 8043d9a:	b108      	cbz	r0, 8043da0 <prvUnlockQueue+0x54>
						vTaskMissedYield();
 8043d9c:	f000 fe00 	bl	80449a0 <vTaskMissedYield>
			--cTxLock;
 8043da0:	3d01      	subs	r5, #1
 8043da2:	b26d      	sxtb	r5, r5
 8043da4:	e7db      	b.n	8043d5e <prvUnlockQueue+0x12>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8043da6:	4630      	mov	r0, r6
 8043da8:	f000 fd84 	bl	80448b4 <xTaskRemoveFromEventList>
 8043dac:	b108      	cbz	r0, 8043db2 <prvUnlockQueue+0x66>
					vTaskMissedYield();
 8043dae:	f000 fdf7 	bl	80449a0 <vTaskMissedYield>
				--cRxLock;
 8043db2:	3d01      	subs	r5, #1
 8043db4:	b26d      	sxtb	r5, r5
 8043db6:	e7e2      	b.n	8043d7e <prvUnlockQueue+0x32>

08043db8 <xQueueGenericReset>:
{
 8043db8:	b538      	push	{r3, r4, r5, lr}
 8043dba:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8043dbc:	4604      	mov	r4, r0
 8043dbe:	b910      	cbnz	r0, 8043dc6 <xQueueGenericReset+0xe>
 8043dc0:	f7ff fef0 	bl	8043ba4 <ulSetInterruptMask>
 8043dc4:	e7fe      	b.n	8043dc4 <xQueueGenericReset+0xc>
	taskENTER_CRITICAL();
 8043dc6:	f7ff fe01 	bl	80439cc <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8043dca:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	@ 0x3c
 8043dce:	434b      	muls	r3, r1
 8043dd0:	6822      	ldr	r2, [r4, #0]
 8043dd2:	18d0      	adds	r0, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8043dd4:	1a5b      	subs	r3, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8043dd6:	60a0      	str	r0, [r4, #8]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8043dd8:	6062      	str	r2, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8043dda:	2000      	movs	r0, #0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8043ddc:	441a      	add	r2, r3
		pxQueue->cRxLock = queueUNLOCKED;
 8043dde:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8043de0:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8043de2:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8043de4:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8043de8:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8043dec:	b965      	cbnz	r5, 8043e08 <xQueueGenericReset+0x50>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8043dee:	6923      	ldr	r3, [r4, #16]
 8043df0:	b133      	cbz	r3, 8043e00 <xQueueGenericReset+0x48>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8043df2:	f104 0010 	add.w	r0, r4, #16
 8043df6:	f000 fd5d 	bl	80448b4 <xTaskRemoveFromEventList>
 8043dfa:	b108      	cbz	r0, 8043e00 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
 8043dfc:	f7ff fdda 	bl	80439b4 <vPortYield>
	taskEXIT_CRITICAL();
 8043e00:	f7ff fdf2 	bl	80439e8 <vPortExitCritical>
}
 8043e04:	2001      	movs	r0, #1
 8043e06:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8043e08:	f104 0010 	add.w	r0, r4, #16
 8043e0c:	f7ff fd6c 	bl	80438e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8043e10:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8043e14:	f7ff fd68 	bl	80438e8 <vListInitialise>
 8043e18:	e7f2      	b.n	8043e00 <xQueueGenericReset+0x48>

08043e1a <xQueueGenericCreateStatic>:
	{
 8043e1a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8043e1c:	460d      	mov	r5, r1
 8043e1e:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8043e20:	b910      	cbnz	r0, 8043e28 <xQueueGenericCreateStatic+0xe>
 8043e22:	f7ff febf 	bl	8043ba4 <ulSetInterruptMask>
 8043e26:	e7fe      	b.n	8043e26 <xQueueGenericCreateStatic+0xc>
		configASSERT( pxStaticQueue != NULL );
 8043e28:	b913      	cbnz	r3, 8043e30 <xQueueGenericCreateStatic+0x16>
 8043e2a:	f7ff febb 	bl	8043ba4 <ulSetInterruptMask>
 8043e2e:	e7fe      	b.n	8043e2e <xQueueGenericCreateStatic+0x14>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8043e30:	b11a      	cbz	r2, 8043e3a <xQueueGenericCreateStatic+0x20>
 8043e32:	b931      	cbnz	r1, 8043e42 <xQueueGenericCreateStatic+0x28>
 8043e34:	f7ff feb6 	bl	8043ba4 <ulSetInterruptMask>
 8043e38:	e7fe      	b.n	8043e38 <xQueueGenericCreateStatic+0x1e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8043e3a:	b111      	cbz	r1, 8043e42 <xQueueGenericCreateStatic+0x28>
 8043e3c:	f7ff feb2 	bl	8043ba4 <ulSetInterruptMask>
 8043e40:	e7fe      	b.n	8043e40 <xQueueGenericCreateStatic+0x26>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8043e42:	2350      	movs	r3, #80	@ 0x50
 8043e44:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8043e46:	9b01      	ldr	r3, [sp, #4]
 8043e48:	2b50      	cmp	r3, #80	@ 0x50
 8043e4a:	d002      	beq.n	8043e52 <xQueueGenericCreateStatic+0x38>
 8043e4c:	f7ff feaa 	bl	8043ba4 <ulSetInterruptMask>
 8043e50:	e7fe      	b.n	8043e50 <xQueueGenericCreateStatic+0x36>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8043e52:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8043e54:	2d00      	cmp	r5, #0
 8043e56:	bf08      	it	eq
 8043e58:	4622      	moveq	r2, r4
	pxNewQueue->uxItemSize = uxItemSize;
 8043e5a:	e9c4 050f 	strd	r0, r5, [r4, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8043e5e:	f884 1046 	strb.w	r1, [r4, #70]	@ 0x46
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8043e62:	4620      	mov	r0, r4
 8043e64:	6022      	str	r2, [r4, #0]
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8043e66:	9b01      	ldr	r3, [sp, #4]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8043e68:	f7ff ffa6 	bl	8043db8 <xQueueGenericReset>
	}
 8043e6c:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8043e6e:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8043e72:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
	}
 8043e76:	b003      	add	sp, #12
 8043e78:	bd30      	pop	{r4, r5, pc}

08043e7a <xQueueGenericSend>:
{
 8043e7a:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8043e7e:	460f      	mov	r7, r1
 8043e80:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 8043e82:	4604      	mov	r4, r0
{
 8043e84:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8043e86:	b910      	cbnz	r0, 8043e8e <xQueueGenericSend+0x14>
 8043e88:	f7ff fe8c 	bl	8043ba4 <ulSetInterruptMask>
 8043e8c:	e7fe      	b.n	8043e8c <xQueueGenericSend+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8043e8e:	b921      	cbnz	r1, 8043e9a <xQueueGenericSend+0x20>
 8043e90:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8043e92:	b113      	cbz	r3, 8043e9a <xQueueGenericSend+0x20>
 8043e94:	f7ff fe86 	bl	8043ba4 <ulSetInterruptMask>
 8043e98:	e7fe      	b.n	8043e98 <xQueueGenericSend+0x1e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8043e9a:	2e02      	cmp	r6, #2
 8043e9c:	d105      	bne.n	8043eaa <xQueueGenericSend+0x30>
 8043e9e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8043ea0:	2b01      	cmp	r3, #1
 8043ea2:	d002      	beq.n	8043eaa <xQueueGenericSend+0x30>
 8043ea4:	f7ff fe7e 	bl	8043ba4 <ulSetInterruptMask>
 8043ea8:	e7fe      	b.n	8043ea8 <xQueueGenericSend+0x2e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8043eaa:	f000 fd7f 	bl	80449ac <xTaskGetSchedulerState>
 8043eae:	4605      	mov	r5, r0
 8043eb0:	b1e0      	cbz	r0, 8043eec <xQueueGenericSend+0x72>
 8043eb2:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 8043eb4:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8043eb8:	f7ff fd88 	bl	80439cc <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8043ebc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8043ebe:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8043ec0:	429a      	cmp	r2, r3
 8043ec2:	d219      	bcs.n	8043ef8 <xQueueGenericSend+0x7e>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8043ec4:	4632      	mov	r2, r6
 8043ec6:	4639      	mov	r1, r7
 8043ec8:	4620      	mov	r0, r4
 8043eca:	f7ff fef6 	bl	8043cba <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8043ece:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8043ed0:	b11b      	cbz	r3, 8043eda <xQueueGenericSend+0x60>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8043ed2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8043ed6:	f000 fced 	bl	80448b4 <xTaskRemoveFromEventList>
 8043eda:	b108      	cbz	r0, 8043ee0 <xQueueGenericSend+0x66>
							queueYIELD_IF_USING_PREEMPTION();
 8043edc:	f7ff fd6a 	bl	80439b4 <vPortYield>
				taskEXIT_CRITICAL();
 8043ee0:	f7ff fd82 	bl	80439e8 <vPortExitCritical>
				return pdPASS;
 8043ee4:	2001      	movs	r0, #1
}
 8043ee6:	b004      	add	sp, #16
 8043ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8043eec:	9b01      	ldr	r3, [sp, #4]
 8043eee:	2b00      	cmp	r3, #0
 8043ef0:	d0e0      	beq.n	8043eb4 <xQueueGenericSend+0x3a>
 8043ef2:	f7ff fe57 	bl	8043ba4 <ulSetInterruptMask>
 8043ef6:	e7fe      	b.n	8043ef6 <xQueueGenericSend+0x7c>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8043ef8:	2e02      	cmp	r6, #2
 8043efa:	d0e3      	beq.n	8043ec4 <xQueueGenericSend+0x4a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8043efc:	9b01      	ldr	r3, [sp, #4]
 8043efe:	b91b      	cbnz	r3, 8043f08 <xQueueGenericSend+0x8e>
					taskEXIT_CRITICAL();
 8043f00:	f7ff fd72 	bl	80439e8 <vPortExitCritical>
					return errQUEUE_FULL;
 8043f04:	2000      	movs	r0, #0
 8043f06:	e7ee      	b.n	8043ee6 <xQueueGenericSend+0x6c>
				else if( xEntryTimeSet == pdFALSE )
 8043f08:	b915      	cbnz	r5, 8043f10 <xQueueGenericSend+0x96>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8043f0a:	a802      	add	r0, sp, #8
 8043f0c:	f000 fd0c 	bl	8044928 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8043f10:	f7ff fd6a 	bl	80439e8 <vPortExitCritical>
		vTaskSuspendAll();
 8043f14:	f000 fb32 	bl	804457c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8043f18:	f7ff fd58 	bl	80439cc <vPortEnterCritical>
 8043f1c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8043f20:	2bff      	cmp	r3, #255	@ 0xff
 8043f22:	bf08      	it	eq
 8043f24:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8043f28:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8043f2c:	2bff      	cmp	r3, #255	@ 0xff
 8043f2e:	bf08      	it	eq
 8043f30:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8043f34:	f7ff fd58 	bl	80439e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8043f38:	a901      	add	r1, sp, #4
 8043f3a:	a802      	add	r0, sp, #8
 8043f3c:	f000 fd00 	bl	8044940 <xTaskCheckForTimeOut>
 8043f40:	b9f0      	cbnz	r0, 8043f80 <xQueueGenericSend+0x106>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8043f42:	f7ff fd43 	bl	80439cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8043f46:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8043f48:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8043f4a:	429a      	cmp	r2, r3
 8043f4c:	d10f      	bne.n	8043f6e <xQueueGenericSend+0xf4>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8043f4e:	f7ff fd4b 	bl	80439e8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8043f52:	9901      	ldr	r1, [sp, #4]
 8043f54:	f104 0010 	add.w	r0, r4, #16
 8043f58:	f000 fc7e 	bl	8044858 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8043f5c:	4620      	mov	r0, r4
 8043f5e:	f7ff fef5 	bl	8043d4c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8043f62:	f000 fbaf 	bl	80446c4 <xTaskResumeAll>
 8043f66:	b948      	cbnz	r0, 8043f7c <xQueueGenericSend+0x102>
					portYIELD_WITHIN_API();
 8043f68:	f7ff fd24 	bl	80439b4 <vPortYield>
 8043f6c:	e006      	b.n	8043f7c <xQueueGenericSend+0x102>
	taskEXIT_CRITICAL();
 8043f6e:	f7ff fd3b 	bl	80439e8 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8043f72:	4620      	mov	r0, r4
 8043f74:	f7ff feea 	bl	8043d4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8043f78:	f000 fba4 	bl	80446c4 <xTaskResumeAll>
 8043f7c:	2501      	movs	r5, #1
 8043f7e:	e79b      	b.n	8043eb8 <xQueueGenericSend+0x3e>
			prvUnlockQueue( pxQueue );
 8043f80:	4620      	mov	r0, r4
 8043f82:	f7ff fee3 	bl	8043d4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8043f86:	f000 fb9d 	bl	80446c4 <xTaskResumeAll>
			return errQUEUE_FULL;
 8043f8a:	e7bb      	b.n	8043f04 <xQueueGenericSend+0x8a>

08043f8c <xQueueCreateMutex>:
	{
 8043f8c:	b570      	push	{r4, r5, r6, lr}
 8043f8e:	4606      	mov	r6, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8043f90:	2050      	movs	r0, #80	@ 0x50
 8043f92:	f7ff fbed 	bl	8043770 <pvPortMalloc>
 8043f96:	4604      	mov	r4, r0
		if( pxNewQueue != NULL )
 8043f98:	b198      	cbz	r0, 8043fc2 <xQueueCreateMutex+0x36>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8043f9a:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 8043f9c:	2101      	movs	r1, #1
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8043f9e:	f880 5046 	strb.w	r5, [r0, #70]	@ 0x46
	pxNewQueue->uxItemSize = uxItemSize;
 8043fa2:	e9c0 150f 	strd	r1, r5, [r0, #60]	@ 0x3c
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8043fa6:	6000      	str	r0, [r0, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8043fa8:	f7ff ff06 	bl	8043db8 <xQueueGenericReset>
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8043fac:	462b      	mov	r3, r5
 8043fae:	462a      	mov	r2, r5
 8043fb0:	4629      	mov	r1, r5
 8043fb2:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8043fb4:	f884 604c 	strb.w	r6, [r4, #76]	@ 0x4c
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8043fb8:	60a5      	str	r5, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8043fba:	6025      	str	r5, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8043fbc:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8043fbe:	f7ff ff5c 	bl	8043e7a <xQueueGenericSend>
	}
 8043fc2:	4620      	mov	r0, r4
 8043fc4:	bd70      	pop	{r4, r5, r6, pc}

08043fc6 <xQueueGenericSendFromISR>:
{
 8043fc6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8043fca:	4689      	mov	r9, r1
 8043fcc:	4617      	mov	r7, r2
 8043fce:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 8043fd0:	4604      	mov	r4, r0
 8043fd2:	b910      	cbnz	r0, 8043fda <xQueueGenericSendFromISR+0x14>
 8043fd4:	f7ff fde6 	bl	8043ba4 <ulSetInterruptMask>
 8043fd8:	e7fe      	b.n	8043fd8 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8043fda:	b921      	cbnz	r1, 8043fe6 <xQueueGenericSendFromISR+0x20>
 8043fdc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8043fde:	b113      	cbz	r3, 8043fe6 <xQueueGenericSendFromISR+0x20>
 8043fe0:	f7ff fde0 	bl	8043ba4 <ulSetInterruptMask>
 8043fe4:	e7fe      	b.n	8043fe4 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8043fe6:	2e02      	cmp	r6, #2
 8043fe8:	d105      	bne.n	8043ff6 <xQueueGenericSendFromISR+0x30>
 8043fea:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8043fec:	2b01      	cmp	r3, #1
 8043fee:	d002      	beq.n	8043ff6 <xQueueGenericSendFromISR+0x30>
 8043ff0:	f7ff fdd8 	bl	8043ba4 <ulSetInterruptMask>
 8043ff4:	e7fe      	b.n	8043ff4 <xQueueGenericSendFromISR+0x2e>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8043ff6:	f7ff fdd5 	bl	8043ba4 <ulSetInterruptMask>
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8043ffa:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8043ffc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8043ffe:	4680      	mov	r8, r0
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8044000:	429a      	cmp	r2, r3
 8044002:	d301      	bcc.n	8044008 <xQueueGenericSendFromISR+0x42>
 8044004:	2e02      	cmp	r6, #2
 8044006:	d120      	bne.n	804404a <xQueueGenericSendFromISR+0x84>
			const int8_t cTxLock = pxQueue->cTxLock;
 8044008:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 804400c:	4632      	mov	r2, r6
 804400e:	4649      	mov	r1, r9
 8044010:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8044012:	b26d      	sxtb	r5, r5
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8044014:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8044016:	f7ff fe50 	bl	8043cba <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 804401a:	1c6b      	adds	r3, r5, #1
 804401c:	d110      	bne.n	8044040 <xQueueGenericSendFromISR+0x7a>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 804401e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8044020:	b13b      	cbz	r3, 8044032 <xQueueGenericSendFromISR+0x6c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8044022:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8044026:	f000 fc45 	bl	80448b4 <xTaskRemoveFromEventList>
 804402a:	b110      	cbz	r0, 8044032 <xQueueGenericSendFromISR+0x6c>
							if( pxHigherPriorityTaskWoken != NULL )
 804402c:	b10f      	cbz	r7, 8044032 <xQueueGenericSendFromISR+0x6c>
								*pxHigherPriorityTaskWoken = pdTRUE;
 804402e:	2301      	movs	r3, #1
 8044030:	603b      	str	r3, [r7, #0]
			xReturn = pdPASS;
 8044032:	2401      	movs	r4, #1
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8044034:	4640      	mov	r0, r8
 8044036:	f7ff fdc0 	bl	8043bba <vClearInterruptMask>
}
 804403a:	4620      	mov	r0, r4
 804403c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8044040:	3501      	adds	r5, #1
 8044042:	b26d      	sxtb	r5, r5
 8044044:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 8044048:	e7f3      	b.n	8044032 <xQueueGenericSendFromISR+0x6c>
			xReturn = errQUEUE_FULL;
 804404a:	2400      	movs	r4, #0
 804404c:	e7f2      	b.n	8044034 <xQueueGenericSendFromISR+0x6e>

0804404e <xQueueReceive>:
{
 804404e:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8044052:	460e      	mov	r6, r1
	configASSERT( ( pxQueue ) );
 8044054:	4604      	mov	r4, r0
{
 8044056:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8044058:	b910      	cbnz	r0, 8044060 <xQueueReceive+0x12>
 804405a:	f7ff fda3 	bl	8043ba4 <ulSetInterruptMask>
 804405e:	e7fe      	b.n	804405e <xQueueReceive+0x10>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8044060:	b921      	cbnz	r1, 804406c <xQueueReceive+0x1e>
 8044062:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8044064:	b113      	cbz	r3, 804406c <xQueueReceive+0x1e>
 8044066:	f7ff fd9d 	bl	8043ba4 <ulSetInterruptMask>
 804406a:	e7fe      	b.n	804406a <xQueueReceive+0x1c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 804406c:	f000 fc9e 	bl	80449ac <xTaskGetSchedulerState>
 8044070:	4605      	mov	r5, r0
 8044072:	b1d8      	cbz	r0, 80440ac <xQueueReceive+0x5e>
 8044074:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 8044076:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 804407a:	f7ff fca7 	bl	80439cc <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 804407e:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8044080:	b1d7      	cbz	r7, 80440b8 <xQueueReceive+0x6a>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8044082:	4631      	mov	r1, r6
 8044084:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8044086:	3f01      	subs	r7, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8044088:	f7ff fe4a 	bl	8043d20 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 804408c:	63a7      	str	r7, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 804408e:	6923      	ldr	r3, [r4, #16]
 8044090:	b133      	cbz	r3, 80440a0 <xQueueReceive+0x52>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8044092:	f104 0010 	add.w	r0, r4, #16
 8044096:	f000 fc0d 	bl	80448b4 <xTaskRemoveFromEventList>
 804409a:	b108      	cbz	r0, 80440a0 <xQueueReceive+0x52>
						queueYIELD_IF_USING_PREEMPTION();
 804409c:	f7ff fc8a 	bl	80439b4 <vPortYield>
				taskEXIT_CRITICAL();
 80440a0:	f7ff fca2 	bl	80439e8 <vPortExitCritical>
				return pdPASS;
 80440a4:	2001      	movs	r0, #1
}
 80440a6:	b004      	add	sp, #16
 80440a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80440ac:	9b01      	ldr	r3, [sp, #4]
 80440ae:	2b00      	cmp	r3, #0
 80440b0:	d0e1      	beq.n	8044076 <xQueueReceive+0x28>
 80440b2:	f7ff fd77 	bl	8043ba4 <ulSetInterruptMask>
 80440b6:	e7fe      	b.n	80440b6 <xQueueReceive+0x68>
				if( xTicksToWait == ( TickType_t ) 0 )
 80440b8:	9b01      	ldr	r3, [sp, #4]
 80440ba:	b91b      	cbnz	r3, 80440c4 <xQueueReceive+0x76>
					taskEXIT_CRITICAL();
 80440bc:	f7ff fc94 	bl	80439e8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80440c0:	2000      	movs	r0, #0
 80440c2:	e7f0      	b.n	80440a6 <xQueueReceive+0x58>
				else if( xEntryTimeSet == pdFALSE )
 80440c4:	b915      	cbnz	r5, 80440cc <xQueueReceive+0x7e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80440c6:	a802      	add	r0, sp, #8
 80440c8:	f000 fc2e 	bl	8044928 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80440cc:	f7ff fc8c 	bl	80439e8 <vPortExitCritical>
		vTaskSuspendAll();
 80440d0:	f000 fa54 	bl	804457c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80440d4:	f7ff fc7a 	bl	80439cc <vPortEnterCritical>
 80440d8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80440dc:	2bff      	cmp	r3, #255	@ 0xff
 80440de:	bf08      	it	eq
 80440e0:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 80440e4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80440e8:	2bff      	cmp	r3, #255	@ 0xff
 80440ea:	bf08      	it	eq
 80440ec:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 80440f0:	f7ff fc7a 	bl	80439e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80440f4:	a901      	add	r1, sp, #4
 80440f6:	a802      	add	r0, sp, #8
 80440f8:	f000 fc22 	bl	8044940 <xTaskCheckForTimeOut>
 80440fc:	b9c0      	cbnz	r0, 8044130 <xQueueReceive+0xe2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80440fe:	4620      	mov	r0, r4
 8044100:	f7ff fdd0 	bl	8043ca4 <prvIsQueueEmpty>
 8044104:	b170      	cbz	r0, 8044124 <xQueueReceive+0xd6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8044106:	9901      	ldr	r1, [sp, #4]
 8044108:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 804410c:	f000 fba4 	bl	8044858 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8044110:	4620      	mov	r0, r4
 8044112:	f7ff fe1b 	bl	8043d4c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8044116:	f000 fad5 	bl	80446c4 <xTaskResumeAll>
 804411a:	b908      	cbnz	r0, 8044120 <xQueueReceive+0xd2>
					portYIELD_WITHIN_API();
 804411c:	f7ff fc4a 	bl	80439b4 <vPortYield>
 8044120:	2501      	movs	r5, #1
 8044122:	e7aa      	b.n	804407a <xQueueReceive+0x2c>
				prvUnlockQueue( pxQueue );
 8044124:	4620      	mov	r0, r4
 8044126:	f7ff fe11 	bl	8043d4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 804412a:	f000 facb 	bl	80446c4 <xTaskResumeAll>
 804412e:	e7f7      	b.n	8044120 <xQueueReceive+0xd2>
			prvUnlockQueue( pxQueue );
 8044130:	4620      	mov	r0, r4
 8044132:	f7ff fe0b 	bl	8043d4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8044136:	f000 fac5 	bl	80446c4 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 804413a:	4620      	mov	r0, r4
 804413c:	f7ff fdb2 	bl	8043ca4 <prvIsQueueEmpty>
 8044140:	2800      	cmp	r0, #0
 8044142:	d0ed      	beq.n	8044120 <xQueueReceive+0xd2>
 8044144:	e7bc      	b.n	80440c0 <xQueueReceive+0x72>
	...

08044148 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8044148:	2300      	movs	r3, #0
	{
 804414a:	b530      	push	{r4, r5, lr}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 804414c:	4a06      	ldr	r2, [pc, #24]	@ (8044168 <vQueueAddToRegistry+0x20>)
 804414e:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8044152:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8044156:	b91d      	cbnz	r5, 8044160 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8044158:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 804415c:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 804415e:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8044160:	3301      	adds	r3, #1
 8044162:	2b08      	cmp	r3, #8
 8044164:	d1f3      	bne.n	804414e <vQueueAddToRegistry+0x6>
 8044166:	e7fa      	b.n	804415e <vQueueAddToRegistry+0x16>
 8044168:	2001b61c 	.word	0x2001b61c

0804416c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 804416c:	b570      	push	{r4, r5, r6, lr}
 804416e:	4604      	mov	r4, r0
 8044170:	460d      	mov	r5, r1
 8044172:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8044174:	f7ff fc2a 	bl	80439cc <vPortEnterCritical>
 8044178:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 804417c:	2bff      	cmp	r3, #255	@ 0xff
 804417e:	bf04      	itt	eq
 8044180:	2300      	moveq	r3, #0
 8044182:	f884 3044 	strbeq.w	r3, [r4, #68]	@ 0x44
 8044186:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 804418a:	2bff      	cmp	r3, #255	@ 0xff
 804418c:	bf04      	itt	eq
 804418e:	2300      	moveq	r3, #0
 8044190:	f884 3045 	strbeq.w	r3, [r4, #69]	@ 0x45
 8044194:	f7ff fc28 	bl	80439e8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8044198:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 804419a:	b92b      	cbnz	r3, 80441a8 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 804419c:	4632      	mov	r2, r6
 804419e:	4629      	mov	r1, r5
 80441a0:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80441a4:	f000 fb6c 	bl	8044880 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80441a8:	4620      	mov	r0, r4
	}
 80441aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80441ae:	f7ff bdcd 	b.w	8043d4c <prvUnlockQueue>
	...

080441b4 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80441b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80441b8:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80441ba:	f7ff fc07 	bl	80439cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80441be:	4b2d      	ldr	r3, [pc, #180]	@ (8044274 <prvAddNewTaskToReadyList+0xc0>)
		if( pxCurrentTCB == NULL )
 80441c0:	4e2d      	ldr	r6, [pc, #180]	@ (8044278 <prvAddNewTaskToReadyList+0xc4>)
		uxCurrentNumberOfTasks++;
 80441c2:	681a      	ldr	r2, [r3, #0]
 80441c4:	4f2d      	ldr	r7, [pc, #180]	@ (804427c <prvAddNewTaskToReadyList+0xc8>)
 80441c6:	3201      	adds	r2, #1
 80441c8:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80441ca:	6835      	ldr	r5, [r6, #0]
 80441cc:	2d00      	cmp	r5, #0
 80441ce:	d143      	bne.n	8044258 <prvAddNewTaskToReadyList+0xa4>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80441d0:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80441d2:	681b      	ldr	r3, [r3, #0]
 80441d4:	2b01      	cmp	r3, #1
 80441d6:	d11f      	bne.n	8044218 <prvAddNewTaskToReadyList+0x64>
 80441d8:	46b8      	mov	r8, r7
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80441da:	4640      	mov	r0, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80441dc:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80441de:	f7ff fb83 	bl	80438e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80441e2:	2d38      	cmp	r5, #56	@ 0x38
 80441e4:	f108 0814 	add.w	r8, r8, #20
 80441e8:	d1f7      	bne.n	80441da <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 80441ea:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 80442a4 <prvAddNewTaskToReadyList+0xf0>
	vListInitialise( &xDelayedTaskList2 );
 80441ee:	4d24      	ldr	r5, [pc, #144]	@ (8044280 <prvAddNewTaskToReadyList+0xcc>)
	vListInitialise( &xDelayedTaskList1 );
 80441f0:	4640      	mov	r0, r8
 80441f2:	f7ff fb79 	bl	80438e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80441f6:	4628      	mov	r0, r5
 80441f8:	f7ff fb76 	bl	80438e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80441fc:	4821      	ldr	r0, [pc, #132]	@ (8044284 <prvAddNewTaskToReadyList+0xd0>)
 80441fe:	f7ff fb73 	bl	80438e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8044202:	4821      	ldr	r0, [pc, #132]	@ (8044288 <prvAddNewTaskToReadyList+0xd4>)
 8044204:	f7ff fb70 	bl	80438e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8044208:	4820      	ldr	r0, [pc, #128]	@ (804428c <prvAddNewTaskToReadyList+0xd8>)
 804420a:	f7ff fb6d 	bl	80438e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 804420e:	4b20      	ldr	r3, [pc, #128]	@ (8044290 <prvAddNewTaskToReadyList+0xdc>)
 8044210:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8044214:	4b1f      	ldr	r3, [pc, #124]	@ (8044294 <prvAddNewTaskToReadyList+0xe0>)
 8044216:	601d      	str	r5, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8044218:	2014      	movs	r0, #20
		uxTaskNumber++;
 804421a:	4a1f      	ldr	r2, [pc, #124]	@ (8044298 <prvAddNewTaskToReadyList+0xe4>)
 804421c:	6813      	ldr	r3, [r2, #0]
 804421e:	3301      	adds	r3, #1
 8044220:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8044222:	4a1e      	ldr	r2, [pc, #120]	@ (804429c <prvAddNewTaskToReadyList+0xe8>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8044224:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8044226:	6811      	ldr	r1, [r2, #0]
 8044228:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 804422a:	428b      	cmp	r3, r1
 804422c:	fb00 7003 	mla	r0, r0, r3, r7
 8044230:	f104 0104 	add.w	r1, r4, #4
 8044234:	bf88      	it	hi
 8044236:	6013      	strhi	r3, [r2, #0]
 8044238:	f7ff fb64 	bl	8043904 <vListInsertEnd>
	taskEXIT_CRITICAL();
 804423c:	f7ff fbd4 	bl	80439e8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8044240:	4b17      	ldr	r3, [pc, #92]	@ (80442a0 <prvAddNewTaskToReadyList+0xec>)
 8044242:	681b      	ldr	r3, [r3, #0]
 8044244:	b19b      	cbz	r3, 804426e <prvAddNewTaskToReadyList+0xba>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8044246:	6833      	ldr	r3, [r6, #0]
 8044248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 804424a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 804424c:	429a      	cmp	r2, r3
 804424e:	d20e      	bcs.n	804426e <prvAddNewTaskToReadyList+0xba>
}
 8044250:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			taskYIELD_IF_USING_PREEMPTION();
 8044254:	f7ff bbae 	b.w	80439b4 <vPortYield>
			if( xSchedulerRunning == pdFALSE )
 8044258:	4b11      	ldr	r3, [pc, #68]	@ (80442a0 <prvAddNewTaskToReadyList+0xec>)
 804425a:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 804425c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 804425e:	2a00      	cmp	r2, #0
 8044260:	d1da      	bne.n	8044218 <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8044262:	6832      	ldr	r2, [r6, #0]
 8044264:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8044266:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8044268:	bf98      	it	ls
 804426a:	6034      	strls	r4, [r6, #0]
 804426c:	e7d4      	b.n	8044218 <prvAddNewTaskToReadyList+0x64>
}
 804426e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8044272:	bf00      	nop
 8044274:	2001b680 	.word	0x2001b680
 8044278:	2001bb54 	.word	0x2001bb54
 804427c:	2001b6f4 	.word	0x2001b6f4
 8044280:	2001b6cc 	.word	0x2001b6cc
 8044284:	2001b6b0 	.word	0x2001b6b0
 8044288:	2001b69c 	.word	0x2001b69c
 804428c:	2001b684 	.word	0x2001b684
 8044290:	2001b6c8 	.word	0x2001b6c8
 8044294:	2001b6c4 	.word	0x2001b6c4
 8044298:	2001b664 	.word	0x2001b664
 804429c:	2001b678 	.word	0x2001b678
 80442a0:	2001b674 	.word	0x2001b674
 80442a4:	2001b6e0 	.word	0x2001b6e0

080442a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80442a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80442aa:	4606      	mov	r6, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80442ac:	4b14      	ldr	r3, [pc, #80]	@ (8044300 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80442ae:	4d15      	ldr	r5, [pc, #84]	@ (8044304 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 80442b0:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80442b2:	6828      	ldr	r0, [r5, #0]
{
 80442b4:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80442b6:	3004      	adds	r0, #4
 80442b8:	f7ff fb46 	bl	8043948 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80442bc:	1c73      	adds	r3, r6, #1
 80442be:	d107      	bne.n	80442d0 <prvAddCurrentTaskToDelayedList+0x28>
 80442c0:	b137      	cbz	r7, 80442d0 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80442c2:	6829      	ldr	r1, [r5, #0]
 80442c4:	4810      	ldr	r0, [pc, #64]	@ (8044308 <prvAddCurrentTaskToDelayedList+0x60>)
 80442c6:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80442c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80442cc:	f7ff bb1a 	b.w	8043904 <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80442d0:	682b      	ldr	r3, [r5, #0]
 80442d2:	19a4      	adds	r4, r4, r6
 80442d4:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80442d6:	d307      	bcc.n	80442e8 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80442d8:	4b0c      	ldr	r3, [pc, #48]	@ (804430c <prvAddCurrentTaskToDelayedList+0x64>)
 80442da:	6818      	ldr	r0, [r3, #0]
 80442dc:	6829      	ldr	r1, [r5, #0]
}
 80442de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80442e2:	3104      	adds	r1, #4
 80442e4:	f7ff bb19 	b.w	804391a <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80442e8:	4b09      	ldr	r3, [pc, #36]	@ (8044310 <prvAddCurrentTaskToDelayedList+0x68>)
 80442ea:	6818      	ldr	r0, [r3, #0]
 80442ec:	6829      	ldr	r1, [r5, #0]
 80442ee:	3104      	adds	r1, #4
 80442f0:	f7ff fb13 	bl	804391a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80442f4:	4b07      	ldr	r3, [pc, #28]	@ (8044314 <prvAddCurrentTaskToDelayedList+0x6c>)
 80442f6:	681a      	ldr	r2, [r3, #0]
 80442f8:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 80442fa:	bf88      	it	hi
 80442fc:	601c      	strhi	r4, [r3, #0]
}
 80442fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8044300:	2001b67c 	.word	0x2001b67c
 8044304:	2001bb54 	.word	0x2001bb54
 8044308:	2001b684 	.word	0x2001b684
 804430c:	2001b6c4 	.word	0x2001b6c4
 8044310:	2001b6c8 	.word	0x2001b6c8
 8044314:	2001b660 	.word	0x2001b660

08044318 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8044318:	4a06      	ldr	r2, [pc, #24]	@ (8044334 <prvResetNextTaskUnblockTime+0x1c>)
 804431a:	6813      	ldr	r3, [r2, #0]
 804431c:	6819      	ldr	r1, [r3, #0]
 804431e:	4b06      	ldr	r3, [pc, #24]	@ (8044338 <prvResetNextTaskUnblockTime+0x20>)
 8044320:	b919      	cbnz	r1, 804432a <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 8044322:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8044326:	601a      	str	r2, [r3, #0]
}
 8044328:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 804432a:	6812      	ldr	r2, [r2, #0]
 804432c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 804432e:	68d2      	ldr	r2, [r2, #12]
 8044330:	6852      	ldr	r2, [r2, #4]
 8044332:	e7f8      	b.n	8044326 <prvResetNextTaskUnblockTime+0xe>
 8044334:	2001b6c8 	.word	0x2001b6c8
 8044338:	2001b660 	.word	0x2001b660

0804433c <prvDeleteTCB>:
	{
 804433c:	b510      	push	{r4, lr}
 804433e:	4604      	mov	r4, r0
		portCLEAN_UP_TCB( pxTCB );
 8044340:	f7ff fcaa 	bl	8043c98 <vPortFreeSecureContext>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8044344:	f894 3059 	ldrb.w	r3, [r4, #89]	@ 0x59
 8044348:	b93b      	cbnz	r3, 804435a <prvDeleteTCB+0x1e>
				vPortFree( pxTCB->pxStack );
 804434a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 804434c:	f7ff fa9a 	bl	8043884 <vPortFree>
				vPortFree( pxTCB );
 8044350:	4620      	mov	r0, r4
	}
 8044352:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8044356:	f7ff ba95 	b.w	8043884 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 804435a:	2b01      	cmp	r3, #1
 804435c:	d0f8      	beq.n	8044350 <prvDeleteTCB+0x14>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 804435e:	2b02      	cmp	r3, #2
 8044360:	d002      	beq.n	8044368 <prvDeleteTCB+0x2c>
 8044362:	f7ff fc1f 	bl	8043ba4 <ulSetInterruptMask>
 8044366:	e7fe      	b.n	8044366 <prvDeleteTCB+0x2a>
	}
 8044368:	bd10      	pop	{r4, pc}
	...

0804436c <prvIdleTask>:
{
 804436c:	b580      	push	{r7, lr}
	portALLOCATE_SECURE_CONTEXT( configMINIMAL_SECURE_STACK_SIZE );
 804436e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8044372:	f7ff fc8f 	bl	8043c94 <vPortAllocateSecureContext>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8044376:	4c0f      	ldr	r4, [pc, #60]	@ (80443b4 <prvIdleTask+0x48>)
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8044378:	4f0f      	ldr	r7, [pc, #60]	@ (80443b8 <prvIdleTask+0x4c>)
				--uxCurrentNumberOfTasks;
 804437a:	4d10      	ldr	r5, [pc, #64]	@ (80443bc <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 804437c:	6823      	ldr	r3, [r4, #0]
 804437e:	b933      	cbnz	r3, 804438e <prvIdleTask+0x22>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8044380:	4b0f      	ldr	r3, [pc, #60]	@ (80443c0 <prvIdleTask+0x54>)
 8044382:	681b      	ldr	r3, [r3, #0]
 8044384:	2b01      	cmp	r3, #1
 8044386:	d9f8      	bls.n	804437a <prvIdleTask+0xe>
				taskYIELD();
 8044388:	f7ff fb14 	bl	80439b4 <vPortYield>
 804438c:	e7f5      	b.n	804437a <prvIdleTask+0xe>
			taskENTER_CRITICAL();
 804438e:	f7ff fb1d 	bl	80439cc <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8044392:	68fb      	ldr	r3, [r7, #12]
 8044394:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8044396:	1d30      	adds	r0, r6, #4
 8044398:	f7ff fad6 	bl	8043948 <uxListRemove>
				--uxCurrentNumberOfTasks;
 804439c:	682b      	ldr	r3, [r5, #0]
 804439e:	3b01      	subs	r3, #1
 80443a0:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 80443a2:	6823      	ldr	r3, [r4, #0]
 80443a4:	3b01      	subs	r3, #1
 80443a6:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80443a8:	f7ff fb1e 	bl	80439e8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80443ac:	4630      	mov	r0, r6
 80443ae:	f7ff ffc5 	bl	804433c <prvDeleteTCB>
 80443b2:	e7e3      	b.n	804437c <prvIdleTask+0x10>
 80443b4:	2001b698 	.word	0x2001b698
 80443b8:	2001b69c 	.word	0x2001b69c
 80443bc:	2001b680 	.word	0x2001b680
 80443c0:	2001b6f4 	.word	0x2001b6f4

080443c4 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80443c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80443c8:	460d      	mov	r5, r1
 80443ca:	e9dd 9409 	ldrd	r9, r4, [sp, #36]	@ 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80443ce:	0096      	lsls	r6, r2, #2
 80443d0:	4632      	mov	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80443d2:	4607      	mov	r7, r0
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80443d4:	21a5      	movs	r1, #165	@ 0xa5
 80443d6:	6b20      	ldr	r0, [r4, #48]	@ 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80443d8:	4698      	mov	r8, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80443da:	f000 ffe7 	bl	80453ac <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80443de:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80443e0:	3e04      	subs	r6, #4
 80443e2:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80443e4:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 80443e8:	b3ad      	cbz	r5, 8044456 <prvInitialiseNewTask.constprop.0+0x92>
 80443ea:	1e6b      	subs	r3, r5, #1
 80443ec:	f104 0233 	add.w	r2, r4, #51	@ 0x33
 80443f0:	350f      	adds	r5, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80443f2:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80443f6:	f802 1f01 	strb.w	r1, [r2, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 80443fa:	b109      	cbz	r1, 8044400 <prvInitialiseNewTask.constprop.0+0x3c>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80443fc:	42ab      	cmp	r3, r5
 80443fe:	d1f8      	bne.n	80443f2 <prvInitialiseNewTask.constprop.0+0x2e>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8044400:	2300      	movs	r3, #0
 8044402:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8044406:	9d08      	ldr	r5, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 8044408:	f04f 0a00 	mov.w	sl, #0
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 804440c:	2d37      	cmp	r5, #55	@ 0x37
 804440e:	bf28      	it	cs
 8044410:	2537      	movcs	r5, #55	@ 0x37
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8044412:	1d20      	adds	r0, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8044414:	62e5      	str	r5, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8044416:	64e5      	str	r5, [r4, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8044418:	f8c4 a050 	str.w	sl, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 804441c:	f7ff fa6f 	bl	80438fe <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8044420:	f1c5 0538 	rsb	r5, r5, #56	@ 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8044424:	f104 0018 	add.w	r0, r4, #24
 8044428:	f7ff fa69 	bl	80438fe <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 804442c:	f8c4 a054 	str.w	sl, [r4, #84]	@ 0x54
				pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8044430:	4643      	mov	r3, r8
 8044432:	463a      	mov	r2, r7
 8044434:	4630      	mov	r0, r6
 8044436:	6b21      	ldr	r1, [r4, #48]	@ 0x30
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8044438:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 804443a:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 804443c:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 804443e:	f884 a058 	strb.w	sl, [r4, #88]	@ 0x58
				pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8044442:	f7ff fb21 	bl	8043a88 <pxPortInitialiseStack>
 8044446:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8044448:	f1b9 0f00 	cmp.w	r9, #0
 804444c:	d001      	beq.n	8044452 <prvInitialiseNewTask.constprop.0+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 804444e:	f8c9 4000 	str.w	r4, [r9]
}
 8044452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8044456:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
 804445a:	e7d4      	b.n	8044406 <prvInitialiseNewTask.constprop.0+0x42>

0804445c <xTaskCreateStatic>:
	{
 804445c:	b570      	push	{r4, r5, r6, lr}
 804445e:	b086      	sub	sp, #24
 8044460:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8044464:	b915      	cbnz	r5, 804446c <xTaskCreateStatic+0x10>
 8044466:	f7ff fb9d 	bl	8043ba4 <ulSetInterruptMask>
 804446a:	e7fe      	b.n	804446a <xTaskCreateStatic+0xe>
		configASSERT( pxTaskBuffer != NULL );
 804446c:	b914      	cbnz	r4, 8044474 <xTaskCreateStatic+0x18>
 804446e:	f7ff fb99 	bl	8043ba4 <ulSetInterruptMask>
 8044472:	e7fe      	b.n	8044472 <xTaskCreateStatic+0x16>
			volatile size_t xSize = sizeof( StaticTask_t );
 8044474:	265c      	movs	r6, #92	@ 0x5c
 8044476:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8044478:	9e05      	ldr	r6, [sp, #20]
 804447a:	2e5c      	cmp	r6, #92	@ 0x5c
 804447c:	d002      	beq.n	8044484 <xTaskCreateStatic+0x28>
 804447e:	f7ff fb91 	bl	8043ba4 <ulSetInterruptMask>
 8044482:	e7fe      	b.n	8044482 <xTaskCreateStatic+0x26>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8044484:	6325      	str	r5, [r4, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8044486:	2502      	movs	r5, #2
 8044488:	f884 5059 	strb.w	r5, [r4, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 804448c:	ad04      	add	r5, sp, #16
 804448e:	9501      	str	r5, [sp, #4]
 8044490:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8044492:	9402      	str	r4, [sp, #8]
 8044494:	9500      	str	r5, [sp, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8044496:	9e05      	ldr	r6, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8044498:	f7ff ff94 	bl	80443c4 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 804449c:	4620      	mov	r0, r4
 804449e:	f7ff fe89 	bl	80441b4 <prvAddNewTaskToReadyList>
	}
 80444a2:	9804      	ldr	r0, [sp, #16]
 80444a4:	b006      	add	sp, #24
 80444a6:	bd70      	pop	{r4, r5, r6, pc}

080444a8 <xTaskCreate>:
	{
 80444a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80444ac:	4607      	mov	r7, r0
 80444ae:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80444b0:	0090      	lsls	r0, r2, #2
	{
 80444b2:	4688      	mov	r8, r1
 80444b4:	4616      	mov	r6, r2
 80444b6:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80444b8:	f7ff f95a 	bl	8043770 <pvPortMalloc>
			if( pxStack != NULL )
 80444bc:	4605      	mov	r5, r0
 80444be:	b920      	cbnz	r0, 80444ca <xTaskCreate+0x22>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80444c0:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80444c4:	b005      	add	sp, #20
 80444c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80444ca:	205c      	movs	r0, #92	@ 0x5c
 80444cc:	f7ff f950 	bl	8043770 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80444d0:	4604      	mov	r4, r0
 80444d2:	b198      	cbz	r0, 80444fc <xTaskCreate+0x54>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80444d4:	2300      	movs	r3, #0
 80444d6:	f880 3059 	strb.w	r3, [r0, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80444da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
					pxNewTCB->pxStack = pxStack;
 80444dc:	6305      	str	r5, [r0, #48]	@ 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80444de:	9301      	str	r3, [sp, #4]
 80444e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80444e2:	4632      	mov	r2, r6
 80444e4:	4641      	mov	r1, r8
 80444e6:	9002      	str	r0, [sp, #8]
 80444e8:	9300      	str	r3, [sp, #0]
 80444ea:	4638      	mov	r0, r7
 80444ec:	464b      	mov	r3, r9
 80444ee:	f7ff ff69 	bl	80443c4 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80444f2:	4620      	mov	r0, r4
 80444f4:	f7ff fe5e 	bl	80441b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80444f8:	2001      	movs	r0, #1
 80444fa:	e7e3      	b.n	80444c4 <xTaskCreate+0x1c>
					vPortFree( pxStack );
 80444fc:	4628      	mov	r0, r5
 80444fe:	f7ff f9c1 	bl	8043884 <vPortFree>
		if( pxNewTCB != NULL )
 8044502:	e7dd      	b.n	80444c0 <xTaskCreate+0x18>

08044504 <vTaskStartScheduler>:
{
 8044504:	b530      	push	{r4, r5, lr}
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8044506:	2500      	movs	r5, #0
{
 8044508:	b089      	sub	sp, #36	@ 0x24
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 804450a:	aa07      	add	r2, sp, #28
 804450c:	a906      	add	r1, sp, #24
 804450e:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8044510:	e9cd 5505 	strd	r5, r5, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8044514:	f7ff f8ee 	bl	80436f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8044518:	9b05      	ldr	r3, [sp, #20]
 804451a:	9a07      	ldr	r2, [sp, #28]
 804451c:	9302      	str	r3, [sp, #8]
 804451e:	9b06      	ldr	r3, [sp, #24]
 8044520:	4911      	ldr	r1, [pc, #68]	@ (8044568 <vTaskStartScheduler+0x64>)
 8044522:	e9cd 5300 	strd	r5, r3, [sp]
 8044526:	4811      	ldr	r0, [pc, #68]	@ (804456c <vTaskStartScheduler+0x68>)
 8044528:	462b      	mov	r3, r5
 804452a:	f7ff ff97 	bl	804445c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 804452e:	b1c0      	cbz	r0, 8044562 <vTaskStartScheduler+0x5e>
			xReturn = xTimerCreateTimerTask();
 8044530:	f000 fad4 	bl	8044adc <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8044534:	2801      	cmp	r0, #1
			xReturn = xTimerCreateTimerTask();
 8044536:	4604      	mov	r4, r0
	if( xReturn == pdPASS )
 8044538:	d10e      	bne.n	8044558 <vTaskStartScheduler+0x54>
		portDISABLE_INTERRUPTS();
 804453a:	f7ff fb33 	bl	8043ba4 <ulSetInterruptMask>
		xNextTaskUnblockTime = portMAX_DELAY;
 804453e:	f04f 32ff 	mov.w	r2, #4294967295
 8044542:	4b0b      	ldr	r3, [pc, #44]	@ (8044570 <vTaskStartScheduler+0x6c>)
 8044544:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8044546:	4b0b      	ldr	r3, [pc, #44]	@ (8044574 <vTaskStartScheduler+0x70>)
 8044548:	601c      	str	r4, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 804454a:	4b0b      	ldr	r3, [pc, #44]	@ (8044578 <vTaskStartScheduler+0x74>)
 804454c:	601d      	str	r5, [r3, #0]
}
 804454e:	b009      	add	sp, #36	@ 0x24
 8044550:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		if( xPortStartScheduler() != pdFALSE )
 8044554:	f7ff bad0 	b.w	8043af8 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8044558:	3401      	adds	r4, #1
 804455a:	d102      	bne.n	8044562 <vTaskStartScheduler+0x5e>
 804455c:	f7ff fb22 	bl	8043ba4 <ulSetInterruptMask>
 8044560:	e7fe      	b.n	8044560 <vTaskStartScheduler+0x5c>
}
 8044562:	b009      	add	sp, #36	@ 0x24
 8044564:	bd30      	pop	{r4, r5, pc}
 8044566:	bf00      	nop
 8044568:	080460c8 	.word	0x080460c8
 804456c:	0804436d 	.word	0x0804436d
 8044570:	2001b660 	.word	0x2001b660
 8044574:	2001b674 	.word	0x2001b674
 8044578:	2001b67c 	.word	0x2001b67c

0804457c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 804457c:	4a02      	ldr	r2, [pc, #8]	@ (8044588 <vTaskSuspendAll+0xc>)
 804457e:	6813      	ldr	r3, [r2, #0]
 8044580:	3301      	adds	r3, #1
 8044582:	6013      	str	r3, [r2, #0]
}
 8044584:	4770      	bx	lr
 8044586:	bf00      	nop
 8044588:	2001b65c 	.word	0x2001b65c

0804458c <xTaskGetTickCount>:
		xTicks = xTickCount;
 804458c:	4b01      	ldr	r3, [pc, #4]	@ (8044594 <xTaskGetTickCount+0x8>)
 804458e:	6818      	ldr	r0, [r3, #0]
}
 8044590:	4770      	bx	lr
 8044592:	bf00      	nop
 8044594:	2001b67c 	.word	0x2001b67c

08044598 <xTaskGetTickCountFromISR>:
TickType_t xTaskGetTickCountFromISR( void )
 8044598:	4b01      	ldr	r3, [pc, #4]	@ (80445a0 <xTaskGetTickCountFromISR+0x8>)
 804459a:	6818      	ldr	r0, [r3, #0]
 804459c:	4770      	bx	lr
 804459e:	bf00      	nop
 80445a0:	2001b67c 	.word	0x2001b67c

080445a4 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80445a4:	4b3c      	ldr	r3, [pc, #240]	@ (8044698 <xTaskIncrementTick+0xf4>)
{
 80445a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80445aa:	681b      	ldr	r3, [r3, #0]
 80445ac:	2b00      	cmp	r3, #0
 80445ae:	d16c      	bne.n	804468a <xTaskIncrementTick+0xe6>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80445b0:	4b3a      	ldr	r3, [pc, #232]	@ (804469c <xTaskIncrementTick+0xf8>)
 80445b2:	681c      	ldr	r4, [r3, #0]
 80445b4:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80445b6:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80445b8:	b98c      	cbnz	r4, 80445de <xTaskIncrementTick+0x3a>
			taskSWITCH_DELAYED_LISTS();
 80445ba:	4b39      	ldr	r3, [pc, #228]	@ (80446a0 <xTaskIncrementTick+0xfc>)
 80445bc:	681a      	ldr	r2, [r3, #0]
 80445be:	6812      	ldr	r2, [r2, #0]
 80445c0:	b112      	cbz	r2, 80445c8 <xTaskIncrementTick+0x24>
 80445c2:	f7ff faef 	bl	8043ba4 <ulSetInterruptMask>
 80445c6:	e7fe      	b.n	80445c6 <xTaskIncrementTick+0x22>
 80445c8:	4a36      	ldr	r2, [pc, #216]	@ (80446a4 <xTaskIncrementTick+0x100>)
 80445ca:	6819      	ldr	r1, [r3, #0]
 80445cc:	6810      	ldr	r0, [r2, #0]
 80445ce:	6018      	str	r0, [r3, #0]
 80445d0:	6011      	str	r1, [r2, #0]
 80445d2:	4a35      	ldr	r2, [pc, #212]	@ (80446a8 <xTaskIncrementTick+0x104>)
 80445d4:	6813      	ldr	r3, [r2, #0]
 80445d6:	3301      	adds	r3, #1
 80445d8:	6013      	str	r3, [r2, #0]
 80445da:	f7ff fe9d 	bl	8044318 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80445de:	4d33      	ldr	r5, [pc, #204]	@ (80446ac <xTaskIncrementTick+0x108>)
BaseType_t xSwitchRequired = pdFALSE;
 80445e0:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 80445e4:	682b      	ldr	r3, [r5, #0]
 80445e6:	4e32      	ldr	r6, [pc, #200]	@ (80446b0 <xTaskIncrementTick+0x10c>)
 80445e8:	429c      	cmp	r4, r3
 80445ea:	4f32      	ldr	r7, [pc, #200]	@ (80446b4 <xTaskIncrementTick+0x110>)
 80445ec:	d212      	bcs.n	8044614 <xTaskIncrementTick+0x70>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80445ee:	2114      	movs	r1, #20
 80445f0:	683a      	ldr	r2, [r7, #0]
 80445f2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80445f4:	434a      	muls	r2, r1
 80445f6:	58b2      	ldr	r2, [r6, r2]
				xSwitchRequired = pdTRUE;
 80445f8:	2a02      	cmp	r2, #2
			if( xYieldPending != pdFALSE )
 80445fa:	4a2f      	ldr	r2, [pc, #188]	@ (80446b8 <xTaskIncrementTick+0x114>)
				xSwitchRequired = pdTRUE;
 80445fc:	bf28      	it	cs
 80445fe:	f04f 0b01 	movcs.w	fp, #1
			if( xYieldPending != pdFALSE )
 8044602:	6812      	ldr	r2, [r2, #0]
				xSwitchRequired = pdTRUE;
 8044604:	2a00      	cmp	r2, #0
 8044606:	bf18      	it	ne
 8044608:	f04f 0b01 	movne.w	fp, #1
}
 804460c:	4658      	mov	r0, fp
 804460e:	b003      	add	sp, #12
 8044610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8044614:	f8df 9088 	ldr.w	r9, [pc, #136]	@ 80446a0 <xTaskIncrementTick+0xfc>
					prvAddTaskToReadyList( pxTCB );
 8044618:	f8df a0a4 	ldr.w	sl, [pc, #164]	@ 80446c0 <xTaskIncrementTick+0x11c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 804461c:	f8d9 2000 	ldr.w	r2, [r9]
 8044620:	6812      	ldr	r2, [r2, #0]
 8044622:	b91a      	cbnz	r2, 804462c <xTaskIncrementTick+0x88>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8044624:	f04f 32ff 	mov.w	r2, #4294967295
 8044628:	602a      	str	r2, [r5, #0]
					break;
 804462a:	e7e0      	b.n	80445ee <xTaskIncrementTick+0x4a>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 804462c:	f8d9 2000 	ldr.w	r2, [r9]
 8044630:	68d2      	ldr	r2, [r2, #12]
 8044632:	f8d2 800c 	ldr.w	r8, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8044636:	f8d8 1004 	ldr.w	r1, [r8, #4]
					if( xConstTickCount < xItemValue )
 804463a:	428c      	cmp	r4, r1
 804463c:	d201      	bcs.n	8044642 <xTaskIncrementTick+0x9e>
						xNextTaskUnblockTime = xItemValue;
 804463e:	6029      	str	r1, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8044640:	e7d5      	b.n	80445ee <xTaskIncrementTick+0x4a>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8044642:	f108 0304 	add.w	r3, r8, #4
 8044646:	4618      	mov	r0, r3
 8044648:	9301      	str	r3, [sp, #4]
 804464a:	f7ff f97d 	bl	8043948 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 804464e:	f8d8 1028 	ldr.w	r1, [r8, #40]	@ 0x28
 8044652:	b119      	cbz	r1, 804465c <xTaskIncrementTick+0xb8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8044654:	f108 0018 	add.w	r0, r8, #24
 8044658:	f7ff f976 	bl	8043948 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 804465c:	2314      	movs	r3, #20
 804465e:	f8d8 002c 	ldr.w	r0, [r8, #44]	@ 0x2c
 8044662:	f8da 1000 	ldr.w	r1, [sl]
 8044666:	4288      	cmp	r0, r1
 8044668:	bf88      	it	hi
 804466a:	f8ca 0000 	strhi.w	r0, [sl]
 804466e:	9901      	ldr	r1, [sp, #4]
 8044670:	fb03 6000 	mla	r0, r3, r0, r6
 8044674:	f7ff f946 	bl	8043904 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8044678:	6838      	ldr	r0, [r7, #0]
 804467a:	f8d8 102c 	ldr.w	r1, [r8, #44]	@ 0x2c
 804467e:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 8044680:	4291      	cmp	r1, r2
 8044682:	bf28      	it	cs
 8044684:	f04f 0b01 	movcs.w	fp, #1
 8044688:	e7c8      	b.n	804461c <xTaskIncrementTick+0x78>
		++xPendedTicks;
 804468a:	4a0c      	ldr	r2, [pc, #48]	@ (80446bc <xTaskIncrementTick+0x118>)
BaseType_t xSwitchRequired = pdFALSE;
 804468c:	f04f 0b00 	mov.w	fp, #0
		++xPendedTicks;
 8044690:	6813      	ldr	r3, [r2, #0]
 8044692:	3301      	adds	r3, #1
 8044694:	6013      	str	r3, [r2, #0]
 8044696:	e7b9      	b.n	804460c <xTaskIncrementTick+0x68>
 8044698:	2001b65c 	.word	0x2001b65c
 804469c:	2001b67c 	.word	0x2001b67c
 80446a0:	2001b6c8 	.word	0x2001b6c8
 80446a4:	2001b6c4 	.word	0x2001b6c4
 80446a8:	2001b668 	.word	0x2001b668
 80446ac:	2001b660 	.word	0x2001b660
 80446b0:	2001b6f4 	.word	0x2001b6f4
 80446b4:	2001bb54 	.word	0x2001bb54
 80446b8:	2001b66c 	.word	0x2001b66c
 80446bc:	2001b670 	.word	0x2001b670
 80446c0:	2001b678 	.word	0x2001b678

080446c4 <xTaskResumeAll>:
{
 80446c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 80446c8:	4c29      	ldr	r4, [pc, #164]	@ (8044770 <xTaskResumeAll+0xac>)
 80446ca:	6823      	ldr	r3, [r4, #0]
 80446cc:	b913      	cbnz	r3, 80446d4 <xTaskResumeAll+0x10>
 80446ce:	f7ff fa69 	bl	8043ba4 <ulSetInterruptMask>
 80446d2:	e7fe      	b.n	80446d2 <xTaskResumeAll+0xe>
	taskENTER_CRITICAL();
 80446d4:	f7ff f97a 	bl	80439cc <vPortEnterCritical>
		--uxSchedulerSuspended;
 80446d8:	6823      	ldr	r3, [r4, #0]
 80446da:	3b01      	subs	r3, #1
 80446dc:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80446de:	6824      	ldr	r4, [r4, #0]
 80446e0:	b12c      	cbz	r4, 80446ee <xTaskResumeAll+0x2a>
BaseType_t xAlreadyYielded = pdFALSE;
 80446e2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80446e4:	f7ff f980 	bl	80439e8 <vPortExitCritical>
}
 80446e8:	4620      	mov	r0, r4
 80446ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80446ee:	4b21      	ldr	r3, [pc, #132]	@ (8044774 <xTaskResumeAll+0xb0>)
 80446f0:	681b      	ldr	r3, [r3, #0]
 80446f2:	2b00      	cmp	r3, #0
 80446f4:	d0f5      	beq.n	80446e2 <xTaskResumeAll+0x1e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80446f6:	4d20      	ldr	r5, [pc, #128]	@ (8044778 <xTaskResumeAll+0xb4>)
					prvAddTaskToReadyList( pxTCB );
 80446f8:	4e20      	ldr	r6, [pc, #128]	@ (804477c <xTaskResumeAll+0xb8>)
 80446fa:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 804478c <xTaskResumeAll+0xc8>
 80446fe:	e01d      	b.n	804473c <xTaskResumeAll+0x78>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8044700:	68eb      	ldr	r3, [r5, #12]
 8044702:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8044704:	1d27      	adds	r7, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8044706:	f104 0018 	add.w	r0, r4, #24
 804470a:	f7ff f91d 	bl	8043948 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 804470e:	4638      	mov	r0, r7
 8044710:	f7ff f91a 	bl	8043948 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8044714:	2014      	movs	r0, #20
 8044716:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8044718:	6832      	ldr	r2, [r6, #0]
 804471a:	fb00 8003 	mla	r0, r0, r3, r8
 804471e:	4293      	cmp	r3, r2
 8044720:	4639      	mov	r1, r7
 8044722:	bf88      	it	hi
 8044724:	6033      	strhi	r3, [r6, #0]
 8044726:	f7ff f8ed 	bl	8043904 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 804472a:	4b15      	ldr	r3, [pc, #84]	@ (8044780 <xTaskResumeAll+0xbc>)
 804472c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 804472e:	681b      	ldr	r3, [r3, #0]
 8044730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8044732:	429a      	cmp	r2, r3
 8044734:	d302      	bcc.n	804473c <xTaskResumeAll+0x78>
						xYieldPending = pdTRUE;
 8044736:	2201      	movs	r2, #1
 8044738:	4b12      	ldr	r3, [pc, #72]	@ (8044784 <xTaskResumeAll+0xc0>)
 804473a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 804473c:	682b      	ldr	r3, [r5, #0]
 804473e:	2b00      	cmp	r3, #0
 8044740:	d1de      	bne.n	8044700 <xTaskResumeAll+0x3c>
				if( pxTCB != NULL )
 8044742:	b10c      	cbz	r4, 8044748 <xTaskResumeAll+0x84>
					prvResetNextTaskUnblockTime();
 8044744:	f7ff fde8 	bl	8044318 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8044748:	4d0f      	ldr	r5, [pc, #60]	@ (8044788 <xTaskResumeAll+0xc4>)
 804474a:	682c      	ldr	r4, [r5, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 804474c:	b144      	cbz	r4, 8044760 <xTaskResumeAll+0x9c>
								xYieldPending = pdTRUE;
 804474e:	2701      	movs	r7, #1
 8044750:	4e0c      	ldr	r6, [pc, #48]	@ (8044784 <xTaskResumeAll+0xc0>)
							if( xTaskIncrementTick() != pdFALSE )
 8044752:	f7ff ff27 	bl	80445a4 <xTaskIncrementTick>
 8044756:	b100      	cbz	r0, 804475a <xTaskResumeAll+0x96>
								xYieldPending = pdTRUE;
 8044758:	6037      	str	r7, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 804475a:	3c01      	subs	r4, #1
 804475c:	d1f9      	bne.n	8044752 <xTaskResumeAll+0x8e>
						xPendedTicks = 0;
 804475e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8044760:	4b08      	ldr	r3, [pc, #32]	@ (8044784 <xTaskResumeAll+0xc0>)
 8044762:	681b      	ldr	r3, [r3, #0]
 8044764:	2b00      	cmp	r3, #0
 8044766:	d0bc      	beq.n	80446e2 <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8044768:	f7ff f924 	bl	80439b4 <vPortYield>
						xAlreadyYielded = pdTRUE;
 804476c:	2401      	movs	r4, #1
 804476e:	e7b9      	b.n	80446e4 <xTaskResumeAll+0x20>
 8044770:	2001b65c 	.word	0x2001b65c
 8044774:	2001b680 	.word	0x2001b680
 8044778:	2001b6b0 	.word	0x2001b6b0
 804477c:	2001b678 	.word	0x2001b678
 8044780:	2001bb54 	.word	0x2001bb54
 8044784:	2001b66c 	.word	0x2001b66c
 8044788:	2001b670 	.word	0x2001b670
 804478c:	2001b6f4 	.word	0x2001b6f4

08044790 <vTaskDelay>:
	{
 8044790:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8044792:	b918      	cbnz	r0, 804479c <vTaskDelay+0xc>
	}
 8044794:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			portYIELD_WITHIN_API();
 8044798:	f7ff b90c 	b.w	80439b4 <vPortYield>
			configASSERT( uxSchedulerSuspended == 0 );
 804479c:	4b07      	ldr	r3, [pc, #28]	@ (80447bc <vTaskDelay+0x2c>)
 804479e:	6819      	ldr	r1, [r3, #0]
 80447a0:	b111      	cbz	r1, 80447a8 <vTaskDelay+0x18>
 80447a2:	f7ff f9ff 	bl	8043ba4 <ulSetInterruptMask>
 80447a6:	e7fe      	b.n	80447a6 <vTaskDelay+0x16>
			vTaskSuspendAll();
 80447a8:	f7ff fee8 	bl	804457c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80447ac:	f7ff fd7c 	bl	80442a8 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80447b0:	f7ff ff88 	bl	80446c4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80447b4:	2800      	cmp	r0, #0
 80447b6:	d0ed      	beq.n	8044794 <vTaskDelay+0x4>
	}
 80447b8:	bd08      	pop	{r3, pc}
 80447ba:	bf00      	nop
 80447bc:	2001b65c 	.word	0x2001b65c

080447c0 <vTaskSwitchContext>:
{
 80447c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80447c2:	4b20      	ldr	r3, [pc, #128]	@ (8044844 <vTaskSwitchContext+0x84>)
 80447c4:	681a      	ldr	r2, [r3, #0]
 80447c6:	4b20      	ldr	r3, [pc, #128]	@ (8044848 <vTaskSwitchContext+0x88>)
 80447c8:	b112      	cbz	r2, 80447d0 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80447ca:	2201      	movs	r2, #1
 80447cc:	601a      	str	r2, [r3, #0]
}
 80447ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
 80447d0:	4c1e      	ldr	r4, [pc, #120]	@ (804484c <vTaskSwitchContext+0x8c>)
		xYieldPending = pdFALSE;
 80447d2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80447d4:	6823      	ldr	r3, [r4, #0]
 80447d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80447d8:	681a      	ldr	r2, [r3, #0]
 80447da:	f1b2 3fa5 	cmp.w	r2, #2779096485	@ 0xa5a5a5a5
 80447de:	d10b      	bne.n	80447f8 <vTaskSwitchContext+0x38>
 80447e0:	685a      	ldr	r2, [r3, #4]
 80447e2:	f1b2 3fa5 	cmp.w	r2, #2779096485	@ 0xa5a5a5a5
 80447e6:	d107      	bne.n	80447f8 <vTaskSwitchContext+0x38>
 80447e8:	689a      	ldr	r2, [r3, #8]
 80447ea:	f1b2 3fa5 	cmp.w	r2, #2779096485	@ 0xa5a5a5a5
 80447ee:	d103      	bne.n	80447f8 <vTaskSwitchContext+0x38>
 80447f0:	68db      	ldr	r3, [r3, #12]
 80447f2:	f1b3 3fa5 	cmp.w	r3, #2779096485	@ 0xa5a5a5a5
 80447f6:	d004      	beq.n	8044802 <vTaskSwitchContext+0x42>
 80447f8:	6820      	ldr	r0, [r4, #0]
 80447fa:	6821      	ldr	r1, [r4, #0]
 80447fc:	3134      	adds	r1, #52	@ 0x34
 80447fe:	f7fc fa42 	bl	8040c86 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8044802:	2714      	movs	r7, #20
 8044804:	4e12      	ldr	r6, [pc, #72]	@ (8044850 <vTaskSwitchContext+0x90>)
 8044806:	4913      	ldr	r1, [pc, #76]	@ (8044854 <vTaskSwitchContext+0x94>)
 8044808:	6832      	ldr	r2, [r6, #0]
 804480a:	fb07 f302 	mul.w	r3, r7, r2
 804480e:	58cd      	ldr	r5, [r1, r3]
 8044810:	18c8      	adds	r0, r1, r3
 8044812:	b18d      	cbz	r5, 8044838 <vTaskSwitchContext+0x78>
 8044814:	6845      	ldr	r5, [r0, #4]
 8044816:	3308      	adds	r3, #8
 8044818:	686d      	ldr	r5, [r5, #4]
 804481a:	440b      	add	r3, r1
 804481c:	429d      	cmp	r5, r3
 804481e:	bf08      	it	eq
 8044820:	686b      	ldreq	r3, [r5, #4]
 8044822:	6045      	str	r5, [r0, #4]
 8044824:	bf08      	it	eq
 8044826:	6043      	streq	r3, [r0, #4]
 8044828:	2314      	movs	r3, #20
 804482a:	fb03 1102 	mla	r1, r3, r2, r1
 804482e:	684b      	ldr	r3, [r1, #4]
 8044830:	68db      	ldr	r3, [r3, #12]
 8044832:	6023      	str	r3, [r4, #0]
 8044834:	6032      	str	r2, [r6, #0]
}
 8044836:	e7ca      	b.n	80447ce <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8044838:	b912      	cbnz	r2, 8044840 <vTaskSwitchContext+0x80>
 804483a:	f7ff f9b3 	bl	8043ba4 <ulSetInterruptMask>
 804483e:	e7fe      	b.n	804483e <vTaskSwitchContext+0x7e>
 8044840:	3a01      	subs	r2, #1
 8044842:	e7e2      	b.n	804480a <vTaskSwitchContext+0x4a>
 8044844:	2001b65c 	.word	0x2001b65c
 8044848:	2001b66c 	.word	0x2001b66c
 804484c:	2001bb54 	.word	0x2001bb54
 8044850:	2001b678 	.word	0x2001b678
 8044854:	2001b6f4 	.word	0x2001b6f4

08044858 <vTaskPlaceOnEventList>:
{
 8044858:	b510      	push	{r4, lr}
 804485a:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 804485c:	b910      	cbnz	r0, 8044864 <vTaskPlaceOnEventList+0xc>
 804485e:	f7ff f9a1 	bl	8043ba4 <ulSetInterruptMask>
 8044862:	e7fe      	b.n	8044862 <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8044864:	4b05      	ldr	r3, [pc, #20]	@ (804487c <vTaskPlaceOnEventList+0x24>)
 8044866:	6819      	ldr	r1, [r3, #0]
 8044868:	3118      	adds	r1, #24
 804486a:	f7ff f856 	bl	804391a <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 804486e:	4620      	mov	r0, r4
}
 8044870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8044874:	2101      	movs	r1, #1
 8044876:	f7ff bd17 	b.w	80442a8 <prvAddCurrentTaskToDelayedList>
 804487a:	bf00      	nop
 804487c:	2001bb54 	.word	0x2001bb54

08044880 <vTaskPlaceOnEventListRestricted>:
	{
 8044880:	b538      	push	{r3, r4, r5, lr}
 8044882:	460d      	mov	r5, r1
 8044884:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 8044886:	b910      	cbnz	r0, 804488e <vTaskPlaceOnEventListRestricted+0xe>
 8044888:	f7ff f98c 	bl	8043ba4 <ulSetInterruptMask>
 804488c:	e7fe      	b.n	804488c <vTaskPlaceOnEventListRestricted+0xc>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 804488e:	4b08      	ldr	r3, [pc, #32]	@ (80448b0 <vTaskPlaceOnEventListRestricted+0x30>)
 8044890:	6819      	ldr	r1, [r3, #0]
 8044892:	3118      	adds	r1, #24
 8044894:	f7ff f836 	bl	8043904 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8044898:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 804489a:	4621      	mov	r1, r4
 804489c:	bf08      	it	eq
 804489e:	4628      	moveq	r0, r5
	}
 80448a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80448a4:	bf18      	it	ne
 80448a6:	f04f 30ff 	movne.w	r0, #4294967295
 80448aa:	f7ff bcfd 	b.w	80442a8 <prvAddCurrentTaskToDelayedList>
 80448ae:	bf00      	nop
 80448b0:	2001bb54 	.word	0x2001bb54

080448b4 <xTaskRemoveFromEventList>:
{
 80448b4:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80448b6:	68c3      	ldr	r3, [r0, #12]
 80448b8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80448ba:	b914      	cbnz	r4, 80448c2 <xTaskRemoveFromEventList+0xe>
 80448bc:	f7ff f972 	bl	8043ba4 <ulSetInterruptMask>
 80448c0:	e7fe      	b.n	80448c0 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80448c2:	f104 0518 	add.w	r5, r4, #24
 80448c6:	4628      	mov	r0, r5
 80448c8:	f7ff f83e 	bl	8043948 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80448cc:	4b10      	ldr	r3, [pc, #64]	@ (8044910 <xTaskRemoveFromEventList+0x5c>)
 80448ce:	681b      	ldr	r3, [r3, #0]
 80448d0:	b9db      	cbnz	r3, 804490a <xTaskRemoveFromEventList+0x56>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80448d2:	1d25      	adds	r5, r4, #4
 80448d4:	4628      	mov	r0, r5
 80448d6:	f7ff f837 	bl	8043948 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80448da:	4a0e      	ldr	r2, [pc, #56]	@ (8044914 <xTaskRemoveFromEventList+0x60>)
 80448dc:	2014      	movs	r0, #20
 80448de:	6811      	ldr	r1, [r2, #0]
 80448e0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80448e2:	428b      	cmp	r3, r1
 80448e4:	4629      	mov	r1, r5
 80448e6:	bf88      	it	hi
 80448e8:	6013      	strhi	r3, [r2, #0]
 80448ea:	4a0b      	ldr	r2, [pc, #44]	@ (8044918 <xTaskRemoveFromEventList+0x64>)
 80448ec:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80448f0:	f7ff f808 	bl	8043904 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80448f4:	4b09      	ldr	r3, [pc, #36]	@ (804491c <xTaskRemoveFromEventList+0x68>)
 80448f6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80448f8:	681b      	ldr	r3, [r3, #0]
 80448fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80448fc:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80448fe:	bf85      	ittet	hi
 8044900:	2001      	movhi	r0, #1
 8044902:	4b07      	ldrhi	r3, [pc, #28]	@ (8044920 <xTaskRemoveFromEventList+0x6c>)
		xReturn = pdFALSE;
 8044904:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 8044906:	6018      	strhi	r0, [r3, #0]
}
 8044908:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 804490a:	4629      	mov	r1, r5
 804490c:	4805      	ldr	r0, [pc, #20]	@ (8044924 <xTaskRemoveFromEventList+0x70>)
 804490e:	e7ef      	b.n	80448f0 <xTaskRemoveFromEventList+0x3c>
 8044910:	2001b65c 	.word	0x2001b65c
 8044914:	2001b678 	.word	0x2001b678
 8044918:	2001b6f4 	.word	0x2001b6f4
 804491c:	2001bb54 	.word	0x2001bb54
 8044920:	2001b66c 	.word	0x2001b66c
 8044924:	2001b6b0 	.word	0x2001b6b0

08044928 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8044928:	4b03      	ldr	r3, [pc, #12]	@ (8044938 <vTaskInternalSetTimeOutState+0x10>)
 804492a:	681b      	ldr	r3, [r3, #0]
 804492c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 804492e:	4b03      	ldr	r3, [pc, #12]	@ (804493c <vTaskInternalSetTimeOutState+0x14>)
 8044930:	681b      	ldr	r3, [r3, #0]
 8044932:	6043      	str	r3, [r0, #4]
}
 8044934:	4770      	bx	lr
 8044936:	bf00      	nop
 8044938:	2001b668 	.word	0x2001b668
 804493c:	2001b67c 	.word	0x2001b67c

08044940 <xTaskCheckForTimeOut>:
{
 8044940:	b570      	push	{r4, r5, r6, lr}
 8044942:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8044944:	4605      	mov	r5, r0
 8044946:	b910      	cbnz	r0, 804494e <xTaskCheckForTimeOut+0xe>
 8044948:	f7ff f92c 	bl	8043ba4 <ulSetInterruptMask>
 804494c:	e7fe      	b.n	804494c <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 804494e:	b911      	cbnz	r1, 8044956 <xTaskCheckForTimeOut+0x16>
 8044950:	f7ff f928 	bl	8043ba4 <ulSetInterruptMask>
 8044954:	e7fe      	b.n	8044954 <xTaskCheckForTimeOut+0x14>
	taskENTER_CRITICAL();
 8044956:	f7ff f839 	bl	80439cc <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 804495a:	4b0f      	ldr	r3, [pc, #60]	@ (8044998 <xTaskCheckForTimeOut+0x58>)
 804495c:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 804495e:	6823      	ldr	r3, [r4, #0]
 8044960:	1c5a      	adds	r2, r3, #1
 8044962:	d010      	beq.n	8044986 <xTaskCheckForTimeOut+0x46>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8044964:	480d      	ldr	r0, [pc, #52]	@ (804499c <xTaskCheckForTimeOut+0x5c>)
 8044966:	682e      	ldr	r6, [r5, #0]
 8044968:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 804496a:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 804496c:	4286      	cmp	r6, r0
 804496e:	d001      	beq.n	8044974 <xTaskCheckForTimeOut+0x34>
 8044970:	428a      	cmp	r2, r1
 8044972:	d90f      	bls.n	8044994 <xTaskCheckForTimeOut+0x54>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8044974:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8044976:	4283      	cmp	r3, r0
 8044978:	d90a      	bls.n	8044990 <xTaskCheckForTimeOut+0x50>
			*pxTicksToWait -= xElapsedTime;
 804497a:	1a5b      	subs	r3, r3, r1
 804497c:	4413      	add	r3, r2
			vTaskInternalSetTimeOutState( pxTimeOut );
 804497e:	4628      	mov	r0, r5
			*pxTicksToWait -= xElapsedTime;
 8044980:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8044982:	f7ff ffd1 	bl	8044928 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8044986:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8044988:	f7ff f82e 	bl	80439e8 <vPortExitCritical>
}
 804498c:	4620      	mov	r0, r4
 804498e:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8044990:	2300      	movs	r3, #0
 8044992:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8044994:	2401      	movs	r4, #1
 8044996:	e7f7      	b.n	8044988 <xTaskCheckForTimeOut+0x48>
 8044998:	2001b67c 	.word	0x2001b67c
 804499c:	2001b668 	.word	0x2001b668

080449a0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80449a0:	2201      	movs	r2, #1
 80449a2:	4b01      	ldr	r3, [pc, #4]	@ (80449a8 <vTaskMissedYield+0x8>)
 80449a4:	601a      	str	r2, [r3, #0]
}
 80449a6:	4770      	bx	lr
 80449a8:	2001b66c 	.word	0x2001b66c

080449ac <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80449ac:	4b05      	ldr	r3, [pc, #20]	@ (80449c4 <xTaskGetSchedulerState+0x18>)
 80449ae:	681b      	ldr	r3, [r3, #0]
 80449b0:	b133      	cbz	r3, 80449c0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80449b2:	4b05      	ldr	r3, [pc, #20]	@ (80449c8 <xTaskGetSchedulerState+0x1c>)
 80449b4:	6818      	ldr	r0, [r3, #0]
 80449b6:	fab0 f080 	clz	r0, r0
 80449ba:	0940      	lsrs	r0, r0, #5
 80449bc:	0040      	lsls	r0, r0, #1
 80449be:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80449c0:	2001      	movs	r0, #1
	}
 80449c2:	4770      	bx	lr
 80449c4:	2001b674 	.word	0x2001b674
 80449c8:	2001b65c 	.word	0x2001b65c

080449cc <xTaskPriorityDisinherit>:
	{
 80449cc:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 80449ce:	b908      	cbnz	r0, 80449d4 <xTaskPriorityDisinherit+0x8>
	BaseType_t xReturn = pdFALSE;
 80449d0:	2000      	movs	r0, #0
	}
 80449d2:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 80449d4:	4b15      	ldr	r3, [pc, #84]	@ (8044a2c <xTaskPriorityDisinherit+0x60>)
 80449d6:	681c      	ldr	r4, [r3, #0]
 80449d8:	4284      	cmp	r4, r0
 80449da:	d002      	beq.n	80449e2 <xTaskPriorityDisinherit+0x16>
 80449dc:	f7ff f8e2 	bl	8043ba4 <ulSetInterruptMask>
 80449e0:	e7fe      	b.n	80449e0 <xTaskPriorityDisinherit+0x14>
			configASSERT( pxTCB->uxMutexesHeld );
 80449e2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80449e4:	b913      	cbnz	r3, 80449ec <xTaskPriorityDisinherit+0x20>
 80449e6:	f7ff f8dd 	bl	8043ba4 <ulSetInterruptMask>
 80449ea:	e7fe      	b.n	80449ea <xTaskPriorityDisinherit+0x1e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80449ec:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80449ee:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 80449f0:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80449f2:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 80449f4:	6523      	str	r3, [r4, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80449f6:	d0eb      	beq.n	80449d0 <xTaskPriorityDisinherit+0x4>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80449f8:	2b00      	cmp	r3, #0
 80449fa:	d1e9      	bne.n	80449d0 <xTaskPriorityDisinherit+0x4>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80449fc:	1d25      	adds	r5, r4, #4
 80449fe:	4628      	mov	r0, r5
 8044a00:	f7fe ffa2 	bl	8043948 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8044a04:	2014      	movs	r0, #20
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8044a06:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8044a08:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8044a0c:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8044a0e:	4a08      	ldr	r2, [pc, #32]	@ (8044a30 <xTaskPriorityDisinherit+0x64>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8044a10:	62e3      	str	r3, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxTCB );
 8044a12:	6811      	ldr	r1, [r2, #0]
 8044a14:	428b      	cmp	r3, r1
 8044a16:	bf88      	it	hi
 8044a18:	6013      	strhi	r3, [r2, #0]
 8044a1a:	4a06      	ldr	r2, [pc, #24]	@ (8044a34 <xTaskPriorityDisinherit+0x68>)
 8044a1c:	4629      	mov	r1, r5
 8044a1e:	fb00 2003 	mla	r0, r0, r3, r2
 8044a22:	f7fe ff6f 	bl	8043904 <vListInsertEnd>
					xReturn = pdTRUE;
 8044a26:	2001      	movs	r0, #1
		return xReturn;
 8044a28:	e7d3      	b.n	80449d2 <xTaskPriorityDisinherit+0x6>
 8044a2a:	bf00      	nop
 8044a2c:	2001bb54 	.word	0x2001bb54
 8044a30:	2001b678 	.word	0x2001b678
 8044a34:	2001b6f4 	.word	0x2001b6f4

08044a38 <prvInsertTimerInActiveList>:
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );

	if( xNextExpiryTime <= xTimeNow )
 8044a38:	4291      	cmp	r1, r2
{
 8044a3a:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8044a3c:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8044a3e:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8044a40:	d80a      	bhi.n	8044a58 <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8044a42:	1ad2      	subs	r2, r2, r3
 8044a44:	6983      	ldr	r3, [r0, #24]
 8044a46:	429a      	cmp	r2, r3
 8044a48:	d20d      	bcs.n	8044a66 <prvInsertTimerInActiveList+0x2e>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8044a4a:	4b08      	ldr	r3, [pc, #32]	@ (8044a6c <prvInsertTimerInActiveList+0x34>)
 8044a4c:	1d01      	adds	r1, r0, #4
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8044a4e:	6818      	ldr	r0, [r3, #0]
 8044a50:	f7fe ff63 	bl	804391a <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8044a54:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 8044a56:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8044a58:	429a      	cmp	r2, r3
 8044a5a:	d201      	bcs.n	8044a60 <prvInsertTimerInActiveList+0x28>
 8044a5c:	4299      	cmp	r1, r3
 8044a5e:	d202      	bcs.n	8044a66 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8044a60:	4b03      	ldr	r3, [pc, #12]	@ (8044a70 <prvInsertTimerInActiveList+0x38>)
 8044a62:	1d01      	adds	r1, r0, #4
 8044a64:	e7f3      	b.n	8044a4e <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 8044a66:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8044a68:	e7f5      	b.n	8044a56 <prvInsertTimerInActiveList+0x1e>
 8044a6a:	bf00      	nop
 8044a6c:	2001bc04 	.word	0x2001bc04
 8044a70:	2001bc08 	.word	0x2001bc08

08044a74 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8044a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8044a76:	4c11      	ldr	r4, [pc, #68]	@ (8044abc <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 8044a78:	f7fe ffa8 	bl	80439cc <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8044a7c:	6825      	ldr	r5, [r4, #0]
 8044a7e:	b9bd      	cbnz	r5, 8044ab0 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 8044a80:	4f0f      	ldr	r7, [pc, #60]	@ (8044ac0 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 8044a82:	4e10      	ldr	r6, [pc, #64]	@ (8044ac4 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 8044a84:	4638      	mov	r0, r7
 8044a86:	f7fe ff2f 	bl	80438e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8044a8a:	4630      	mov	r0, r6
 8044a8c:	f7fe ff2c 	bl	80438e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8044a90:	4b0d      	ldr	r3, [pc, #52]	@ (8044ac8 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8044a92:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 8044a94:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8044a96:	4b0d      	ldr	r3, [pc, #52]	@ (8044acc <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8044a98:	2005      	movs	r0, #5
			pxOverflowTimerList = &xActiveTimerList2;
 8044a9a:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8044a9c:	4a0c      	ldr	r2, [pc, #48]	@ (8044ad0 <prvCheckForValidListAndQueue+0x5c>)
 8044a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8044ad4 <prvCheckForValidListAndQueue+0x60>)
 8044aa0:	9500      	str	r5, [sp, #0]
 8044aa2:	f7ff f9ba 	bl	8043e1a <xQueueGenericCreateStatic>
 8044aa6:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8044aa8:	b110      	cbz	r0, 8044ab0 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8044aaa:	490b      	ldr	r1, [pc, #44]	@ (8044ad8 <prvCheckForValidListAndQueue+0x64>)
 8044aac:	f7ff fb4c 	bl	8044148 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8044ab0:	b003      	add	sp, #12
 8044ab2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8044ab6:	f7fe bf97 	b.w	80439e8 <vPortExitCritical>
 8044aba:	bf00      	nop
 8044abc:	2001bc00 	.word	0x2001bc00
 8044ac0:	2001bc20 	.word	0x2001bc20
 8044ac4:	2001bc0c 	.word	0x2001bc0c
 8044ac8:	2001bc08 	.word	0x2001bc08
 8044acc:	2001bc04 	.word	0x2001bc04
 8044ad0:	2001bba8 	.word	0x2001bba8
 8044ad4:	2001bb58 	.word	0x2001bb58
 8044ad8:	080460cd 	.word	0x080460cd

08044adc <xTimerCreateTimerTask>:
{
 8044adc:	b510      	push	{r4, lr}
 8044ade:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8044ae0:	f7ff ffc8 	bl	8044a74 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8044ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8044b24 <xTimerCreateTimerTask+0x48>)
 8044ae6:	681b      	ldr	r3, [r3, #0]
 8044ae8:	b1b3      	cbz	r3, 8044b18 <xTimerCreateTimerTask+0x3c>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8044aea:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8044aec:	aa07      	add	r2, sp, #28
 8044aee:	a906      	add	r1, sp, #24
 8044af0:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8044af2:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8044af6:	f7fe fe09 	bl	804370c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8044afa:	9b05      	ldr	r3, [sp, #20]
 8044afc:	9a07      	ldr	r2, [sp, #28]
 8044afe:	9302      	str	r3, [sp, #8]
 8044b00:	9b06      	ldr	r3, [sp, #24]
 8044b02:	4909      	ldr	r1, [pc, #36]	@ (8044b28 <xTimerCreateTimerTask+0x4c>)
 8044b04:	9301      	str	r3, [sp, #4]
 8044b06:	2303      	movs	r3, #3
 8044b08:	4808      	ldr	r0, [pc, #32]	@ (8044b2c <xTimerCreateTimerTask+0x50>)
 8044b0a:	9300      	str	r3, [sp, #0]
 8044b0c:	4623      	mov	r3, r4
 8044b0e:	f7ff fca5 	bl	804445c <xTaskCreateStatic>
 8044b12:	4b07      	ldr	r3, [pc, #28]	@ (8044b30 <xTimerCreateTimerTask+0x54>)
 8044b14:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8044b16:	b910      	cbnz	r0, 8044b1e <xTimerCreateTimerTask+0x42>
	configASSERT( xReturn );
 8044b18:	f7ff f844 	bl	8043ba4 <ulSetInterruptMask>
 8044b1c:	e7fe      	b.n	8044b1c <xTimerCreateTimerTask+0x40>
}
 8044b1e:	2001      	movs	r0, #1
 8044b20:	b008      	add	sp, #32
 8044b22:	bd10      	pop	{r4, pc}
 8044b24:	2001bc00 	.word	0x2001bc00
 8044b28:	080460d2 	.word	0x080460d2
 8044b2c:	08044c19 	.word	0x08044c19
 8044b30:	2001bbfc 	.word	0x2001bbfc

08044b34 <xTimerGenericCommand>:
{
 8044b34:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8044b36:	4616      	mov	r6, r2
	configASSERT( xTimer );
 8044b38:	4604      	mov	r4, r0
{
 8044b3a:	461a      	mov	r2, r3
	configASSERT( xTimer );
 8044b3c:	b910      	cbnz	r0, 8044b44 <xTimerGenericCommand+0x10>
 8044b3e:	f7ff f831 	bl	8043ba4 <ulSetInterruptMask>
 8044b42:	e7fe      	b.n	8044b42 <xTimerGenericCommand+0xe>
	if( xTimerQueue != NULL )
 8044b44:	4d0d      	ldr	r5, [pc, #52]	@ (8044b7c <xTimerGenericCommand+0x48>)
 8044b46:	6828      	ldr	r0, [r5, #0]
 8044b48:	b180      	cbz	r0, 8044b6c <xTimerGenericCommand+0x38>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8044b4a:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8044b4c:	e9cd 1600 	strd	r1, r6, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8044b50:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8044b52:	dc0d      	bgt.n	8044b70 <xTimerGenericCommand+0x3c>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8044b54:	f7ff ff2a 	bl	80449ac <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8044b58:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8044b5a:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8044b5c:	bf18      	it	ne
 8044b5e:	461a      	movne	r2, r3
 8044b60:	4669      	mov	r1, sp
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8044b62:	bf08      	it	eq
 8044b64:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8044b66:	6828      	ldr	r0, [r5, #0]
 8044b68:	f7ff f987 	bl	8043e7a <xQueueGenericSend>
}
 8044b6c:	b004      	add	sp, #16
 8044b6e:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8044b70:	2300      	movs	r3, #0
 8044b72:	4669      	mov	r1, sp
 8044b74:	f7ff fa27 	bl	8043fc6 <xQueueGenericSendFromISR>
 8044b78:	e7f8      	b.n	8044b6c <xTimerGenericCommand+0x38>
 8044b7a:	bf00      	nop
 8044b7c:	2001bc00 	.word	0x2001bc00

08044b80 <prvSampleTimeNow>:
{
 8044b80:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8044b84:	4606      	mov	r6, r0
	xTimeNow = xTaskGetTickCount();
 8044b86:	f7ff fd01 	bl	804458c <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8044b8a:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8044c14 <prvSampleTimeNow+0x94>
	xTimeNow = xTaskGetTickCount();
 8044b8e:	4605      	mov	r5, r0
	if( xTimeNow < xLastTime )
 8044b90:	f8d8 3000 	ldr.w	r3, [r8]
 8044b94:	4283      	cmp	r3, r0
 8044b96:	d909      	bls.n	8044bac <prvSampleTimeNow+0x2c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8044b98:	4f1c      	ldr	r7, [pc, #112]	@ (8044c0c <prvSampleTimeNow+0x8c>)
 8044b9a:	683b      	ldr	r3, [r7, #0]
 8044b9c:	681a      	ldr	r2, [r3, #0]
 8044b9e:	b96a      	cbnz	r2, 8044bbc <prvSampleTimeNow+0x3c>
	pxCurrentTimerList = pxOverflowTimerList;
 8044ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8044c10 <prvSampleTimeNow+0x90>)
 8044ba2:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8044ba4:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 8044ba6:	6039      	str	r1, [r7, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 8044ba8:	2301      	movs	r3, #1
 8044baa:	e000      	b.n	8044bae <prvSampleTimeNow+0x2e>
 8044bac:	2300      	movs	r3, #0
}
 8044bae:	4628      	mov	r0, r5
		*pxTimerListsWereSwitched = pdTRUE;
 8044bb0:	6033      	str	r3, [r6, #0]
	xLastTime = xTimeNow;
 8044bb2:	f8c8 5000 	str.w	r5, [r8]
}
 8044bb6:	b002      	add	sp, #8
 8044bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8044bbc:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8044bbe:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8044bc0:	f8d3 9000 	ldr.w	r9, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8044bc4:	f104 0a04 	add.w	sl, r4, #4
 8044bc8:	4650      	mov	r0, sl
 8044bca:	f7fe febd 	bl	8043948 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8044bce:	6a23      	ldr	r3, [r4, #32]
 8044bd0:	4620      	mov	r0, r4
 8044bd2:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8044bd4:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8044bd8:	075b      	lsls	r3, r3, #29
 8044bda:	d5de      	bpl.n	8044b9a <prvSampleTimeNow+0x1a>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8044bdc:	69a3      	ldr	r3, [r4, #24]
 8044bde:	444b      	add	r3, r9
			if( xReloadTime > xNextExpireTime )
 8044be0:	4599      	cmp	r9, r3
 8044be2:	d206      	bcs.n	8044bf2 <prvSampleTimeNow+0x72>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8044be4:	4651      	mov	r1, sl
 8044be6:	6838      	ldr	r0, [r7, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8044be8:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8044bea:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8044bec:	f7fe fe95 	bl	804391a <vListInsert>
 8044bf0:	e7d3      	b.n	8044b9a <prvSampleTimeNow+0x1a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8044bf2:	2300      	movs	r3, #0
 8044bf4:	464a      	mov	r2, r9
 8044bf6:	4619      	mov	r1, r3
 8044bf8:	4620      	mov	r0, r4
 8044bfa:	9300      	str	r3, [sp, #0]
 8044bfc:	f7ff ff9a 	bl	8044b34 <xTimerGenericCommand>
				configASSERT( xResult );
 8044c00:	2800      	cmp	r0, #0
 8044c02:	d1ca      	bne.n	8044b9a <prvSampleTimeNow+0x1a>
 8044c04:	f7fe ffce 	bl	8043ba4 <ulSetInterruptMask>
 8044c08:	e7fe      	b.n	8044c08 <prvSampleTimeNow+0x88>
 8044c0a:	bf00      	nop
 8044c0c:	2001bc08 	.word	0x2001bc08
 8044c10:	2001bc04 	.word	0x2001bc04
 8044c14:	2001bbf8 	.word	0x2001bbf8

08044c18 <prvTimerTask>:
{
 8044c18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8044c1c:	4d61      	ldr	r5, [pc, #388]	@ (8044da4 <prvTimerTask+0x18c>)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8044c1e:	4e62      	ldr	r6, [pc, #392]	@ (8044da8 <prvTimerTask+0x190>)
{
 8044c20:	b089      	sub	sp, #36	@ 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8044c22:	682b      	ldr	r3, [r5, #0]
 8044c24:	f8d3 8000 	ldr.w	r8, [r3]
 8044c28:	f1b8 0f00 	cmp.w	r8, #0
 8044c2c:	d02f      	beq.n	8044c8e <prvTimerTask+0x76>
 8044c2e:	2400      	movs	r4, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8044c30:	68db      	ldr	r3, [r3, #12]
 8044c32:	f8d3 8000 	ldr.w	r8, [r3]
	vTaskSuspendAll();
 8044c36:	f7ff fca1 	bl	804457c <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8044c3a:	a804      	add	r0, sp, #16
 8044c3c:	f7ff ffa0 	bl	8044b80 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8044c40:	9b04      	ldr	r3, [sp, #16]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8044c42:	4681      	mov	r9, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8044c44:	2b00      	cmp	r3, #0
 8044c46:	d15a      	bne.n	8044cfe <prvTimerTask+0xe6>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8044c48:	2c00      	cmp	r4, #0
 8044c4a:	d145      	bne.n	8044cd8 <prvTimerTask+0xc0>
 8044c4c:	4540      	cmp	r0, r8
 8044c4e:	d349      	bcc.n	8044ce4 <prvTimerTask+0xcc>
				( void ) xTaskResumeAll();
 8044c50:	f7ff fd38 	bl	80446c4 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8044c54:	682b      	ldr	r3, [r5, #0]
 8044c56:	68db      	ldr	r3, [r3, #12]
 8044c58:	68df      	ldr	r7, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8044c5a:	1d38      	adds	r0, r7, #4
 8044c5c:	f7fe fe74 	bl	8043948 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8044c60:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8044c64:	0758      	lsls	r0, r3, #29
 8044c66:	d514      	bpl.n	8044c92 <prvTimerTask+0x7a>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8044c68:	69b9      	ldr	r1, [r7, #24]
 8044c6a:	4643      	mov	r3, r8
 8044c6c:	464a      	mov	r2, r9
 8044c6e:	4638      	mov	r0, r7
 8044c70:	4441      	add	r1, r8
 8044c72:	f7ff fee1 	bl	8044a38 <prvInsertTimerInActiveList>
 8044c76:	b180      	cbz	r0, 8044c9a <prvTimerTask+0x82>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8044c78:	4623      	mov	r3, r4
 8044c7a:	4642      	mov	r2, r8
 8044c7c:	4621      	mov	r1, r4
 8044c7e:	4638      	mov	r0, r7
 8044c80:	9400      	str	r4, [sp, #0]
 8044c82:	f7ff ff57 	bl	8044b34 <xTimerGenericCommand>
			configASSERT( xResult );
 8044c86:	b940      	cbnz	r0, 8044c9a <prvTimerTask+0x82>
 8044c88:	f7fe ff8c 	bl	8043ba4 <ulSetInterruptMask>
 8044c8c:	e7fe      	b.n	8044c8c <prvTimerTask+0x74>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8044c8e:	2401      	movs	r4, #1
 8044c90:	e7d1      	b.n	8044c36 <prvTimerTask+0x1e>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8044c92:	f023 0301 	bic.w	r3, r3, #1
 8044c96:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8044c9a:	4638      	mov	r0, r7
 8044c9c:	6a3b      	ldr	r3, [r7, #32]
 8044c9e:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8044ca0:	2200      	movs	r2, #0
 8044ca2:	6830      	ldr	r0, [r6, #0]
 8044ca4:	a904      	add	r1, sp, #16
 8044ca6:	f7ff f9d2 	bl	804404e <xQueueReceive>
 8044caa:	2800      	cmp	r0, #0
 8044cac:	d0b9      	beq.n	8044c22 <prvTimerTask+0xa>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8044cae:	9b04      	ldr	r3, [sp, #16]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8044cb0:	9806      	ldr	r0, [sp, #24]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8044cb2:	2b00      	cmp	r3, #0
 8044cb4:	db26      	blt.n	8044d04 <prvTimerTask+0xec>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8044cb6:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8044cb8:	6963      	ldr	r3, [r4, #20]
 8044cba:	bb53      	cbnz	r3, 8044d12 <prvTimerTask+0xfa>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8044cbc:	a803      	add	r0, sp, #12
 8044cbe:	f7ff ff5f 	bl	8044b80 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8044cc2:	9b04      	ldr	r3, [sp, #16]
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8044cc4:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 8044cc6:	2b09      	cmp	r3, #9
 8044cc8:	d8ea      	bhi.n	8044ca0 <prvTimerTask+0x88>
 8044cca:	e8df f003 	tbb	[pc, r3]
 8044cce:	2626      	.short	0x2626
 8044cd0:	62504926 	.word	0x62504926
 8044cd4:	50492626 	.word	0x50492626
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8044cd8:	4b34      	ldr	r3, [pc, #208]	@ (8044dac <prvTimerTask+0x194>)
 8044cda:	681b      	ldr	r3, [r3, #0]
 8044cdc:	681c      	ldr	r4, [r3, #0]
 8044cde:	fab4 f484 	clz	r4, r4
 8044ce2:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8044ce4:	4622      	mov	r2, r4
 8044ce6:	6830      	ldr	r0, [r6, #0]
 8044ce8:	eba8 0109 	sub.w	r1, r8, r9
 8044cec:	f7ff fa3e 	bl	804416c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8044cf0:	f7ff fce8 	bl	80446c4 <xTaskResumeAll>
 8044cf4:	2800      	cmp	r0, #0
 8044cf6:	d1d3      	bne.n	8044ca0 <prvTimerTask+0x88>
					portYIELD_WITHIN_API();
 8044cf8:	f7fe fe5c 	bl	80439b4 <vPortYield>
 8044cfc:	e7d0      	b.n	8044ca0 <prvTimerTask+0x88>
			( void ) xTaskResumeAll();
 8044cfe:	f7ff fce1 	bl	80446c4 <xTaskResumeAll>
}
 8044d02:	e7cd      	b.n	8044ca0 <prvTimerTask+0x88>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8044d04:	9b05      	ldr	r3, [sp, #20]
 8044d06:	9907      	ldr	r1, [sp, #28]
 8044d08:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8044d0a:	9b04      	ldr	r3, [sp, #16]
 8044d0c:	2b00      	cmp	r3, #0
 8044d0e:	dbc7      	blt.n	8044ca0 <prvTimerTask+0x88>
 8044d10:	e7d1      	b.n	8044cb6 <prvTimerTask+0x9e>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8044d12:	1d20      	adds	r0, r4, #4
 8044d14:	f7fe fe18 	bl	8043948 <uxListRemove>
 8044d18:	e7d0      	b.n	8044cbc <prvTimerTask+0xa4>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8044d1a:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8044d1e:	69a1      	ldr	r1, [r4, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8044d20:	f043 0301 	orr.w	r3, r3, #1
 8044d24:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8044d28:	9b05      	ldr	r3, [sp, #20]
 8044d2a:	4620      	mov	r0, r4
 8044d2c:	4419      	add	r1, r3
 8044d2e:	f7ff fe83 	bl	8044a38 <prvInsertTimerInActiveList>
 8044d32:	2800      	cmp	r0, #0
 8044d34:	d0b4      	beq.n	8044ca0 <prvTimerTask+0x88>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8044d36:	6a23      	ldr	r3, [r4, #32]
 8044d38:	4620      	mov	r0, r4
 8044d3a:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8044d3c:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8044d40:	0759      	lsls	r1, r3, #29
 8044d42:	d5ad      	bpl.n	8044ca0 <prvTimerTask+0x88>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8044d44:	2300      	movs	r3, #0
 8044d46:	69a2      	ldr	r2, [r4, #24]
 8044d48:	9905      	ldr	r1, [sp, #20]
 8044d4a:	4620      	mov	r0, r4
 8044d4c:	440a      	add	r2, r1
 8044d4e:	9300      	str	r3, [sp, #0]
 8044d50:	4619      	mov	r1, r3
 8044d52:	f7ff feef 	bl	8044b34 <xTimerGenericCommand>
							configASSERT( xResult );
 8044d56:	2800      	cmp	r0, #0
 8044d58:	d1a2      	bne.n	8044ca0 <prvTimerTask+0x88>
 8044d5a:	f7fe ff23 	bl	8043ba4 <ulSetInterruptMask>
 8044d5e:	e7fe      	b.n	8044d5e <prvTimerTask+0x146>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8044d60:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8044d64:	f023 0301 	bic.w	r3, r3, #1
 8044d68:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 8044d6c:	e798      	b.n	8044ca0 <prvTimerTask+0x88>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8044d6e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8044d72:	f043 0301 	orr.w	r3, r3, #1
 8044d76:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8044d7a:	9905      	ldr	r1, [sp, #20]
 8044d7c:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8044d7e:	b911      	cbnz	r1, 8044d86 <prvTimerTask+0x16e>
 8044d80:	f7fe ff10 	bl	8043ba4 <ulSetInterruptMask>
 8044d84:	e7fe      	b.n	8044d84 <prvTimerTask+0x16c>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8044d86:	4603      	mov	r3, r0
 8044d88:	4401      	add	r1, r0
 8044d8a:	4620      	mov	r0, r4
 8044d8c:	f7ff fe54 	bl	8044a38 <prvInsertTimerInActiveList>
					break;
 8044d90:	e786      	b.n	8044ca0 <prvTimerTask+0x88>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8044d92:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8044d96:	079a      	lsls	r2, r3, #30
 8044d98:	d4e4      	bmi.n	8044d64 <prvTimerTask+0x14c>
							vPortFree( pxTimer );
 8044d9a:	4620      	mov	r0, r4
 8044d9c:	f7fe fd72 	bl	8043884 <vPortFree>
 8044da0:	e77e      	b.n	8044ca0 <prvTimerTask+0x88>
 8044da2:	bf00      	nop
 8044da4:	2001bc08 	.word	0x2001bc08
 8044da8:	2001bc00 	.word	0x2001bc00
 8044dac:	2001bc04 	.word	0x2001bc04

08044db0 <malloc>:
 8044db0:	4b02      	ldr	r3, [pc, #8]	@ (8044dbc <malloc+0xc>)
 8044db2:	4601      	mov	r1, r0
 8044db4:	6818      	ldr	r0, [r3, #0]
 8044db6:	f000 b825 	b.w	8044e04 <_malloc_r>
 8044dba:	bf00      	nop
 8044dbc:	20018020 	.word	0x20018020

08044dc0 <sbrk_aligned>:
 8044dc0:	b570      	push	{r4, r5, r6, lr}
 8044dc2:	4e0f      	ldr	r6, [pc, #60]	@ (8044e00 <sbrk_aligned+0x40>)
 8044dc4:	460c      	mov	r4, r1
 8044dc6:	4605      	mov	r5, r0
 8044dc8:	6831      	ldr	r1, [r6, #0]
 8044dca:	b911      	cbnz	r1, 8044dd2 <sbrk_aligned+0x12>
 8044dcc:	f000 fb2a 	bl	8045424 <_sbrk_r>
 8044dd0:	6030      	str	r0, [r6, #0]
 8044dd2:	4621      	mov	r1, r4
 8044dd4:	4628      	mov	r0, r5
 8044dd6:	f000 fb25 	bl	8045424 <_sbrk_r>
 8044dda:	1c43      	adds	r3, r0, #1
 8044ddc:	d103      	bne.n	8044de6 <sbrk_aligned+0x26>
 8044dde:	f04f 34ff 	mov.w	r4, #4294967295
 8044de2:	4620      	mov	r0, r4
 8044de4:	bd70      	pop	{r4, r5, r6, pc}
 8044de6:	1cc4      	adds	r4, r0, #3
 8044de8:	f024 0403 	bic.w	r4, r4, #3
 8044dec:	42a0      	cmp	r0, r4
 8044dee:	d0f8      	beq.n	8044de2 <sbrk_aligned+0x22>
 8044df0:	1a21      	subs	r1, r4, r0
 8044df2:	4628      	mov	r0, r5
 8044df4:	f000 fb16 	bl	8045424 <_sbrk_r>
 8044df8:	3001      	adds	r0, #1
 8044dfa:	d1f2      	bne.n	8044de2 <sbrk_aligned+0x22>
 8044dfc:	e7ef      	b.n	8044dde <sbrk_aligned+0x1e>
 8044dfe:	bf00      	nop
 8044e00:	2001bc34 	.word	0x2001bc34

08044e04 <_malloc_r>:
 8044e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8044e08:	1ccd      	adds	r5, r1, #3
 8044e0a:	4606      	mov	r6, r0
 8044e0c:	f025 0503 	bic.w	r5, r5, #3
 8044e10:	3508      	adds	r5, #8
 8044e12:	2d0c      	cmp	r5, #12
 8044e14:	bf38      	it	cc
 8044e16:	250c      	movcc	r5, #12
 8044e18:	2d00      	cmp	r5, #0
 8044e1a:	db01      	blt.n	8044e20 <_malloc_r+0x1c>
 8044e1c:	42a9      	cmp	r1, r5
 8044e1e:	d904      	bls.n	8044e2a <_malloc_r+0x26>
 8044e20:	230c      	movs	r3, #12
 8044e22:	6033      	str	r3, [r6, #0]
 8044e24:	2000      	movs	r0, #0
 8044e26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8044e2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8044f00 <_malloc_r+0xfc>
 8044e2e:	f000 f869 	bl	8044f04 <__malloc_lock>
 8044e32:	f8d8 3000 	ldr.w	r3, [r8]
 8044e36:	461c      	mov	r4, r3
 8044e38:	bb44      	cbnz	r4, 8044e8c <_malloc_r+0x88>
 8044e3a:	4629      	mov	r1, r5
 8044e3c:	4630      	mov	r0, r6
 8044e3e:	f7ff ffbf 	bl	8044dc0 <sbrk_aligned>
 8044e42:	1c43      	adds	r3, r0, #1
 8044e44:	4604      	mov	r4, r0
 8044e46:	d158      	bne.n	8044efa <_malloc_r+0xf6>
 8044e48:	f8d8 4000 	ldr.w	r4, [r8]
 8044e4c:	4627      	mov	r7, r4
 8044e4e:	2f00      	cmp	r7, #0
 8044e50:	d143      	bne.n	8044eda <_malloc_r+0xd6>
 8044e52:	2c00      	cmp	r4, #0
 8044e54:	d04b      	beq.n	8044eee <_malloc_r+0xea>
 8044e56:	6823      	ldr	r3, [r4, #0]
 8044e58:	4639      	mov	r1, r7
 8044e5a:	4630      	mov	r0, r6
 8044e5c:	eb04 0903 	add.w	r9, r4, r3
 8044e60:	f000 fae0 	bl	8045424 <_sbrk_r>
 8044e64:	4581      	cmp	r9, r0
 8044e66:	d142      	bne.n	8044eee <_malloc_r+0xea>
 8044e68:	6821      	ldr	r1, [r4, #0]
 8044e6a:	4630      	mov	r0, r6
 8044e6c:	1a6d      	subs	r5, r5, r1
 8044e6e:	4629      	mov	r1, r5
 8044e70:	f7ff ffa6 	bl	8044dc0 <sbrk_aligned>
 8044e74:	3001      	adds	r0, #1
 8044e76:	d03a      	beq.n	8044eee <_malloc_r+0xea>
 8044e78:	6823      	ldr	r3, [r4, #0]
 8044e7a:	442b      	add	r3, r5
 8044e7c:	6023      	str	r3, [r4, #0]
 8044e7e:	f8d8 3000 	ldr.w	r3, [r8]
 8044e82:	685a      	ldr	r2, [r3, #4]
 8044e84:	bb62      	cbnz	r2, 8044ee0 <_malloc_r+0xdc>
 8044e86:	f8c8 7000 	str.w	r7, [r8]
 8044e8a:	e00f      	b.n	8044eac <_malloc_r+0xa8>
 8044e8c:	6822      	ldr	r2, [r4, #0]
 8044e8e:	1b52      	subs	r2, r2, r5
 8044e90:	d420      	bmi.n	8044ed4 <_malloc_r+0xd0>
 8044e92:	2a0b      	cmp	r2, #11
 8044e94:	d917      	bls.n	8044ec6 <_malloc_r+0xc2>
 8044e96:	1961      	adds	r1, r4, r5
 8044e98:	42a3      	cmp	r3, r4
 8044e9a:	6025      	str	r5, [r4, #0]
 8044e9c:	bf18      	it	ne
 8044e9e:	6059      	strne	r1, [r3, #4]
 8044ea0:	6863      	ldr	r3, [r4, #4]
 8044ea2:	bf08      	it	eq
 8044ea4:	f8c8 1000 	streq.w	r1, [r8]
 8044ea8:	5162      	str	r2, [r4, r5]
 8044eaa:	604b      	str	r3, [r1, #4]
 8044eac:	4630      	mov	r0, r6
 8044eae:	f000 f82f 	bl	8044f10 <__malloc_unlock>
 8044eb2:	f104 000b 	add.w	r0, r4, #11
 8044eb6:	1d23      	adds	r3, r4, #4
 8044eb8:	f020 0007 	bic.w	r0, r0, #7
 8044ebc:	1ac2      	subs	r2, r0, r3
 8044ebe:	bf1c      	itt	ne
 8044ec0:	1a1b      	subne	r3, r3, r0
 8044ec2:	50a3      	strne	r3, [r4, r2]
 8044ec4:	e7af      	b.n	8044e26 <_malloc_r+0x22>
 8044ec6:	6862      	ldr	r2, [r4, #4]
 8044ec8:	42a3      	cmp	r3, r4
 8044eca:	bf0c      	ite	eq
 8044ecc:	f8c8 2000 	streq.w	r2, [r8]
 8044ed0:	605a      	strne	r2, [r3, #4]
 8044ed2:	e7eb      	b.n	8044eac <_malloc_r+0xa8>
 8044ed4:	4623      	mov	r3, r4
 8044ed6:	6864      	ldr	r4, [r4, #4]
 8044ed8:	e7ae      	b.n	8044e38 <_malloc_r+0x34>
 8044eda:	463c      	mov	r4, r7
 8044edc:	687f      	ldr	r7, [r7, #4]
 8044ede:	e7b6      	b.n	8044e4e <_malloc_r+0x4a>
 8044ee0:	461a      	mov	r2, r3
 8044ee2:	685b      	ldr	r3, [r3, #4]
 8044ee4:	42a3      	cmp	r3, r4
 8044ee6:	d1fb      	bne.n	8044ee0 <_malloc_r+0xdc>
 8044ee8:	2300      	movs	r3, #0
 8044eea:	6053      	str	r3, [r2, #4]
 8044eec:	e7de      	b.n	8044eac <_malloc_r+0xa8>
 8044eee:	230c      	movs	r3, #12
 8044ef0:	4630      	mov	r0, r6
 8044ef2:	6033      	str	r3, [r6, #0]
 8044ef4:	f000 f80c 	bl	8044f10 <__malloc_unlock>
 8044ef8:	e794      	b.n	8044e24 <_malloc_r+0x20>
 8044efa:	6005      	str	r5, [r0, #0]
 8044efc:	e7d6      	b.n	8044eac <_malloc_r+0xa8>
 8044efe:	bf00      	nop
 8044f00:	2001bc38 	.word	0x2001bc38

08044f04 <__malloc_lock>:
 8044f04:	4801      	ldr	r0, [pc, #4]	@ (8044f0c <__malloc_lock+0x8>)
 8044f06:	f000 bada 	b.w	80454be <__retarget_lock_acquire_recursive>
 8044f0a:	bf00      	nop
 8044f0c:	2001bd7c 	.word	0x2001bd7c

08044f10 <__malloc_unlock>:
 8044f10:	4801      	ldr	r0, [pc, #4]	@ (8044f18 <__malloc_unlock+0x8>)
 8044f12:	f000 bad5 	b.w	80454c0 <__retarget_lock_release_recursive>
 8044f16:	bf00      	nop
 8044f18:	2001bd7c 	.word	0x2001bd7c

08044f1c <rand>:
 8044f1c:	4b16      	ldr	r3, [pc, #88]	@ (8044f78 <rand+0x5c>)
 8044f1e:	b510      	push	{r4, lr}
 8044f20:	681c      	ldr	r4, [r3, #0]
 8044f22:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8044f24:	b9b3      	cbnz	r3, 8044f54 <rand+0x38>
 8044f26:	2018      	movs	r0, #24
 8044f28:	f7ff ff42 	bl	8044db0 <malloc>
 8044f2c:	4602      	mov	r2, r0
 8044f2e:	6320      	str	r0, [r4, #48]	@ 0x30
 8044f30:	b920      	cbnz	r0, 8044f3c <rand+0x20>
 8044f32:	4b12      	ldr	r3, [pc, #72]	@ (8044f7c <rand+0x60>)
 8044f34:	2152      	movs	r1, #82	@ 0x52
 8044f36:	4812      	ldr	r0, [pc, #72]	@ (8044f80 <rand+0x64>)
 8044f38:	f000 fad0 	bl	80454dc <__assert_func>
 8044f3c:	4911      	ldr	r1, [pc, #68]	@ (8044f84 <rand+0x68>)
 8044f3e:	4b12      	ldr	r3, [pc, #72]	@ (8044f88 <rand+0x6c>)
 8044f40:	e9c0 1300 	strd	r1, r3, [r0]
 8044f44:	4b11      	ldr	r3, [pc, #68]	@ (8044f8c <rand+0x70>)
 8044f46:	2100      	movs	r1, #0
 8044f48:	6083      	str	r3, [r0, #8]
 8044f4a:	230b      	movs	r3, #11
 8044f4c:	8183      	strh	r3, [r0, #12]
 8044f4e:	2001      	movs	r0, #1
 8044f50:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8044f54:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8044f56:	480e      	ldr	r0, [pc, #56]	@ (8044f90 <rand+0x74>)
 8044f58:	690b      	ldr	r3, [r1, #16]
 8044f5a:	694c      	ldr	r4, [r1, #20]
 8044f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8044f94 <rand+0x78>)
 8044f5e:	4358      	muls	r0, r3
 8044f60:	fb02 0004 	mla	r0, r2, r4, r0
 8044f64:	fba3 3202 	umull	r3, r2, r3, r2
 8044f68:	3301      	adds	r3, #1
 8044f6a:	eb40 0002 	adc.w	r0, r0, r2
 8044f6e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8044f72:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8044f76:	bd10      	pop	{r4, pc}
 8044f78:	20018020 	.word	0x20018020
 8044f7c:	080460da 	.word	0x080460da
 8044f80:	080460f1 	.word	0x080460f1
 8044f84:	abcd330e 	.word	0xabcd330e
 8044f88:	e66d1234 	.word	0xe66d1234
 8044f8c:	0005deec 	.word	0x0005deec
 8044f90:	5851f42d 	.word	0x5851f42d
 8044f94:	4c957f2d 	.word	0x4c957f2d

08044f98 <std>:
 8044f98:	2300      	movs	r3, #0
 8044f9a:	b510      	push	{r4, lr}
 8044f9c:	4604      	mov	r4, r0
 8044f9e:	6083      	str	r3, [r0, #8]
 8044fa0:	8181      	strh	r1, [r0, #12]
 8044fa2:	4619      	mov	r1, r3
 8044fa4:	6643      	str	r3, [r0, #100]	@ 0x64
 8044fa6:	81c2      	strh	r2, [r0, #14]
 8044fa8:	2208      	movs	r2, #8
 8044faa:	6183      	str	r3, [r0, #24]
 8044fac:	e9c0 3300 	strd	r3, r3, [r0]
 8044fb0:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8044fb4:	305c      	adds	r0, #92	@ 0x5c
 8044fb6:	f000 f9f9 	bl	80453ac <memset>
 8044fba:	4b0d      	ldr	r3, [pc, #52]	@ (8044ff0 <std+0x58>)
 8044fbc:	6224      	str	r4, [r4, #32]
 8044fbe:	6263      	str	r3, [r4, #36]	@ 0x24
 8044fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8044ff4 <std+0x5c>)
 8044fc2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8044fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8044ff8 <std+0x60>)
 8044fc6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8044fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8044ffc <std+0x64>)
 8044fca:	6323      	str	r3, [r4, #48]	@ 0x30
 8044fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8045000 <std+0x68>)
 8044fce:	429c      	cmp	r4, r3
 8044fd0:	d006      	beq.n	8044fe0 <std+0x48>
 8044fd2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8044fd6:	4294      	cmp	r4, r2
 8044fd8:	d002      	beq.n	8044fe0 <std+0x48>
 8044fda:	33d0      	adds	r3, #208	@ 0xd0
 8044fdc:	429c      	cmp	r4, r3
 8044fde:	d105      	bne.n	8044fec <std+0x54>
 8044fe0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8044fe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8044fe8:	f000 ba68 	b.w	80454bc <__retarget_lock_init_recursive>
 8044fec:	bd10      	pop	{r4, pc}
 8044fee:	bf00      	nop
 8044ff0:	080451fd 	.word	0x080451fd
 8044ff4:	0804521f 	.word	0x0804521f
 8044ff8:	08045257 	.word	0x08045257
 8044ffc:	0804527b 	.word	0x0804527b
 8045000:	2001bc3c 	.word	0x2001bc3c

08045004 <stdio_exit_handler>:
 8045004:	4a02      	ldr	r2, [pc, #8]	@ (8045010 <stdio_exit_handler+0xc>)
 8045006:	4903      	ldr	r1, [pc, #12]	@ (8045014 <stdio_exit_handler+0x10>)
 8045008:	4803      	ldr	r0, [pc, #12]	@ (8045018 <stdio_exit_handler+0x14>)
 804500a:	f000 b869 	b.w	80450e0 <_fwalk_sglue>
 804500e:	bf00      	nop
 8045010:	20018014 	.word	0x20018014
 8045014:	08045c59 	.word	0x08045c59
 8045018:	20018024 	.word	0x20018024

0804501c <cleanup_stdio>:
 804501c:	6841      	ldr	r1, [r0, #4]
 804501e:	4b0c      	ldr	r3, [pc, #48]	@ (8045050 <cleanup_stdio+0x34>)
 8045020:	4299      	cmp	r1, r3
 8045022:	b510      	push	{r4, lr}
 8045024:	4604      	mov	r4, r0
 8045026:	d001      	beq.n	804502c <cleanup_stdio+0x10>
 8045028:	f000 fe16 	bl	8045c58 <_fflush_r>
 804502c:	68a1      	ldr	r1, [r4, #8]
 804502e:	4b09      	ldr	r3, [pc, #36]	@ (8045054 <cleanup_stdio+0x38>)
 8045030:	4299      	cmp	r1, r3
 8045032:	d002      	beq.n	804503a <cleanup_stdio+0x1e>
 8045034:	4620      	mov	r0, r4
 8045036:	f000 fe0f 	bl	8045c58 <_fflush_r>
 804503a:	68e1      	ldr	r1, [r4, #12]
 804503c:	4b06      	ldr	r3, [pc, #24]	@ (8045058 <cleanup_stdio+0x3c>)
 804503e:	4299      	cmp	r1, r3
 8045040:	d004      	beq.n	804504c <cleanup_stdio+0x30>
 8045042:	4620      	mov	r0, r4
 8045044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8045048:	f000 be06 	b.w	8045c58 <_fflush_r>
 804504c:	bd10      	pop	{r4, pc}
 804504e:	bf00      	nop
 8045050:	2001bc3c 	.word	0x2001bc3c
 8045054:	2001bca4 	.word	0x2001bca4
 8045058:	2001bd0c 	.word	0x2001bd0c

0804505c <global_stdio_init.part.0>:
 804505c:	b510      	push	{r4, lr}
 804505e:	4b0b      	ldr	r3, [pc, #44]	@ (804508c <global_stdio_init.part.0+0x30>)
 8045060:	2104      	movs	r1, #4
 8045062:	4c0b      	ldr	r4, [pc, #44]	@ (8045090 <global_stdio_init.part.0+0x34>)
 8045064:	4a0b      	ldr	r2, [pc, #44]	@ (8045094 <global_stdio_init.part.0+0x38>)
 8045066:	4620      	mov	r0, r4
 8045068:	601a      	str	r2, [r3, #0]
 804506a:	2200      	movs	r2, #0
 804506c:	f7ff ff94 	bl	8044f98 <std>
 8045070:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8045074:	2201      	movs	r2, #1
 8045076:	2109      	movs	r1, #9
 8045078:	f7ff ff8e 	bl	8044f98 <std>
 804507c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8045080:	2202      	movs	r2, #2
 8045082:	2112      	movs	r1, #18
 8045084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8045088:	f7ff bf86 	b.w	8044f98 <std>
 804508c:	2001bd74 	.word	0x2001bd74
 8045090:	2001bc3c 	.word	0x2001bc3c
 8045094:	08045005 	.word	0x08045005

08045098 <__sfp_lock_acquire>:
 8045098:	4801      	ldr	r0, [pc, #4]	@ (80450a0 <__sfp_lock_acquire+0x8>)
 804509a:	f000 ba10 	b.w	80454be <__retarget_lock_acquire_recursive>
 804509e:	bf00      	nop
 80450a0:	2001bd7d 	.word	0x2001bd7d

080450a4 <__sfp_lock_release>:
 80450a4:	4801      	ldr	r0, [pc, #4]	@ (80450ac <__sfp_lock_release+0x8>)
 80450a6:	f000 ba0b 	b.w	80454c0 <__retarget_lock_release_recursive>
 80450aa:	bf00      	nop
 80450ac:	2001bd7d 	.word	0x2001bd7d

080450b0 <__sinit>:
 80450b0:	b510      	push	{r4, lr}
 80450b2:	4604      	mov	r4, r0
 80450b4:	f7ff fff0 	bl	8045098 <__sfp_lock_acquire>
 80450b8:	6a23      	ldr	r3, [r4, #32]
 80450ba:	b11b      	cbz	r3, 80450c4 <__sinit+0x14>
 80450bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80450c0:	f7ff bff0 	b.w	80450a4 <__sfp_lock_release>
 80450c4:	4b04      	ldr	r3, [pc, #16]	@ (80450d8 <__sinit+0x28>)
 80450c6:	6223      	str	r3, [r4, #32]
 80450c8:	4b04      	ldr	r3, [pc, #16]	@ (80450dc <__sinit+0x2c>)
 80450ca:	681b      	ldr	r3, [r3, #0]
 80450cc:	2b00      	cmp	r3, #0
 80450ce:	d1f5      	bne.n	80450bc <__sinit+0xc>
 80450d0:	f7ff ffc4 	bl	804505c <global_stdio_init.part.0>
 80450d4:	e7f2      	b.n	80450bc <__sinit+0xc>
 80450d6:	bf00      	nop
 80450d8:	0804501d 	.word	0x0804501d
 80450dc:	2001bd74 	.word	0x2001bd74

080450e0 <_fwalk_sglue>:
 80450e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80450e4:	4607      	mov	r7, r0
 80450e6:	4688      	mov	r8, r1
 80450e8:	4614      	mov	r4, r2
 80450ea:	2600      	movs	r6, #0
 80450ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80450f0:	f1b9 0901 	subs.w	r9, r9, #1
 80450f4:	d505      	bpl.n	8045102 <_fwalk_sglue+0x22>
 80450f6:	6824      	ldr	r4, [r4, #0]
 80450f8:	2c00      	cmp	r4, #0
 80450fa:	d1f7      	bne.n	80450ec <_fwalk_sglue+0xc>
 80450fc:	4630      	mov	r0, r6
 80450fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8045102:	89ab      	ldrh	r3, [r5, #12]
 8045104:	2b01      	cmp	r3, #1
 8045106:	d907      	bls.n	8045118 <_fwalk_sglue+0x38>
 8045108:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 804510c:	3301      	adds	r3, #1
 804510e:	d003      	beq.n	8045118 <_fwalk_sglue+0x38>
 8045110:	4629      	mov	r1, r5
 8045112:	4638      	mov	r0, r7
 8045114:	47c0      	blx	r8
 8045116:	4306      	orrs	r6, r0
 8045118:	3568      	adds	r5, #104	@ 0x68
 804511a:	e7e9      	b.n	80450f0 <_fwalk_sglue+0x10>

0804511c <iprintf>:
 804511c:	b40f      	push	{r0, r1, r2, r3}
 804511e:	b507      	push	{r0, r1, r2, lr}
 8045120:	4906      	ldr	r1, [pc, #24]	@ (804513c <iprintf+0x20>)
 8045122:	ab04      	add	r3, sp, #16
 8045124:	6808      	ldr	r0, [r1, #0]
 8045126:	f853 2b04 	ldr.w	r2, [r3], #4
 804512a:	6881      	ldr	r1, [r0, #8]
 804512c:	9301      	str	r3, [sp, #4]
 804512e:	f000 fa67 	bl	8045600 <_vfiprintf_r>
 8045132:	b003      	add	sp, #12
 8045134:	f85d eb04 	ldr.w	lr, [sp], #4
 8045138:	b004      	add	sp, #16
 804513a:	4770      	bx	lr
 804513c:	20018020 	.word	0x20018020

08045140 <_puts_r>:
 8045140:	6a03      	ldr	r3, [r0, #32]
 8045142:	b570      	push	{r4, r5, r6, lr}
 8045144:	4605      	mov	r5, r0
 8045146:	460e      	mov	r6, r1
 8045148:	6884      	ldr	r4, [r0, #8]
 804514a:	b90b      	cbnz	r3, 8045150 <_puts_r+0x10>
 804514c:	f7ff ffb0 	bl	80450b0 <__sinit>
 8045150:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8045152:	07db      	lsls	r3, r3, #31
 8045154:	d405      	bmi.n	8045162 <_puts_r+0x22>
 8045156:	89a3      	ldrh	r3, [r4, #12]
 8045158:	0598      	lsls	r0, r3, #22
 804515a:	d402      	bmi.n	8045162 <_puts_r+0x22>
 804515c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 804515e:	f000 f9ae 	bl	80454be <__retarget_lock_acquire_recursive>
 8045162:	89a3      	ldrh	r3, [r4, #12]
 8045164:	0719      	lsls	r1, r3, #28
 8045166:	d502      	bpl.n	804516e <_puts_r+0x2e>
 8045168:	6923      	ldr	r3, [r4, #16]
 804516a:	2b00      	cmp	r3, #0
 804516c:	d135      	bne.n	80451da <_puts_r+0x9a>
 804516e:	4621      	mov	r1, r4
 8045170:	4628      	mov	r0, r5
 8045172:	f000 f8c5 	bl	8045300 <__swsetup_r>
 8045176:	b380      	cbz	r0, 80451da <_puts_r+0x9a>
 8045178:	f04f 35ff 	mov.w	r5, #4294967295
 804517c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 804517e:	07da      	lsls	r2, r3, #31
 8045180:	d405      	bmi.n	804518e <_puts_r+0x4e>
 8045182:	89a3      	ldrh	r3, [r4, #12]
 8045184:	059b      	lsls	r3, r3, #22
 8045186:	d402      	bmi.n	804518e <_puts_r+0x4e>
 8045188:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 804518a:	f000 f999 	bl	80454c0 <__retarget_lock_release_recursive>
 804518e:	4628      	mov	r0, r5
 8045190:	bd70      	pop	{r4, r5, r6, pc}
 8045192:	2b00      	cmp	r3, #0
 8045194:	da04      	bge.n	80451a0 <_puts_r+0x60>
 8045196:	69a2      	ldr	r2, [r4, #24]
 8045198:	429a      	cmp	r2, r3
 804519a:	dc17      	bgt.n	80451cc <_puts_r+0x8c>
 804519c:	290a      	cmp	r1, #10
 804519e:	d015      	beq.n	80451cc <_puts_r+0x8c>
 80451a0:	6823      	ldr	r3, [r4, #0]
 80451a2:	1c5a      	adds	r2, r3, #1
 80451a4:	6022      	str	r2, [r4, #0]
 80451a6:	7019      	strb	r1, [r3, #0]
 80451a8:	68a3      	ldr	r3, [r4, #8]
 80451aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80451ae:	3b01      	subs	r3, #1
 80451b0:	60a3      	str	r3, [r4, #8]
 80451b2:	2900      	cmp	r1, #0
 80451b4:	d1ed      	bne.n	8045192 <_puts_r+0x52>
 80451b6:	2b00      	cmp	r3, #0
 80451b8:	da11      	bge.n	80451de <_puts_r+0x9e>
 80451ba:	4622      	mov	r2, r4
 80451bc:	210a      	movs	r1, #10
 80451be:	4628      	mov	r0, r5
 80451c0:	f000 f85f 	bl	8045282 <__swbuf_r>
 80451c4:	3001      	adds	r0, #1
 80451c6:	d0d7      	beq.n	8045178 <_puts_r+0x38>
 80451c8:	250a      	movs	r5, #10
 80451ca:	e7d7      	b.n	804517c <_puts_r+0x3c>
 80451cc:	4622      	mov	r2, r4
 80451ce:	4628      	mov	r0, r5
 80451d0:	f000 f857 	bl	8045282 <__swbuf_r>
 80451d4:	3001      	adds	r0, #1
 80451d6:	d1e7      	bne.n	80451a8 <_puts_r+0x68>
 80451d8:	e7ce      	b.n	8045178 <_puts_r+0x38>
 80451da:	3e01      	subs	r6, #1
 80451dc:	e7e4      	b.n	80451a8 <_puts_r+0x68>
 80451de:	6823      	ldr	r3, [r4, #0]
 80451e0:	1c5a      	adds	r2, r3, #1
 80451e2:	6022      	str	r2, [r4, #0]
 80451e4:	220a      	movs	r2, #10
 80451e6:	701a      	strb	r2, [r3, #0]
 80451e8:	e7ee      	b.n	80451c8 <_puts_r+0x88>
	...

080451ec <puts>:
 80451ec:	4b02      	ldr	r3, [pc, #8]	@ (80451f8 <puts+0xc>)
 80451ee:	4601      	mov	r1, r0
 80451f0:	6818      	ldr	r0, [r3, #0]
 80451f2:	f7ff bfa5 	b.w	8045140 <_puts_r>
 80451f6:	bf00      	nop
 80451f8:	20018020 	.word	0x20018020

080451fc <__sread>:
 80451fc:	b510      	push	{r4, lr}
 80451fe:	460c      	mov	r4, r1
 8045200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8045204:	f000 f8fc 	bl	8045400 <_read_r>
 8045208:	2800      	cmp	r0, #0
 804520a:	bfab      	itete	ge
 804520c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 804520e:	89a3      	ldrhlt	r3, [r4, #12]
 8045210:	181b      	addge	r3, r3, r0
 8045212:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8045216:	bfac      	ite	ge
 8045218:	6563      	strge	r3, [r4, #84]	@ 0x54
 804521a:	81a3      	strhlt	r3, [r4, #12]
 804521c:	bd10      	pop	{r4, pc}

0804521e <__swrite>:
 804521e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8045222:	461f      	mov	r7, r3
 8045224:	898b      	ldrh	r3, [r1, #12]
 8045226:	4605      	mov	r5, r0
 8045228:	460c      	mov	r4, r1
 804522a:	05db      	lsls	r3, r3, #23
 804522c:	4616      	mov	r6, r2
 804522e:	d505      	bpl.n	804523c <__swrite+0x1e>
 8045230:	2302      	movs	r3, #2
 8045232:	2200      	movs	r2, #0
 8045234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8045238:	f000 f8d0 	bl	80453dc <_lseek_r>
 804523c:	89a3      	ldrh	r3, [r4, #12]
 804523e:	4632      	mov	r2, r6
 8045240:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8045244:	4628      	mov	r0, r5
 8045246:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 804524a:	81a3      	strh	r3, [r4, #12]
 804524c:	463b      	mov	r3, r7
 804524e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8045252:	f000 b8f7 	b.w	8045444 <_write_r>

08045256 <__sseek>:
 8045256:	b510      	push	{r4, lr}
 8045258:	460c      	mov	r4, r1
 804525a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804525e:	f000 f8bd 	bl	80453dc <_lseek_r>
 8045262:	1c43      	adds	r3, r0, #1
 8045264:	89a3      	ldrh	r3, [r4, #12]
 8045266:	bf15      	itete	ne
 8045268:	6560      	strne	r0, [r4, #84]	@ 0x54
 804526a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 804526e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8045272:	81a3      	strheq	r3, [r4, #12]
 8045274:	bf18      	it	ne
 8045276:	81a3      	strhne	r3, [r4, #12]
 8045278:	bd10      	pop	{r4, pc}

0804527a <__sclose>:
 804527a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804527e:	f000 b89d 	b.w	80453bc <_close_r>

08045282 <__swbuf_r>:
 8045282:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8045284:	460e      	mov	r6, r1
 8045286:	4614      	mov	r4, r2
 8045288:	4605      	mov	r5, r0
 804528a:	b118      	cbz	r0, 8045294 <__swbuf_r+0x12>
 804528c:	6a03      	ldr	r3, [r0, #32]
 804528e:	b90b      	cbnz	r3, 8045294 <__swbuf_r+0x12>
 8045290:	f7ff ff0e 	bl	80450b0 <__sinit>
 8045294:	69a3      	ldr	r3, [r4, #24]
 8045296:	60a3      	str	r3, [r4, #8]
 8045298:	89a3      	ldrh	r3, [r4, #12]
 804529a:	071a      	lsls	r2, r3, #28
 804529c:	d501      	bpl.n	80452a2 <__swbuf_r+0x20>
 804529e:	6923      	ldr	r3, [r4, #16]
 80452a0:	b943      	cbnz	r3, 80452b4 <__swbuf_r+0x32>
 80452a2:	4621      	mov	r1, r4
 80452a4:	4628      	mov	r0, r5
 80452a6:	f000 f82b 	bl	8045300 <__swsetup_r>
 80452aa:	b118      	cbz	r0, 80452b4 <__swbuf_r+0x32>
 80452ac:	f04f 37ff 	mov.w	r7, #4294967295
 80452b0:	4638      	mov	r0, r7
 80452b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80452b4:	6823      	ldr	r3, [r4, #0]
 80452b6:	b2f6      	uxtb	r6, r6
 80452b8:	6922      	ldr	r2, [r4, #16]
 80452ba:	4637      	mov	r7, r6
 80452bc:	1a98      	subs	r0, r3, r2
 80452be:	6963      	ldr	r3, [r4, #20]
 80452c0:	4283      	cmp	r3, r0
 80452c2:	dc05      	bgt.n	80452d0 <__swbuf_r+0x4e>
 80452c4:	4621      	mov	r1, r4
 80452c6:	4628      	mov	r0, r5
 80452c8:	f000 fcc6 	bl	8045c58 <_fflush_r>
 80452cc:	2800      	cmp	r0, #0
 80452ce:	d1ed      	bne.n	80452ac <__swbuf_r+0x2a>
 80452d0:	68a3      	ldr	r3, [r4, #8]
 80452d2:	3b01      	subs	r3, #1
 80452d4:	60a3      	str	r3, [r4, #8]
 80452d6:	6823      	ldr	r3, [r4, #0]
 80452d8:	1c5a      	adds	r2, r3, #1
 80452da:	6022      	str	r2, [r4, #0]
 80452dc:	701e      	strb	r6, [r3, #0]
 80452de:	1c43      	adds	r3, r0, #1
 80452e0:	6962      	ldr	r2, [r4, #20]
 80452e2:	429a      	cmp	r2, r3
 80452e4:	d004      	beq.n	80452f0 <__swbuf_r+0x6e>
 80452e6:	89a3      	ldrh	r3, [r4, #12]
 80452e8:	07db      	lsls	r3, r3, #31
 80452ea:	d5e1      	bpl.n	80452b0 <__swbuf_r+0x2e>
 80452ec:	2e0a      	cmp	r6, #10
 80452ee:	d1df      	bne.n	80452b0 <__swbuf_r+0x2e>
 80452f0:	4621      	mov	r1, r4
 80452f2:	4628      	mov	r0, r5
 80452f4:	f000 fcb0 	bl	8045c58 <_fflush_r>
 80452f8:	2800      	cmp	r0, #0
 80452fa:	d0d9      	beq.n	80452b0 <__swbuf_r+0x2e>
 80452fc:	e7d6      	b.n	80452ac <__swbuf_r+0x2a>
	...

08045300 <__swsetup_r>:
 8045300:	b538      	push	{r3, r4, r5, lr}
 8045302:	4b29      	ldr	r3, [pc, #164]	@ (80453a8 <__swsetup_r+0xa8>)
 8045304:	4605      	mov	r5, r0
 8045306:	460c      	mov	r4, r1
 8045308:	6818      	ldr	r0, [r3, #0]
 804530a:	b118      	cbz	r0, 8045314 <__swsetup_r+0x14>
 804530c:	6a03      	ldr	r3, [r0, #32]
 804530e:	b90b      	cbnz	r3, 8045314 <__swsetup_r+0x14>
 8045310:	f7ff fece 	bl	80450b0 <__sinit>
 8045314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8045318:	0719      	lsls	r1, r3, #28
 804531a:	d422      	bmi.n	8045362 <__swsetup_r+0x62>
 804531c:	06da      	lsls	r2, r3, #27
 804531e:	d407      	bmi.n	8045330 <__swsetup_r+0x30>
 8045320:	2209      	movs	r2, #9
 8045322:	602a      	str	r2, [r5, #0]
 8045324:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8045328:	f04f 30ff 	mov.w	r0, #4294967295
 804532c:	81a3      	strh	r3, [r4, #12]
 804532e:	e033      	b.n	8045398 <__swsetup_r+0x98>
 8045330:	0758      	lsls	r0, r3, #29
 8045332:	d512      	bpl.n	804535a <__swsetup_r+0x5a>
 8045334:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8045336:	b141      	cbz	r1, 804534a <__swsetup_r+0x4a>
 8045338:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 804533c:	4299      	cmp	r1, r3
 804533e:	d002      	beq.n	8045346 <__swsetup_r+0x46>
 8045340:	4628      	mov	r0, r5
 8045342:	f000 f8e9 	bl	8045518 <_free_r>
 8045346:	2300      	movs	r3, #0
 8045348:	6363      	str	r3, [r4, #52]	@ 0x34
 804534a:	89a3      	ldrh	r3, [r4, #12]
 804534c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8045350:	81a3      	strh	r3, [r4, #12]
 8045352:	2300      	movs	r3, #0
 8045354:	6063      	str	r3, [r4, #4]
 8045356:	6923      	ldr	r3, [r4, #16]
 8045358:	6023      	str	r3, [r4, #0]
 804535a:	89a3      	ldrh	r3, [r4, #12]
 804535c:	f043 0308 	orr.w	r3, r3, #8
 8045360:	81a3      	strh	r3, [r4, #12]
 8045362:	6923      	ldr	r3, [r4, #16]
 8045364:	b94b      	cbnz	r3, 804537a <__swsetup_r+0x7a>
 8045366:	89a3      	ldrh	r3, [r4, #12]
 8045368:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 804536c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8045370:	d003      	beq.n	804537a <__swsetup_r+0x7a>
 8045372:	4621      	mov	r1, r4
 8045374:	4628      	mov	r0, r5
 8045376:	f000 fcce 	bl	8045d16 <__smakebuf_r>
 804537a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804537e:	f013 0201 	ands.w	r2, r3, #1
 8045382:	d00a      	beq.n	804539a <__swsetup_r+0x9a>
 8045384:	2200      	movs	r2, #0
 8045386:	60a2      	str	r2, [r4, #8]
 8045388:	6962      	ldr	r2, [r4, #20]
 804538a:	4252      	negs	r2, r2
 804538c:	61a2      	str	r2, [r4, #24]
 804538e:	6922      	ldr	r2, [r4, #16]
 8045390:	b942      	cbnz	r2, 80453a4 <__swsetup_r+0xa4>
 8045392:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8045396:	d1c5      	bne.n	8045324 <__swsetup_r+0x24>
 8045398:	bd38      	pop	{r3, r4, r5, pc}
 804539a:	0799      	lsls	r1, r3, #30
 804539c:	bf58      	it	pl
 804539e:	6962      	ldrpl	r2, [r4, #20]
 80453a0:	60a2      	str	r2, [r4, #8]
 80453a2:	e7f4      	b.n	804538e <__swsetup_r+0x8e>
 80453a4:	2000      	movs	r0, #0
 80453a6:	e7f7      	b.n	8045398 <__swsetup_r+0x98>
 80453a8:	20018020 	.word	0x20018020

080453ac <memset>:
 80453ac:	4402      	add	r2, r0
 80453ae:	4603      	mov	r3, r0
 80453b0:	4293      	cmp	r3, r2
 80453b2:	d100      	bne.n	80453b6 <memset+0xa>
 80453b4:	4770      	bx	lr
 80453b6:	f803 1b01 	strb.w	r1, [r3], #1
 80453ba:	e7f9      	b.n	80453b0 <memset+0x4>

080453bc <_close_r>:
 80453bc:	b538      	push	{r3, r4, r5, lr}
 80453be:	2300      	movs	r3, #0
 80453c0:	4d05      	ldr	r5, [pc, #20]	@ (80453d8 <_close_r+0x1c>)
 80453c2:	4604      	mov	r4, r0
 80453c4:	4608      	mov	r0, r1
 80453c6:	602b      	str	r3, [r5, #0]
 80453c8:	f7fb ff30 	bl	804122c <_close>
 80453cc:	1c43      	adds	r3, r0, #1
 80453ce:	d102      	bne.n	80453d6 <_close_r+0x1a>
 80453d0:	682b      	ldr	r3, [r5, #0]
 80453d2:	b103      	cbz	r3, 80453d6 <_close_r+0x1a>
 80453d4:	6023      	str	r3, [r4, #0]
 80453d6:	bd38      	pop	{r3, r4, r5, pc}
 80453d8:	2001bd78 	.word	0x2001bd78

080453dc <_lseek_r>:
 80453dc:	b538      	push	{r3, r4, r5, lr}
 80453de:	4604      	mov	r4, r0
 80453e0:	4d06      	ldr	r5, [pc, #24]	@ (80453fc <_lseek_r+0x20>)
 80453e2:	4608      	mov	r0, r1
 80453e4:	4611      	mov	r1, r2
 80453e6:	2200      	movs	r2, #0
 80453e8:	602a      	str	r2, [r5, #0]
 80453ea:	461a      	mov	r2, r3
 80453ec:	f7fb ff28 	bl	8041240 <_lseek>
 80453f0:	1c43      	adds	r3, r0, #1
 80453f2:	d102      	bne.n	80453fa <_lseek_r+0x1e>
 80453f4:	682b      	ldr	r3, [r5, #0]
 80453f6:	b103      	cbz	r3, 80453fa <_lseek_r+0x1e>
 80453f8:	6023      	str	r3, [r4, #0]
 80453fa:	bd38      	pop	{r3, r4, r5, pc}
 80453fc:	2001bd78 	.word	0x2001bd78

08045400 <_read_r>:
 8045400:	b538      	push	{r3, r4, r5, lr}
 8045402:	4604      	mov	r4, r0
 8045404:	4d06      	ldr	r5, [pc, #24]	@ (8045420 <_read_r+0x20>)
 8045406:	4608      	mov	r0, r1
 8045408:	4611      	mov	r1, r2
 804540a:	2200      	movs	r2, #0
 804540c:	602a      	str	r2, [r5, #0]
 804540e:	461a      	mov	r2, r3
 8045410:	f7fb fef0 	bl	80411f4 <_read>
 8045414:	1c43      	adds	r3, r0, #1
 8045416:	d102      	bne.n	804541e <_read_r+0x1e>
 8045418:	682b      	ldr	r3, [r5, #0]
 804541a:	b103      	cbz	r3, 804541e <_read_r+0x1e>
 804541c:	6023      	str	r3, [r4, #0]
 804541e:	bd38      	pop	{r3, r4, r5, pc}
 8045420:	2001bd78 	.word	0x2001bd78

08045424 <_sbrk_r>:
 8045424:	b538      	push	{r3, r4, r5, lr}
 8045426:	2300      	movs	r3, #0
 8045428:	4d05      	ldr	r5, [pc, #20]	@ (8045440 <_sbrk_r+0x1c>)
 804542a:	4604      	mov	r4, r0
 804542c:	4608      	mov	r0, r1
 804542e:	602b      	str	r3, [r5, #0]
 8045430:	f7fb ff08 	bl	8041244 <_sbrk>
 8045434:	1c43      	adds	r3, r0, #1
 8045436:	d102      	bne.n	804543e <_sbrk_r+0x1a>
 8045438:	682b      	ldr	r3, [r5, #0]
 804543a:	b103      	cbz	r3, 804543e <_sbrk_r+0x1a>
 804543c:	6023      	str	r3, [r4, #0]
 804543e:	bd38      	pop	{r3, r4, r5, pc}
 8045440:	2001bd78 	.word	0x2001bd78

08045444 <_write_r>:
 8045444:	b538      	push	{r3, r4, r5, lr}
 8045446:	4604      	mov	r4, r0
 8045448:	4d06      	ldr	r5, [pc, #24]	@ (8045464 <_write_r+0x20>)
 804544a:	4608      	mov	r0, r1
 804544c:	4611      	mov	r1, r2
 804544e:	2200      	movs	r2, #0
 8045450:	602a      	str	r2, [r5, #0]
 8045452:	461a      	mov	r2, r3
 8045454:	f7fb fedc 	bl	8041210 <_write>
 8045458:	1c43      	adds	r3, r0, #1
 804545a:	d102      	bne.n	8045462 <_write_r+0x1e>
 804545c:	682b      	ldr	r3, [r5, #0]
 804545e:	b103      	cbz	r3, 8045462 <_write_r+0x1e>
 8045460:	6023      	str	r3, [r4, #0]
 8045462:	bd38      	pop	{r3, r4, r5, pc}
 8045464:	2001bd78 	.word	0x2001bd78

08045468 <__errno>:
 8045468:	4b01      	ldr	r3, [pc, #4]	@ (8045470 <__errno+0x8>)
 804546a:	6818      	ldr	r0, [r3, #0]
 804546c:	4770      	bx	lr
 804546e:	bf00      	nop
 8045470:	20018020 	.word	0x20018020

08045474 <__libc_init_array>:
 8045474:	b570      	push	{r4, r5, r6, lr}
 8045476:	4d0d      	ldr	r5, [pc, #52]	@ (80454ac <__libc_init_array+0x38>)
 8045478:	2600      	movs	r6, #0
 804547a:	4c0d      	ldr	r4, [pc, #52]	@ (80454b0 <__libc_init_array+0x3c>)
 804547c:	1b64      	subs	r4, r4, r5
 804547e:	10a4      	asrs	r4, r4, #2
 8045480:	42a6      	cmp	r6, r4
 8045482:	d109      	bne.n	8045498 <__libc_init_array+0x24>
 8045484:	4d0b      	ldr	r5, [pc, #44]	@ (80454b4 <__libc_init_array+0x40>)
 8045486:	2600      	movs	r6, #0
 8045488:	4c0b      	ldr	r4, [pc, #44]	@ (80454b8 <__libc_init_array+0x44>)
 804548a:	f000 fcfd 	bl	8045e88 <_init>
 804548e:	1b64      	subs	r4, r4, r5
 8045490:	10a4      	asrs	r4, r4, #2
 8045492:	42a6      	cmp	r6, r4
 8045494:	d105      	bne.n	80454a2 <__libc_init_array+0x2e>
 8045496:	bd70      	pop	{r4, r5, r6, pc}
 8045498:	f855 3b04 	ldr.w	r3, [r5], #4
 804549c:	3601      	adds	r6, #1
 804549e:	4798      	blx	r3
 80454a0:	e7ee      	b.n	8045480 <__libc_init_array+0xc>
 80454a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80454a6:	3601      	adds	r6, #1
 80454a8:	4798      	blx	r3
 80454aa:	e7f2      	b.n	8045492 <__libc_init_array+0x1e>
 80454ac:	08046278 	.word	0x08046278
 80454b0:	08046278 	.word	0x08046278
 80454b4:	08046278 	.word	0x08046278
 80454b8:	0804627c 	.word	0x0804627c

080454bc <__retarget_lock_init_recursive>:
 80454bc:	4770      	bx	lr

080454be <__retarget_lock_acquire_recursive>:
 80454be:	4770      	bx	lr

080454c0 <__retarget_lock_release_recursive>:
 80454c0:	4770      	bx	lr

080454c2 <memcpy>:
 80454c2:	440a      	add	r2, r1
 80454c4:	1e43      	subs	r3, r0, #1
 80454c6:	4291      	cmp	r1, r2
 80454c8:	d100      	bne.n	80454cc <memcpy+0xa>
 80454ca:	4770      	bx	lr
 80454cc:	b510      	push	{r4, lr}
 80454ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80454d2:	4291      	cmp	r1, r2
 80454d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80454d8:	d1f9      	bne.n	80454ce <memcpy+0xc>
 80454da:	bd10      	pop	{r4, pc}

080454dc <__assert_func>:
 80454dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80454de:	4614      	mov	r4, r2
 80454e0:	461a      	mov	r2, r3
 80454e2:	4b09      	ldr	r3, [pc, #36]	@ (8045508 <__assert_func+0x2c>)
 80454e4:	4605      	mov	r5, r0
 80454e6:	681b      	ldr	r3, [r3, #0]
 80454e8:	68d8      	ldr	r0, [r3, #12]
 80454ea:	b14c      	cbz	r4, 8045500 <__assert_func+0x24>
 80454ec:	4b07      	ldr	r3, [pc, #28]	@ (804550c <__assert_func+0x30>)
 80454ee:	9100      	str	r1, [sp, #0]
 80454f0:	4907      	ldr	r1, [pc, #28]	@ (8045510 <__assert_func+0x34>)
 80454f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80454f6:	462b      	mov	r3, r5
 80454f8:	f000 fbd6 	bl	8045ca8 <fiprintf>
 80454fc:	f000 fc78 	bl	8045df0 <abort>
 8045500:	4b04      	ldr	r3, [pc, #16]	@ (8045514 <__assert_func+0x38>)
 8045502:	461c      	mov	r4, r3
 8045504:	e7f3      	b.n	80454ee <__assert_func+0x12>
 8045506:	bf00      	nop
 8045508:	20018020 	.word	0x20018020
 804550c:	08046149 	.word	0x08046149
 8045510:	08046156 	.word	0x08046156
 8045514:	08046023 	.word	0x08046023

08045518 <_free_r>:
 8045518:	b538      	push	{r3, r4, r5, lr}
 804551a:	4605      	mov	r5, r0
 804551c:	2900      	cmp	r1, #0
 804551e:	d041      	beq.n	80455a4 <_free_r+0x8c>
 8045520:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8045524:	1f0c      	subs	r4, r1, #4
 8045526:	2b00      	cmp	r3, #0
 8045528:	bfb8      	it	lt
 804552a:	18e4      	addlt	r4, r4, r3
 804552c:	f7ff fcea 	bl	8044f04 <__malloc_lock>
 8045530:	4a1d      	ldr	r2, [pc, #116]	@ (80455a8 <_free_r+0x90>)
 8045532:	6813      	ldr	r3, [r2, #0]
 8045534:	b933      	cbnz	r3, 8045544 <_free_r+0x2c>
 8045536:	6063      	str	r3, [r4, #4]
 8045538:	6014      	str	r4, [r2, #0]
 804553a:	4628      	mov	r0, r5
 804553c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8045540:	f7ff bce6 	b.w	8044f10 <__malloc_unlock>
 8045544:	42a3      	cmp	r3, r4
 8045546:	d908      	bls.n	804555a <_free_r+0x42>
 8045548:	6820      	ldr	r0, [r4, #0]
 804554a:	1821      	adds	r1, r4, r0
 804554c:	428b      	cmp	r3, r1
 804554e:	bf01      	itttt	eq
 8045550:	6819      	ldreq	r1, [r3, #0]
 8045552:	685b      	ldreq	r3, [r3, #4]
 8045554:	1809      	addeq	r1, r1, r0
 8045556:	6021      	streq	r1, [r4, #0]
 8045558:	e7ed      	b.n	8045536 <_free_r+0x1e>
 804555a:	461a      	mov	r2, r3
 804555c:	685b      	ldr	r3, [r3, #4]
 804555e:	b10b      	cbz	r3, 8045564 <_free_r+0x4c>
 8045560:	42a3      	cmp	r3, r4
 8045562:	d9fa      	bls.n	804555a <_free_r+0x42>
 8045564:	6811      	ldr	r1, [r2, #0]
 8045566:	1850      	adds	r0, r2, r1
 8045568:	42a0      	cmp	r0, r4
 804556a:	d10b      	bne.n	8045584 <_free_r+0x6c>
 804556c:	6820      	ldr	r0, [r4, #0]
 804556e:	4401      	add	r1, r0
 8045570:	1850      	adds	r0, r2, r1
 8045572:	6011      	str	r1, [r2, #0]
 8045574:	4283      	cmp	r3, r0
 8045576:	d1e0      	bne.n	804553a <_free_r+0x22>
 8045578:	6818      	ldr	r0, [r3, #0]
 804557a:	685b      	ldr	r3, [r3, #4]
 804557c:	4408      	add	r0, r1
 804557e:	6053      	str	r3, [r2, #4]
 8045580:	6010      	str	r0, [r2, #0]
 8045582:	e7da      	b.n	804553a <_free_r+0x22>
 8045584:	d902      	bls.n	804558c <_free_r+0x74>
 8045586:	230c      	movs	r3, #12
 8045588:	602b      	str	r3, [r5, #0]
 804558a:	e7d6      	b.n	804553a <_free_r+0x22>
 804558c:	6820      	ldr	r0, [r4, #0]
 804558e:	1821      	adds	r1, r4, r0
 8045590:	428b      	cmp	r3, r1
 8045592:	bf02      	ittt	eq
 8045594:	6819      	ldreq	r1, [r3, #0]
 8045596:	685b      	ldreq	r3, [r3, #4]
 8045598:	1809      	addeq	r1, r1, r0
 804559a:	6063      	str	r3, [r4, #4]
 804559c:	bf08      	it	eq
 804559e:	6021      	streq	r1, [r4, #0]
 80455a0:	6054      	str	r4, [r2, #4]
 80455a2:	e7ca      	b.n	804553a <_free_r+0x22>
 80455a4:	bd38      	pop	{r3, r4, r5, pc}
 80455a6:	bf00      	nop
 80455a8:	2001bc38 	.word	0x2001bc38

080455ac <__sfputc_r>:
 80455ac:	6893      	ldr	r3, [r2, #8]
 80455ae:	3b01      	subs	r3, #1
 80455b0:	2b00      	cmp	r3, #0
 80455b2:	b410      	push	{r4}
 80455b4:	6093      	str	r3, [r2, #8]
 80455b6:	da08      	bge.n	80455ca <__sfputc_r+0x1e>
 80455b8:	6994      	ldr	r4, [r2, #24]
 80455ba:	42a3      	cmp	r3, r4
 80455bc:	db01      	blt.n	80455c2 <__sfputc_r+0x16>
 80455be:	290a      	cmp	r1, #10
 80455c0:	d103      	bne.n	80455ca <__sfputc_r+0x1e>
 80455c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80455c6:	f7ff be5c 	b.w	8045282 <__swbuf_r>
 80455ca:	6813      	ldr	r3, [r2, #0]
 80455cc:	1c58      	adds	r0, r3, #1
 80455ce:	6010      	str	r0, [r2, #0]
 80455d0:	4608      	mov	r0, r1
 80455d2:	7019      	strb	r1, [r3, #0]
 80455d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80455d8:	4770      	bx	lr

080455da <__sfputs_r>:
 80455da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80455dc:	4606      	mov	r6, r0
 80455de:	460f      	mov	r7, r1
 80455e0:	4614      	mov	r4, r2
 80455e2:	18d5      	adds	r5, r2, r3
 80455e4:	42ac      	cmp	r4, r5
 80455e6:	d101      	bne.n	80455ec <__sfputs_r+0x12>
 80455e8:	2000      	movs	r0, #0
 80455ea:	e007      	b.n	80455fc <__sfputs_r+0x22>
 80455ec:	463a      	mov	r2, r7
 80455ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80455f2:	4630      	mov	r0, r6
 80455f4:	f7ff ffda 	bl	80455ac <__sfputc_r>
 80455f8:	1c43      	adds	r3, r0, #1
 80455fa:	d1f3      	bne.n	80455e4 <__sfputs_r+0xa>
 80455fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08045600 <_vfiprintf_r>:
 8045600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8045604:	460d      	mov	r5, r1
 8045606:	b09d      	sub	sp, #116	@ 0x74
 8045608:	4614      	mov	r4, r2
 804560a:	4698      	mov	r8, r3
 804560c:	4606      	mov	r6, r0
 804560e:	b118      	cbz	r0, 8045618 <_vfiprintf_r+0x18>
 8045610:	6a03      	ldr	r3, [r0, #32]
 8045612:	b90b      	cbnz	r3, 8045618 <_vfiprintf_r+0x18>
 8045614:	f7ff fd4c 	bl	80450b0 <__sinit>
 8045618:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 804561a:	07d9      	lsls	r1, r3, #31
 804561c:	d405      	bmi.n	804562a <_vfiprintf_r+0x2a>
 804561e:	89ab      	ldrh	r3, [r5, #12]
 8045620:	059a      	lsls	r2, r3, #22
 8045622:	d402      	bmi.n	804562a <_vfiprintf_r+0x2a>
 8045624:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8045626:	f7ff ff4a 	bl	80454be <__retarget_lock_acquire_recursive>
 804562a:	89ab      	ldrh	r3, [r5, #12]
 804562c:	071b      	lsls	r3, r3, #28
 804562e:	d501      	bpl.n	8045634 <_vfiprintf_r+0x34>
 8045630:	692b      	ldr	r3, [r5, #16]
 8045632:	b99b      	cbnz	r3, 804565c <_vfiprintf_r+0x5c>
 8045634:	4629      	mov	r1, r5
 8045636:	4630      	mov	r0, r6
 8045638:	f7ff fe62 	bl	8045300 <__swsetup_r>
 804563c:	b170      	cbz	r0, 804565c <_vfiprintf_r+0x5c>
 804563e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8045640:	07dc      	lsls	r4, r3, #31
 8045642:	d504      	bpl.n	804564e <_vfiprintf_r+0x4e>
 8045644:	f04f 30ff 	mov.w	r0, #4294967295
 8045648:	b01d      	add	sp, #116	@ 0x74
 804564a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804564e:	89ab      	ldrh	r3, [r5, #12]
 8045650:	0598      	lsls	r0, r3, #22
 8045652:	d4f7      	bmi.n	8045644 <_vfiprintf_r+0x44>
 8045654:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8045656:	f7ff ff33 	bl	80454c0 <__retarget_lock_release_recursive>
 804565a:	e7f3      	b.n	8045644 <_vfiprintf_r+0x44>
 804565c:	2300      	movs	r3, #0
 804565e:	f8cd 800c 	str.w	r8, [sp, #12]
 8045662:	f04f 0901 	mov.w	r9, #1
 8045666:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 804581c <_vfiprintf_r+0x21c>
 804566a:	9309      	str	r3, [sp, #36]	@ 0x24
 804566c:	2320      	movs	r3, #32
 804566e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8045672:	2330      	movs	r3, #48	@ 0x30
 8045674:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8045678:	4623      	mov	r3, r4
 804567a:	469a      	mov	sl, r3
 804567c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8045680:	b10a      	cbz	r2, 8045686 <_vfiprintf_r+0x86>
 8045682:	2a25      	cmp	r2, #37	@ 0x25
 8045684:	d1f9      	bne.n	804567a <_vfiprintf_r+0x7a>
 8045686:	ebba 0b04 	subs.w	fp, sl, r4
 804568a:	d00b      	beq.n	80456a4 <_vfiprintf_r+0xa4>
 804568c:	465b      	mov	r3, fp
 804568e:	4622      	mov	r2, r4
 8045690:	4629      	mov	r1, r5
 8045692:	4630      	mov	r0, r6
 8045694:	f7ff ffa1 	bl	80455da <__sfputs_r>
 8045698:	3001      	adds	r0, #1
 804569a:	f000 80a7 	beq.w	80457ec <_vfiprintf_r+0x1ec>
 804569e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80456a0:	445a      	add	r2, fp
 80456a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80456a4:	f89a 3000 	ldrb.w	r3, [sl]
 80456a8:	2b00      	cmp	r3, #0
 80456aa:	f000 809f 	beq.w	80457ec <_vfiprintf_r+0x1ec>
 80456ae:	2300      	movs	r3, #0
 80456b0:	f04f 32ff 	mov.w	r2, #4294967295
 80456b4:	f10a 0a01 	add.w	sl, sl, #1
 80456b8:	9304      	str	r3, [sp, #16]
 80456ba:	9307      	str	r3, [sp, #28]
 80456bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80456c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80456c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80456c6:	4654      	mov	r4, sl
 80456c8:	2205      	movs	r2, #5
 80456ca:	4854      	ldr	r0, [pc, #336]	@ (804581c <_vfiprintf_r+0x21c>)
 80456cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80456d0:	f000 fb80 	bl	8045dd4 <memchr>
 80456d4:	9a04      	ldr	r2, [sp, #16]
 80456d6:	b9d8      	cbnz	r0, 8045710 <_vfiprintf_r+0x110>
 80456d8:	06d1      	lsls	r1, r2, #27
 80456da:	bf44      	itt	mi
 80456dc:	2320      	movmi	r3, #32
 80456de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80456e2:	0713      	lsls	r3, r2, #28
 80456e4:	bf44      	itt	mi
 80456e6:	232b      	movmi	r3, #43	@ 0x2b
 80456e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80456ec:	f89a 3000 	ldrb.w	r3, [sl]
 80456f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80456f2:	d015      	beq.n	8045720 <_vfiprintf_r+0x120>
 80456f4:	9a07      	ldr	r2, [sp, #28]
 80456f6:	4654      	mov	r4, sl
 80456f8:	2000      	movs	r0, #0
 80456fa:	f04f 0c0a 	mov.w	ip, #10
 80456fe:	4621      	mov	r1, r4
 8045700:	f811 3b01 	ldrb.w	r3, [r1], #1
 8045704:	3b30      	subs	r3, #48	@ 0x30
 8045706:	2b09      	cmp	r3, #9
 8045708:	d94b      	bls.n	80457a2 <_vfiprintf_r+0x1a2>
 804570a:	b1b0      	cbz	r0, 804573a <_vfiprintf_r+0x13a>
 804570c:	9207      	str	r2, [sp, #28]
 804570e:	e014      	b.n	804573a <_vfiprintf_r+0x13a>
 8045710:	eba0 0308 	sub.w	r3, r0, r8
 8045714:	46a2      	mov	sl, r4
 8045716:	fa09 f303 	lsl.w	r3, r9, r3
 804571a:	4313      	orrs	r3, r2
 804571c:	9304      	str	r3, [sp, #16]
 804571e:	e7d2      	b.n	80456c6 <_vfiprintf_r+0xc6>
 8045720:	9b03      	ldr	r3, [sp, #12]
 8045722:	1d19      	adds	r1, r3, #4
 8045724:	681b      	ldr	r3, [r3, #0]
 8045726:	2b00      	cmp	r3, #0
 8045728:	9103      	str	r1, [sp, #12]
 804572a:	bfbb      	ittet	lt
 804572c:	425b      	neglt	r3, r3
 804572e:	f042 0202 	orrlt.w	r2, r2, #2
 8045732:	9307      	strge	r3, [sp, #28]
 8045734:	9307      	strlt	r3, [sp, #28]
 8045736:	bfb8      	it	lt
 8045738:	9204      	strlt	r2, [sp, #16]
 804573a:	7823      	ldrb	r3, [r4, #0]
 804573c:	2b2e      	cmp	r3, #46	@ 0x2e
 804573e:	d10a      	bne.n	8045756 <_vfiprintf_r+0x156>
 8045740:	7863      	ldrb	r3, [r4, #1]
 8045742:	2b2a      	cmp	r3, #42	@ 0x2a
 8045744:	d132      	bne.n	80457ac <_vfiprintf_r+0x1ac>
 8045746:	9b03      	ldr	r3, [sp, #12]
 8045748:	3402      	adds	r4, #2
 804574a:	1d1a      	adds	r2, r3, #4
 804574c:	681b      	ldr	r3, [r3, #0]
 804574e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8045752:	9203      	str	r2, [sp, #12]
 8045754:	9305      	str	r3, [sp, #20]
 8045756:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 804582c <_vfiprintf_r+0x22c>
 804575a:	2203      	movs	r2, #3
 804575c:	7821      	ldrb	r1, [r4, #0]
 804575e:	4650      	mov	r0, sl
 8045760:	f000 fb38 	bl	8045dd4 <memchr>
 8045764:	b138      	cbz	r0, 8045776 <_vfiprintf_r+0x176>
 8045766:	eba0 000a 	sub.w	r0, r0, sl
 804576a:	2240      	movs	r2, #64	@ 0x40
 804576c:	9b04      	ldr	r3, [sp, #16]
 804576e:	3401      	adds	r4, #1
 8045770:	4082      	lsls	r2, r0
 8045772:	4313      	orrs	r3, r2
 8045774:	9304      	str	r3, [sp, #16]
 8045776:	f814 1b01 	ldrb.w	r1, [r4], #1
 804577a:	2206      	movs	r2, #6
 804577c:	4828      	ldr	r0, [pc, #160]	@ (8045820 <_vfiprintf_r+0x220>)
 804577e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8045782:	f000 fb27 	bl	8045dd4 <memchr>
 8045786:	2800      	cmp	r0, #0
 8045788:	d03f      	beq.n	804580a <_vfiprintf_r+0x20a>
 804578a:	4b26      	ldr	r3, [pc, #152]	@ (8045824 <_vfiprintf_r+0x224>)
 804578c:	bb1b      	cbnz	r3, 80457d6 <_vfiprintf_r+0x1d6>
 804578e:	9b03      	ldr	r3, [sp, #12]
 8045790:	3307      	adds	r3, #7
 8045792:	f023 0307 	bic.w	r3, r3, #7
 8045796:	3308      	adds	r3, #8
 8045798:	9303      	str	r3, [sp, #12]
 804579a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 804579c:	443b      	add	r3, r7
 804579e:	9309      	str	r3, [sp, #36]	@ 0x24
 80457a0:	e76a      	b.n	8045678 <_vfiprintf_r+0x78>
 80457a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80457a6:	460c      	mov	r4, r1
 80457a8:	2001      	movs	r0, #1
 80457aa:	e7a8      	b.n	80456fe <_vfiprintf_r+0xfe>
 80457ac:	2300      	movs	r3, #0
 80457ae:	3401      	adds	r4, #1
 80457b0:	f04f 0c0a 	mov.w	ip, #10
 80457b4:	4619      	mov	r1, r3
 80457b6:	9305      	str	r3, [sp, #20]
 80457b8:	4620      	mov	r0, r4
 80457ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80457be:	3a30      	subs	r2, #48	@ 0x30
 80457c0:	2a09      	cmp	r2, #9
 80457c2:	d903      	bls.n	80457cc <_vfiprintf_r+0x1cc>
 80457c4:	2b00      	cmp	r3, #0
 80457c6:	d0c6      	beq.n	8045756 <_vfiprintf_r+0x156>
 80457c8:	9105      	str	r1, [sp, #20]
 80457ca:	e7c4      	b.n	8045756 <_vfiprintf_r+0x156>
 80457cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80457d0:	4604      	mov	r4, r0
 80457d2:	2301      	movs	r3, #1
 80457d4:	e7f0      	b.n	80457b8 <_vfiprintf_r+0x1b8>
 80457d6:	ab03      	add	r3, sp, #12
 80457d8:	462a      	mov	r2, r5
 80457da:	a904      	add	r1, sp, #16
 80457dc:	4630      	mov	r0, r6
 80457de:	9300      	str	r3, [sp, #0]
 80457e0:	4b11      	ldr	r3, [pc, #68]	@ (8045828 <_vfiprintf_r+0x228>)
 80457e2:	f3af 8000 	nop.w
 80457e6:	4607      	mov	r7, r0
 80457e8:	1c78      	adds	r0, r7, #1
 80457ea:	d1d6      	bne.n	804579a <_vfiprintf_r+0x19a>
 80457ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80457ee:	07d9      	lsls	r1, r3, #31
 80457f0:	d405      	bmi.n	80457fe <_vfiprintf_r+0x1fe>
 80457f2:	89ab      	ldrh	r3, [r5, #12]
 80457f4:	059a      	lsls	r2, r3, #22
 80457f6:	d402      	bmi.n	80457fe <_vfiprintf_r+0x1fe>
 80457f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80457fa:	f7ff fe61 	bl	80454c0 <__retarget_lock_release_recursive>
 80457fe:	89ab      	ldrh	r3, [r5, #12]
 8045800:	065b      	lsls	r3, r3, #25
 8045802:	f53f af1f 	bmi.w	8045644 <_vfiprintf_r+0x44>
 8045806:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8045808:	e71e      	b.n	8045648 <_vfiprintf_r+0x48>
 804580a:	ab03      	add	r3, sp, #12
 804580c:	462a      	mov	r2, r5
 804580e:	a904      	add	r1, sp, #16
 8045810:	4630      	mov	r0, r6
 8045812:	9300      	str	r3, [sp, #0]
 8045814:	4b04      	ldr	r3, [pc, #16]	@ (8045828 <_vfiprintf_r+0x228>)
 8045816:	f000 f87d 	bl	8045914 <_printf_i>
 804581a:	e7e4      	b.n	80457e6 <_vfiprintf_r+0x1e6>
 804581c:	08046185 	.word	0x08046185
 8045820:	0804618f 	.word	0x0804618f
 8045824:	00000000 	.word	0x00000000
 8045828:	080455db 	.word	0x080455db
 804582c:	0804618b 	.word	0x0804618b

08045830 <_printf_common>:
 8045830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8045834:	4616      	mov	r6, r2
 8045836:	4698      	mov	r8, r3
 8045838:	688a      	ldr	r2, [r1, #8]
 804583a:	4607      	mov	r7, r0
 804583c:	690b      	ldr	r3, [r1, #16]
 804583e:	460c      	mov	r4, r1
 8045840:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8045844:	4293      	cmp	r3, r2
 8045846:	bfb8      	it	lt
 8045848:	4613      	movlt	r3, r2
 804584a:	6033      	str	r3, [r6, #0]
 804584c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8045850:	b10a      	cbz	r2, 8045856 <_printf_common+0x26>
 8045852:	3301      	adds	r3, #1
 8045854:	6033      	str	r3, [r6, #0]
 8045856:	6823      	ldr	r3, [r4, #0]
 8045858:	0699      	lsls	r1, r3, #26
 804585a:	bf42      	ittt	mi
 804585c:	6833      	ldrmi	r3, [r6, #0]
 804585e:	3302      	addmi	r3, #2
 8045860:	6033      	strmi	r3, [r6, #0]
 8045862:	6825      	ldr	r5, [r4, #0]
 8045864:	f015 0506 	ands.w	r5, r5, #6
 8045868:	d106      	bne.n	8045878 <_printf_common+0x48>
 804586a:	f104 0a19 	add.w	sl, r4, #25
 804586e:	68e3      	ldr	r3, [r4, #12]
 8045870:	6832      	ldr	r2, [r6, #0]
 8045872:	1a9b      	subs	r3, r3, r2
 8045874:	42ab      	cmp	r3, r5
 8045876:	dc2b      	bgt.n	80458d0 <_printf_common+0xa0>
 8045878:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 804587c:	6822      	ldr	r2, [r4, #0]
 804587e:	3b00      	subs	r3, #0
 8045880:	bf18      	it	ne
 8045882:	2301      	movne	r3, #1
 8045884:	0692      	lsls	r2, r2, #26
 8045886:	d430      	bmi.n	80458ea <_printf_common+0xba>
 8045888:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 804588c:	4641      	mov	r1, r8
 804588e:	4638      	mov	r0, r7
 8045890:	47c8      	blx	r9
 8045892:	3001      	adds	r0, #1
 8045894:	d023      	beq.n	80458de <_printf_common+0xae>
 8045896:	6823      	ldr	r3, [r4, #0]
 8045898:	341a      	adds	r4, #26
 804589a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 804589e:	f003 0306 	and.w	r3, r3, #6
 80458a2:	2b04      	cmp	r3, #4
 80458a4:	bf0a      	itet	eq
 80458a6:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 80458aa:	2500      	movne	r5, #0
 80458ac:	6833      	ldreq	r3, [r6, #0]
 80458ae:	f04f 0600 	mov.w	r6, #0
 80458b2:	bf08      	it	eq
 80458b4:	1aed      	subeq	r5, r5, r3
 80458b6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80458ba:	bf08      	it	eq
 80458bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80458c0:	4293      	cmp	r3, r2
 80458c2:	bfc4      	itt	gt
 80458c4:	1a9b      	subgt	r3, r3, r2
 80458c6:	18ed      	addgt	r5, r5, r3
 80458c8:	42b5      	cmp	r5, r6
 80458ca:	d11a      	bne.n	8045902 <_printf_common+0xd2>
 80458cc:	2000      	movs	r0, #0
 80458ce:	e008      	b.n	80458e2 <_printf_common+0xb2>
 80458d0:	2301      	movs	r3, #1
 80458d2:	4652      	mov	r2, sl
 80458d4:	4641      	mov	r1, r8
 80458d6:	4638      	mov	r0, r7
 80458d8:	47c8      	blx	r9
 80458da:	3001      	adds	r0, #1
 80458dc:	d103      	bne.n	80458e6 <_printf_common+0xb6>
 80458de:	f04f 30ff 	mov.w	r0, #4294967295
 80458e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80458e6:	3501      	adds	r5, #1
 80458e8:	e7c1      	b.n	804586e <_printf_common+0x3e>
 80458ea:	18e1      	adds	r1, r4, r3
 80458ec:	1c5a      	adds	r2, r3, #1
 80458ee:	2030      	movs	r0, #48	@ 0x30
 80458f0:	3302      	adds	r3, #2
 80458f2:	4422      	add	r2, r4
 80458f4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80458f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80458fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8045900:	e7c2      	b.n	8045888 <_printf_common+0x58>
 8045902:	2301      	movs	r3, #1
 8045904:	4622      	mov	r2, r4
 8045906:	4641      	mov	r1, r8
 8045908:	4638      	mov	r0, r7
 804590a:	47c8      	blx	r9
 804590c:	3001      	adds	r0, #1
 804590e:	d0e6      	beq.n	80458de <_printf_common+0xae>
 8045910:	3601      	adds	r6, #1
 8045912:	e7d9      	b.n	80458c8 <_printf_common+0x98>

08045914 <_printf_i>:
 8045914:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8045918:	7e0f      	ldrb	r7, [r1, #24]
 804591a:	4691      	mov	r9, r2
 804591c:	4680      	mov	r8, r0
 804591e:	460c      	mov	r4, r1
 8045920:	2f78      	cmp	r7, #120	@ 0x78
 8045922:	469a      	mov	sl, r3
 8045924:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8045926:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 804592a:	d807      	bhi.n	804593c <_printf_i+0x28>
 804592c:	2f62      	cmp	r7, #98	@ 0x62
 804592e:	d80a      	bhi.n	8045946 <_printf_i+0x32>
 8045930:	2f00      	cmp	r7, #0
 8045932:	f000 80d1 	beq.w	8045ad8 <_printf_i+0x1c4>
 8045936:	2f58      	cmp	r7, #88	@ 0x58
 8045938:	f000 80b8 	beq.w	8045aac <_printf_i+0x198>
 804593c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8045940:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8045944:	e03a      	b.n	80459bc <_printf_i+0xa8>
 8045946:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 804594a:	2b15      	cmp	r3, #21
 804594c:	d8f6      	bhi.n	804593c <_printf_i+0x28>
 804594e:	a101      	add	r1, pc, #4	@ (adr r1, 8045954 <_printf_i+0x40>)
 8045950:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8045954:	080459ad 	.word	0x080459ad
 8045958:	080459c1 	.word	0x080459c1
 804595c:	0804593d 	.word	0x0804593d
 8045960:	0804593d 	.word	0x0804593d
 8045964:	0804593d 	.word	0x0804593d
 8045968:	0804593d 	.word	0x0804593d
 804596c:	080459c1 	.word	0x080459c1
 8045970:	0804593d 	.word	0x0804593d
 8045974:	0804593d 	.word	0x0804593d
 8045978:	0804593d 	.word	0x0804593d
 804597c:	0804593d 	.word	0x0804593d
 8045980:	08045abf 	.word	0x08045abf
 8045984:	080459eb 	.word	0x080459eb
 8045988:	08045a79 	.word	0x08045a79
 804598c:	0804593d 	.word	0x0804593d
 8045990:	0804593d 	.word	0x0804593d
 8045994:	08045ae1 	.word	0x08045ae1
 8045998:	0804593d 	.word	0x0804593d
 804599c:	080459eb 	.word	0x080459eb
 80459a0:	0804593d 	.word	0x0804593d
 80459a4:	0804593d 	.word	0x0804593d
 80459a8:	08045a81 	.word	0x08045a81
 80459ac:	6833      	ldr	r3, [r6, #0]
 80459ae:	1d1a      	adds	r2, r3, #4
 80459b0:	681b      	ldr	r3, [r3, #0]
 80459b2:	6032      	str	r2, [r6, #0]
 80459b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80459b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80459bc:	2301      	movs	r3, #1
 80459be:	e09c      	b.n	8045afa <_printf_i+0x1e6>
 80459c0:	6833      	ldr	r3, [r6, #0]
 80459c2:	6820      	ldr	r0, [r4, #0]
 80459c4:	1d19      	adds	r1, r3, #4
 80459c6:	6031      	str	r1, [r6, #0]
 80459c8:	0606      	lsls	r6, r0, #24
 80459ca:	d501      	bpl.n	80459d0 <_printf_i+0xbc>
 80459cc:	681d      	ldr	r5, [r3, #0]
 80459ce:	e003      	b.n	80459d8 <_printf_i+0xc4>
 80459d0:	0645      	lsls	r5, r0, #25
 80459d2:	d5fb      	bpl.n	80459cc <_printf_i+0xb8>
 80459d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80459d8:	2d00      	cmp	r5, #0
 80459da:	da03      	bge.n	80459e4 <_printf_i+0xd0>
 80459dc:	232d      	movs	r3, #45	@ 0x2d
 80459de:	426d      	negs	r5, r5
 80459e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80459e4:	4858      	ldr	r0, [pc, #352]	@ (8045b48 <_printf_i+0x234>)
 80459e6:	230a      	movs	r3, #10
 80459e8:	e011      	b.n	8045a0e <_printf_i+0xfa>
 80459ea:	6821      	ldr	r1, [r4, #0]
 80459ec:	6833      	ldr	r3, [r6, #0]
 80459ee:	0608      	lsls	r0, r1, #24
 80459f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80459f4:	d402      	bmi.n	80459fc <_printf_i+0xe8>
 80459f6:	0649      	lsls	r1, r1, #25
 80459f8:	bf48      	it	mi
 80459fa:	b2ad      	uxthmi	r5, r5
 80459fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80459fe:	6033      	str	r3, [r6, #0]
 8045a00:	4851      	ldr	r0, [pc, #324]	@ (8045b48 <_printf_i+0x234>)
 8045a02:	bf14      	ite	ne
 8045a04:	230a      	movne	r3, #10
 8045a06:	2308      	moveq	r3, #8
 8045a08:	2100      	movs	r1, #0
 8045a0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8045a0e:	6866      	ldr	r6, [r4, #4]
 8045a10:	2e00      	cmp	r6, #0
 8045a12:	60a6      	str	r6, [r4, #8]
 8045a14:	db05      	blt.n	8045a22 <_printf_i+0x10e>
 8045a16:	6821      	ldr	r1, [r4, #0]
 8045a18:	432e      	orrs	r6, r5
 8045a1a:	f021 0104 	bic.w	r1, r1, #4
 8045a1e:	6021      	str	r1, [r4, #0]
 8045a20:	d04b      	beq.n	8045aba <_printf_i+0x1a6>
 8045a22:	4616      	mov	r6, r2
 8045a24:	fbb5 f1f3 	udiv	r1, r5, r3
 8045a28:	fb03 5711 	mls	r7, r3, r1, r5
 8045a2c:	5dc7      	ldrb	r7, [r0, r7]
 8045a2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8045a32:	462f      	mov	r7, r5
 8045a34:	460d      	mov	r5, r1
 8045a36:	42bb      	cmp	r3, r7
 8045a38:	d9f4      	bls.n	8045a24 <_printf_i+0x110>
 8045a3a:	2b08      	cmp	r3, #8
 8045a3c:	d10b      	bne.n	8045a56 <_printf_i+0x142>
 8045a3e:	6823      	ldr	r3, [r4, #0]
 8045a40:	07df      	lsls	r7, r3, #31
 8045a42:	d508      	bpl.n	8045a56 <_printf_i+0x142>
 8045a44:	6923      	ldr	r3, [r4, #16]
 8045a46:	6861      	ldr	r1, [r4, #4]
 8045a48:	4299      	cmp	r1, r3
 8045a4a:	bfde      	ittt	le
 8045a4c:	2330      	movle	r3, #48	@ 0x30
 8045a4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8045a52:	f106 36ff 	addle.w	r6, r6, #4294967295
 8045a56:	1b92      	subs	r2, r2, r6
 8045a58:	6122      	str	r2, [r4, #16]
 8045a5a:	464b      	mov	r3, r9
 8045a5c:	aa03      	add	r2, sp, #12
 8045a5e:	4621      	mov	r1, r4
 8045a60:	4640      	mov	r0, r8
 8045a62:	f8cd a000 	str.w	sl, [sp]
 8045a66:	f7ff fee3 	bl	8045830 <_printf_common>
 8045a6a:	3001      	adds	r0, #1
 8045a6c:	d14a      	bne.n	8045b04 <_printf_i+0x1f0>
 8045a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8045a72:	b004      	add	sp, #16
 8045a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8045a78:	6823      	ldr	r3, [r4, #0]
 8045a7a:	f043 0320 	orr.w	r3, r3, #32
 8045a7e:	6023      	str	r3, [r4, #0]
 8045a80:	2778      	movs	r7, #120	@ 0x78
 8045a82:	4832      	ldr	r0, [pc, #200]	@ (8045b4c <_printf_i+0x238>)
 8045a84:	6823      	ldr	r3, [r4, #0]
 8045a86:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8045a8a:	061f      	lsls	r7, r3, #24
 8045a8c:	6831      	ldr	r1, [r6, #0]
 8045a8e:	f851 5b04 	ldr.w	r5, [r1], #4
 8045a92:	d402      	bmi.n	8045a9a <_printf_i+0x186>
 8045a94:	065f      	lsls	r7, r3, #25
 8045a96:	bf48      	it	mi
 8045a98:	b2ad      	uxthmi	r5, r5
 8045a9a:	6031      	str	r1, [r6, #0]
 8045a9c:	07d9      	lsls	r1, r3, #31
 8045a9e:	bf44      	itt	mi
 8045aa0:	f043 0320 	orrmi.w	r3, r3, #32
 8045aa4:	6023      	strmi	r3, [r4, #0]
 8045aa6:	b11d      	cbz	r5, 8045ab0 <_printf_i+0x19c>
 8045aa8:	2310      	movs	r3, #16
 8045aaa:	e7ad      	b.n	8045a08 <_printf_i+0xf4>
 8045aac:	4826      	ldr	r0, [pc, #152]	@ (8045b48 <_printf_i+0x234>)
 8045aae:	e7e9      	b.n	8045a84 <_printf_i+0x170>
 8045ab0:	6823      	ldr	r3, [r4, #0]
 8045ab2:	f023 0320 	bic.w	r3, r3, #32
 8045ab6:	6023      	str	r3, [r4, #0]
 8045ab8:	e7f6      	b.n	8045aa8 <_printf_i+0x194>
 8045aba:	4616      	mov	r6, r2
 8045abc:	e7bd      	b.n	8045a3a <_printf_i+0x126>
 8045abe:	6833      	ldr	r3, [r6, #0]
 8045ac0:	6825      	ldr	r5, [r4, #0]
 8045ac2:	1d18      	adds	r0, r3, #4
 8045ac4:	6961      	ldr	r1, [r4, #20]
 8045ac6:	6030      	str	r0, [r6, #0]
 8045ac8:	062e      	lsls	r6, r5, #24
 8045aca:	681b      	ldr	r3, [r3, #0]
 8045acc:	d501      	bpl.n	8045ad2 <_printf_i+0x1be>
 8045ace:	6019      	str	r1, [r3, #0]
 8045ad0:	e002      	b.n	8045ad8 <_printf_i+0x1c4>
 8045ad2:	0668      	lsls	r0, r5, #25
 8045ad4:	d5fb      	bpl.n	8045ace <_printf_i+0x1ba>
 8045ad6:	8019      	strh	r1, [r3, #0]
 8045ad8:	2300      	movs	r3, #0
 8045ada:	4616      	mov	r6, r2
 8045adc:	6123      	str	r3, [r4, #16]
 8045ade:	e7bc      	b.n	8045a5a <_printf_i+0x146>
 8045ae0:	6833      	ldr	r3, [r6, #0]
 8045ae2:	2100      	movs	r1, #0
 8045ae4:	1d1a      	adds	r2, r3, #4
 8045ae6:	6032      	str	r2, [r6, #0]
 8045ae8:	681e      	ldr	r6, [r3, #0]
 8045aea:	6862      	ldr	r2, [r4, #4]
 8045aec:	4630      	mov	r0, r6
 8045aee:	f000 f971 	bl	8045dd4 <memchr>
 8045af2:	b108      	cbz	r0, 8045af8 <_printf_i+0x1e4>
 8045af4:	1b80      	subs	r0, r0, r6
 8045af6:	6060      	str	r0, [r4, #4]
 8045af8:	6863      	ldr	r3, [r4, #4]
 8045afa:	6123      	str	r3, [r4, #16]
 8045afc:	2300      	movs	r3, #0
 8045afe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8045b02:	e7aa      	b.n	8045a5a <_printf_i+0x146>
 8045b04:	6923      	ldr	r3, [r4, #16]
 8045b06:	4632      	mov	r2, r6
 8045b08:	4649      	mov	r1, r9
 8045b0a:	4640      	mov	r0, r8
 8045b0c:	47d0      	blx	sl
 8045b0e:	3001      	adds	r0, #1
 8045b10:	d0ad      	beq.n	8045a6e <_printf_i+0x15a>
 8045b12:	6823      	ldr	r3, [r4, #0]
 8045b14:	079b      	lsls	r3, r3, #30
 8045b16:	d413      	bmi.n	8045b40 <_printf_i+0x22c>
 8045b18:	68e0      	ldr	r0, [r4, #12]
 8045b1a:	9b03      	ldr	r3, [sp, #12]
 8045b1c:	4298      	cmp	r0, r3
 8045b1e:	bfb8      	it	lt
 8045b20:	4618      	movlt	r0, r3
 8045b22:	e7a6      	b.n	8045a72 <_printf_i+0x15e>
 8045b24:	2301      	movs	r3, #1
 8045b26:	4632      	mov	r2, r6
 8045b28:	4649      	mov	r1, r9
 8045b2a:	4640      	mov	r0, r8
 8045b2c:	47d0      	blx	sl
 8045b2e:	3001      	adds	r0, #1
 8045b30:	d09d      	beq.n	8045a6e <_printf_i+0x15a>
 8045b32:	3501      	adds	r5, #1
 8045b34:	68e3      	ldr	r3, [r4, #12]
 8045b36:	9903      	ldr	r1, [sp, #12]
 8045b38:	1a5b      	subs	r3, r3, r1
 8045b3a:	42ab      	cmp	r3, r5
 8045b3c:	dcf2      	bgt.n	8045b24 <_printf_i+0x210>
 8045b3e:	e7eb      	b.n	8045b18 <_printf_i+0x204>
 8045b40:	2500      	movs	r5, #0
 8045b42:	f104 0619 	add.w	r6, r4, #25
 8045b46:	e7f5      	b.n	8045b34 <_printf_i+0x220>
 8045b48:	08046196 	.word	0x08046196
 8045b4c:	080461a7 	.word	0x080461a7

08045b50 <__sflush_r>:
 8045b50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8045b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8045b58:	0716      	lsls	r6, r2, #28
 8045b5a:	4605      	mov	r5, r0
 8045b5c:	460c      	mov	r4, r1
 8045b5e:	d454      	bmi.n	8045c0a <__sflush_r+0xba>
 8045b60:	684b      	ldr	r3, [r1, #4]
 8045b62:	2b00      	cmp	r3, #0
 8045b64:	dc02      	bgt.n	8045b6c <__sflush_r+0x1c>
 8045b66:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8045b68:	2b00      	cmp	r3, #0
 8045b6a:	dd48      	ble.n	8045bfe <__sflush_r+0xae>
 8045b6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8045b6e:	2e00      	cmp	r6, #0
 8045b70:	d045      	beq.n	8045bfe <__sflush_r+0xae>
 8045b72:	2300      	movs	r3, #0
 8045b74:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8045b78:	682f      	ldr	r7, [r5, #0]
 8045b7a:	6a21      	ldr	r1, [r4, #32]
 8045b7c:	602b      	str	r3, [r5, #0]
 8045b7e:	d030      	beq.n	8045be2 <__sflush_r+0x92>
 8045b80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8045b82:	89a3      	ldrh	r3, [r4, #12]
 8045b84:	0759      	lsls	r1, r3, #29
 8045b86:	d505      	bpl.n	8045b94 <__sflush_r+0x44>
 8045b88:	6863      	ldr	r3, [r4, #4]
 8045b8a:	1ad2      	subs	r2, r2, r3
 8045b8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8045b8e:	b10b      	cbz	r3, 8045b94 <__sflush_r+0x44>
 8045b90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8045b92:	1ad2      	subs	r2, r2, r3
 8045b94:	2300      	movs	r3, #0
 8045b96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8045b98:	6a21      	ldr	r1, [r4, #32]
 8045b9a:	4628      	mov	r0, r5
 8045b9c:	47b0      	blx	r6
 8045b9e:	1c43      	adds	r3, r0, #1
 8045ba0:	89a3      	ldrh	r3, [r4, #12]
 8045ba2:	d106      	bne.n	8045bb2 <__sflush_r+0x62>
 8045ba4:	6829      	ldr	r1, [r5, #0]
 8045ba6:	291d      	cmp	r1, #29
 8045ba8:	d82b      	bhi.n	8045c02 <__sflush_r+0xb2>
 8045baa:	4a2a      	ldr	r2, [pc, #168]	@ (8045c54 <__sflush_r+0x104>)
 8045bac:	40ca      	lsrs	r2, r1
 8045bae:	07d6      	lsls	r6, r2, #31
 8045bb0:	d527      	bpl.n	8045c02 <__sflush_r+0xb2>
 8045bb2:	2200      	movs	r2, #0
 8045bb4:	04d9      	lsls	r1, r3, #19
 8045bb6:	6062      	str	r2, [r4, #4]
 8045bb8:	6922      	ldr	r2, [r4, #16]
 8045bba:	6022      	str	r2, [r4, #0]
 8045bbc:	d504      	bpl.n	8045bc8 <__sflush_r+0x78>
 8045bbe:	1c42      	adds	r2, r0, #1
 8045bc0:	d101      	bne.n	8045bc6 <__sflush_r+0x76>
 8045bc2:	682b      	ldr	r3, [r5, #0]
 8045bc4:	b903      	cbnz	r3, 8045bc8 <__sflush_r+0x78>
 8045bc6:	6560      	str	r0, [r4, #84]	@ 0x54
 8045bc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8045bca:	602f      	str	r7, [r5, #0]
 8045bcc:	b1b9      	cbz	r1, 8045bfe <__sflush_r+0xae>
 8045bce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8045bd2:	4299      	cmp	r1, r3
 8045bd4:	d002      	beq.n	8045bdc <__sflush_r+0x8c>
 8045bd6:	4628      	mov	r0, r5
 8045bd8:	f7ff fc9e 	bl	8045518 <_free_r>
 8045bdc:	2300      	movs	r3, #0
 8045bde:	6363      	str	r3, [r4, #52]	@ 0x34
 8045be0:	e00d      	b.n	8045bfe <__sflush_r+0xae>
 8045be2:	2301      	movs	r3, #1
 8045be4:	4628      	mov	r0, r5
 8045be6:	47b0      	blx	r6
 8045be8:	4602      	mov	r2, r0
 8045bea:	1c50      	adds	r0, r2, #1
 8045bec:	d1c9      	bne.n	8045b82 <__sflush_r+0x32>
 8045bee:	682b      	ldr	r3, [r5, #0]
 8045bf0:	2b00      	cmp	r3, #0
 8045bf2:	d0c6      	beq.n	8045b82 <__sflush_r+0x32>
 8045bf4:	2b1d      	cmp	r3, #29
 8045bf6:	d001      	beq.n	8045bfc <__sflush_r+0xac>
 8045bf8:	2b16      	cmp	r3, #22
 8045bfa:	d11d      	bne.n	8045c38 <__sflush_r+0xe8>
 8045bfc:	602f      	str	r7, [r5, #0]
 8045bfe:	2000      	movs	r0, #0
 8045c00:	e021      	b.n	8045c46 <__sflush_r+0xf6>
 8045c02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8045c06:	b21b      	sxth	r3, r3
 8045c08:	e01a      	b.n	8045c40 <__sflush_r+0xf0>
 8045c0a:	690f      	ldr	r7, [r1, #16]
 8045c0c:	2f00      	cmp	r7, #0
 8045c0e:	d0f6      	beq.n	8045bfe <__sflush_r+0xae>
 8045c10:	0793      	lsls	r3, r2, #30
 8045c12:	680e      	ldr	r6, [r1, #0]
 8045c14:	600f      	str	r7, [r1, #0]
 8045c16:	bf0c      	ite	eq
 8045c18:	694b      	ldreq	r3, [r1, #20]
 8045c1a:	2300      	movne	r3, #0
 8045c1c:	eba6 0807 	sub.w	r8, r6, r7
 8045c20:	608b      	str	r3, [r1, #8]
 8045c22:	f1b8 0f00 	cmp.w	r8, #0
 8045c26:	ddea      	ble.n	8045bfe <__sflush_r+0xae>
 8045c28:	4643      	mov	r3, r8
 8045c2a:	463a      	mov	r2, r7
 8045c2c:	6a21      	ldr	r1, [r4, #32]
 8045c2e:	4628      	mov	r0, r5
 8045c30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8045c32:	47b0      	blx	r6
 8045c34:	2800      	cmp	r0, #0
 8045c36:	dc08      	bgt.n	8045c4a <__sflush_r+0xfa>
 8045c38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8045c3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8045c40:	f04f 30ff 	mov.w	r0, #4294967295
 8045c44:	81a3      	strh	r3, [r4, #12]
 8045c46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8045c4a:	4407      	add	r7, r0
 8045c4c:	eba8 0800 	sub.w	r8, r8, r0
 8045c50:	e7e7      	b.n	8045c22 <__sflush_r+0xd2>
 8045c52:	bf00      	nop
 8045c54:	20400001 	.word	0x20400001

08045c58 <_fflush_r>:
 8045c58:	b538      	push	{r3, r4, r5, lr}
 8045c5a:	690b      	ldr	r3, [r1, #16]
 8045c5c:	4605      	mov	r5, r0
 8045c5e:	460c      	mov	r4, r1
 8045c60:	b913      	cbnz	r3, 8045c68 <_fflush_r+0x10>
 8045c62:	2500      	movs	r5, #0
 8045c64:	4628      	mov	r0, r5
 8045c66:	bd38      	pop	{r3, r4, r5, pc}
 8045c68:	b118      	cbz	r0, 8045c72 <_fflush_r+0x1a>
 8045c6a:	6a03      	ldr	r3, [r0, #32]
 8045c6c:	b90b      	cbnz	r3, 8045c72 <_fflush_r+0x1a>
 8045c6e:	f7ff fa1f 	bl	80450b0 <__sinit>
 8045c72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8045c76:	2b00      	cmp	r3, #0
 8045c78:	d0f3      	beq.n	8045c62 <_fflush_r+0xa>
 8045c7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8045c7c:	07d0      	lsls	r0, r2, #31
 8045c7e:	d404      	bmi.n	8045c8a <_fflush_r+0x32>
 8045c80:	0599      	lsls	r1, r3, #22
 8045c82:	d402      	bmi.n	8045c8a <_fflush_r+0x32>
 8045c84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8045c86:	f7ff fc1a 	bl	80454be <__retarget_lock_acquire_recursive>
 8045c8a:	4628      	mov	r0, r5
 8045c8c:	4621      	mov	r1, r4
 8045c8e:	f7ff ff5f 	bl	8045b50 <__sflush_r>
 8045c92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8045c94:	4605      	mov	r5, r0
 8045c96:	07da      	lsls	r2, r3, #31
 8045c98:	d4e4      	bmi.n	8045c64 <_fflush_r+0xc>
 8045c9a:	89a3      	ldrh	r3, [r4, #12]
 8045c9c:	059b      	lsls	r3, r3, #22
 8045c9e:	d4e1      	bmi.n	8045c64 <_fflush_r+0xc>
 8045ca0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8045ca2:	f7ff fc0d 	bl	80454c0 <__retarget_lock_release_recursive>
 8045ca6:	e7dd      	b.n	8045c64 <_fflush_r+0xc>

08045ca8 <fiprintf>:
 8045ca8:	b40e      	push	{r1, r2, r3}
 8045caa:	b503      	push	{r0, r1, lr}
 8045cac:	ab03      	add	r3, sp, #12
 8045cae:	4601      	mov	r1, r0
 8045cb0:	4805      	ldr	r0, [pc, #20]	@ (8045cc8 <fiprintf+0x20>)
 8045cb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8045cb6:	6800      	ldr	r0, [r0, #0]
 8045cb8:	9301      	str	r3, [sp, #4]
 8045cba:	f7ff fca1 	bl	8045600 <_vfiprintf_r>
 8045cbe:	b002      	add	sp, #8
 8045cc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8045cc4:	b003      	add	sp, #12
 8045cc6:	4770      	bx	lr
 8045cc8:	20018020 	.word	0x20018020

08045ccc <__swhatbuf_r>:
 8045ccc:	b570      	push	{r4, r5, r6, lr}
 8045cce:	460c      	mov	r4, r1
 8045cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8045cd4:	b096      	sub	sp, #88	@ 0x58
 8045cd6:	4615      	mov	r5, r2
 8045cd8:	2900      	cmp	r1, #0
 8045cda:	461e      	mov	r6, r3
 8045cdc:	da0c      	bge.n	8045cf8 <__swhatbuf_r+0x2c>
 8045cde:	89a3      	ldrh	r3, [r4, #12]
 8045ce0:	2100      	movs	r1, #0
 8045ce2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8045ce6:	bf14      	ite	ne
 8045ce8:	2340      	movne	r3, #64	@ 0x40
 8045cea:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8045cee:	2000      	movs	r0, #0
 8045cf0:	6031      	str	r1, [r6, #0]
 8045cf2:	602b      	str	r3, [r5, #0]
 8045cf4:	b016      	add	sp, #88	@ 0x58
 8045cf6:	bd70      	pop	{r4, r5, r6, pc}
 8045cf8:	466a      	mov	r2, sp
 8045cfa:	f000 f849 	bl	8045d90 <_fstat_r>
 8045cfe:	2800      	cmp	r0, #0
 8045d00:	dbed      	blt.n	8045cde <__swhatbuf_r+0x12>
 8045d02:	9901      	ldr	r1, [sp, #4]
 8045d04:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8045d08:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8045d0c:	4259      	negs	r1, r3
 8045d0e:	4159      	adcs	r1, r3
 8045d10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8045d14:	e7eb      	b.n	8045cee <__swhatbuf_r+0x22>

08045d16 <__smakebuf_r>:
 8045d16:	898b      	ldrh	r3, [r1, #12]
 8045d18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8045d1a:	079d      	lsls	r5, r3, #30
 8045d1c:	4606      	mov	r6, r0
 8045d1e:	460c      	mov	r4, r1
 8045d20:	d507      	bpl.n	8045d32 <__smakebuf_r+0x1c>
 8045d22:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8045d26:	6023      	str	r3, [r4, #0]
 8045d28:	6123      	str	r3, [r4, #16]
 8045d2a:	2301      	movs	r3, #1
 8045d2c:	6163      	str	r3, [r4, #20]
 8045d2e:	b003      	add	sp, #12
 8045d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8045d32:	ab01      	add	r3, sp, #4
 8045d34:	466a      	mov	r2, sp
 8045d36:	f7ff ffc9 	bl	8045ccc <__swhatbuf_r>
 8045d3a:	9f00      	ldr	r7, [sp, #0]
 8045d3c:	4605      	mov	r5, r0
 8045d3e:	4630      	mov	r0, r6
 8045d40:	4639      	mov	r1, r7
 8045d42:	f7ff f85f 	bl	8044e04 <_malloc_r>
 8045d46:	b948      	cbnz	r0, 8045d5c <__smakebuf_r+0x46>
 8045d48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8045d4c:	059a      	lsls	r2, r3, #22
 8045d4e:	d4ee      	bmi.n	8045d2e <__smakebuf_r+0x18>
 8045d50:	f023 0303 	bic.w	r3, r3, #3
 8045d54:	f043 0302 	orr.w	r3, r3, #2
 8045d58:	81a3      	strh	r3, [r4, #12]
 8045d5a:	e7e2      	b.n	8045d22 <__smakebuf_r+0xc>
 8045d5c:	89a3      	ldrh	r3, [r4, #12]
 8045d5e:	6020      	str	r0, [r4, #0]
 8045d60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8045d64:	81a3      	strh	r3, [r4, #12]
 8045d66:	9b01      	ldr	r3, [sp, #4]
 8045d68:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8045d6c:	b15b      	cbz	r3, 8045d86 <__smakebuf_r+0x70>
 8045d6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8045d72:	4630      	mov	r0, r6
 8045d74:	f000 f81e 	bl	8045db4 <_isatty_r>
 8045d78:	b128      	cbz	r0, 8045d86 <__smakebuf_r+0x70>
 8045d7a:	89a3      	ldrh	r3, [r4, #12]
 8045d7c:	f023 0303 	bic.w	r3, r3, #3
 8045d80:	f043 0301 	orr.w	r3, r3, #1
 8045d84:	81a3      	strh	r3, [r4, #12]
 8045d86:	89a3      	ldrh	r3, [r4, #12]
 8045d88:	431d      	orrs	r5, r3
 8045d8a:	81a5      	strh	r5, [r4, #12]
 8045d8c:	e7cf      	b.n	8045d2e <__smakebuf_r+0x18>
	...

08045d90 <_fstat_r>:
 8045d90:	b538      	push	{r3, r4, r5, lr}
 8045d92:	2300      	movs	r3, #0
 8045d94:	4d06      	ldr	r5, [pc, #24]	@ (8045db0 <_fstat_r+0x20>)
 8045d96:	4604      	mov	r4, r0
 8045d98:	4608      	mov	r0, r1
 8045d9a:	4611      	mov	r1, r2
 8045d9c:	602b      	str	r3, [r5, #0]
 8045d9e:	f7fb fa48 	bl	8041232 <_fstat>
 8045da2:	1c43      	adds	r3, r0, #1
 8045da4:	d102      	bne.n	8045dac <_fstat_r+0x1c>
 8045da6:	682b      	ldr	r3, [r5, #0]
 8045da8:	b103      	cbz	r3, 8045dac <_fstat_r+0x1c>
 8045daa:	6023      	str	r3, [r4, #0]
 8045dac:	bd38      	pop	{r3, r4, r5, pc}
 8045dae:	bf00      	nop
 8045db0:	2001bd78 	.word	0x2001bd78

08045db4 <_isatty_r>:
 8045db4:	b538      	push	{r3, r4, r5, lr}
 8045db6:	2300      	movs	r3, #0
 8045db8:	4d05      	ldr	r5, [pc, #20]	@ (8045dd0 <_isatty_r+0x1c>)
 8045dba:	4604      	mov	r4, r0
 8045dbc:	4608      	mov	r0, r1
 8045dbe:	602b      	str	r3, [r5, #0]
 8045dc0:	f7fb fa3c 	bl	804123c <_isatty>
 8045dc4:	1c43      	adds	r3, r0, #1
 8045dc6:	d102      	bne.n	8045dce <_isatty_r+0x1a>
 8045dc8:	682b      	ldr	r3, [r5, #0]
 8045dca:	b103      	cbz	r3, 8045dce <_isatty_r+0x1a>
 8045dcc:	6023      	str	r3, [r4, #0]
 8045dce:	bd38      	pop	{r3, r4, r5, pc}
 8045dd0:	2001bd78 	.word	0x2001bd78

08045dd4 <memchr>:
 8045dd4:	b2c9      	uxtb	r1, r1
 8045dd6:	4603      	mov	r3, r0
 8045dd8:	4402      	add	r2, r0
 8045dda:	b510      	push	{r4, lr}
 8045ddc:	4293      	cmp	r3, r2
 8045dde:	4618      	mov	r0, r3
 8045de0:	d101      	bne.n	8045de6 <memchr+0x12>
 8045de2:	2000      	movs	r0, #0
 8045de4:	e003      	b.n	8045dee <memchr+0x1a>
 8045de6:	7804      	ldrb	r4, [r0, #0]
 8045de8:	3301      	adds	r3, #1
 8045dea:	428c      	cmp	r4, r1
 8045dec:	d1f6      	bne.n	8045ddc <memchr+0x8>
 8045dee:	bd10      	pop	{r4, pc}

08045df0 <abort>:
 8045df0:	2006      	movs	r0, #6
 8045df2:	b508      	push	{r3, lr}
 8045df4:	f000 f82c 	bl	8045e50 <raise>
 8045df8:	2001      	movs	r0, #1
 8045dfa:	f7fb f9f5 	bl	80411e8 <_exit>

08045dfe <_raise_r>:
 8045dfe:	291f      	cmp	r1, #31
 8045e00:	b538      	push	{r3, r4, r5, lr}
 8045e02:	4605      	mov	r5, r0
 8045e04:	460c      	mov	r4, r1
 8045e06:	d904      	bls.n	8045e12 <_raise_r+0x14>
 8045e08:	2316      	movs	r3, #22
 8045e0a:	6003      	str	r3, [r0, #0]
 8045e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8045e10:	bd38      	pop	{r3, r4, r5, pc}
 8045e12:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8045e14:	b112      	cbz	r2, 8045e1c <_raise_r+0x1e>
 8045e16:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8045e1a:	b94b      	cbnz	r3, 8045e30 <_raise_r+0x32>
 8045e1c:	4628      	mov	r0, r5
 8045e1e:	f000 f831 	bl	8045e84 <_getpid_r>
 8045e22:	4622      	mov	r2, r4
 8045e24:	4601      	mov	r1, r0
 8045e26:	4628      	mov	r0, r5
 8045e28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8045e2c:	f000 b818 	b.w	8045e60 <_kill_r>
 8045e30:	2b01      	cmp	r3, #1
 8045e32:	d00a      	beq.n	8045e4a <_raise_r+0x4c>
 8045e34:	1c59      	adds	r1, r3, #1
 8045e36:	d103      	bne.n	8045e40 <_raise_r+0x42>
 8045e38:	2316      	movs	r3, #22
 8045e3a:	6003      	str	r3, [r0, #0]
 8045e3c:	2001      	movs	r0, #1
 8045e3e:	e7e7      	b.n	8045e10 <_raise_r+0x12>
 8045e40:	2100      	movs	r1, #0
 8045e42:	4620      	mov	r0, r4
 8045e44:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8045e48:	4798      	blx	r3
 8045e4a:	2000      	movs	r0, #0
 8045e4c:	e7e0      	b.n	8045e10 <_raise_r+0x12>
	...

08045e50 <raise>:
 8045e50:	4b02      	ldr	r3, [pc, #8]	@ (8045e5c <raise+0xc>)
 8045e52:	4601      	mov	r1, r0
 8045e54:	6818      	ldr	r0, [r3, #0]
 8045e56:	f7ff bfd2 	b.w	8045dfe <_raise_r>
 8045e5a:	bf00      	nop
 8045e5c:	20018020 	.word	0x20018020

08045e60 <_kill_r>:
 8045e60:	b538      	push	{r3, r4, r5, lr}
 8045e62:	2300      	movs	r3, #0
 8045e64:	4d06      	ldr	r5, [pc, #24]	@ (8045e80 <_kill_r+0x20>)
 8045e66:	4604      	mov	r4, r0
 8045e68:	4608      	mov	r0, r1
 8045e6a:	4611      	mov	r1, r2
 8045e6c:	602b      	str	r3, [r5, #0]
 8045e6e:	f7fb f9b3 	bl	80411d8 <_kill>
 8045e72:	1c43      	adds	r3, r0, #1
 8045e74:	d102      	bne.n	8045e7c <_kill_r+0x1c>
 8045e76:	682b      	ldr	r3, [r5, #0]
 8045e78:	b103      	cbz	r3, 8045e7c <_kill_r+0x1c>
 8045e7a:	6023      	str	r3, [r4, #0]
 8045e7c:	bd38      	pop	{r3, r4, r5, pc}
 8045e7e:	bf00      	nop
 8045e80:	2001bd78 	.word	0x2001bd78

08045e84 <_getpid_r>:
 8045e84:	f7fb b9a6 	b.w	80411d4 <_getpid>

08045e88 <_init>:
 8045e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8045e8a:	bf00      	nop
 8045e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8045e8e:	bc08      	pop	{r3}
 8045e90:	469e      	mov	lr, r3
 8045e92:	4770      	bx	lr

08045e94 <_fini>:
 8045e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8045e96:	bf00      	nop
 8045e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8045e9a:	bc08      	pop	{r3}
 8045e9c:	469e      	mov	lr, r3
 8045e9e:	4770      	bx	lr

08045ea0 <__SecureContext_AllocateContext_veneer>:
 8045ea0:	f85f f000 	ldr.w	pc, [pc]	@ 8045ea4 <__SecureContext_AllocateContext_veneer+0x4>
 8045ea4:	0c03e021 	.word	0x0c03e021

08045ea8 <__SecureContext_FreeContext_veneer>:
 8045ea8:	f85f f000 	ldr.w	pc, [pc]	@ 8045eac <__SecureContext_FreeContext_veneer+0x4>
 8045eac:	0c03e0a9 	.word	0x0c03e0a9

08045eb0 <__SecureContext_Init_veneer>:
 8045eb0:	f85f f000 	ldr.w	pc, [pc]	@ 8045eb4 <__SecureContext_Init_veneer+0x4>
 8045eb4:	0c03e059 	.word	0x0c03e059

08045eb8 <__SecureContext_SaveContext_veneer>:
 8045eb8:	f85f f000 	ldr.w	pc, [pc]	@ 8045ebc <__SecureContext_SaveContext_veneer+0x4>
 8045ebc:	0c03e099 	.word	0x0c03e099

08045ec0 <__SECURE_SystemCoreClockUpdate_veneer>:
 8045ec0:	f85f f000 	ldr.w	pc, [pc]	@ 8045ec4 <__SECURE_SystemCoreClockUpdate_veneer+0x4>
 8045ec4:	0c03e011 	.word	0x0c03e011

08045ec8 <__SecureContext_LoadContext_veneer>:
 8045ec8:	f85f f000 	ldr.w	pc, [pc]	@ 8045ecc <__SecureContext_LoadContext_veneer+0x4>
 8045ecc:	0c03e081 	.word	0x0c03e081

08045ed0 <__SecureInit_DePrioritizeNSExceptions_veneer>:
 8045ed0:	f85f f000 	ldr.w	pc, [pc]	@ 8045ed4 <__SecureInit_DePrioritizeNSExceptions_veneer+0x4>
 8045ed4:	0c03e009 	.word	0x0c03e009
