module FullAdder(
			input wire a,
			input wire b,
			input wire c,
			output wire sum,
			output wire carry);

	wire w1, w2, w3, w4;
	
	xor g1(w1, a, b);
	
	xor g2(sum, w1, c);
	
	and g3(w2, a, b);
	
	and g4(w3, a, c);
	
	and g5(w4, b, c);
	
	or g6(w5, w2, w3);
	
	or g7(carry, w5, w4);

endmodule
