# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms21.42/cap1/vhdlsim/constants.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:43:20 on Mar 18,2021
# vcom -reportprogress 300 -work work /home/ms21.42/cap1/vhdlsim/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 15:43:20 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/cap1/vhdlsim/alu_type.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:43:21 on Mar 18,2021
# vcom -reportprogress 300 -work work /home/ms21.42/cap1/vhdlsim/alu_type.vhd 
# -- Loading package STANDARD
# -- Compiling package alu_type
# End time: 15:43:22 on Mar 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/cap1/vhdlsim/alu2.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:43:22 on Mar 18,2021
# vcom -reportprogress 300 -work work /home/ms21.42/cap1/vhdlsim/alu2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Loading package alu_type
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR_1 of ALU
# -- Compiling architecture BEHAVIOR_2 of ALU
# -- Loading entity ALU
# -- Compiling configuration CFG_ALU_BEHAVIORAL_1
# -- Loading entity ALU
# -- Loading architecture BEHAVIOR_1 of ALU
# -- Compiling configuration CFG_ALU_BEHAVIORAL_2
# -- Loading entity ALU
# -- Loading architecture BEHAVIOR_2 of ALU
# End time: 15:43:23 on Mar 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/cap1/vhdlsim/tb_alu.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:43:24 on Mar 18,2021
# vcom -reportprogress 300 -work work /home/ms21.42/cap1/vhdlsim/tb_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Loading package alu_type
# -- Compiling entity TBALU
# -- Compiling architecture TEST of TBALU
# -- Compiling configuration ALU_TEST
# -- Loading entity TBALU
# -- Loading architecture TEST of TBALU
# -- Loading entity ALU
# -- Loading configuration cfg_alu_behavioral_1
# -- Loading configuration cfg_alu_behavioral_2
# End time: 15:43:24 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.alu_test
# vsim work.alu_test 
# Start time: 15:43:35 on Mar 18,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants
# Loading work.alu_type
# Loading work.alu_test#1
# Loading work.tbalu(test)#1
# Loading work.cfg_alu_behavioral_1#1
# Loading work.alu(behavior_1)#1
# Loading work.cfg_alu_behavioral_2#1
# Loading work.alu(behavior_2)#1
add wave *
run 30 ns
# End time: 15:44:09 on Mar 18,2021, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
