<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='1221' type='llvm::Printable llvm::printReg(llvm::Register Reg, const llvm::TargetRegisterInfo * TRI = nullptr, unsigned int SubIdx = 0, const llvm::MachineRegisterInfo * MRI = nullptr)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='1211'>/// Prints virtual and physical registers with or without a TRI instance.
///
/// The format is:
///   %noreg          - NoRegister
///   %5              - a virtual register.
///   %5:sub_8bit     - a virtual register with sub-register index (with TRI).
///   %eax            - a physical register
///   %physreg17      - a physical register when no TRI instance given.
///
/// Usage: OS &lt;&lt; printReg(Reg, TRI, SubRegIdx) &lt;&lt; &apos;\n&apos;;</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='878' u='c' c='_ZNK4llvm10AsmPrinter15emitImplicitDefEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='892' u='c' c='_ZL8emitKillPKN4llvm12MachineInstrERNS_10AsmPrinterE'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='983' u='c' c='_ZL21emitDebugValueCommentPKN4llvm12MachineInstrERNS_10AsmPrinterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='795' u='c' c='_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='801' u='c' c='_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1046' u='c' c='_ZNK4llvm12LiveInterval5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalUnion.cpp' l='89' u='c' c='_ZNK4llvm17LiveIntervalUnion5printERNS_11raw_ostreamEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='129' u='c' c='_ZNK4llvm12LivePhysRegs5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='196' u='c' c='_ZL11printRegMIRjRN4llvm4yaml11StringValueEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='263' u='c' c='_ZL18printCustomRegMaskPKjRN4llvm11raw_ostreamEPKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='674' u='c' c='_ZN4llvm9MIPrinter5printERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='400' u='c' c='_ZNK4llvm17MachineBasicBlock5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerEPKNS_11SlotIndexesEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='547' u='c' c='_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='549' u='c' c='_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='446' u='c' c='_ZL16printCFIRegisterjRN4llvm11raw_ostreamEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='771' u='c' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTENS_8OptionalIjEEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='881' u='c' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTENS_8OptionalIjEEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='906' u='c' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTENS_8OptionalIjEEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='532' u='c' c='_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEt'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='536' u='c' c='_ZNK12_GLOBAL__N_115MachineVerifier19report_context_vregEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1805' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2518' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier25visitMachineFunctionAfterEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2594' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveVariablesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2600' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveVariablesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2619' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveIntervalsEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='66' u='c' c='_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintISt13unordered_mapIjSt13unordered_setISt4pairIjNS_11LaneBitmaskEESt4hashIS8_ESt8equal_toIS8_ESaIS8_EES9_I4524343'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='890' u='c' c='_ZL13PrintNodeInfojRKN4llvm4PBQP8RegAlloc11PBQPRAGraphE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterUsageInfo.cpp' l='97' u='c' c='_ZNK4llvm25PhysicalRegisterUsageInfo5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='87' u='c' c='_ZNK4llvm4SDep4dumpEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp' l='659' u='c' c='_ZNK4llvm6SDNode13print_detailsERNS_11raw_ostreamEPKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='287' u='c' c='_ZN4llvm9StackMaps5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='294' u='c' c='_ZN4llvm9StackMaps5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='303' u='c' c='_ZN4llvm9StackMaps5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='327' u='c' c='_ZN4llvm9StackMaps5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='94' u='c' c='_ZNK4llvm18TargetRegisterInfo23checkAllSuperRegsMarkedERKNS_9BitVectorENS_8ArrayRefItEE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='95' u='c' c='_ZNK4llvm18TargetRegisterInfo23checkAllSuperRegsMarkedERKNS_9BitVectorENS_8ArrayRefItEE'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='110' ll='139' type='llvm::Printable llvm::printReg(llvm::Register Reg, const llvm::TargetRegisterInfo * TRI = nullptr, unsigned int SubIdx = 0, const llvm::MachineRegisterInfo * MRI = nullptr)'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='143' u='c' c='_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='144' u='c' c='_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='152' u='c' c='_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='455' u='c' c='_ZNK4llvm20AArch64FrameLowering15createCfaOffsetERKNS_18TargetRegisterInfoEjRKNS_11StackOffsetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='34' u='c' c='_ZNK4llvm13ArgDescriptor5printERNS_11raw_ostreamEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='485' u='c' c='_ZN12_GLOBAL__N_16MBBMRT4dumpEPKN4llvm18TargetRegisterInfoEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='486' u='c' c='_ZN12_GLOBAL__N_16MBBMRT4dumpEPKN4llvm18TargetRegisterInfoEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='535' u='c' c='_ZN12_GLOBAL__N_19RegionMRT4dumpEPKN4llvm18TargetRegisterInfoEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='536' u='c' c='_ZN12_GLOBAL__N_19RegionMRT4dumpEPKN4llvm18TargetRegisterInfoEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='475' u='c' c='_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='494' u='c' c='_ZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='184' u='c' c='_ZNK4llvm10BitTracker11print_cellsERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='828' u='c' c='_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='835' u='c' c='_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='858' u='c' c='_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='864' u='c' c='_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='984' u='c' c='_ZN4llvm10BitTracker11visitUsesOfENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='176' u='c' c='_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='533' u='c' c='_ZN4llvmlsERNS_11raw_ostreamERKNS_18HexagonBlockRanges13PrintRangeMapE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='452' u='c' c='_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='469' u='c' c='_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_9PrintExprE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='498' u='c' c='_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_21HexagonConstExtenders7ExtDescE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstPropagation.cpp' l='94' u='c' c='_ZNK12_GLOBAL__N_114RegisterSubReg5printEPKN4llvm18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='146' u='c' c='_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_7PrintFPE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='194' u='c' c='_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='435' u='c' c='_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_8PrintORLE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='488' u='c' c='_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_8PrintIFRE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='488' u='c' c='_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_8PrintIFRE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='589' u='c' c='_ZNK12_GLOBAL__N_116HexagonGenInsert8dump_mapEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='802' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='867' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='872' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='919' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='919' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='920' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1543' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp' l='80' u='c' c='_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='360' u='c' c='_ZNK12_GLOBAL__N_110CountValue5printERN4llvm11raw_ostreamEPKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='355' u='c' c='_ZNK12_GLOBAL__N_17Closure4dumpEPKN4llvm19MachineRegisterInfoE'/>
