#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 16 17:08:41 2022
# Process ID: 6064
# Current directory: C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/top.vds
# Journal file: C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 736.762 ; gain = 178.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:50]
INFO: [Synth 8-3491] module 'clk_sync' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/clk_sync.vhd:34' bound to instance 'S0' of component 'clk_sync' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'clk_sync' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/clk_sync.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clk_sync' (1#1) [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/clk_sync.vhd:40]
INFO: [Synth 8-3491] module 'spi0' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/spi0.vhd:36' bound to instance 'S1' of component 'spi0' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:148]
INFO: [Synth 8-638] synthesizing module 'spi0' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/spi0.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'spi0' (2#1) [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/spi0.vhd:46]
INFO: [Synth 8-3491] module 'clk_vga' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/clk_vga_stub.vhdl:5' bound to instance 'X0' of component 'clk_vga' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:157]
INFO: [Synth 8-638] synthesizing module 'clk_vga' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/clk_vga_stub.vhdl:14]
INFO: [Synth 8-3491] module 'engine' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:40' bound to instance 'X1' of component 'engine' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:161]
INFO: [Synth 8-638] synthesizing module 'engine' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:53]
INFO: [Synth 8-3491] module 'blk_mem_bg' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_bg_stub.vhdl:5' bound to instance 'X0' of component 'blk_mem_bg' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:98]
INFO: [Synth 8-638] synthesizing module 'blk_mem_bg' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_bg_stub.vhdl:15]
WARNING: [Synth 8-5858] RAM spr_data_temp_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM spr_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element spr_id_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element spr_data_temp_reg[0][en] was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element spr_data_temp_reg[0][x] was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element spr_data_temp_reg[0][y] was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element spr_data_reg[0][en] was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element spr_data_reg[0][x] was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element spr_data_reg[0][y] was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'engine' (3#1) [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/engine.vhd:53]
INFO: [Synth 8-3491] module 'rom_sprites' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites.vhd:38' bound to instance 'X2' of component 'rom_sprites' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rom_sprites' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element i_en_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element w_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element wtot_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element h_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element htot_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element column_reg was removed.  [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'rom_sprites' (4#1) [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites.vhd:49]
INFO: [Synth 8-3491] module 'rom_sprites_mux' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:37' bound to instance 'X3' of component 'rom_sprites_mux' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:179]
INFO: [Synth 8-638] synthesizing module 'rom_sprites_mux' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:46]
INFO: [Synth 8-3491] module 'blk_mem_player1' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_player1_stub.vhdl:5' bound to instance 'L2' of component 'blk_mem_player1' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:185]
INFO: [Synth 8-638] synthesizing module 'blk_mem_player1' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_player1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_santa1_left' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa1_left_stub.vhdl:5' bound to instance 'L3' of component 'blk_mem_santa1_left' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:191]
INFO: [Synth 8-638] synthesizing module 'blk_mem_santa1_left' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa1_left_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_santa1_right' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa1_right_stub.vhdl:5' bound to instance 'L4' of component 'blk_mem_santa1_right' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:197]
INFO: [Synth 8-638] synthesizing module 'blk_mem_santa1_right' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa1_right_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_santa1_back' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa1_back_stub.vhdl:5' bound to instance 'L5' of component 'blk_mem_santa1_back' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:203]
INFO: [Synth 8-638] synthesizing module 'blk_mem_santa1_back' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa1_back_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_player2' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_player2_stub.vhdl:5' bound to instance 'L6' of component 'blk_mem_player2' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:209]
INFO: [Synth 8-638] synthesizing module 'blk_mem_player2' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_player2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_santa2_left' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa2_left_stub.vhdl:5' bound to instance 'L7' of component 'blk_mem_santa2_left' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_santa2_left' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa2_left_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_santa2_right' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa2_right_stub.vhdl:5' bound to instance 'L8' of component 'blk_mem_santa2_right' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:221]
INFO: [Synth 8-638] synthesizing module 'blk_mem_santa2_right' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa2_right_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_santa2_back' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa2_back_stub.vhdl:5' bound to instance 'L9' of component 'blk_mem_santa2_back' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:227]
INFO: [Synth 8-638] synthesizing module 'blk_mem_santa2_back' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_santa2_back_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_snowball' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_snowball_stub.vhdl:5' bound to instance 'L10' of component 'blk_mem_snowball' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:233]
INFO: [Synth 8-638] synthesizing module 'blk_mem_snowball' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_snowball_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_icecube' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_icecube_stub.vhdl:5' bound to instance 'L11' of component 'blk_mem_icecube' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:239]
INFO: [Synth 8-638] synthesizing module 'blk_mem_icecube' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_icecube_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_life' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_life_stub.vhdl:5' bound to instance 'L12' of component 'blk_mem_life' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:245]
INFO: [Synth 8-638] synthesizing module 'blk_mem_life' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/.Xil/Vivado-6064-LAPTOP-LCHRPCJC/realtime/blk_mem_life_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rom_sprites_mux' (5#1) [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:46]
INFO: [Synth 8-3491] module 'vga' declared at 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/imports/new/vga.vhd:21' bound to instance 'X4' of component 'vga' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:185]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/imports/new/vga.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'vga' (6#1) [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/imports/new/vga.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/top.vhd:50]
WARNING: [Synth 8-3331] design top has unconnected port spi_cc1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 803.379 ; gain = 245.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 803.379 ; gain = 245.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 803.379 ; gain = 245.348
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga/clk_vga_in_context.xdc] for cell 'X0'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga/clk_vga_in_context.xdc] for cell 'X0'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_player1/blk_mem_player1/blk_mem_player1_in_context.xdc] for cell 'X3/L2'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_player1/blk_mem_player1/blk_mem_player1_in_context.xdc] for cell 'X3/L2'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_player2/blk_mem_player2/blk_mem_player2_in_context.xdc] for cell 'X3/L6'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_player2/blk_mem_player2/blk_mem_player2_in_context.xdc] for cell 'X3/L6'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_snowball/blk_mem_snowball/blk_mem_snowball_in_context.xdc] for cell 'X3/L10'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_snowball/blk_mem_snowball/blk_mem_snowball_in_context.xdc] for cell 'X3/L10'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_bg_1/blk_mem_bg/blk_mem_bg_in_context.xdc] for cell 'X1/X0'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_bg_1/blk_mem_bg/blk_mem_bg_in_context.xdc] for cell 'X1/X0'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_icecube/blk_mem_icecube/blk_mem_icecube_in_context.xdc] for cell 'X3/L11'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_icecube/blk_mem_icecube/blk_mem_icecube_in_context.xdc] for cell 'X3/L11'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa1_right/blk_mem_santa1_right/blk_mem_santa1_right_in_context.xdc] for cell 'X3/L4'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa1_right/blk_mem_santa1_right/blk_mem_santa1_right_in_context.xdc] for cell 'X3/L4'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa1_left/blk_mem_santa1_left/blk_mem_santa1_left_in_context.xdc] for cell 'X3/L3'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa1_left/blk_mem_santa1_left/blk_mem_santa1_left_in_context.xdc] for cell 'X3/L3'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa1_back/blk_mem_santa1_back/blk_mem_santa1_back_in_context.xdc] for cell 'X3/L5'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa1_back/blk_mem_santa1_back/blk_mem_santa1_back_in_context.xdc] for cell 'X3/L5'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa2_right/blk_mem_santa2_right/blk_mem_santa2_right_in_context.xdc] for cell 'X3/L8'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa2_right/blk_mem_santa2_right/blk_mem_santa2_right_in_context.xdc] for cell 'X3/L8'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa2_left/blk_mem_santa2_left/blk_mem_santa2_left_in_context.xdc] for cell 'X3/L7'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa2_left/blk_mem_santa2_left/blk_mem_santa2_left_in_context.xdc] for cell 'X3/L7'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa2_back/blk_mem_santa2_back/blk_mem_santa2_back_in_context.xdc] for cell 'X3/L9'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_santa2_back/blk_mem_santa2_back/blk_mem_santa2_back_in_context.xdc] for cell 'X3/L9'
Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_life/blk_mem_life/blk_mem_life_in_context.xdc] for cell 'X3/L12'
Finished Parsing XDC File [c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_life/blk_mem_life/blk_mem_life_in_context.xdc] for cell 'X3/L12'
Parsing XDC File [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/constrs_1/new/cnst.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/constrs_1/new/cnst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/constrs_1/new/cnst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 946.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 946.598 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X1/X0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X3/L10' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X3/L11' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X3/L12' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X3/L2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X3/L3' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X3/L4' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X3/L5' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X3/L6' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X3/L7' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X3/L8' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'X3/L9' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 949.613 ; gain = 391.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 949.613 ; gain = 391.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga/clk_vga_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga/clk_vga_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for X0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X3/L2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X3/L6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X3/L10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X1/X0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X3/L11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X3/L4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X3/L3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X3/L5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X3/L8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X3/L7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X3/L9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for X3/L12. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 949.613 ; gain = 391.582
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "array_sprites[0][h]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 's_rom_address_reg' and it is trimmed from '15' to '12' bits. [C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.srcs/sources_1/new/rom_sprites_mux.vhd:188]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 949.613 ; gain = 391.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 23    
	   3 Input     11 Bit       Adders := 44    
	   2 Input     11 Bit       Adders := 28    
	   2 Input     10 Bit       Adders := 62    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 24    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 92    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 70    
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  23 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  23 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 94    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module spi0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module engine 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 44    
	   2 Input     11 Bit       Adders := 28    
	   2 Input     10 Bit       Adders := 60    
+---Registers : 
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 88    
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module rom_sprites 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 23    
+---Registers : 
	               16 Bit    Registers := 24    
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 70    
	   2 Input     15 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  23 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 69    
Module rom_sprites_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP bg_address_reg, operation Mode is: (C'+(A:0x32)*B2)'.
DSP Report: register bg_y_reg is absorbed into DSP bg_address_reg.
DSP Report: register bg_x_reg is absorbed into DSP bg_address_reg.
DSP Report: register bg_address_reg is absorbed into DSP bg_address_reg.
DSP Report: operator bg_address0 is absorbed into DSP bg_address_reg.
DSP Report: operator bg_address1 is absorbed into DSP bg_address_reg.
WARNING: [Synth 8-3331] design top has unconnected port spi_cc1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 969.277 ; gain = 411.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------+---------------+----------------+
|Module Name | RTL Object            | Depth x Width | Implemented As | 
+------------+-----------------------+---------------+----------------+
|rom_sprites | array_sprites[0][rom] | 32x4          | LUT            | 
|rom_sprites | array_sprites[0][w]   | 32x6          | LUT            | 
|rom_sprites | array_sprites[0][rom] | 32x4          | LUT            | 
|rom_sprites | array_sprites[0][w]   | 32x6          | LUT            | 
+------------+-----------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|engine      | (C'+(A:0x32)*B2)' | 6      | 12     | 6      | -      | 12     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'X0/clk_out' to pin 'X0/bbstub_clk_out/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 969.277 ; gain = 411.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1216.883 ; gain = 658.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1216.883 ; gain = 658.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1216.883 ; gain = 658.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1216.883 ; gain = 658.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1216.883 ; gain = 658.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1216.883 ; gain = 658.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1216.883 ; gain = 658.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1216.883 ; gain = 658.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |clk_vga              |         1|
|2     |blk_mem_bg           |         1|
|3     |blk_mem_player1      |         1|
|4     |blk_mem_santa1_left  |         1|
|5     |blk_mem_santa1_right |         1|
|6     |blk_mem_santa1_back  |         1|
|7     |blk_mem_player2      |         1|
|8     |blk_mem_santa2_left  |         1|
|9     |blk_mem_santa2_right |         1|
|10    |blk_mem_santa2_back  |         1|
|11    |blk_mem_snowball     |         1|
|12    |blk_mem_icecube      |         1|
|13    |blk_mem_life         |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |blk_mem_bg_bbox_1           |     1|
|2     |blk_mem_icecube_bbox_11     |     1|
|3     |blk_mem_life_bbox_12        |     1|
|4     |blk_mem_player1_bbox_2      |     1|
|5     |blk_mem_player2_bbox_6      |     1|
|6     |blk_mem_santa1_back_bbox_5  |     1|
|7     |blk_mem_santa1_left_bbox_3  |     1|
|8     |blk_mem_santa1_right_bbox_4 |     1|
|9     |blk_mem_santa2_back_bbox_9  |     1|
|10    |blk_mem_santa2_left_bbox_7  |     1|
|11    |blk_mem_santa2_right_bbox_8 |     1|
|12    |blk_mem_snowball_bbox_10    |     1|
|13    |clk_vga_bbox_0              |     1|
|14    |CARRY4                      |   515|
|15    |DSP48E1                     |     1|
|16    |LUT1                        |    79|
|17    |LUT2                        |   683|
|18    |LUT3                        |   529|
|19    |LUT4                        |   420|
|20    |LUT5                        |   710|
|21    |LUT6                        |   622|
|22    |FDCE                        |   405|
|23    |FDRE                        |  1080|
|24    |IBUF                        |     4|
|25    |OBUF                        |    14|
+------+----------------------------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |  5207|
|2     |  S0     |clk_sync        |    34|
|3     |  S1     |spi0            |   105|
|4     |  X1     |engine          |  3396|
|5     |  X2     |rom_sprites     |   544|
|6     |  X3     |rom_sprites_mux |   234|
|7     |  X4     |vga             |   533|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1216.883 ; gain = 658.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1216.883 ; gain = 512.617
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1216.883 ; gain = 658.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1216.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1216.883 ; gain = 904.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1216.883 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/RetroGame-FPGA/RetroGame-FPGA/Snowshot.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 17:09:57 2022...
