INFO-FLOW: Workspace /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1 opened at Fri Oct 18 05:35:02 +08 2024
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcvu9p-flga2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2L-e 
Execute       create_platform xcvu9p-flga2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2L-e'
Command       create_platform done; 1.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.15 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute       ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_interface -m_axi_alignment_byte_size 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_max_widen_bitwidth 512 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.87 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.53 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.87 seconds; current allocated memory: -937.109 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.422 MB.
INFO: [HLS 200-10] Analyzing design file './mmult.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ./mmult.cpp as C++
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang ./mmult.cpp -foptimization-record-file=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.cpp.clang.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute         set_directive_top mmult -name=mmult 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/clang.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/.systemc_flag -fix-errors /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/all.directive.json -fix-errors /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp.clang.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.pp.0.cpp.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.26 seconds; current allocated memory: 251.945 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.g.bc -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.0.bc > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.77 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.77 sec.
Execute         run_link_or_opt -opt -out /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult -reflow-float-conversion -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.6 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.61 sec.
Execute         run_link_or_opt -out /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mmult -mllvm -hls-db-dir -mllvm /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 3.77 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'systolic2' is marked as complete unroll implied by the pipeline pragma (./mmult.cpp:154:9)
INFO: [HLS 214-291] Loop 'systolic3' is marked as complete unroll implied by the pipeline pragma (./mmult.cpp:156:13)
INFO: [HLS 214-186] Unrolling loop 'systolic2' (./mmult.cpp:154:9) in function 'mmult' completely with a factor of 16 (./mmult.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (./mmult.cpp:156:13) in function 'mmult' completely with a factor of 16 (./mmult.cpp:61:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 1. (./mmult.cpp:92:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 2. (./mmult.cpp:95:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./mmult.cpp:98:6)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'work_id_out_stream' with compact=bit mode in 32-bits (./mmult.cpp:61:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'systolic'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./mmult.cpp:104:5)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'systolic'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./mmult.cpp:108:5)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 512 has been inferred on bundle 'systolic'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./mmult.cpp:176:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.07 seconds. CPU system time: 0.24 seconds. Elapsed time: 10.33 seconds; current allocated memory: 261.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 261.898 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mmult -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.0.bc -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 2.22 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.22 seconds; current allocated memory: 281.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.1.bc -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 2.38 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.4 seconds. CPU system time: 0 seconds. Elapsed time: 2.42 seconds; current allocated memory: 285.113 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.g.1.bc to /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.o.1.bc -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
Command           transform done; 4.31 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./mmult.cpp:150:14) in function 'mmult'... converting 1025 basic blocks.
Command           transform done; 0.37 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.68 seconds; current allocated memory: 337.375 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.o.2.bc -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'localB' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.15' 
Command           transform done; 0.35 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 362.426 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 9.68 sec.
Command       elaborate done; 20.27 sec.
Execute       ap_eval exec zip -j /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
Execute         ap_set_top_model mmult 
Execute         get_model_list mmult -filter all-wo-channel -topdown 
Execute         preproc_iomode -model mmult 
Execute         preproc_iomode -model mmult_Pipeline_4 
Execute         preproc_iomode -model mmult_Pipeline_systolic1 
Execute         preproc_iomode -model mmult_Pipeline_2 
Execute         preproc_iomode -model mmult_Pipeline_1 
Execute         get_model_list mmult -filter all-wo-channel 
INFO-FLOW: Model list for configure: mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_systolic1 mmult_Pipeline_4 mmult
INFO-FLOW: Configuring Module : mmult_Pipeline_1 ...
Execute         set_default_model mmult_Pipeline_1 
Execute         apply_spec_resource_limit mmult_Pipeline_1 
INFO-FLOW: Configuring Module : mmult_Pipeline_2 ...
Execute         set_default_model mmult_Pipeline_2 
Execute         apply_spec_resource_limit mmult_Pipeline_2 
INFO-FLOW: Configuring Module : mmult_Pipeline_systolic1 ...
Execute         set_default_model mmult_Pipeline_systolic1 
Execute         apply_spec_resource_limit mmult_Pipeline_systolic1 
INFO-FLOW: Configuring Module : mmult_Pipeline_4 ...
Execute         set_default_model mmult_Pipeline_4 
Execute         apply_spec_resource_limit mmult_Pipeline_4 
INFO-FLOW: Configuring Module : mmult ...
Execute         set_default_model mmult 
Execute         apply_spec_resource_limit mmult 
INFO-FLOW: Model list for preprocess: mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_systolic1 mmult_Pipeline_4 mmult
INFO-FLOW: Preprocessing Module: mmult_Pipeline_1 ...
Execute         set_default_model mmult_Pipeline_1 
Execute         cdfg_preprocess -model mmult_Pipeline_1 
Execute         rtl_gen_preprocess mmult_Pipeline_1 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_2 ...
Execute         set_default_model mmult_Pipeline_2 
Execute         cdfg_preprocess -model mmult_Pipeline_2 
Execute         rtl_gen_preprocess mmult_Pipeline_2 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_systolic1 ...
Execute         set_default_model mmult_Pipeline_systolic1 
Execute         cdfg_preprocess -model mmult_Pipeline_systolic1 
Command         cdfg_preprocess done; 0.43 sec.
Execute         rtl_gen_preprocess mmult_Pipeline_systolic1 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_4 ...
Execute         set_default_model mmult_Pipeline_4 
Execute         cdfg_preprocess -model mmult_Pipeline_4 
Execute         rtl_gen_preprocess mmult_Pipeline_4 
INFO-FLOW: Preprocessing Module: mmult ...
Execute         set_default_model mmult 
Execute         cdfg_preprocess -model mmult 
Execute         rtl_gen_preprocess mmult 
INFO-FLOW: Model list for synthesis: mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_systolic1 mmult_Pipeline_4 mmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mmult_Pipeline_1 
Execute         schedule -model mmult_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 362.426 MB.
Execute         syn_report -verbosereport -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_1.
Execute         set_default_model mmult_Pipeline_1 
Execute         bind -model mmult_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 362.426 MB.
Execute         syn_report -verbosereport -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mmult_Pipeline_2 
Execute         schedule -model mmult_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 362.426 MB.
Execute         syn_report -verbosereport -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_2.
Execute         set_default_model mmult_Pipeline_2 
Execute         bind -model mmult_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 362.426 MB.
Execute         syn_report -verbosereport -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mmult_Pipeline_systolic1 
Execute         schedule -model mmult_Pipeline_systolic1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 363.688 MB.
Execute         syn_report -verbosereport -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_systolic1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.76 sec.
Execute         db_write -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_systolic1.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_systolic1.
Execute         set_default_model mmult_Pipeline_systolic1 
Execute         bind -model mmult_Pipeline_systolic1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.8 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.65 seconds; current allocated memory: 363.688 MB.
Execute         syn_report -verbosereport -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_systolic1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.39 sec.
Execute         db_write -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_systolic1.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding mmult_Pipeline_systolic1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mmult_Pipeline_4 
Execute         schedule -model mmult_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.87 seconds; current allocated memory: 363.688 MB.
Execute         syn_report -verbosereport -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_4.
Execute         set_default_model mmult_Pipeline_4 
Execute         bind -model mmult_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 363.688 MB.
Execute         syn_report -verbosereport -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mmult 
Execute         schedule -model mmult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 363.688 MB.
Execute         syn_report -verbosereport -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.sched.adb -f 
INFO-FLOW: Finish scheduling mmult.
Execute         set_default_model mmult 
Execute         bind -model mmult 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.93 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 363.688 MB.
Execute         syn_report -verbosereport -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.96 sec.
Execute         db_write -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.bind.adb -f 
INFO-FLOW: Finish binding mmult.
Execute         get_model_list mmult -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess mmult_Pipeline_1 
Execute         rtl_gen_preprocess mmult_Pipeline_2 
Execute         rtl_gen_preprocess mmult_Pipeline_systolic1 
Execute         rtl_gen_preprocess mmult_Pipeline_4 
Execute         rtl_gen_preprocess mmult 
INFO-FLOW: Model list for RTL generation: mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_systolic1 mmult_Pipeline_4 mmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model mmult_Pipeline_1 -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_systolic_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.04 seconds; current allocated memory: 363.688 MB.
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute         gen_rtl mmult_Pipeline_1 -style xilinx -f -lang vhdl -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/vhdl/mmult_mmult_Pipeline_1 
Execute         gen_rtl mmult_Pipeline_1 -style xilinx -f -lang vlog -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/verilog/mmult_mmult_Pipeline_1 
Execute         syn_report -csynth -model mmult_Pipeline_1 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/mmult_Pipeline_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model mmult_Pipeline_1 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/mmult_Pipeline_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model mmult_Pipeline_1 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model mmult_Pipeline_1 -f -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_1.adb 
Execute         db_write -model mmult_Pipeline_1 -bindview -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info mmult_Pipeline_1 -p /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model mmult_Pipeline_2 -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_systolic_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 364.965 MB.
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute         gen_rtl mmult_Pipeline_2 -style xilinx -f -lang vhdl -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/vhdl/mmult_mmult_Pipeline_2 
Execute         gen_rtl mmult_Pipeline_2 -style xilinx -f -lang vlog -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/verilog/mmult_mmult_Pipeline_2 
Execute         syn_report -csynth -model mmult_Pipeline_2 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/mmult_Pipeline_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model mmult_Pipeline_2 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/mmult_Pipeline_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model mmult_Pipeline_2 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model mmult_Pipeline_2 -f -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_2.adb 
Execute         db_write -model mmult_Pipeline_2 -bindview -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info mmult_Pipeline_2 -p /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model mmult_Pipeline_systolic1 -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_systolic1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_systolic1' pipeline 'systolic1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_systolic1' is 8196 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_systolic1'.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 386.320 MB.
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute         gen_rtl mmult_Pipeline_systolic1 -style xilinx -f -lang vhdl -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/vhdl/mmult_mmult_Pipeline_systolic1 
Execute         gen_rtl mmult_Pipeline_systolic1 -style xilinx -f -lang vlog -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/verilog/mmult_mmult_Pipeline_systolic1 
Execute         syn_report -csynth -model mmult_Pipeline_systolic1 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/mmult_Pipeline_systolic1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.23 sec.
Execute         syn_report -rtlxml -model mmult_Pipeline_systolic1 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/mmult_Pipeline_systolic1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.6 sec.
Execute         syn_report -verbosereport -model mmult_Pipeline_systolic1 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_systolic1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.01 sec.
Execute         db_write -model mmult_Pipeline_systolic1 -f -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_systolic1.adb 
Command         db_write done; 0.71 sec.
Execute         db_write -model mmult_Pipeline_systolic1 -bindview -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.46 sec.
Execute         gen_tb_info mmult_Pipeline_systolic1 -p /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_systolic1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model mmult_Pipeline_4 -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_systolic_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.54 seconds; current allocated memory: 424.613 MB.
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute         gen_rtl mmult_Pipeline_4 -style xilinx -f -lang vhdl -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/vhdl/mmult_mmult_Pipeline_4 
Execute         gen_rtl mmult_Pipeline_4 -style xilinx -f -lang vlog -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/verilog/mmult_mmult_Pipeline_4 
Execute         syn_report -csynth -model mmult_Pipeline_4 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/mmult_Pipeline_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model mmult_Pipeline_4 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/mmult_Pipeline_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model mmult_Pipeline_4 -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model mmult_Pipeline_4 -f -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_4.adb 
Execute         db_write -model mmult_Pipeline_4 -bindview -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info mmult_Pipeline_4 -p /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model mmult -top_prefix  -sub_prefix mmult_ -mg_file /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/systolic' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/work_id_out_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_row' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_col' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b_col' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/work_id' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 433.082 MB.
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute         gen_rtl mmult -istop -style xilinx -f -lang vhdl -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/vhdl/mmult 
Command         gen_rtl done; 0.33 sec.
Execute         gen_rtl mmult -istop -style xilinx -f -lang vlog -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/verilog/mmult 
Command         gen_rtl done; 0.18 sec.
Execute         syn_report -csynth -model mmult -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/mmult_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model mmult -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/mmult_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model mmult -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.12 sec.
Execute         db_write -model mmult -f -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.adb 
Command         db_write done; 0.2 sec.
Execute         db_write -model mmult -bindview -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info mmult -p /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult 
Execute         export_constraint_db -f -tool general -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.constraint.tcl 
Execute         syn_report -designview -model mmult -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.design.xml 
Command         syn_report done; 1.6 sec.
Execute         syn_report -csynthDesign -model mmult -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model mmult -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model mmult -o /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks mmult 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain mmult 
INFO-FLOW: Model list for RTL component generation: mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_systolic1 mmult_Pipeline_4 mmult
INFO-FLOW: Handling components in module [mmult_Pipeline_1] ... 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_Pipeline_2] ... 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_Pipeline_systolic1] ... 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_systolic1.compgen.tcl 
INFO-FLOW: Found component mmult_mul_32s_32s_32_2_1.
INFO-FLOW: Append model mmult_mul_32s_32s_32_2_1
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_Pipeline_4] ... 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component mmult_mux_164_32_1_1.
INFO-FLOW: Append model mmult_mux_164_32_1_1
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult] ... 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.compgen.tcl 
INFO-FLOW: Found component mmult_localA_RAM_AUTO_1R1W.
INFO-FLOW: Append model mmult_localA_RAM_AUTO_1R1W
INFO-FLOW: Found component mmult_systolic_m_axi.
INFO-FLOW: Append model mmult_systolic_m_axi
INFO-FLOW: Append model mmult_Pipeline_1
INFO-FLOW: Append model mmult_Pipeline_2
INFO-FLOW: Append model mmult_Pipeline_systolic1
INFO-FLOW: Append model mmult_Pipeline_4
INFO-FLOW: Append model mmult
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mmult_flow_control_loop_pipe_sequential_init mmult_flow_control_loop_pipe_sequential_init mmult_mul_32s_32s_32_2_1 mmult_flow_control_loop_pipe_sequential_init mmult_mux_164_32_1_1 mmult_flow_control_loop_pipe_sequential_init mmult_localA_RAM_AUTO_1R1W mmult_systolic_m_axi mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_systolic1 mmult_Pipeline_4 mmult
INFO-FLOW: Generating /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_mux_164_32_1_1
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_localA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mmult_systolic_m_axi
INFO-FLOW: To file: write model mmult_Pipeline_1
INFO-FLOW: To file: write model mmult_Pipeline_2
INFO-FLOW: To file: write model mmult_Pipeline_systolic1
INFO-FLOW: To file: write model mmult_Pipeline_4
INFO-FLOW: To file: write model mmult
INFO-FLOW: Generating /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/vhdl' dstVlogDir='/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/vlog' tclDir='/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db' modelList='mmult_flow_control_loop_pipe_sequential_init
mmult_flow_control_loop_pipe_sequential_init
mmult_mul_32s_32s_32_2_1
mmult_flow_control_loop_pipe_sequential_init
mmult_mux_164_32_1_1
mmult_flow_control_loop_pipe_sequential_init
mmult_localA_RAM_AUTO_1R1W
mmult_systolic_m_axi
mmult_Pipeline_1
mmult_Pipeline_2
mmult_Pipeline_systolic1
mmult_Pipeline_4
mmult
' expOnly='0'
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_1.compgen.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_2.compgen.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_systolic1.compgen.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_4.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'mmult_localA_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.17 seconds; current allocated memory: 444.934 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mmult_flow_control_loop_pipe_sequential_init
mmult_flow_control_loop_pipe_sequential_init
mmult_mul_32s_32s_32_2_1
mmult_flow_control_loop_pipe_sequential_init
mmult_mux_164_32_1_1
mmult_flow_control_loop_pipe_sequential_init
mmult_localA_RAM_AUTO_1R1W
mmult_systolic_m_axi
mmult_Pipeline_1
mmult_Pipeline_2
mmult_Pipeline_systolic1
mmult_Pipeline_4
mmult
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_1.tbgen.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_2.tbgen.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_systolic1.tbgen.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult_Pipeline_4.tbgen.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/mmult.constraint.tcl 
Execute         sc_get_clocks mmult 
Execute         source /home/gexl/Desktop/test/RecoNIC/shell/compute/lookside/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME systolic_m_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME systolic DSP 0 BRAM 30 URAM 0}' bind_report_dict='TOP mmult DATA {mmult {DEPTH 1 CHILDREN {mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_systolic1 mmult_Pipeline_4} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_U SOURCE ./mmult.cpp:92 VARIABLE localA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_1_U SOURCE ./mmult.cpp:92 VARIABLE localA_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_2_U SOURCE ./mmult.cpp:92 VARIABLE localA_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_3_U SOURCE ./mmult.cpp:92 VARIABLE localA_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_4_U SOURCE ./mmult.cpp:92 VARIABLE localA_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_5_U SOURCE ./mmult.cpp:92 VARIABLE localA_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_6_U SOURCE ./mmult.cpp:92 VARIABLE localA_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_7_U SOURCE ./mmult.cpp:92 VARIABLE localA_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_8_U SOURCE ./mmult.cpp:92 VARIABLE localA_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_9_U SOURCE ./mmult.cpp:92 VARIABLE localA_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_10_U SOURCE ./mmult.cpp:92 VARIABLE localA_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_11_U SOURCE ./mmult.cpp:92 VARIABLE localA_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_12_U SOURCE ./mmult.cpp:92 VARIABLE localA_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_13_U SOURCE ./mmult.cpp:92 VARIABLE localA_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_14_U SOURCE ./mmult.cpp:92 VARIABLE localA_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localA_15_U SOURCE ./mmult.cpp:92 VARIABLE localA_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_U SOURCE ./mmult.cpp:95 VARIABLE localB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_1_U SOURCE ./mmult.cpp:95 VARIABLE localB_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_2_U SOURCE ./mmult.cpp:95 VARIABLE localB_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_3_U SOURCE ./mmult.cpp:95 VARIABLE localB_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_4_U SOURCE ./mmult.cpp:95 VARIABLE localB_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_5_U SOURCE ./mmult.cpp:95 VARIABLE localB_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_6_U SOURCE ./mmult.cpp:95 VARIABLE localB_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_7_U SOURCE ./mmult.cpp:95 VARIABLE localB_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_8_U SOURCE ./mmult.cpp:95 VARIABLE localB_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_9_U SOURCE ./mmult.cpp:95 VARIABLE localB_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_10_U SOURCE ./mmult.cpp:95 VARIABLE localB_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_11_U SOURCE ./mmult.cpp:95 VARIABLE localB_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_12_U SOURCE ./mmult.cpp:95 VARIABLE localB_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_13_U SOURCE ./mmult.cpp:95 VARIABLE localB_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_14_U SOURCE ./mmult.cpp:95 VARIABLE localB_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME localB_15_U SOURCE ./mmult.cpp:95 VARIABLE localB_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 768 BRAM 30 URAM 0}} mmult_Pipeline_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_379_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_Pipeline_2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_379_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_Pipeline_systolic1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_4114_p2 SOURCE ./mmult.cpp:150 VARIABLE add_ln150 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U37 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_fu_6190_p2 SOURCE ./mmult.cpp:165 VARIABLE result LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U38 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_1 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_512_fu_6202_p2 SOURCE ./mmult.cpp:165 VARIABLE result_512 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U39 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_2 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_513_fu_6214_p2 SOURCE ./mmult.cpp:165 VARIABLE result_513 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U40 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_3 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_514_fu_6226_p2 SOURCE ./mmult.cpp:165 VARIABLE result_514 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U41 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_4 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_515_fu_6238_p2 SOURCE ./mmult.cpp:165 VARIABLE result_515 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U42 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_5 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_516_fu_6250_p2 SOURCE ./mmult.cpp:165 VARIABLE result_516 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U43 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_6 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_517_fu_6262_p2 SOURCE ./mmult.cpp:165 VARIABLE result_517 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U44 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_7 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_518_fu_6274_p2 SOURCE ./mmult.cpp:165 VARIABLE result_518 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U45 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_8 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_519_fu_6286_p2 SOURCE ./mmult.cpp:165 VARIABLE result_519 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U46 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_9 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_520_fu_6298_p2 SOURCE ./mmult.cpp:165 VARIABLE result_520 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U47 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_10 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_521_fu_6310_p2 SOURCE ./mmult.cpp:165 VARIABLE result_521 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U48 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_11 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_522_fu_6322_p2 SOURCE ./mmult.cpp:165 VARIABLE result_522 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U49 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_12 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_523_fu_6334_p2 SOURCE ./mmult.cpp:165 VARIABLE result_523 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U50 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_13 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_524_fu_6346_p2 SOURCE ./mmult.cpp:165 VARIABLE result_524 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U51 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_14 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_525_fu_6358_p2 SOURCE ./mmult.cpp:165 VARIABLE result_525 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U52 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_15 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_526_fu_6370_p2 SOURCE ./mmult.cpp:165 VARIABLE result_526 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U53 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_16 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_527_fu_6382_p2 SOURCE ./mmult.cpp:165 VARIABLE result_527 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U54 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_17 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_528_fu_6394_p2 SOURCE ./mmult.cpp:165 VARIABLE result_528 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U55 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_18 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_529_fu_6406_p2 SOURCE ./mmult.cpp:165 VARIABLE result_529 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U56 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_19 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_530_fu_6418_p2 SOURCE ./mmult.cpp:165 VARIABLE result_530 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U57 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_20 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_531_fu_6430_p2 SOURCE ./mmult.cpp:165 VARIABLE result_531 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U58 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_21 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_532_fu_6442_p2 SOURCE ./mmult.cpp:165 VARIABLE result_532 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U59 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_22 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_533_fu_6454_p2 SOURCE ./mmult.cpp:165 VARIABLE result_533 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U60 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_23 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_534_fu_6466_p2 SOURCE ./mmult.cpp:165 VARIABLE result_534 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U61 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_24 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_535_fu_6478_p2 SOURCE ./mmult.cpp:165 VARIABLE result_535 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U62 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_25 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_536_fu_6490_p2 SOURCE ./mmult.cpp:165 VARIABLE result_536 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U63 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_26 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_537_fu_6502_p2 SOURCE ./mmult.cpp:165 VARIABLE result_537 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U64 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_27 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_538_fu_6514_p2 SOURCE ./mmult.cpp:165 VARIABLE result_538 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U65 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_28 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_539_fu_6526_p2 SOURCE ./mmult.cpp:165 VARIABLE result_539 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U66 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_29 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_540_fu_6538_p2 SOURCE ./mmult.cpp:165 VARIABLE result_540 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U67 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_30 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_541_fu_6550_p2 SOURCE ./mmult.cpp:165 VARIABLE result_541 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U68 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_31 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_542_fu_6562_p2 SOURCE ./mmult.cpp:165 VARIABLE result_542 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U69 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_32 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_543_fu_6574_p2 SOURCE ./mmult.cpp:165 VARIABLE result_543 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U70 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_33 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_544_fu_6586_p2 SOURCE ./mmult.cpp:165 VARIABLE result_544 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U71 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_34 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_545_fu_6598_p2 SOURCE ./mmult.cpp:165 VARIABLE result_545 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U72 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_35 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_546_fu_6610_p2 SOURCE ./mmult.cpp:165 VARIABLE result_546 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U73 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_36 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_547_fu_6622_p2 SOURCE ./mmult.cpp:165 VARIABLE result_547 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U74 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_37 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_548_fu_6634_p2 SOURCE ./mmult.cpp:165 VARIABLE result_548 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U75 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_38 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_549_fu_6646_p2 SOURCE ./mmult.cpp:165 VARIABLE result_549 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U76 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_39 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_550_fu_6658_p2 SOURCE ./mmult.cpp:165 VARIABLE result_550 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U77 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_40 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_551_fu_6670_p2 SOURCE ./mmult.cpp:165 VARIABLE result_551 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U78 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_41 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_552_fu_6682_p2 SOURCE ./mmult.cpp:165 VARIABLE result_552 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U79 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_42 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_553_fu_6694_p2 SOURCE ./mmult.cpp:165 VARIABLE result_553 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U80 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_43 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_554_fu_6706_p2 SOURCE ./mmult.cpp:165 VARIABLE result_554 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U81 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_44 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_555_fu_6718_p2 SOURCE ./mmult.cpp:165 VARIABLE result_555 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U82 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_45 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_556_fu_6730_p2 SOURCE ./mmult.cpp:165 VARIABLE result_556 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U83 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_46 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_557_fu_6742_p2 SOURCE ./mmult.cpp:165 VARIABLE result_557 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U84 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_47 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_558_fu_6754_p2 SOURCE ./mmult.cpp:165 VARIABLE result_558 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U85 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_48 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_559_fu_6766_p2 SOURCE ./mmult.cpp:165 VARIABLE result_559 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U86 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_49 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_560_fu_6778_p2 SOURCE ./mmult.cpp:165 VARIABLE result_560 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U87 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_50 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_561_fu_6790_p2 SOURCE ./mmult.cpp:165 VARIABLE result_561 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U88 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_51 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_562_fu_6802_p2 SOURCE ./mmult.cpp:165 VARIABLE result_562 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U89 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_52 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_563_fu_6814_p2 SOURCE ./mmult.cpp:165 VARIABLE result_563 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U90 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_53 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_564_fu_6826_p2 SOURCE ./mmult.cpp:165 VARIABLE result_564 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U91 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_54 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_565_fu_6838_p2 SOURCE ./mmult.cpp:165 VARIABLE result_565 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U92 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_55 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_566_fu_6850_p2 SOURCE ./mmult.cpp:165 VARIABLE result_566 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U93 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_56 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_567_fu_6862_p2 SOURCE ./mmult.cpp:165 VARIABLE result_567 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U94 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_57 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_568_fu_6874_p2 SOURCE ./mmult.cpp:165 VARIABLE result_568 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U95 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_58 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_569_fu_6886_p2 SOURCE ./mmult.cpp:165 VARIABLE result_569 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U96 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_59 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_570_fu_6898_p2 SOURCE ./mmult.cpp:165 VARIABLE result_570 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U97 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_60 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_571_fu_6910_p2 SOURCE ./mmult.cpp:165 VARIABLE result_571 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U98 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_61 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_572_fu_6922_p2 SOURCE ./mmult.cpp:165 VARIABLE result_572 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U99 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_62 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_573_fu_6934_p2 SOURCE ./mmult.cpp:165 VARIABLE result_573 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U100 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_63 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_574_fu_6946_p2 SOURCE ./mmult.cpp:165 VARIABLE result_574 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U101 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_64 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_575_fu_6958_p2 SOURCE ./mmult.cpp:165 VARIABLE result_575 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U102 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_65 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_576_fu_6970_p2 SOURCE ./mmult.cpp:165 VARIABLE result_576 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U103 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_66 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_577_fu_6982_p2 SOURCE ./mmult.cpp:165 VARIABLE result_577 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U104 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_67 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_578_fu_6994_p2 SOURCE ./mmult.cpp:165 VARIABLE result_578 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U105 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_68 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_579_fu_7006_p2 SOURCE ./mmult.cpp:165 VARIABLE result_579 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U106 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_69 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_580_fu_7018_p2 SOURCE ./mmult.cpp:165 VARIABLE result_580 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U107 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_70 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_581_fu_7030_p2 SOURCE ./mmult.cpp:165 VARIABLE result_581 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U108 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_71 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_582_fu_7042_p2 SOURCE ./mmult.cpp:165 VARIABLE result_582 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U109 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_72 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_583_fu_7054_p2 SOURCE ./mmult.cpp:165 VARIABLE result_583 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U110 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_73 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_584_fu_7066_p2 SOURCE ./mmult.cpp:165 VARIABLE result_584 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U111 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_74 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_585_fu_7078_p2 SOURCE ./mmult.cpp:165 VARIABLE result_585 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U112 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_75 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_586_fu_7090_p2 SOURCE ./mmult.cpp:165 VARIABLE result_586 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U113 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_76 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_587_fu_7102_p2 SOURCE ./mmult.cpp:165 VARIABLE result_587 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U114 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_77 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_588_fu_7114_p2 SOURCE ./mmult.cpp:165 VARIABLE result_588 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U115 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_78 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_589_fu_7126_p2 SOURCE ./mmult.cpp:165 VARIABLE result_589 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U116 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_79 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_590_fu_7138_p2 SOURCE ./mmult.cpp:165 VARIABLE result_590 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U117 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_80 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_591_fu_7150_p2 SOURCE ./mmult.cpp:165 VARIABLE result_591 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U118 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_81 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_592_fu_7162_p2 SOURCE ./mmult.cpp:165 VARIABLE result_592 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U119 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_82 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_593_fu_7174_p2 SOURCE ./mmult.cpp:165 VARIABLE result_593 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U120 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_83 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_594_fu_7186_p2 SOURCE ./mmult.cpp:165 VARIABLE result_594 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U121 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_84 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_595_fu_7198_p2 SOURCE ./mmult.cpp:165 VARIABLE result_595 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U122 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_85 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_596_fu_7210_p2 SOURCE ./mmult.cpp:165 VARIABLE result_596 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U123 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_86 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_597_fu_7222_p2 SOURCE ./mmult.cpp:165 VARIABLE result_597 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U124 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_87 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_598_fu_7234_p2 SOURCE ./mmult.cpp:165 VARIABLE result_598 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U125 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_88 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_599_fu_7246_p2 SOURCE ./mmult.cpp:165 VARIABLE result_599 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U126 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_89 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_600_fu_7258_p2 SOURCE ./mmult.cpp:165 VARIABLE result_600 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U127 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_90 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_601_fu_7270_p2 SOURCE ./mmult.cpp:165 VARIABLE result_601 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U128 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_91 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_602_fu_7282_p2 SOURCE ./mmult.cpp:165 VARIABLE result_602 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U129 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_92 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_603_fu_7294_p2 SOURCE ./mmult.cpp:165 VARIABLE result_603 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U130 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_93 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_604_fu_7306_p2 SOURCE ./mmult.cpp:165 VARIABLE result_604 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U131 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_94 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_605_fu_7318_p2 SOURCE ./mmult.cpp:165 VARIABLE result_605 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U132 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_95 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_606_fu_7330_p2 SOURCE ./mmult.cpp:165 VARIABLE result_606 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U133 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_96 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_607_fu_7342_p2 SOURCE ./mmult.cpp:165 VARIABLE result_607 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U134 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_97 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_608_fu_7354_p2 SOURCE ./mmult.cpp:165 VARIABLE result_608 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U135 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_98 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_609_fu_7366_p2 SOURCE ./mmult.cpp:165 VARIABLE result_609 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U136 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_99 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_610_fu_7378_p2 SOURCE ./mmult.cpp:165 VARIABLE result_610 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U137 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_100 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_611_fu_7390_p2 SOURCE ./mmult.cpp:165 VARIABLE result_611 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U138 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_101 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_612_fu_7402_p2 SOURCE ./mmult.cpp:165 VARIABLE result_612 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U139 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_102 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_613_fu_7414_p2 SOURCE ./mmult.cpp:165 VARIABLE result_613 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U140 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_103 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_614_fu_7426_p2 SOURCE ./mmult.cpp:165 VARIABLE result_614 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U141 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_104 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_615_fu_7438_p2 SOURCE ./mmult.cpp:165 VARIABLE result_615 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U142 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_105 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_616_fu_7450_p2 SOURCE ./mmult.cpp:165 VARIABLE result_616 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U143 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_106 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_617_fu_7462_p2 SOURCE ./mmult.cpp:165 VARIABLE result_617 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U144 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_107 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_618_fu_7474_p2 SOURCE ./mmult.cpp:165 VARIABLE result_618 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U145 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_108 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_619_fu_7486_p2 SOURCE ./mmult.cpp:165 VARIABLE result_619 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U146 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_109 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_620_fu_7498_p2 SOURCE ./mmult.cpp:165 VARIABLE result_620 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U147 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_110 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_621_fu_7510_p2 SOURCE ./mmult.cpp:165 VARIABLE result_621 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U148 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_111 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_622_fu_7522_p2 SOURCE ./mmult.cpp:165 VARIABLE result_622 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U149 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_112 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_623_fu_7534_p2 SOURCE ./mmult.cpp:165 VARIABLE result_623 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U150 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_113 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_624_fu_7546_p2 SOURCE ./mmult.cpp:165 VARIABLE result_624 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U151 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_114 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_625_fu_7558_p2 SOURCE ./mmult.cpp:165 VARIABLE result_625 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U152 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_115 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_626_fu_7570_p2 SOURCE ./mmult.cpp:165 VARIABLE result_626 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U153 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_116 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_627_fu_7582_p2 SOURCE ./mmult.cpp:165 VARIABLE result_627 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U154 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_117 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_628_fu_7594_p2 SOURCE ./mmult.cpp:165 VARIABLE result_628 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U155 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_118 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_629_fu_7606_p2 SOURCE ./mmult.cpp:165 VARIABLE result_629 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U156 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_119 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_630_fu_7618_p2 SOURCE ./mmult.cpp:165 VARIABLE result_630 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U157 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_120 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_631_fu_7630_p2 SOURCE ./mmult.cpp:165 VARIABLE result_631 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U158 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_121 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_632_fu_7642_p2 SOURCE ./mmult.cpp:165 VARIABLE result_632 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U159 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_122 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_633_fu_7654_p2 SOURCE ./mmult.cpp:165 VARIABLE result_633 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U160 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_123 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_634_fu_7666_p2 SOURCE ./mmult.cpp:165 VARIABLE result_634 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U161 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_124 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_635_fu_7678_p2 SOURCE ./mmult.cpp:165 VARIABLE result_635 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U162 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_125 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_636_fu_7690_p2 SOURCE ./mmult.cpp:165 VARIABLE result_636 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U163 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_126 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_637_fu_7702_p2 SOURCE ./mmult.cpp:165 VARIABLE result_637 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U164 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_127 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_638_fu_7714_p2 SOURCE ./mmult.cpp:165 VARIABLE result_638 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U165 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_128 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_639_fu_7726_p2 SOURCE ./mmult.cpp:165 VARIABLE result_639 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U166 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_129 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_640_fu_7738_p2 SOURCE ./mmult.cpp:165 VARIABLE result_640 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U167 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_130 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_641_fu_7750_p2 SOURCE ./mmult.cpp:165 VARIABLE result_641 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U168 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_131 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_642_fu_7762_p2 SOURCE ./mmult.cpp:165 VARIABLE result_642 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U169 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_132 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_643_fu_7774_p2 SOURCE ./mmult.cpp:165 VARIABLE result_643 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U170 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_133 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_644_fu_7786_p2 SOURCE ./mmult.cpp:165 VARIABLE result_644 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U171 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_134 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_645_fu_7798_p2 SOURCE ./mmult.cpp:165 VARIABLE result_645 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U172 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_135 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_646_fu_7810_p2 SOURCE ./mmult.cpp:165 VARIABLE result_646 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U173 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_136 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_647_fu_7822_p2 SOURCE ./mmult.cpp:165 VARIABLE result_647 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U174 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_137 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_648_fu_7834_p2 SOURCE ./mmult.cpp:165 VARIABLE result_648 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U175 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_138 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_649_fu_7846_p2 SOURCE ./mmult.cpp:165 VARIABLE result_649 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U176 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_139 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_650_fu_7858_p2 SOURCE ./mmult.cpp:165 VARIABLE result_650 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U177 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_140 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_651_fu_7870_p2 SOURCE ./mmult.cpp:165 VARIABLE result_651 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U178 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_141 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_652_fu_7882_p2 SOURCE ./mmult.cpp:165 VARIABLE result_652 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U179 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_142 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_653_fu_7894_p2 SOURCE ./mmult.cpp:165 VARIABLE result_653 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U180 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_143 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_654_fu_7906_p2 SOURCE ./mmult.cpp:165 VARIABLE result_654 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U181 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_144 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_655_fu_7918_p2 SOURCE ./mmult.cpp:165 VARIABLE result_655 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U182 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_145 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_656_fu_7930_p2 SOURCE ./mmult.cpp:165 VARIABLE result_656 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U183 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_146 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_657_fu_7942_p2 SOURCE ./mmult.cpp:165 VARIABLE result_657 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U184 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_147 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_658_fu_7954_p2 SOURCE ./mmult.cpp:165 VARIABLE result_658 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U185 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_148 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_659_fu_7966_p2 SOURCE ./mmult.cpp:165 VARIABLE result_659 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U186 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_149 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_660_fu_7978_p2 SOURCE ./mmult.cpp:165 VARIABLE result_660 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U187 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_150 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_661_fu_7990_p2 SOURCE ./mmult.cpp:165 VARIABLE result_661 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U188 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_151 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_662_fu_8002_p2 SOURCE ./mmult.cpp:165 VARIABLE result_662 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U189 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_152 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_663_fu_8014_p2 SOURCE ./mmult.cpp:165 VARIABLE result_663 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U190 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_153 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_664_fu_8026_p2 SOURCE ./mmult.cpp:165 VARIABLE result_664 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U191 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_154 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_665_fu_8038_p2 SOURCE ./mmult.cpp:165 VARIABLE result_665 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U192 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_155 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_666_fu_8050_p2 SOURCE ./mmult.cpp:165 VARIABLE result_666 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U193 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_156 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_667_fu_8062_p2 SOURCE ./mmult.cpp:165 VARIABLE result_667 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U194 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_157 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_668_fu_8074_p2 SOURCE ./mmult.cpp:165 VARIABLE result_668 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U195 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_158 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_669_fu_8086_p2 SOURCE ./mmult.cpp:165 VARIABLE result_669 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U196 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_159 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_670_fu_8098_p2 SOURCE ./mmult.cpp:165 VARIABLE result_670 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U197 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_160 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_671_fu_8110_p2 SOURCE ./mmult.cpp:165 VARIABLE result_671 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U198 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_161 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_672_fu_8122_p2 SOURCE ./mmult.cpp:165 VARIABLE result_672 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U199 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_162 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_673_fu_8134_p2 SOURCE ./mmult.cpp:165 VARIABLE result_673 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U200 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_163 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_674_fu_8146_p2 SOURCE ./mmult.cpp:165 VARIABLE result_674 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U201 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_164 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_675_fu_8158_p2 SOURCE ./mmult.cpp:165 VARIABLE result_675 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U202 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_165 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_676_fu_8170_p2 SOURCE ./mmult.cpp:165 VARIABLE result_676 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U203 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_166 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_677_fu_8182_p2 SOURCE ./mmult.cpp:165 VARIABLE result_677 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U204 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_167 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_678_fu_8194_p2 SOURCE ./mmult.cpp:165 VARIABLE result_678 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U205 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_168 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_679_fu_8206_p2 SOURCE ./mmult.cpp:165 VARIABLE result_679 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U206 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_169 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_680_fu_8218_p2 SOURCE ./mmult.cpp:165 VARIABLE result_680 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U207 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_170 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_681_fu_8230_p2 SOURCE ./mmult.cpp:165 VARIABLE result_681 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U208 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_171 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_682_fu_8242_p2 SOURCE ./mmult.cpp:165 VARIABLE result_682 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U209 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_172 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_683_fu_8254_p2 SOURCE ./mmult.cpp:165 VARIABLE result_683 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U210 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_173 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_684_fu_8266_p2 SOURCE ./mmult.cpp:165 VARIABLE result_684 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U211 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_174 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_685_fu_8278_p2 SOURCE ./mmult.cpp:165 VARIABLE result_685 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U212 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_175 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_686_fu_8290_p2 SOURCE ./mmult.cpp:165 VARIABLE result_686 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U213 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_176 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_687_fu_8302_p2 SOURCE ./mmult.cpp:165 VARIABLE result_687 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U214 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_177 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_688_fu_8314_p2 SOURCE ./mmult.cpp:165 VARIABLE result_688 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U215 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_178 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_689_fu_8326_p2 SOURCE ./mmult.cpp:165 VARIABLE result_689 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U216 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_179 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_690_fu_8338_p2 SOURCE ./mmult.cpp:165 VARIABLE result_690 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U217 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_180 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_691_fu_8350_p2 SOURCE ./mmult.cpp:165 VARIABLE result_691 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U218 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_181 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_692_fu_8362_p2 SOURCE ./mmult.cpp:165 VARIABLE result_692 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U219 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_182 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_693_fu_8374_p2 SOURCE ./mmult.cpp:165 VARIABLE result_693 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U220 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_183 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_694_fu_8386_p2 SOURCE ./mmult.cpp:165 VARIABLE result_694 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U221 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_184 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_695_fu_8398_p2 SOURCE ./mmult.cpp:165 VARIABLE result_695 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U222 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_185 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_696_fu_8410_p2 SOURCE ./mmult.cpp:165 VARIABLE result_696 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U223 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_186 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_697_fu_8422_p2 SOURCE ./mmult.cpp:165 VARIABLE result_697 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U224 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_187 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_698_fu_8434_p2 SOURCE ./mmult.cpp:165 VARIABLE result_698 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U225 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_188 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_699_fu_8446_p2 SOURCE ./mmult.cpp:165 VARIABLE result_699 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U226 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_189 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_700_fu_8458_p2 SOURCE ./mmult.cpp:165 VARIABLE result_700 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U227 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_190 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_701_fu_8470_p2 SOURCE ./mmult.cpp:165 VARIABLE result_701 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U228 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_191 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_702_fu_8482_p2 SOURCE ./mmult.cpp:165 VARIABLE result_702 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U229 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_192 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_703_fu_8494_p2 SOURCE ./mmult.cpp:165 VARIABLE result_703 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U230 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_193 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_704_fu_8506_p2 SOURCE ./mmult.cpp:165 VARIABLE result_704 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U231 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_194 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_705_fu_8518_p2 SOURCE ./mmult.cpp:165 VARIABLE result_705 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U232 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_195 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_706_fu_8530_p2 SOURCE ./mmult.cpp:165 VARIABLE result_706 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U233 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_196 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_707_fu_8542_p2 SOURCE ./mmult.cpp:165 VARIABLE result_707 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U234 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_197 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_708_fu_8554_p2 SOURCE ./mmult.cpp:165 VARIABLE result_708 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U235 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_198 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_709_fu_8566_p2 SOURCE ./mmult.cpp:165 VARIABLE result_709 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U236 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_199 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_710_fu_8578_p2 SOURCE ./mmult.cpp:165 VARIABLE result_710 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U237 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_200 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_711_fu_8590_p2 SOURCE ./mmult.cpp:165 VARIABLE result_711 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U238 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_201 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_712_fu_8602_p2 SOURCE ./mmult.cpp:165 VARIABLE result_712 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U239 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_202 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_713_fu_8614_p2 SOURCE ./mmult.cpp:165 VARIABLE result_713 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U240 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_203 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_714_fu_8626_p2 SOURCE ./mmult.cpp:165 VARIABLE result_714 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U241 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_204 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_715_fu_8638_p2 SOURCE ./mmult.cpp:165 VARIABLE result_715 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U242 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_205 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_716_fu_8650_p2 SOURCE ./mmult.cpp:165 VARIABLE result_716 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U243 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_206 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_717_fu_8662_p2 SOURCE ./mmult.cpp:165 VARIABLE result_717 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U244 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_207 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_718_fu_8674_p2 SOURCE ./mmult.cpp:165 VARIABLE result_718 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U245 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_208 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_719_fu_8686_p2 SOURCE ./mmult.cpp:165 VARIABLE result_719 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U246 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_209 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_720_fu_8698_p2 SOURCE ./mmult.cpp:165 VARIABLE result_720 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U247 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_210 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_721_fu_8710_p2 SOURCE ./mmult.cpp:165 VARIABLE result_721 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U248 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_211 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_722_fu_8722_p2 SOURCE ./mmult.cpp:165 VARIABLE result_722 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U249 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_212 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_723_fu_8734_p2 SOURCE ./mmult.cpp:165 VARIABLE result_723 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U250 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_213 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_724_fu_8746_p2 SOURCE ./mmult.cpp:165 VARIABLE result_724 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U251 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_214 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_725_fu_8758_p2 SOURCE ./mmult.cpp:165 VARIABLE result_725 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U252 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_215 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_726_fu_8770_p2 SOURCE ./mmult.cpp:165 VARIABLE result_726 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U253 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_216 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_727_fu_8782_p2 SOURCE ./mmult.cpp:165 VARIABLE result_727 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U254 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_217 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_728_fu_8794_p2 SOURCE ./mmult.cpp:165 VARIABLE result_728 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U255 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_218 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_729_fu_8806_p2 SOURCE ./mmult.cpp:165 VARIABLE result_729 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U256 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_219 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_730_fu_8818_p2 SOURCE ./mmult.cpp:165 VARIABLE result_730 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U257 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_220 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_731_fu_8830_p2 SOURCE ./mmult.cpp:165 VARIABLE result_731 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U258 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_221 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_732_fu_8842_p2 SOURCE ./mmult.cpp:165 VARIABLE result_732 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U259 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_222 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_733_fu_8854_p2 SOURCE ./mmult.cpp:165 VARIABLE result_733 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U260 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_223 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_734_fu_8866_p2 SOURCE ./mmult.cpp:165 VARIABLE result_734 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U261 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_224 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_735_fu_8878_p2 SOURCE ./mmult.cpp:165 VARIABLE result_735 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U262 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_225 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_736_fu_8890_p2 SOURCE ./mmult.cpp:165 VARIABLE result_736 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U263 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_226 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_737_fu_8902_p2 SOURCE ./mmult.cpp:165 VARIABLE result_737 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U264 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_227 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_738_fu_8914_p2 SOURCE ./mmult.cpp:165 VARIABLE result_738 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U265 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_228 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_739_fu_8926_p2 SOURCE ./mmult.cpp:165 VARIABLE result_739 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U266 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_229 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_740_fu_8938_p2 SOURCE ./mmult.cpp:165 VARIABLE result_740 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U267 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_230 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_741_fu_8950_p2 SOURCE ./mmult.cpp:165 VARIABLE result_741 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U268 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_231 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_742_fu_8962_p2 SOURCE ./mmult.cpp:165 VARIABLE result_742 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U269 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_232 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_743_fu_8974_p2 SOURCE ./mmult.cpp:165 VARIABLE result_743 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U270 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_233 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_744_fu_8986_p2 SOURCE ./mmult.cpp:165 VARIABLE result_744 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U271 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_234 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_745_fu_8998_p2 SOURCE ./mmult.cpp:165 VARIABLE result_745 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U272 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_235 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_746_fu_9010_p2 SOURCE ./mmult.cpp:165 VARIABLE result_746 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U273 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_236 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_747_fu_9022_p2 SOURCE ./mmult.cpp:165 VARIABLE result_747 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U274 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_237 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_748_fu_9034_p2 SOURCE ./mmult.cpp:165 VARIABLE result_748 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U275 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_238 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_749_fu_9046_p2 SOURCE ./mmult.cpp:165 VARIABLE result_749 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U276 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_239 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_750_fu_9058_p2 SOURCE ./mmult.cpp:165 VARIABLE result_750 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U277 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_240 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_751_fu_9070_p2 SOURCE ./mmult.cpp:165 VARIABLE result_751 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U278 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_241 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_752_fu_9082_p2 SOURCE ./mmult.cpp:165 VARIABLE result_752 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U279 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_242 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_753_fu_9094_p2 SOURCE ./mmult.cpp:165 VARIABLE result_753 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U280 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_243 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_754_fu_9106_p2 SOURCE ./mmult.cpp:165 VARIABLE result_754 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U281 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_244 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_755_fu_9118_p2 SOURCE ./mmult.cpp:165 VARIABLE result_755 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U282 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_245 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_756_fu_9130_p2 SOURCE ./mmult.cpp:165 VARIABLE result_756 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U283 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_246 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_757_fu_9142_p2 SOURCE ./mmult.cpp:165 VARIABLE result_757 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U284 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_247 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_758_fu_9154_p2 SOURCE ./mmult.cpp:165 VARIABLE result_758 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U285 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_248 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_759_fu_9166_p2 SOURCE ./mmult.cpp:165 VARIABLE result_759 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U286 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_249 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_760_fu_9178_p2 SOURCE ./mmult.cpp:165 VARIABLE result_760 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U287 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_250 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_761_fu_9190_p2 SOURCE ./mmult.cpp:165 VARIABLE result_761 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U288 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_251 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_762_fu_9202_p2 SOURCE ./mmult.cpp:165 VARIABLE result_762 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U289 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_252 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_763_fu_9214_p2 SOURCE ./mmult.cpp:165 VARIABLE result_763 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U290 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_253 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_764_fu_9226_p2 SOURCE ./mmult.cpp:165 VARIABLE result_764 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U291 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_254 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_765_fu_9238_p2 SOURCE ./mmult.cpp:165 VARIABLE result_765 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U292 SOURCE ./mmult.cpp:165 VARIABLE mul_ln165_255 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_766_fu_9250_p2 SOURCE ./mmult.cpp:165 VARIABLE result_766 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 768 BRAM 0 URAM 0}} mmult_Pipeline_4 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_2167_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 455.566 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
Execute         syn_report -model mmult -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 23.84 sec.
Command     csynth_design done; 44.13 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 43.29 seconds. CPU system time: 0.67 seconds. Elapsed time: 44.13 seconds; current allocated memory: 205.145 MB.
Execute     cleanup_all 
