{
  "module_name": "pinctrl-mt7629.c",
  "hash_id": "ed47ad473b8ea96e8a85cca854587e33f906c5ba1162cc8288d03490747eebc9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/mediatek/pinctrl-mt7629.c",
  "human_readable_source": "\n \n\n#include \"pinctrl-moore.h\"\n\n#define MT7629_PIN(_number, _name, _eint_n)\t\t\t\t\\\n\tMTK_PIN(_number, _name, 0, _eint_n, DRV_GRP1)\n\nstatic const struct mtk_pin_field_calc mt7629_pin_mode_range[] = {\n\tPIN_FIELD(0, 78, 0x300, 0x10, 0, 4),\n};\n\nstatic const struct mtk_pin_field_calc mt7629_pin_dir_range[] = {\n\tPIN_FIELD(0, 78, 0x0, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7629_pin_di_range[] = {\n\tPIN_FIELD(0, 78, 0x200, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7629_pin_do_range[] = {\n\tPIN_FIELD(0, 78, 0x100, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7629_pin_ies_range[] = {\n\tPIN_FIELD(0, 10, 0x1000, 0x10, 0, 1),\n\tPIN_FIELD(11, 18, 0x2000, 0x10, 0, 1),\n\tPIN_FIELD(19, 32, 0x3000, 0x10, 0, 1),\n\tPIN_FIELD(33, 48, 0x4000, 0x10, 0, 1),\n\tPIN_FIELD(49, 50, 0x5000, 0x10, 0, 1),\n\tPIN_FIELD(51, 69, 0x6000, 0x10, 0, 1),\n\tPIN_FIELD(70, 78, 0x7000, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7629_pin_smt_range[] = {\n\tPIN_FIELD(0, 10, 0x1100, 0x10, 0, 1),\n\tPIN_FIELD(11, 18, 0x2100, 0x10, 0, 1),\n\tPIN_FIELD(19, 32, 0x3100, 0x10, 0, 1),\n\tPIN_FIELD(33, 48, 0x4100, 0x10, 0, 1),\n\tPIN_FIELD(49, 50, 0x5100, 0x10, 0, 1),\n\tPIN_FIELD(51, 69, 0x6100, 0x10, 0, 1),\n\tPIN_FIELD(70, 78, 0x7100, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7629_pin_pullen_range[] = {\n\tPIN_FIELD(0, 10, 0x1400, 0x10, 0, 1),\n\tPIN_FIELD(11, 18, 0x2400, 0x10, 0, 1),\n\tPIN_FIELD(19, 32, 0x3400, 0x10, 0, 1),\n\tPIN_FIELD(33, 48, 0x4400, 0x10, 0, 1),\n\tPIN_FIELD(49, 50, 0x5400, 0x10, 0, 1),\n\tPIN_FIELD(51, 69, 0x6400, 0x10, 0, 1),\n\tPIN_FIELD(70, 78, 0x7400, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7629_pin_pullsel_range[] = {\n\tPIN_FIELD(0, 10, 0x1500, 0x10, 0, 1),\n\tPIN_FIELD(11, 18, 0x2500, 0x10, 0, 1),\n\tPIN_FIELD(19, 32, 0x3500, 0x10, 0, 1),\n\tPIN_FIELD(33, 48, 0x4500, 0x10, 0, 1),\n\tPIN_FIELD(49, 50, 0x5500, 0x10, 0, 1),\n\tPIN_FIELD(51, 69, 0x6500, 0x10, 0, 1),\n\tPIN_FIELD(70, 78, 0x7500, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7629_pin_drv_range[] = {\n\tPIN_FIELD(0, 10, 0x1600, 0x10, 0, 4),\n\tPIN_FIELD(11, 18, 0x2600, 0x10, 0, 4),\n\tPIN_FIELD(19, 32, 0x3600, 0x10, 0, 4),\n\tPIN_FIELD(33, 48, 0x4600, 0x10, 0, 4),\n\tPIN_FIELD(49, 50, 0x5600, 0x10, 0, 4),\n\tPIN_FIELD(51, 69, 0x6600, 0x10, 0, 4),\n\tPIN_FIELD(70, 78, 0x7600, 0x10, 0, 4),\n};\n\nstatic const struct mtk_pin_field_calc mt7629_pin_tdsel_range[] = {\n\tPIN_FIELD(0, 10, 0x1200, 0x10, 0, 4),\n\tPIN_FIELD(11, 18, 0x2200, 0x10, 0, 4),\n\tPIN_FIELD(19, 32, 0x3200, 0x10, 0, 4),\n\tPIN_FIELD(33, 48, 0x4200, 0x10, 0, 4),\n\tPIN_FIELD(49, 50, 0x5200, 0x10, 0, 4),\n\tPIN_FIELD(51, 69, 0x6200, 0x10, 0, 4),\n\tPIN_FIELD(70, 78, 0x7200, 0x10, 0, 4),\n};\n\nstatic const struct mtk_pin_field_calc mt7629_pin_rdsel_range[] = {\n\tPIN_FIELD(0, 10, 0x1300, 0x10, 0, 4),\n\tPIN_FIELD(11, 18, 0x2300, 0x10, 0, 4),\n\tPIN_FIELD(19, 32, 0x3300, 0x10, 0, 4),\n\tPIN_FIELD(33, 48, 0x4300, 0x10, 0, 4),\n\tPIN_FIELD(49, 50, 0x5300, 0x10, 0, 4),\n\tPIN_FIELD(51, 69, 0x6300, 0x10, 0, 4),\n\tPIN_FIELD(70, 78, 0x7300, 0x10, 0, 4),\n};\n\nstatic const struct mtk_pin_reg_calc mt7629_reg_cals[] = {\n\t[PINCTRL_PIN_REG_MODE] = MTK_RANGE(mt7629_pin_mode_range),\n\t[PINCTRL_PIN_REG_DIR] = MTK_RANGE(mt7629_pin_dir_range),\n\t[PINCTRL_PIN_REG_DI] = MTK_RANGE(mt7629_pin_di_range),\n\t[PINCTRL_PIN_REG_DO] = MTK_RANGE(mt7629_pin_do_range),\n\t[PINCTRL_PIN_REG_IES] = MTK_RANGE(mt7629_pin_ies_range),\n\t[PINCTRL_PIN_REG_SMT] = MTK_RANGE(mt7629_pin_smt_range),\n\t[PINCTRL_PIN_REG_PULLSEL] = MTK_RANGE(mt7629_pin_pullsel_range),\n\t[PINCTRL_PIN_REG_PULLEN] = MTK_RANGE(mt7629_pin_pullen_range),\n\t[PINCTRL_PIN_REG_DRV] = MTK_RANGE(mt7629_pin_drv_range),\n\t[PINCTRL_PIN_REG_TDSEL] = MTK_RANGE(mt7629_pin_tdsel_range),\n\t[PINCTRL_PIN_REG_RDSEL] = MTK_RANGE(mt7629_pin_rdsel_range),\n};\n\nstatic const struct mtk_pin_desc mt7629_pins[] = {\n\tMT7629_PIN(0, \"TOP_5G_CLK\", 53),\n\tMT7629_PIN(1, \"TOP_5G_DATA\", 54),\n\tMT7629_PIN(2, \"WF0_5G_HB0\", 55),\n\tMT7629_PIN(3, \"WF0_5G_HB1\", 56),\n\tMT7629_PIN(4, \"WF0_5G_HB2\", 57),\n\tMT7629_PIN(5, \"WF0_5G_HB3\", 58),\n\tMT7629_PIN(6, \"WF0_5G_HB4\", 59),\n\tMT7629_PIN(7, \"WF0_5G_HB5\", 60),\n\tMT7629_PIN(8, \"WF0_5G_HB6\", 61),\n\tMT7629_PIN(9, \"XO_REQ\", 9),\n\tMT7629_PIN(10, \"TOP_RST_N\", 10),\n\tMT7629_PIN(11, \"SYS_WATCHDOG\", 11),\n\tMT7629_PIN(12, \"EPHY_LED0_N_JTDO\", 12),\n\tMT7629_PIN(13, \"EPHY_LED1_N_JTDI\", 13),\n\tMT7629_PIN(14, \"EPHY_LED2_N_JTMS\", 14),\n\tMT7629_PIN(15, \"EPHY_LED3_N_JTCLK\", 15),\n\tMT7629_PIN(16, \"EPHY_LED4_N_JTRST_N\", 16),\n\tMT7629_PIN(17, \"WF2G_LED_N\", 17),\n\tMT7629_PIN(18, \"WF5G_LED_N\", 18),\n\tMT7629_PIN(19, \"I2C_SDA\", 19),\n\tMT7629_PIN(20, \"I2C_SCL\", 20),\n\tMT7629_PIN(21, \"GPIO_9\", 21),\n\tMT7629_PIN(22, \"GPIO_10\", 22),\n\tMT7629_PIN(23, \"GPIO_11\", 23),\n\tMT7629_PIN(24, \"GPIO_12\", 24),\n\tMT7629_PIN(25, \"UART1_TXD\", 25),\n\tMT7629_PIN(26, \"UART1_RXD\", 26),\n\tMT7629_PIN(27, \"UART1_CTS\", 27),\n\tMT7629_PIN(28, \"UART1_RTS\", 28),\n\tMT7629_PIN(29, \"UART2_TXD\", 29),\n\tMT7629_PIN(30, \"UART2_RXD\", 30),\n\tMT7629_PIN(31, \"UART2_CTS\", 31),\n\tMT7629_PIN(32, \"UART2_RTS\", 32),\n\tMT7629_PIN(33, \"MDI_TP_P1\", 33),\n\tMT7629_PIN(34, \"MDI_TN_P1\", 34),\n\tMT7629_PIN(35, \"MDI_RP_P1\", 35),\n\tMT7629_PIN(36, \"MDI_RN_P1\", 36),\n\tMT7629_PIN(37, \"MDI_RP_P2\", 37),\n\tMT7629_PIN(38, \"MDI_RN_P2\", 38),\n\tMT7629_PIN(39, \"MDI_TP_P2\", 39),\n\tMT7629_PIN(40, \"MDI_TN_P2\", 40),\n\tMT7629_PIN(41, \"MDI_TP_P3\", 41),\n\tMT7629_PIN(42, \"MDI_TN_P3\", 42),\n\tMT7629_PIN(43, \"MDI_RP_P3\", 43),\n\tMT7629_PIN(44, \"MDI_RN_P3\", 44),\n\tMT7629_PIN(45, \"MDI_RP_P4\", 45),\n\tMT7629_PIN(46, \"MDI_RN_P4\", 46),\n\tMT7629_PIN(47, \"MDI_TP_P4\", 47),\n\tMT7629_PIN(48, \"MDI_TN_P4\", 48),\n\tMT7629_PIN(49, \"SMI_MDC\", 49),\n\tMT7629_PIN(50, \"SMI_MDIO\", 50),\n\tMT7629_PIN(51, \"PCIE_PERESET_N\", 51),\n\tMT7629_PIN(52, \"PWM_0\", 52),\n\tMT7629_PIN(53, \"GPIO_0\", 0),\n\tMT7629_PIN(54, \"GPIO_1\", 1),\n\tMT7629_PIN(55, \"GPIO_2\", 2),\n\tMT7629_PIN(56, \"GPIO_3\", 3),\n\tMT7629_PIN(57, \"GPIO_4\", 4),\n\tMT7629_PIN(58, \"GPIO_5\", 5),\n\tMT7629_PIN(59, \"GPIO_6\", 6),\n\tMT7629_PIN(60, \"GPIO_7\", 7),\n\tMT7629_PIN(61, \"GPIO_8\", 8),\n\tMT7629_PIN(62, \"SPI_CLK\", 62),\n\tMT7629_PIN(63, \"SPI_CS\", 63),\n\tMT7629_PIN(64, \"SPI_MOSI\", 64),\n\tMT7629_PIN(65, \"SPI_MISO\", 65),\n\tMT7629_PIN(66, \"SPI_WP\", 66),\n\tMT7629_PIN(67, \"SPI_HOLD\", 67),\n\tMT7629_PIN(68, \"UART0_TXD\", 68),\n\tMT7629_PIN(69, \"UART0_RXD\", 69),\n\tMT7629_PIN(70, \"TOP_2G_CLK\", 70),\n\tMT7629_PIN(71, \"TOP_2G_DATA\", 71),\n\tMT7629_PIN(72, \"WF0_2G_HB0\", 72),\n\tMT7629_PIN(73, \"WF0_2G_HB1\", 73),\n\tMT7629_PIN(74, \"WF0_2G_HB2\", 74),\n\tMT7629_PIN(75, \"WF0_2G_HB3\", 75),\n\tMT7629_PIN(76, \"WF0_2G_HB4\", 76),\n\tMT7629_PIN(77, \"WF0_2G_HB5\", 77),\n\tMT7629_PIN(78, \"WF0_2G_HB6\", 78),\n};\n\n \n\n \nstatic int mt7629_ephy_leds_pins[] = { 12, 13, 14, 15, 16, 17, 18, };\nstatic int mt7629_ephy_leds_funcs[] = { 1, 1, 1, 1, 1, 1, 1, };\nstatic int mt7629_ephy_led0_pins[] = { 12, };\nstatic int mt7629_ephy_led0_funcs[] = { 1, };\nstatic int mt7629_ephy_led1_pins[] = { 13, };\nstatic int mt7629_ephy_led1_funcs[] = { 1, };\nstatic int mt7629_ephy_led2_pins[] = { 14, };\nstatic int mt7629_ephy_led2_funcs[] = { 1, };\nstatic int mt7629_ephy_led3_pins[] = { 15, };\nstatic int mt7629_ephy_led3_funcs[] = { 1, };\nstatic int mt7629_ephy_led4_pins[] = { 16, };\nstatic int mt7629_ephy_led4_funcs[] = { 1, };\nstatic int mt7629_wf2g_led_pins[] = { 17, };\nstatic int mt7629_wf2g_led_funcs[] = { 1, };\nstatic int mt7629_wf5g_led_pins[] = { 18, };\nstatic int mt7629_wf5g_led_funcs[] = { 1, };\n\n \nstatic int mt7629_watchdog_pins[] = { 11, };\nstatic int mt7629_watchdog_funcs[] = { 1, };\n\n \nstatic int mt7629_gphy_leds_0_pins[] = { 21, 22, 23, };\nstatic int mt7629_gphy_leds_0_funcs[] = { 2, 2, 2, };\nstatic int mt7629_gphy_led1_0_pins[] = { 21, };\nstatic int mt7629_gphy_led1_0_funcs[] = { 2, };\nstatic int mt7629_gphy_led2_0_pins[] = { 22, };\nstatic int mt7629_gphy_led2_0_funcs[] = { 2, };\nstatic int mt7629_gphy_led3_0_pins[] = { 23, };\nstatic int mt7629_gphy_led3_0_funcs[] = { 2, };\nstatic int mt7629_gphy_leds_1_pins[] = { 57, 58, 59, };\nstatic int mt7629_gphy_leds_1_funcs[] = { 1, 1, 1, };\nstatic int mt7629_gphy_led1_1_pins[] = { 57, };\nstatic int mt7629_gphy_led1_1_funcs[] = { 1, };\nstatic int mt7629_gphy_led2_1_pins[] = { 58, };\nstatic int mt7629_gphy_led2_1_funcs[] = { 1, };\nstatic int mt7629_gphy_led3_1_pins[] = { 59, };\nstatic int mt7629_gphy_led3_1_funcs[] = { 1, };\n\n \nstatic int mt7629_i2c_0_pins[] = { 19, 20, };\nstatic int mt7629_i2c_0_funcs[] = { 1, 1, };\nstatic int mt7629_i2c_1_pins[] = { 53, 54, };\nstatic int mt7629_i2c_1_funcs[] = { 1, 1, };\n\n \nstatic int mt7629_spi_0_pins[] = { 21, 22, 23, 24, };\nstatic int mt7629_spi_0_funcs[] = { 1, 1, 1, 1, };\nstatic int mt7629_spi_1_pins[] = { 62, 63, 64, 65, };\nstatic int mt7629_spi_1_funcs[] = { 1, 1, 1, 1, };\nstatic int mt7629_spi_wp_pins[] = { 66, };\nstatic int mt7629_spi_wp_funcs[] = { 1, };\nstatic int mt7629_spi_hold_pins[] = { 67, };\nstatic int mt7629_spi_hold_funcs[] = { 1, };\n\n \nstatic int mt7629_uart1_0_txd_rxd_pins[] = { 25, 26, };\nstatic int mt7629_uart1_0_txd_rxd_funcs[] = { 1, 1, };\nstatic int mt7629_uart1_1_txd_rxd_pins[] = { 53, 54, };\nstatic int mt7629_uart1_1_txd_rxd_funcs[] = { 2, 2, };\nstatic int mt7629_uart2_0_txd_rxd_pins[] = { 29, 30, };\nstatic int mt7629_uart2_0_txd_rxd_funcs[] = { 1, 1, };\nstatic int mt7629_uart2_1_txd_rxd_pins[] = { 57, 58, };\nstatic int mt7629_uart2_1_txd_rxd_funcs[] = { 2, 2, };\nstatic int mt7629_uart1_0_cts_rts_pins[] = { 27, 28, };\nstatic int mt7629_uart1_0_cts_rts_funcs[] = { 1, 1, };\nstatic int mt7629_uart1_1_cts_rts_pins[] = { 55, 56, };\nstatic int mt7629_uart1_1_cts_rts_funcs[] = { 2, 2, };\nstatic int mt7629_uart2_0_cts_rts_pins[] = { 31, 32, };\nstatic int mt7629_uart2_0_cts_rts_funcs[] = { 1, 1, };\nstatic int mt7629_uart2_1_cts_rts_pins[] = { 59, 60, };\nstatic int mt7629_uart2_1_cts_rts_funcs[] = { 2, 2, };\nstatic int mt7629_uart0_txd_rxd_pins[] = { 68, 69, };\nstatic int mt7629_uart0_txd_rxd_funcs[] = { 1, 1, };\n\n \nstatic int mt7629_mdc_mdio_pins[] = { 49, 50, };\nstatic int mt7629_mdc_mdio_funcs[] = { 1, 1, };\n\n \nstatic int mt7629_pcie_pereset_pins[] = { 51, };\nstatic int mt7629_pcie_pereset_funcs[] = { 1, };\nstatic int mt7629_pcie_wake_pins[] = { 55, };\nstatic int mt7629_pcie_wake_funcs[] = { 1, };\nstatic int mt7629_pcie_clkreq_pins[] = { 56, };\nstatic int mt7629_pcie_clkreq_funcs[] = { 1, };\n\n \nstatic int mt7629_pwm_0_pins[] = { 52, };\nstatic int mt7629_pwm_0_funcs[] = { 1, };\nstatic int mt7629_pwm_1_pins[] = { 61, };\nstatic int mt7629_pwm_1_funcs[] = { 2, };\n\n \nstatic int mt7629_wf0_2g_pins[] = { 70, 71, 72, 73, 74, 75, 76, 77, 78, };\nstatic int mt7629_wf0_2g_funcs[] = { 1, 1, 1, 1, 1, 1, 1, 1, };\n\n \nstatic int mt7629_wf0_5g_pins[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, };\nstatic int mt7629_wf0_5g_funcs[] = { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, };\n\n \nstatic int mt7629_snfi_pins[] = { 62, 63, 64, 65, 66, 67 };\nstatic int mt7629_snfi_funcs[] = { 2, 2, 2, 2, 2, 2 };\n\n \nstatic int mt7629_snor_pins[] = { 62, 63, 64, 65, 66, 67 };\nstatic int mt7629_snor_funcs[] = { 1, 1, 1, 1, 1, 1 };\n\nstatic const struct group_desc mt7629_groups[] = {\n\tPINCTRL_PIN_GROUP(\"ephy_leds\", mt7629_ephy_leds),\n\tPINCTRL_PIN_GROUP(\"ephy_led0\", mt7629_ephy_led0),\n\tPINCTRL_PIN_GROUP(\"ephy_led1\", mt7629_ephy_led1),\n\tPINCTRL_PIN_GROUP(\"ephy_led2\", mt7629_ephy_led2),\n\tPINCTRL_PIN_GROUP(\"ephy_led3\", mt7629_ephy_led3),\n\tPINCTRL_PIN_GROUP(\"ephy_led4\", mt7629_ephy_led4),\n\tPINCTRL_PIN_GROUP(\"wf2g_led\", mt7629_wf2g_led),\n\tPINCTRL_PIN_GROUP(\"wf5g_led\", mt7629_wf5g_led),\n\tPINCTRL_PIN_GROUP(\"watchdog\", mt7629_watchdog),\n\tPINCTRL_PIN_GROUP(\"gphy_leds_0\", mt7629_gphy_leds_0),\n\tPINCTRL_PIN_GROUP(\"gphy_led1_0\", mt7629_gphy_led1_0),\n\tPINCTRL_PIN_GROUP(\"gphy_led2_0\", mt7629_gphy_led2_0),\n\tPINCTRL_PIN_GROUP(\"gphy_led3_0\", mt7629_gphy_led3_0),\n\tPINCTRL_PIN_GROUP(\"gphy_leds_1\", mt7629_gphy_leds_1),\n\tPINCTRL_PIN_GROUP(\"gphy_led1_1\", mt7629_gphy_led1_1),\n\tPINCTRL_PIN_GROUP(\"gphy_led2_1\", mt7629_gphy_led2_1),\n\tPINCTRL_PIN_GROUP(\"gphy_led3_1\", mt7629_gphy_led3_1),\n\tPINCTRL_PIN_GROUP(\"i2c_0\", mt7629_i2c_0),\n\tPINCTRL_PIN_GROUP(\"i2c_1\", mt7629_i2c_1),\n\tPINCTRL_PIN_GROUP(\"spi_0\", mt7629_spi_0),\n\tPINCTRL_PIN_GROUP(\"spi_1\", mt7629_spi_1),\n\tPINCTRL_PIN_GROUP(\"spi_wp\", mt7629_spi_wp),\n\tPINCTRL_PIN_GROUP(\"spi_hold\", mt7629_spi_hold),\n\tPINCTRL_PIN_GROUP(\"uart1_0_txd_rxd\", mt7629_uart1_0_txd_rxd),\n\tPINCTRL_PIN_GROUP(\"uart1_1_txd_rxd\", mt7629_uart1_1_txd_rxd),\n\tPINCTRL_PIN_GROUP(\"uart2_0_txd_rxd\", mt7629_uart2_0_txd_rxd),\n\tPINCTRL_PIN_GROUP(\"uart2_1_txd_rxd\", mt7629_uart2_1_txd_rxd),\n\tPINCTRL_PIN_GROUP(\"uart1_0_cts_rts\", mt7629_uart1_0_cts_rts),\n\tPINCTRL_PIN_GROUP(\"uart1_1_cts_rts\", mt7629_uart1_1_cts_rts),\n\tPINCTRL_PIN_GROUP(\"uart2_0_cts_rts\", mt7629_uart2_0_cts_rts),\n\tPINCTRL_PIN_GROUP(\"uart2_1_cts_rts\", mt7629_uart2_1_cts_rts),\n\tPINCTRL_PIN_GROUP(\"uart0_txd_rxd\", mt7629_uart0_txd_rxd),\n\tPINCTRL_PIN_GROUP(\"mdc_mdio\", mt7629_mdc_mdio),\n\tPINCTRL_PIN_GROUP(\"pcie_pereset\", mt7629_pcie_pereset),\n\tPINCTRL_PIN_GROUP(\"pcie_wake\", mt7629_pcie_wake),\n\tPINCTRL_PIN_GROUP(\"pcie_clkreq\", mt7629_pcie_clkreq),\n\tPINCTRL_PIN_GROUP(\"pwm_0\", mt7629_pwm_0),\n\tPINCTRL_PIN_GROUP(\"pwm_1\", mt7629_pwm_1),\n\tPINCTRL_PIN_GROUP(\"wf0_5g\", mt7629_wf0_5g),\n\tPINCTRL_PIN_GROUP(\"wf0_2g\", mt7629_wf0_2g),\n\tPINCTRL_PIN_GROUP(\"snfi\", mt7629_snfi),\n\tPINCTRL_PIN_GROUP(\"spi_nor\", mt7629_snor),\n};\n\n \nstatic const char *mt7629_ethernet_groups[] = { \"mdc_mdio\", };\nstatic const char *mt7629_i2c_groups[] = { \"i2c_0\", \"i2c_1\", };\nstatic const char *mt7629_led_groups[] = { \"ephy_leds\", \"ephy_led0\",\n\t\t\t\t\t   \"ephy_led1\", \"ephy_led2\",\n\t\t\t\t\t   \"ephy_led3\", \"ephy_led4\",\n\t\t\t\t\t   \"wf2g_led\", \"wf5g_led\",\n\t\t\t\t\t   \"gphy_leds_0\", \"gphy_led1_0\",\n\t\t\t\t\t   \"gphy_led2_0\", \"gphy_led3_0\",\n\t\t\t\t\t   \"gphy_leds_1\", \"gphy_led1_1\",\n\t\t\t\t\t   \"gphy_led2_1\", \"gphy_led3_1\",};\nstatic const char *mt7629_pcie_groups[] = { \"pcie_pereset\", \"pcie_wake\",\n\t\t\t\t\t    \"pcie_clkreq\", };\nstatic const char *mt7629_pwm_groups[] = { \"pwm_0\", \"pwm_1\", };\nstatic const char *mt7629_spi_groups[] = { \"spi_0\", \"spi_1\", \"spi_wp\",\n\t\t\t\t\t   \"spi_hold\", };\nstatic const char *mt7629_uart_groups[] = { \"uart1_0_txd_rxd\",\n\t\t\t\t\t    \"uart1_1_txd_rxd\",\n\t\t\t\t\t    \"uart2_0_txd_rxd\",\n\t\t\t\t\t    \"uart2_1_txd_rxd\",\n\t\t\t\t\t    \"uart1_0_cts_rts\",\n\t\t\t\t\t    \"uart1_1_cts_rts\",\n\t\t\t\t\t    \"uart2_0_cts_rts\",\n\t\t\t\t\t    \"uart2_1_cts_rts\",\n\t\t\t\t\t    \"uart0_txd_rxd\", };\nstatic const char *mt7629_wdt_groups[] = { \"watchdog\", };\nstatic const char *mt7629_wifi_groups[] = { \"wf0_5g\", \"wf0_2g\", };\nstatic const char *mt7629_flash_groups[] = { \"snfi\", \"spi_nor\" };\n\nstatic const struct function_desc mt7629_functions[] = {\n\t{\"eth\",\tmt7629_ethernet_groups, ARRAY_SIZE(mt7629_ethernet_groups)},\n\t{\"i2c\", mt7629_i2c_groups, ARRAY_SIZE(mt7629_i2c_groups)},\n\t{\"led\",\tmt7629_led_groups, ARRAY_SIZE(mt7629_led_groups)},\n\t{\"pcie\", mt7629_pcie_groups, ARRAY_SIZE(mt7629_pcie_groups)},\n\t{\"pwm\",\tmt7629_pwm_groups, ARRAY_SIZE(mt7629_pwm_groups)},\n\t{\"spi\",\tmt7629_spi_groups, ARRAY_SIZE(mt7629_spi_groups)},\n\t{\"uart\", mt7629_uart_groups, ARRAY_SIZE(mt7629_uart_groups)},\n\t{\"watchdog\", mt7629_wdt_groups, ARRAY_SIZE(mt7629_wdt_groups)},\n\t{\"wifi\", mt7629_wifi_groups, ARRAY_SIZE(mt7629_wifi_groups)},\n\t{\"flash\", mt7629_flash_groups, ARRAY_SIZE(mt7629_flash_groups)},\n};\n\nstatic const struct mtk_eint_hw mt7629_eint_hw = {\n\t.port_mask = 7,\n\t.ports     = 7,\n\t.ap_num    = ARRAY_SIZE(mt7629_pins),\n\t.db_cnt    = 16,\n\t.db_time   = debounce_time_mt2701,\n};\n\nstatic struct mtk_pin_soc mt7629_data = {\n\t.reg_cal = mt7629_reg_cals,\n\t.pins = mt7629_pins,\n\t.npins = ARRAY_SIZE(mt7629_pins),\n\t.grps = mt7629_groups,\n\t.ngrps = ARRAY_SIZE(mt7629_groups),\n\t.funcs = mt7629_functions,\n\t.nfuncs = ARRAY_SIZE(mt7629_functions),\n\t.eint_hw = &mt7629_eint_hw,\n\t.gpio_m = 0,\n\t.ies_present = true,\n\t.base_names = mtk_default_register_base_names,\n\t.nbase_names = ARRAY_SIZE(mtk_default_register_base_names),\n\t.bias_disable_set = mtk_pinconf_bias_disable_set_rev1,\n\t.bias_disable_get = mtk_pinconf_bias_disable_get_rev1,\n\t.bias_set = mtk_pinconf_bias_set_rev1,\n\t.bias_get = mtk_pinconf_bias_get_rev1,\n\t.drive_set = mtk_pinconf_drive_set_rev1,\n\t.drive_get = mtk_pinconf_drive_get_rev1,\n};\n\nstatic const struct of_device_id mt7629_pinctrl_of_match[] = {\n\t{ .compatible = \"mediatek,mt7629-pinctrl\", },\n\t{}\n};\n\nstatic int mt7629_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn mtk_moore_pinctrl_probe(pdev, &mt7629_data);\n}\n\nstatic struct platform_driver mt7629_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"mt7629-pinctrl\",\n\t\t.of_match_table = mt7629_pinctrl_of_match,\n\t},\n\t.probe = mt7629_pinctrl_probe,\n};\n\nstatic int __init mt7629_pinctrl_init(void)\n{\n\treturn platform_driver_register(&mt7629_pinctrl_driver);\n}\narch_initcall(mt7629_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}