# ML-Accelerated RISC-V CPU

This is a fork of my single-cycle RV32I CPU with additional hardware-accelerated ML instructions.

## üß† Custom Instructions

| Name    | Opcode  | Funct3 | Description               |
|---------|---------|-------|---------------------------|
| RELU    | 0001011 | 000   | ReLU(x) = max(0, x)       |
| MATMUL  | 0001011 | 001   | 2√ó2 matrix multiplication |
| DOTPROD | 0001011 | 010   | Dot product (2 elements)  |

## üèóÔ∏è Design Changes

- ALU extended to include custom logic
- Control Unit updated to detect new instructions
- `program.mem` includes ML micro-benchmarks

## üöÄ Benchmarks

| Operation   | Base CPU Cycles | Accelerated Cycles | Speedup |
|-------------|-----------------|-------------------|---------|
| ReLU        | 3‚Äì4             | 1                 | 3‚Äì4√ó    |
| Dot Product | ~10             | 1                 | 10√ó     |
| MatMul 2x2  | ~12             | 1                 | 12√ó     |

