@W: MO156 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\hw_manager\hw_manager.vhd":154:4:154:5|RAM io_cpu_regs_1[7:0] removed due to constant propagation. 
@W: MT531 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\algorithmic_logic_unit\algorithmic_logic_unit.vhd":89:4:89:5|Found signal identified as System clock which controls 561 sequential elements including alu.io_cpu_regs_14[15].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\ed\documents\goboardprojects\prj_x_gocpu\decoder\decoder.vhd":40:4:40:5|Found inferred clock cpu_top|i_Clk which controls 341 sequential elements including decode.r_instruction_cntr[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
