{"sha": "405c5495313248c057a9d6df722134f49672a086", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDA1YzU0OTUzMTMyNDhjMDU3YTlkNmRmNzIyMTM0ZjQ5NjcyYTA4Ng==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-12-21T00:09:40Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-12-21T00:09:40Z"}, "message": "(divsi3): Correct logic for when we call force_reg.\n\n(modsi3): Ensure operands[2] is a CONST_INT; include REG in predicate.\n\nFrom-SVN: r6248", "tree": {"sha": "aaf5363e2884f9d91550f7ef10e3ce18a514f247", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/aaf5363e2884f9d91550f7ef10e3ce18a514f247"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/405c5495313248c057a9d6df722134f49672a086", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/405c5495313248c057a9d6df722134f49672a086", "html_url": "https://github.com/Rust-GCC/gccrs/commit/405c5495313248c057a9d6df722134f49672a086", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/405c5495313248c057a9d6df722134f49672a086/comments", "author": null, "committer": null, "parents": [{"sha": "3bf35ccb68dca6d5d1b9da6f35327a12c66b3fd4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3bf35ccb68dca6d5d1b9da6f35327a12c66b3fd4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3bf35ccb68dca6d5d1b9da6f35327a12c66b3fd4"}], "stats": {"total": 9, "additions": 4, "deletions": 5}, "files": [{"sha": "72957aec5a8e173a6a2c16e77c6ef55c2cbe09dd", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 4, "deletions": 5, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/405c5495313248c057a9d6df722134f49672a086/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/405c5495313248c057a9d6df722134f49672a086/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=405c5495313248c057a9d6df722134f49672a086", "patch": "@@ -754,25 +754,24 @@\n   if (GET_CODE (operands[2]) == CONST_INT\n       && exact_log2 (INTVAL (operands[2])) >= 0)\n     ;\n-\n   else if (! TARGET_POWERPC)\n     FAIL;\n-\n-  operands[2] = force_reg (SImode, operands[2]);\n+  else\n+    operands[2] = force_reg (SImode, operands[2]);\n }\")\n \n (define_expand \"modsi3\"\n   [(use (match_operand:SI 0 \"gpc_reg_operand\" \"\"))\n    (use (match_operand:SI 1 \"gpc_reg_operand\" \"\"))\n-   (use (match_operand:SI 2 \"const_int_operand\" \"\"))]\n+   (use (match_operand:SI 2 \"reg_or_cint_operand\" \"\"))]\n   \"\"\n   \"\n {\n   int i = exact_log2 (INTVAL (operands[2]));\n   rtx temp1;\n   rtx temp2;\n \n-  if (i < 0)\n+  if (GET_CODE (operands[2]) != CONST_INT || i < 0)\n     FAIL;\n \n   temp1 = gen_reg_rtx (SImode);"}]}