module TopModule (
    input clk,
    input reset,
    input w,
    output z
);

    // Explicit state encoding
    parameter [2:0] 
        A = 3'b000,
        B = 3'b001,
        C = 3'b010,
        D = 3'b011,
        E = 3'b100,
        F = 3'b101;

    reg [2:0] current_state, next_state;

    // State transition logic (sequential)
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            current_state <= A;
        end else begin
            current_state <= next_state;
        end
    end

    // Next state logic (combinational)
    always @(*) begin
        case (current_state)
            A: next_state = w ? A : B;
            B: next_state = w ? D : C;
            C: next_state = w ? D : E;
            D: next_state = w ? A : F;
            E: next_state = w ? D : E;
            F: next_state = w ? D : C;
            default: next_state = A;  // Safe default
        endcase
    end

    // Output logic - z=1 for states E and F
    assign z = (current_state == E) || (current_state == F);

endmodule