#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jun 22 09:15:51 2022
# Process ID: 14733
# Current directory: /media/tcmichals/copter/fpga/cmods7/project_1/project_1.runs/design_1_simplecounter_0_0_synth_1
# Command line: vivado -log design_1_simplecounter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_simplecounter_0_0.tcl
# Log file: /media/tcmichals/copter/fpga/cmods7/project_1/project_1.runs/design_1_simplecounter_0_0_synth_1/design_1_simplecounter_0_0.vds
# Journal file: /media/tcmichals/copter/fpga/cmods7/project_1/project_1.runs/design_1_simplecounter_0_0_synth_1/vivado.jou
# Running On: hp, OS: Linux, CPU Frequency: 2900.000 MHz, CPU Physical cores: 4, Host memory: 12310 MB
#-----------------------------------------------------------
source design_1_simplecounter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tcmichals/hdisk/xilnx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_simplecounter_0_0 -part xc7s25csga225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15005
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2886.141 ; gain = 0.000 ; free physical = 177 ; free virtual = 5740
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_simplecounter_0_0' [/media/tcmichals/copter/fpga/cmods7/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_simplecounter_0_0/synth/design_1_simplecounter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'simplecounter' [/media/tcmichals/copter/fpga/simpleFPGACopter/simplecounter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'simplecounter' (0#1) [/media/tcmichals/copter/fpga/simpleFPGACopter/simplecounter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_simplecounter_0_0' (0#1) [/media/tcmichals/copter/fpga/cmods7/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_simplecounter_0_0/synth/design_1_simplecounter_0_0.v:53]
WARNING: [Synth 8-7129] Port i_reset in module simplecounter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2886.141 ; gain = 0.000 ; free physical = 150 ; free virtual = 3868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2886.141 ; gain = 0.000 ; free physical = 152 ; free virtual = 3872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2886.141 ; gain = 0.000 ; free physical = 152 ; free virtual = 3872
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.141 ; gain = 0.000 ; free physical = 144 ; free virtual = 3866
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2950.172 ; gain = 0.000 ; free physical = 1888 ; free virtual = 5728
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2950.172 ; gain = 0.000 ; free physical = 1911 ; free virtual = 5737
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 2001 ; free virtual = 5831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 2001 ; free virtual = 5831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 2001 ; free virtual = 5831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1990 ; free virtual = 5823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_reset in module design_1_simplecounter_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1982 ; free virtual = 5823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1762 ; free virtual = 5620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1761 ; free virtual = 5619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1753 ; free virtual = 5611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1762 ; free virtual = 5608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1762 ; free virtual = 5608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1762 ; free virtual = 5608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1762 ; free virtual = 5608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1762 ; free virtual = 5608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1762 ; free virtual = 5608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     1|
|3     |FDRE   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1762 ; free virtual = 5608
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2950.172 ; gain = 0.000 ; free physical = 1866 ; free virtual = 5713
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 1866 ; free virtual = 5713
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2950.172 ; gain = 0.000 ; free physical = 1859 ; free virtual = 5707
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2950.172 ; gain = 0.000 ; free physical = 1751 ; free virtual = 5610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ba074b7a
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2950.172 ; gain = 64.031 ; free physical = 2157 ; free virtual = 6019
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/copter/fpga/cmods7/project_1/project_1.runs/design_1_simplecounter_0_0_synth_1/design_1_simplecounter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_simplecounter_0_0, cache-ID = e3cae001ef707391
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/copter/fpga/cmods7/project_1/project_1.runs/design_1_simplecounter_0_0_synth_1/design_1_simplecounter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_simplecounter_0_0_utilization_synth.rpt -pb design_1_simplecounter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 09:16:47 2022...
