

================================================================
== Vivado HLS Report for 'Write_C_buf'
================================================================
* Date:           Sun Feb 28 11:05:49 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      801| 10.000 ns | 8.010 us |    1|  801|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |        0|      800|  11 ~ 20 |          -|          -| 0 ~ 40 |    no    |
        | + Inner  |        8|       17|         9|          1|          1| 1 ~ 10 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      9|       0|     772|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     126|    -|
|Register         |        0|      -|     785|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      9|     785|     962|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_217_p2                    |     *    |      3|  0|  20|          32|          32|
    |mul_ln293_fu_273_p2                |     *    |      0|  0|  20|          32|           3|
    |mul_ln299_1_fu_333_p2              |     *    |      0|  0|  62|          10|          10|
    |mul_ln299_fu_320_p2                |     *    |      3|  0|  20|          32|          32|
    |mul_ln301_1_fu_359_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln301_fu_354_p2                |     *    |      0|  0|  20|          32|           3|
    |add_ln293_1_fu_255_p2              |     +    |      0|  0|  11|           1|           3|
    |add_ln293_fu_241_p2                |     +    |      0|  0|  71|          64|           1|
    |add_ln299_1_fu_348_p2              |     +    |      0|  0|  32|          10|          10|
    |add_ln299_2_fu_298_p2              |     +    |      0|  0|  71|          64|           1|
    |add_ln299_fu_342_p2                |     +    |      0|  0|  32|          10|          10|
    |add_ln301_1_fu_374_p2              |     +    |      0|  0|  32|          10|          10|
    |add_ln301_fu_368_p2                |     +    |      0|  0|  32|          10|          10|
    |c_fu_394_p2                        |     +    |      0|  0|  38|          31|           1|
    |cho_fu_380_p2                      |     +    |      0|  0|  39|           1|          32|
    |p_1_idx8_fu_282_p2                 |     +    |      0|  0|  71|          64|          64|
    |sum1_fu_304_p2                     |     +    |      0|  0|  32|          64|          64|
    |sum_fu_309_p2                      |     +    |      0|  0|  32|          64|          64|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln293_fu_236_p2               |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln295_fu_231_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln297_fu_292_p2               |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |select_ln293_1_fu_261_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln293_fu_247_p3             |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      9|  0| 772|         701|         552|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Out_ddr_blk_n_AW         |   9|          2|    1|          2|
    |Out_ddr_blk_n_B          |   9|          2|    1|          2|
    |Out_ddr_blk_n_W          |   9|          2|    1|          2|
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8  |   9|          2|    1|          2|
    |c_0_reg_160              |   9|          2|   31|         62|
    |cho_0_reg_194            |   9|          2|   32|         64|
    |indvar_flatten_reg_138   |   9|          2|   64|        128|
    |p_1_idx_reg_171          |   9|          2|   64|        128|
    |p_2_rec_reg_183          |   9|          2|   64|        128|
    |r_0_reg_149              |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         27|  264|        531|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |Out_buf_load_reg_495     |  32|   0|   32|          0|
    |Out_ddr_addr_reg_469     |  32|   0|   32|          0|
    |add_ln293_reg_425        |  64|   0|   64|          0|
    |add_ln299_1_reg_475      |  10|   0|   10|          0|
    |add_ln301_1_reg_480      |  10|   0|   10|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |bound_reg_411            |  64|   0|   64|          0|
    |c_0_reg_160              |  31|   0|   31|          0|
    |cho_0_reg_194            |  32|   0|   32|          0|
    |icmp_ln297_reg_460       |   1|   0|    1|          0|
    |indvar_flatten_reg_138   |  64|   0|   64|          0|
    |mul_ln293_reg_445        |  32|   0|   32|          0|
    |p_1_idx8_reg_455         |  64|   0|   64|          0|
    |p_1_idx_reg_171          |  64|   0|   64|          0|
    |p_2_rec_reg_183          |  64|   0|   64|          0|
    |r_0_reg_149              |   3|   0|    3|          0|
    |select_ln293_1_reg_435   |   3|   0|    3|          0|
    |select_ln293_reg_430     |  31|   0|   31|          0|
    |sext_reg_416             |  30|   0|   64|         34|
    |trunc_ln299_reg_450      |  10|   0|   10|          0|
    |zext_ln293_reg_440       |   3|   0|   32|         29|
    |Out_ddr_addr_reg_469     |  64|  32|   32|          0|
    |icmp_ln297_reg_460       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 785|  64|  753|         63|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|Out_buf_address0        | out |    9|  ap_memory |     Out_buf     |     array    |
|Out_buf_ce0             | out |    1|  ap_memory |     Out_buf     |     array    |
|Out_buf_q0              |  in |   32|  ap_memory |     Out_buf     |     array    |
|Out_buf_address1        | out |    9|  ap_memory |     Out_buf     |     array    |
|Out_buf_ce1             | out |    1|  ap_memory |     Out_buf     |     array    |
|Out_buf_we1             | out |    1|  ap_memory |     Out_buf     |     array    |
|Out_buf_d1              | out |   32|  ap_memory |     Out_buf     |     array    |
|m_axi_Out_ddr_AWVALID   | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWREADY   |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWADDR    | out |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWID      | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWLEN     | out |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWSIZE    | out |    3|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWBURST   | out |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWLOCK    | out |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWCACHE   | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWPROT    | out |    3|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWQOS     | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWREGION  | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWUSER    | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WVALID    | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WREADY    |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WDATA     | out |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WSTRB     | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WLAST     | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WID       | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WUSER     | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARVALID   | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARREADY   |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARADDR    | out |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARID      | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARLEN     | out |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARSIZE    | out |    3|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARBURST   | out |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARLOCK    | out |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARCACHE   | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARPROT    | out |    3|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARQOS     | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARREGION  | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARUSER    | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RVALID    |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RREADY    | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RDATA     |  in |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RLAST     |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RID       |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RUSER     |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RRESP     |  in |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_BVALID    |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_BREADY    | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_BRESP     |  in |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_BID       |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_BUSER     |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|Out_ddr_offset          |  in |   30|   ap_none  |  Out_ddr_offset |    scalar    |
|Out_ddr_offset1         |  in |   64|   ap_none  | Out_ddr_offset1 |    scalar    |
|row                     |  in |   32|   ap_none  |       row       |    scalar    |
|p_c_s                   |  in |   32|   ap_none  |      p_c_s      |    pointer   |
|p_chout_s               |  in |   32|   ap_none  |    p_chout_s    |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)"   --->   Operation 13 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Out_ddr_offset1_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %Out_ddr_offset1)"   --->   Operation 14 'read' 'Out_ddr_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Out_ddr_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Out_ddr_offset)"   --->   Operation 15 'read' 'Out_ddr_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %Out_ddr, [6 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_c_load = load i32* @p_c_s, align 4" [conv_v1.cpp:295]   --->   Operation 17 'load' 'p_c_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cast = zext i32 %row_read to i64"   --->   Operation 18 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %p_c_load to i64" [conv_v1.cpp:295]   --->   Operation 19 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast1, %cast" [conv_v1.cpp:295]   --->   Operation 20 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext = zext i30 %Out_ddr_offset_read to i64"   --->   Operation 21 'zext' 'sext' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:293]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 4.61>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %add_ln293, %hls_label_15_end ]" [conv_v1.cpp:293]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %select_ln293_1, %hls_label_15_end ]" [conv_v1.cpp:293]   --->   Operation 24 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_0 = phi i31 [ 0, %0 ], [ %c, %hls_label_15_end ]"   --->   Operation 25 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_1_idx = phi i64 [ 0, %0 ], [ %p_1_idx8, %hls_label_15_end ]" [conv_v1.cpp:299]   --->   Operation 26 'phi' 'p_1_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i31 %c_0 to i32" [conv_v1.cpp:295]   --->   Operation 27 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%icmp_ln295 = icmp slt i32 %zext_ln295, %p_c_load" [conv_v1.cpp:295]   --->   Operation 28 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.13ns)   --->   "%icmp_ln293 = icmp eq i64 %indvar_flatten, %bound" [conv_v1.cpp:293]   --->   Operation 29 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.08ns)   --->   "%add_ln293 = add i64 %indvar_flatten, 1" [conv_v1.cpp:293]   --->   Operation 30 'add' 'add_ln293' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln293, label %3, label %hls_label_15_begin" [conv_v1.cpp:293]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 40, i64 0)"   --->   Operation 32 'speclooptripcount' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.41ns)   --->   "%select_ln293 = select i1 %icmp_ln295, i31 %c_0, i31 0" [conv_v1.cpp:293]   --->   Operation 33 'select' 'select_ln293' <Predicate = (!icmp_ln293)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.67ns)   --->   "%add_ln293_1 = add i3 1, %r_0" [conv_v1.cpp:293]   --->   Operation 34 'add' 'add_ln293_1' <Predicate = (!icmp_ln293)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.20ns)   --->   "%select_ln293_1 = select i1 %icmp_ln295, i3 %r_0, i3 %add_ln293_1" [conv_v1.cpp:293]   --->   Operation 35 'select' 'select_ln293_1' <Predicate = (!icmp_ln293)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln293 = zext i3 %select_ln293_1 to i32" [conv_v1.cpp:293]   --->   Operation 36 'zext' 'zext_ln293' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.42ns)   --->   "%mul_ln293 = mul i32 %p_c_load, %zext_ln293" [conv_v1.cpp:293]   --->   Operation 37 'mul' 'mul_ln293' <Predicate = (!icmp_ln293)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [conv_v1.cpp:295]   --->   Operation 38 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln299 = trunc i31 %select_ln293 to i10" [conv_v1.cpp:299]   --->   Operation 39 'trunc' 'trunc_ln299' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.65ns)   --->   "br label %2" [conv_v1.cpp:297]   --->   Operation 40 'br' <Predicate = (!icmp_ln293)> <Delay = 0.65>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [conv_v1.cpp:305]   --->   Operation 41 'ret' <Predicate = (icmp_ln293)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.80>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_2_rec = phi i64 [ 0, %hls_label_15_begin ], [ %add_ln299_2, %Inner ]" [conv_v1.cpp:299]   --->   Operation 42 'phi' 'p_2_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%cho_0 = phi i32 [ 0, %hls_label_15_begin ], [ %cho, %Inner ]"   --->   Operation 43 'phi' 'cho_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.08ns)   --->   "%p_1_idx8 = add i64 %p_2_rec, %p_1_idx" [conv_v1.cpp:299]   --->   Operation 44 'add' 'p_1_idx8' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_chout_load = load i32* @p_chout_s, align 4" [conv_v1.cpp:297]   --->   Operation 45 'load' 'p_chout_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.99ns)   --->   "%icmp_ln297 = icmp slt i32 %cho_0, %p_chout_load" [conv_v1.cpp:297]   --->   Operation 46 'icmp' 'icmp_ln297' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.08ns)   --->   "%add_ln299_2 = add i64 %p_2_rec, 1" [conv_v1.cpp:299]   --->   Operation 47 'add' 'add_ln299_2' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln297, label %Inner, label %hls_label_15_end" [conv_v1.cpp:297]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum1 = add i64 %Out_ddr_offset1_read, %p_1_idx8" [conv_v1.cpp:299]   --->   Operation 49 'add' 'sum1' <Predicate = (icmp_ln297)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sum = add i64 %sum1, %sext" [conv_v1.cpp:299]   --->   Operation 50 'add' 'sum' <Predicate = (icmp_ln297)> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%Out_ddr_addr = getelementptr float* %Out_ddr, i64 %sum" [conv_v1.cpp:299]   --->   Operation 51 'getelementptr' 'Out_ddr_addr' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.42ns)   --->   "%mul_ln299 = mul i32 %mul_ln293, %p_chout_load" [conv_v1.cpp:299]   --->   Operation 52 'mul' 'mul_ln299' <Predicate = (icmp_ln297)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln299_1 = trunc i32 %mul_ln299 to i10" [conv_v1.cpp:299]   --->   Operation 53 'trunc' 'trunc_ln299_1' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln299_2 = trunc i32 %p_chout_load to i10" [conv_v1.cpp:299]   --->   Operation 54 'trunc' 'trunc_ln299_2' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.11ns)   --->   "%mul_ln299_1 = mul i10 %trunc_ln299_2, %trunc_ln299" [conv_v1.cpp:299]   --->   Operation 55 'mul' 'mul_ln299_1' <Predicate = (icmp_ln297)> <Delay = 2.11> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln299_3 = trunc i32 %cho_0 to i10" [conv_v1.cpp:299]   --->   Operation 56 'trunc' 'trunc_ln299_3' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln299 = add i10 %trunc_ln299_3, %trunc_ln299_1" [conv_v1.cpp:299]   --->   Operation 57 'add' 'add_ln299' <Predicate = (icmp_ln297)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln299_1 = add i10 %add_ln299, %mul_ln299_1" [conv_v1.cpp:299]   --->   Operation 58 'add' 'add_ln299_1' <Predicate = (icmp_ln297)> <Delay = 0.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (3.42ns)   --->   "%mul_ln301 = mul i32 %p_chout_load, %zext_ln293" [conv_v1.cpp:301]   --->   Operation 59 'mul' 'mul_ln301' <Predicate = (icmp_ln297)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (3.42ns)   --->   "%mul_ln301_1 = mul i32 %mul_ln301, %p_c_load" [conv_v1.cpp:301]   --->   Operation 60 'mul' 'mul_ln301_1' <Predicate = (icmp_ln297)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i32 %mul_ln301_1 to i10" [conv_v1.cpp:301]   --->   Operation 61 'trunc' 'trunc_ln301' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln301 = add i10 %trunc_ln299_3, %mul_ln299_1" [conv_v1.cpp:301]   --->   Operation 62 'add' 'add_ln301' <Predicate = (icmp_ln297)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln301_1 = add i10 %add_ln301, %trunc_ln301" [conv_v1.cpp:301]   --->   Operation 63 'add' 'add_ln301_1' <Predicate = (icmp_ln297)> <Delay = 0.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (1.01ns)   --->   "%cho = add nsw i32 1, %cho_0" [conv_v1.cpp:297]   --->   Operation 64 'add' 'cho' <Predicate = (icmp_ln297)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln299 = sext i10 %add_ln299_1 to i64" [conv_v1.cpp:299]   --->   Operation 65 'sext' 'sext_ln299' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%Out_buf_addr = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln299" [conv_v1.cpp:299]   --->   Operation 66 'getelementptr' 'Out_buf_addr' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.23ns)   --->   "%Out_buf_load = load float* %Out_buf_addr, align 4" [conv_v1.cpp:299]   --->   Operation 67 'load' 'Out_buf_load' <Predicate = (icmp_ln297)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln301 = sext i10 %add_ln301_1 to i64" [conv_v1.cpp:301]   --->   Operation 68 'sext' 'sext_ln301' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%Out_buf_addr_13 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln301" [conv_v1.cpp:301]   --->   Operation 69 'getelementptr' 'Out_buf_addr_13' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %Out_buf_addr_13, align 4" [conv_v1.cpp:301]   --->   Operation 70 'store' <Predicate = (icmp_ln297)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 71 [1/2] (1.23ns)   --->   "%Out_buf_load = load float* %Out_buf_addr, align 4" [conv_v1.cpp:299]   --->   Operation 71 'load' 'Out_buf_load' <Predicate = (icmp_ln297)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_5 : Operation 72 [1/1] (8.75ns)   --->   "%Out_ddr_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %Out_ddr_addr, i32 1)" [conv_v1.cpp:299]   --->   Operation 72 'writereq' 'Out_ddr_addr_req' <Predicate = (icmp_ln297)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 73 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %Out_ddr_addr, float %Out_buf_load, i4 -1)" [conv_v1.cpp:299]   --->   Operation 73 'write' <Predicate = (icmp_ln297)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 74 [5/5] (8.75ns)   --->   "%Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)" [conv_v1.cpp:299]   --->   Operation 74 'writeresp' 'Out_ddr_addr_resp' <Predicate = (icmp_ln297)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 75 [4/5] (8.75ns)   --->   "%Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)" [conv_v1.cpp:299]   --->   Operation 75 'writeresp' 'Out_ddr_addr_resp' <Predicate = (icmp_ln297)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 76 [3/5] (8.75ns)   --->   "%Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)" [conv_v1.cpp:299]   --->   Operation 76 'writeresp' 'Out_ddr_addr_resp' <Predicate = (icmp_ln297)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 77 [2/5] (8.75ns)   --->   "%Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)" [conv_v1.cpp:299]   --->   Operation 77 'writeresp' 'Out_ddr_addr_resp' <Predicate = (icmp_ln297)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [conv_v1.cpp:297]   --->   Operation 78 'specloopname' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [conv_v1.cpp:297]   --->   Operation 79 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:298]   --->   Operation 80 'specpipeline' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:298]   --->   Operation 81 'speclooptripcount' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_11 : Operation 82 [1/5] (8.75ns)   --->   "%Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)" [conv_v1.cpp:299]   --->   Operation 82 'writeresp' 'Out_ddr_addr_resp' <Predicate = (icmp_ln297)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_3)" [conv_v1.cpp:302]   --->   Operation 83 'specregionend' 'empty' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "br label %2" [conv_v1.cpp:297]   --->   Operation 84 'br' <Predicate = (icmp_ln297)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 1.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_2)" [conv_v1.cpp:303]   --->   Operation 85 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (1.00ns)   --->   "%c = add i31 %select_ln293, 1" [conv_v1.cpp:295]   --->   Operation 86 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:295]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Out_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ Out_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Out_ddr_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Out_ddr_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_c_s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ p_chout_s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_read                (read             ) [ 0000000000000]
Out_ddr_offset1_read    (read             ) [ 0011111111111]
Out_ddr_offset_read     (read             ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
p_c_load                (load             ) [ 0011111111111]
cast                    (zext             ) [ 0000000000000]
cast1                   (zext             ) [ 0000000000000]
bound                   (mul              ) [ 0011111111111]
sext                    (zext             ) [ 0011111111111]
br_ln293                (br               ) [ 0111111111111]
indvar_flatten          (phi              ) [ 0010000000000]
r_0                     (phi              ) [ 0010000000000]
c_0                     (phi              ) [ 0010000000000]
p_1_idx                 (phi              ) [ 0011111111110]
zext_ln295              (zext             ) [ 0000000000000]
icmp_ln295              (icmp             ) [ 0000000000000]
icmp_ln293              (icmp             ) [ 0011111111111]
add_ln293               (add              ) [ 0111111111111]
br_ln293                (br               ) [ 0000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
select_ln293            (select           ) [ 0001111111111]
add_ln293_1             (add              ) [ 0000000000000]
select_ln293_1          (select           ) [ 0111111111111]
zext_ln293              (zext             ) [ 0001111111110]
mul_ln293               (mul              ) [ 0001111111110]
tmp_2                   (specregionbegin  ) [ 0001111111111]
trunc_ln299             (trunc            ) [ 0001111111110]
br_ln297                (br               ) [ 0011111111111]
ret_ln305               (ret              ) [ 0000000000000]
p_2_rec                 (phi              ) [ 0001000000000]
cho_0                   (phi              ) [ 0001000000000]
p_1_idx8                (add              ) [ 0110000000001]
p_chout_load            (load             ) [ 0000000000000]
icmp_ln297              (icmp             ) [ 0011111111111]
add_ln299_2             (add              ) [ 0011111111111]
br_ln297                (br               ) [ 0000000000000]
sum1                    (add              ) [ 0000000000000]
sum                     (add              ) [ 0000000000000]
Out_ddr_addr            (getelementptr    ) [ 0001111111110]
mul_ln299               (mul              ) [ 0000000000000]
trunc_ln299_1           (trunc            ) [ 0000000000000]
trunc_ln299_2           (trunc            ) [ 0000000000000]
mul_ln299_1             (mul              ) [ 0000000000000]
trunc_ln299_3           (trunc            ) [ 0000000000000]
add_ln299               (add              ) [ 0000000000000]
add_ln299_1             (add              ) [ 0001100000000]
mul_ln301               (mul              ) [ 0000000000000]
mul_ln301_1             (mul              ) [ 0000000000000]
trunc_ln301             (trunc            ) [ 0000000000000]
add_ln301               (add              ) [ 0000000000000]
add_ln301_1             (add              ) [ 0001100000000]
cho                     (add              ) [ 0011111111111]
sext_ln299              (sext             ) [ 0000000000000]
Out_buf_addr            (getelementptr    ) [ 0001010000000]
sext_ln301              (sext             ) [ 0000000000000]
Out_buf_addr_13         (getelementptr    ) [ 0000000000000]
store_ln301             (store            ) [ 0000000000000]
Out_buf_load            (load             ) [ 0001001000000]
Out_ddr_addr_req        (writereq         ) [ 0000000000000]
write_ln299             (write            ) [ 0000000000000]
specloopname_ln297      (specloopname     ) [ 0000000000000]
tmp_3                   (specregionbegin  ) [ 0000000000000]
specpipeline_ln298      (specpipeline     ) [ 0000000000000]
speclooptripcount_ln298 (speclooptripcount) [ 0000000000000]
Out_ddr_addr_resp       (writeresp        ) [ 0000000000000]
empty                   (specregionend    ) [ 0000000000000]
br_ln297                (br               ) [ 0011111111111]
empty_14                (specregionend    ) [ 0000000000000]
c                       (add              ) [ 0111111111111]
br_ln295                (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Out_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_buf"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Out_ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_ddr_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_ddr_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_ddr_offset1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_ddr_offset1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="row">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_c_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_s"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_chout_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chout_s"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="row_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="Out_ddr_offset1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Out_ddr_offset1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="Out_ddr_offset_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="30" slack="0"/>
<pin id="92" dir="0" index="1" bw="30" slack="0"/>
<pin id="93" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Out_ddr_offset_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_writeresp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="Out_ddr_addr_req/5 Out_ddr_addr_resp/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln299_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="3"/>
<pin id="106" dir="0" index="2" bw="32" slack="1"/>
<pin id="107" dir="0" index="3" bw="1" slack="0"/>
<pin id="108" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="Out_buf_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="9" slack="0"/>
<pin id="133" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="1"/>
<pin id="135" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Out_buf_load/4 store_ln301/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="Out_buf_addr_13_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_13/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="64" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="r_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="1"/>
<pin id="151" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="r_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="c_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="1"/>
<pin id="162" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="c_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="31" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_1_idx_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_1_idx (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_1_idx_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="64" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1_idx/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="p_2_rec_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="1"/>
<pin id="185" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_2_rec (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_2_rec_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="64" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2_rec/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="cho_0_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cho_0 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="cho_0_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cho_0/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_c_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_c_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="cast1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="bound_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="30" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln295_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln295/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln295_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln293_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="1"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln293/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln293_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln293/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln293_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="31" slack="0"/>
<pin id="250" dir="0" index="2" bw="31" slack="0"/>
<pin id="251" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln293/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln293_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln293_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln293_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="0" index="2" bw="3" slack="0"/>
<pin id="265" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln293_1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln293_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln293/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="mul_ln293_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln293/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln299_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="0"/>
<pin id="280" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln299/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_1_idx8_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="1"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1_idx8/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_chout_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_chout_load/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln297_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln297/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln299_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299_2/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sum1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="2"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sum_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="30" slack="2"/>
<pin id="312" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="Out_ddr_addr_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_ddr_addr/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mul_ln299_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln299/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln299_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln299_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln299_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln299_2/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="mul_ln299_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="0" index="1" bw="10" slack="1"/>
<pin id="336" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln299_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln299_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln299_3/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln299_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="10" slack="0"/>
<pin id="345" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln299_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="10" slack="0"/>
<pin id="351" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299_1/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mul_ln301_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="1"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln301/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="mul_ln301_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="2"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln301_1/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln301_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln301/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln301_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="10" slack="0"/>
<pin id="371" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln301/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln301_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="10" slack="0"/>
<pin id="377" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln301_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="cho_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cho/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln299_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln299/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln301_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln301/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="c_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="31" slack="2"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/12 "/>
</bind>
</comp>

<comp id="399" class="1005" name="Out_ddr_offset1_read_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="2"/>
<pin id="401" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="Out_ddr_offset1_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="p_c_load_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_c_load "/>
</bind>
</comp>

<comp id="411" class="1005" name="bound_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="416" class="1005" name="sext_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="2"/>
<pin id="418" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln293_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln293 "/>
</bind>
</comp>

<comp id="425" class="1005" name="add_ln293_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln293 "/>
</bind>
</comp>

<comp id="430" class="1005" name="select_ln293_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="31" slack="2"/>
<pin id="432" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="select_ln293 "/>
</bind>
</comp>

<comp id="435" class="1005" name="select_ln293_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln293_1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="zext_ln293_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln293 "/>
</bind>
</comp>

<comp id="445" class="1005" name="mul_ln293_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln293 "/>
</bind>
</comp>

<comp id="450" class="1005" name="trunc_ln299_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="1"/>
<pin id="452" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln299 "/>
</bind>
</comp>

<comp id="455" class="1005" name="p_1_idx8_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_1_idx8 "/>
</bind>
</comp>

<comp id="460" class="1005" name="icmp_ln297_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln297 "/>
</bind>
</comp>

<comp id="464" class="1005" name="add_ln299_2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln299_2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="Out_ddr_addr_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="2"/>
<pin id="471" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Out_ddr_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="add_ln299_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="1"/>
<pin id="477" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln299_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="add_ln301_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="1"/>
<pin id="482" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln301_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="cho_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cho "/>
</bind>
</comp>

<comp id="490" class="1005" name="Out_buf_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="1"/>
<pin id="492" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="Out_buf_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="Out_buf_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Out_buf_load "/>
</bind>
</comp>

<comp id="500" class="1005" name="c_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="1"/>
<pin id="502" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="50" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="56" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="58" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="52" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="78" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="205" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="209" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="90" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="164" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="142" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="142" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="231" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="164" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="153" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="231" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="153" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="255" pin="2"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="247" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="187" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="171" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="12" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="198" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="187" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="282" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="2" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="288" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="288" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="198" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="325" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="333" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="288" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="338" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="333" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="364" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="198" pin="4"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="84" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="407"><net_src comp="205" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="414"><net_src comp="217" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="419"><net_src comp="223" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="424"><net_src comp="236" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="241" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="433"><net_src comp="247" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="438"><net_src comp="261" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="443"><net_src comp="269" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="448"><net_src comp="273" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="453"><net_src comp="278" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="458"><net_src comp="282" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="463"><net_src comp="292" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="298" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="472"><net_src comp="314" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="478"><net_src comp="348" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="483"><net_src comp="374" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="488"><net_src comp="380" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="493"><net_src comp="112" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="498"><net_src comp="119" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="503"><net_src comp="394" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_buf | {4 }
	Port: Out_ddr | {5 6 7 8 9 10 11 }
	Port: p_c_s | {}
	Port: p_chout_s | {}
 - Input state : 
	Port: Write_C_buf : Out_buf | {4 5 }
	Port: Write_C_buf : Out_ddr | {}
	Port: Write_C_buf : Out_ddr_offset | {1 }
	Port: Write_C_buf : Out_ddr_offset1 | {1 }
	Port: Write_C_buf : row | {1 }
	Port: Write_C_buf : p_c_s | {1 }
	Port: Write_C_buf : p_chout_s | {3 }
  - Chain level:
	State 1
		cast1 : 1
		bound : 2
	State 2
		zext_ln295 : 1
		icmp_ln295 : 2
		icmp_ln293 : 1
		add_ln293 : 1
		br_ln293 : 2
		select_ln293 : 3
		add_ln293_1 : 1
		select_ln293_1 : 3
		zext_ln293 : 4
		mul_ln293 : 5
		trunc_ln299 : 4
	State 3
		p_1_idx8 : 1
		icmp_ln297 : 1
		add_ln299_2 : 1
		br_ln297 : 2
		sum1 : 2
		sum : 3
		Out_ddr_addr : 4
		mul_ln299 : 1
		trunc_ln299_1 : 2
		trunc_ln299_2 : 1
		mul_ln299_1 : 2
		trunc_ln299_3 : 1
		add_ln299 : 3
		add_ln299_1 : 4
		mul_ln301 : 1
		mul_ln301_1 : 2
		trunc_ln301 : 3
		add_ln301 : 3
		add_ln301_1 : 4
		cho : 1
	State 4
		Out_buf_addr : 1
		Out_buf_load : 2
		Out_buf_addr_13 : 1
		store_ln301 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		empty : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln293_fu_241        |    0    |    0    |    71   |
|          |        add_ln293_1_fu_255       |    0    |    0    |    11   |
|          |         p_1_idx8_fu_282         |    0    |    0    |    71   |
|          |        add_ln299_2_fu_298       |    0    |    0    |    71   |
|          |           sum1_fu_304           |    0    |    0    |    32   |
|    add   |            sum_fu_309           |    0    |    0    |    32   |
|          |         add_ln299_fu_342        |    0    |    0    |    32   |
|          |        add_ln299_1_fu_348       |    0    |    0    |    32   |
|          |         add_ln301_fu_368        |    0    |    0    |    32   |
|          |        add_ln301_1_fu_374       |    0    |    0    |    32   |
|          |            cho_fu_380           |    0    |    0    |    39   |
|          |             c_fu_394            |    0    |    0    |    38   |
|----------|---------------------------------|---------|---------|---------|
|          |           bound_fu_217          |    3    |    0    |    20   |
|          |         mul_ln293_fu_273        |    0    |    0    |    20   |
|    mul   |         mul_ln299_fu_320        |    3    |    0    |    20   |
|          |        mul_ln299_1_fu_333       |    0    |    0    |    62   |
|          |         mul_ln301_fu_354        |    0    |    0    |    20   |
|          |        mul_ln301_1_fu_359       |    3    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln295_fu_231        |    0    |    0    |    20   |
|   icmp   |        icmp_ln293_fu_236        |    0    |    0    |    29   |
|          |        icmp_ln297_fu_292        |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|  select  |       select_ln293_fu_247       |    0    |    0    |    31   |
|          |      select_ln293_1_fu_261      |    0    |    0    |    3    |
|----------|---------------------------------|---------|---------|---------|
|          |       row_read_read_fu_78       |    0    |    0    |    0    |
|   read   | Out_ddr_offset1_read_read_fu_84 |    0    |    0    |    0    |
|          |  Out_ddr_offset_read_read_fu_90 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_96       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     write_ln299_write_fu_103    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           cast_fu_209           |    0    |    0    |    0    |
|          |           cast1_fu_213          |    0    |    0    |    0    |
|   zext   |           sext_fu_223           |    0    |    0    |    0    |
|          |        zext_ln295_fu_227        |    0    |    0    |    0    |
|          |        zext_ln293_fu_269        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        trunc_ln299_fu_278       |    0    |    0    |    0    |
|          |       trunc_ln299_1_fu_325      |    0    |    0    |    0    |
|   trunc  |       trunc_ln299_2_fu_329      |    0    |    0    |    0    |
|          |       trunc_ln299_3_fu_338      |    0    |    0    |    0    |
|          |        trunc_ln301_fu_364       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |        sext_ln299_fu_386        |    0    |    0    |    0    |
|          |        sext_ln301_fu_390        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    9    |    0    |   758   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    Out_buf_addr_reg_490    |    9   |
|    Out_buf_load_reg_495    |   32   |
|    Out_ddr_addr_reg_469    |   32   |
|Out_ddr_offset1_read_reg_399|   64   |
|      add_ln293_reg_425     |   64   |
|     add_ln299_1_reg_475    |   10   |
|     add_ln299_2_reg_464    |   64   |
|     add_ln301_1_reg_480    |   10   |
|        bound_reg_411       |   64   |
|         c_0_reg_160        |   31   |
|          c_reg_500         |   31   |
|        cho_0_reg_194       |   32   |
|         cho_reg_485        |   32   |
|     icmp_ln293_reg_421     |    1   |
|     icmp_ln297_reg_460     |    1   |
|   indvar_flatten_reg_138   |   64   |
|      mul_ln293_reg_445     |   32   |
|      p_1_idx8_reg_455      |   64   |
|       p_1_idx_reg_171      |   64   |
|       p_2_rec_reg_183      |   64   |
|      p_c_load_reg_404      |   32   |
|         r_0_reg_149        |    3   |
|   select_ln293_1_reg_435   |    3   |
|    select_ln293_reg_430    |   31   |
|        sext_reg_416        |   64   |
|     trunc_ln299_reg_450    |   10   |
|     zext_ln293_reg_440     |   32   |
+----------------------------+--------+
|            Total           |   940  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_96 |  p0  |   2  |   1  |    2   |
|  grp_access_fu_119  |  p0  |   2  |   9  |   18   ||    9    |
|   p_1_idx_reg_171   |  p0  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   148  ||  1.968  ||    18   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   758  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   940  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    1   |   940  |   776  |
+-----------+--------+--------+--------+--------+
