INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BlockMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BlockMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux16Bit2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux16Bit2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SADCalculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SADCalculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:39]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:47]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 39 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol IFIDFlush, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:64]
INFO: [VRFC 10-2458] undeclared symbol IFIDStall, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:71]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:96]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:113]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:120]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:121]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 160 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 40 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:170]
WARNING: [VRFC 10-2938] 'PCStall' is already implicitly declared on line 47 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:187]
INFO: [VRFC 10-2458] undeclared symbol InstructionEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:195]
INFO: [VRFC 10-2458] undeclared symbol RegWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:200]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:204]
INFO: [VRFC 10-2458] undeclared symbol MemReadEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:206]
INFO: [VRFC 10-2458] undeclared symbol MemReadMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:207]
INFO: [VRFC 10-2458] undeclared symbol MemReadWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:208]
INFO: [VRFC 10-2458] undeclared symbol MemWriteEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:210]
INFO: [VRFC 10-2458] undeclared symbol MemWriteMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:211]
INFO: [VRFC 10-2458] undeclared symbol MemWriteWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:212]
WARNING: [VRFC 10-2938] 'RegWriteEX' is already implicitly declared on line 199 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:215]
WARNING: [VRFC 10-2938] 'InstructionEX' is already implicitly declared on line 195 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:219]
INFO: [VRFC 10-2458] undeclared symbol frameWindowMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:235]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:344]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 98 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:448]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 200 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:571]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 204 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:573]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 96 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:574]
WARNING: [VRFC 10-2938] 'frameWindowMEM' is already implicitly declared on line 235 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:577]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:601]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:607]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:629]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:804]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 629 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:811]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 82 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:813]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 120 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:814]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 121 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:815]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 113 [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:816]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [VRFC 10-3380] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [VRFC 10-3380] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/VectorCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
