// Seed: 2390335828
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  logic id_2;
  type_5(
      1'b0, 1, id_3
  );
  assign id_3 = 1'b0;
  always @(negedge 1 or 1) begin
    id_2 = 1'b0;
  end
endmodule
