v 20070626 1
P 0 1000 300 1000 1 0 0
{
T 200 1050 5 8 1 1 0 6 1
pinnumber=12
T 200 950 5 8 0 1 0 8 1
pinseq=1
T 350 1000 9 8 1 1 0 0 1
pinlabel=D
T 350 1000 5 8 0 1 0 2 1
pintype=in
}
P 2000 1000 1700 1000 1 0 0
{
T 1800 1050 5 8 1 1 0 0 1
pinnumber=13
T 1800 950 5 8 0 1 0 2 1
pinseq=2
T 1650 1000 9 8 1 1 0 6 1
pinlabel=Q
T 1650 1000 5 8 0 1 0 8 1
pintype=out
}
P 0 600 300 600 1 0 0
{
T 200 650 5 8 1 1 0 6 1
pinnumber=11
T 200 550 5 8 0 1 0 8 1
pinseq=3
T 350 600 9 8 1 1 0 0 1
pinlabel=EN
T 350 600 5 8 0 1 0 2 1
pintype=in
}
P 2000 600 1800 600 1 0 0
{
T 1800 650 5 8 1 1 0 0 1
pinnumber=14
T 1800 550 5 8 0 1 0 2 1
pinseq=4
T 1650 600 9 8 1 1 0 6 1
pinlabel=\_Q\_
T 1650 600 5 8 0 1 0 8 1
pintype=out
}
V 1750 600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 200 300 200 1 0 0
{
T 200 250 5 8 1 1 0 6 1
pinnumber=9
T 200 150 5 8 0 1 0 8 1
pinseq=5
T 375 200 9 8 1 1 0 0 1
pinlabel=CLK
T 375 200 5 8 0 1 0 2 1
pintype=clk
}
B 300 0 1400 1300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 1740 5 10 0 0 0 0 1
device=7491
T 300 1540 5 10 0 0 0 0 1
footprint=DIP14
T 1700 1400 8 10 1 1 0 6 1
refdes=U?
T 300 1950 5 10 0 0 0 0 1
description=8-bit shift register
T 300 2150 5 10 0 0 0 0 1
net=Vcc:5
T 300 2350 5 10 0 0 0 0 1
net=GND:10
T 300 1340 9 10 1 0 0 0 1
7491
L 375 200 300 250 3 0 0 0 -1 -1
L 375 200 300 150 3 0 0 0 -1 -1
T 300 2550 5 10 0 0 0 0 1
numslots=0
