<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
<ul>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
</ul>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\DVP.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 27 21:34:21 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Grade</td>
<td>Commercial</td>
</tr>
<tr>
<td class="label">Process</td>
<td>Typical</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>1082.865</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>96.808</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>986.057</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>39.077</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>13.000</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>70.923</td>
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>0.900</td>
<td>541.185</td>
<td>79.960</td>
<td>559.030</td>
</tr>
<tr>
<td>VCCX</td>
<td>1.800</td>
<td>8.329</td>
<td>7.200</td>
<td>27.953</td>
</tr>
<tr>
<td>VCCIO12</td>
<td>1.200</td>
<td>0.506</td>
<td>0.115</td>
<td>0.746</td>
</tr>
<tr>
<td>VCCIO15</td>
<td>1.500</td>
<td>6.571</td>
<td>1.817</td>
<td>12.582</td>
</tr>
<tr>
<td>VCCIO33</td>
<td>3.300</td>
<td>3.957</td>
<td>0.988</td>
<td>16.320</td>
</tr>
<tr>
<td>VCC_LDO</td>
<td>1.200</td>
<td>383.729</td>
<td>4.800</td>
<td>466.234</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>4.302</td>
<td>NA</td>
<td>11.099</td>
</tr>
<tr>
<td>IO</td>
<td>62.920
<td>15.993
<td>53.098
</tr>
<tr>
<td>BSRAM</td>
<td>441.075
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>PLL</td>
<td>460.474
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DDRDLL</td>
<td>33.178
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DQS</td>
<td>166.536
<td>NA</td>
<td>NA</td>
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>top</td>
<td>1105.565</td>
<td>1105.565(1105.564)</td>
<tr>
<td>top/AHBDMA/</td>
<td>620.756</td>
<td>620.756(620.755)</td>
<tr>
<td>top/AHBDMA/DDR3MI/</td>
<td>463.667</td>
<td>463.667(463.667)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/</td>
<td>463.667</td>
<td>463.667(463.491)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/</td>
<td>375.178</td>
<td>375.178(341.808)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/ddr_sync/</td>
<td>0.015</td>
<td>0.015(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/</td>
<td>0.457</td>
<td>0.457(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/</td>
<td>340.766</td>
<td>340.766(340.757)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/</td>
<td>150.841</td>
<td>150.841(150.802)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>41.678</td>
<td>41.678(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>21.514</td>
<td>21.514(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/</td>
<td>87.610</td>
<td>87.610(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/</td>
<td>63.227</td>
<td>63.227(63.188)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>41.674</td>
<td>41.674(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>21.514</td>
<td>21.514(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/</td>
<td>63.227</td>
<td>63.227(63.188)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>41.674</td>
<td>41.674(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>21.514</td>
<td>21.514(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/</td>
<td>63.227</td>
<td>63.227(63.188)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>41.674</td>
<td>41.674(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>21.514</td>
<td>21.514(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/of_fifo_ctrl_inst/</td>
<td>0.013</td>
<td>0.013(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/</td>
<td>0.166</td>
<td>0.166(0.124)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/</td>
<td>0.088</td>
<td>0.088(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/</td>
<td>0.036</td>
<td>0.036(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_eye_calib/</td>
<td>0.183</td>
<td>0.183(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/</td>
<td>0.086</td>
<td>0.086(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_init_rmove_mod/</td>
<td>0.300</td>
<td>0.300(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_gwmc_top/</td>
<td>88.313</td>
<td>88.313(88.194)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_gwmc_top/gw_cmd0/</td>
<td>0.188</td>
<td>0.188(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_gwmc_top/gw_rd_data0/</td>
<td>0.140</td>
<td>0.140(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_gwmc_top/gw_wr_data0/</td>
<td>87.695</td>
<td>87.695(87.639)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/</td>
<td>87.639</td>
<td>87.639(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_gwmc_top/gwmc_bank_ctrl/</td>
<td>0.134</td>
<td>0.134(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_gwmc_top/gwmc_rank_ctrl/</td>
<td>0.024</td>
<td>0.024(0.000)</td>
<tr>
<td>top/AHBDMA/DDR3MI/gw3_top/u_gwmc_top/gwmc_timing_ctrl/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>top/AHBDMA/Frame_Buffer/</td>
<td>157.089</td>
<td>157.089(157.089)</td>
<tr>
<td>top/AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/</td>
<td>157.089</td>
<td>157.089(157.089)</td>
<tr>
<td>top/AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/</td>
<td>156.894</td>
<td>156.894(156.894)</td>
<tr>
<td>top/AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>top/AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/</td>
<td>75.131</td>
<td>75.131(75.083)</td>
<tr>
<td>top/AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/</td>
<td>75.083</td>
<td>75.083(0.000)</td>
<tr>
<td>top/AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/</td>
<td>81.755</td>
<td>81.755(81.721)</td>
<tr>
<td>top/AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/</td>
<td>81.721</td>
<td>81.721(0.000)</td>
<tr>
<td>top/AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/</td>
<td>0.195</td>
<td>0.195(0.000)</td>
<tr>
<td>top/AHBVI/</td>
<td>0.211</td>
<td>0.211(0.203)</td>
<tr>
<td>top/AHBVI/CAM/</td>
<td>0.203</td>
<td>0.203(0.189)</td>
<tr>
<td>top/AHBVI/CAM/cmos_8_16bit/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>top/AHBVI/CAM/i2c_config/</td>
<td>0.177</td>
<td>0.177(0.171)</td>
<tr>
<td>top/AHBVI/CAM/i2c_config/i2c_master_top_m0/</td>
<td>0.171</td>
<td>0.171(0.055)</td>
<tr>
<td>top/AHBVI/CAM/i2c_config/i2c_master_top_m0/byte_controller/</td>
<td>0.055</td>
<td>0.055(0.044)</td>
<tr>
<td>top/AHBVI/CAM/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/</td>
<td>0.044</td>
<td>0.044(0.000)</td>
<tr>
<td>top/AHBVO/</td>
<td>0.224</td>
<td>0.224(0.219)</td>
<tr>
<td>top/AHBVO/DVI_TX/</td>
<td>0.199</td>
<td>0.199(0.199)</td>
<tr>
<td>top/AHBVO/DVI_TX/rgb2dvi_inst/</td>
<td>0.199</td>
<td>0.199(0.199)</td>
<tr>
<td>top/AHBVO/DVI_TX/rgb2dvi_inst/TMDS8b10b_inst_b/</td>
<td>0.067</td>
<td>0.067(0.000)</td>
<tr>
<td>top/AHBVO/DVI_TX/rgb2dvi_inst/TMDS8b10b_inst_g/</td>
<td>0.066</td>
<td>0.066(0.000)</td>
<tr>
<td>top/AHBVO/DVI_TX/rgb2dvi_inst/TMDS8b10b_inst_r/</td>
<td>0.066</td>
<td>0.066(0.000)</td>
<tr>
<td>top/AHBVO/vga_timing/</td>
<td>0.020</td>
<td>0.020(0.000)</td>
<tr>
<td>top/DVI_RX/</td>
<td>308.629</td>
<td>308.629(308.629)</td>
<tr>
<td>top/DVI_RX/dvi2rgb_inst/</td>
<td>308.629</td>
<td>308.629(0.645)</td>
<tr>
<td>top/DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/</td>
<td>0.630</td>
<td>0.630(0.000)</td>
<tr>
<td>top/DVI_RX/dvi2rgb_inst/u_tmds_b/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
<tr>
<td>top/DVI_RX/dvi2rgb_inst/u_tmds_g/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/DVI_RX/dvi2rgb_inst/u_tmds_r/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
<tr>
<td>top/HDMI_PLL/</td>
<td>91.044</td>
<td>91.044(0.000)</td>
<tr>
<td>top/SYS_PLL/</td>
<td>61.450</td>
<td>61.450(0.000)</td>
<tr>
<td>top/gw_gao_inst_0/</td>
<td>23.249</td>
<td>23.249(23.249)</td>
<tr>
<td>top/gw_gao_inst_0/u_icon_top/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>top/gw_gao_inst_0/u_la0_top/</td>
<td>23.248</td>
<td>23.248(23.210)</td>
<tr>
<td>top/gw_gao_inst_0/u_la0_top/u_ao_crc32/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/gw_gao_inst_0/u_la0_top/u_ao_match_0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/</td>
<td>23.205</td>
<td>23.205(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>tck_pad_i</td>
<td>20.000</td>
<td>6.659</td>
</tr>
<tr>
<td>clk</td>
<td>50.000</td>
<td>169.297</td>
</tr>
<tr>
<td>NO CLOCK DOMAIN</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>clk_74_25</td>
<td>74.250</td>
<td>32.250</td>
</tr>
<tr>
<td>clk_x1</td>
<td>100.000</td>
<td>350.366</td>
</tr>
<tr>
<td>HDMI_clk</td>
<td>74.250</td>
<td>0.513</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>170.068</td>
<td>0.017</td>
</tr>
<tr>
<td>vi_clk</td>
<td>100.000</td>
<td>38.653</td>
</tr>
<tr>
<td>tmds_clk_p_1</td>
<td>371.333</td>
<td>308.134</td>
</tr>
<tr>
<td>HDMI_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>370.000</td>
<td>0.018</td>
</tr>
<tr>
<td>DVI_RX/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>1856.665</td>
<td>0.046</td>
</tr>
<tr>
<td>mem_clk</td>
<td>400.000</td>
<td>199.714</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
