

================================================================
== Vitis HLS Report for 'gen4'
================================================================
* Date:           Fri Jul 14 17:20:38 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_gen4
* Solution:       solution (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku15p-ffva1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.772 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  27.500 ns|  27.500 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.60>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%set_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %set" [gen4.cc:93]   --->   Operation 13 'read' 'set_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%valid_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %valid" [gen4.cc:93]   --->   Operation 14 'read' 'valid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.28ns)   --->   "%and_ln128 = and i1 %valid_read, i1 %set_read" [gen4.cc:128]   --->   Operation 15 'and' 'and_ln128' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_s = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_0"   --->   Operation 16 'read' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i64 %p_Val2_s" [gen4.cc:128]   --->   Operation 17 'trunc' 'trunc_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%irow_V_load = load i8 %irow_V"   --->   Operation 18 'load' 'irow_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%running_load = load i1 %running" [gen4.cc:135]   --->   Operation 19 'load' 'running_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %and_ln128, void, void" [gen4.cc:128]   --->   Operation 20 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%br_ln135 = br i1 %running_load, void %mergeST60, void" [gen4.cc:135]   --->   Operation 21 'br' 'br_ln135' <Predicate = (!and_ln128)> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%icmp_ln1064 = icmp_eq  i8 %irow_V_load, i8 0"   --->   Operation 22 'icmp' 'icmp_ln1064' <Predicate = (!and_ln128 & running_load)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_idxs_1_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_1" [gen4.cc:140]   --->   Operation 23 'read' 'p_idxs_1_read' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i64 %p_idxs_1_read" [gen4.cc:140]   --->   Operation 24 'trunc' 'trunc_ln140' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_idxs_2_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_2" [gen4.cc:140]   --->   Operation 25 'read' 'p_idxs_2_read' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i64 %p_idxs_2_read" [gen4.cc:140]   --->   Operation 26 'trunc' 'trunc_ln140_1' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_idxs_3_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_3" [gen4.cc:140]   --->   Operation 27 'read' 'p_idxs_3_read' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i64 %p_idxs_3_read" [gen4.cc:136]   --->   Operation 28 'trunc' 'trunc_ln136' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%wptr_load = load i10 %wptr"   --->   Operation 29 'load' 'wptr_load' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln1064, void, void" [gen4.cc:136]   --->   Operation 30 'br' 'br_ln136' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%icmp_ln1064_1 = icmp_eq  i8 %irow_V_load, i8 53"   --->   Operation 31 'icmp' 'icmp_ln1064_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln1064_1, void, void" [gen4.cc:162]   --->   Operation 32 'br' 'br_ln162' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.76ns)   --->   "%add_ln885 = add i8 %irow_V_load, i8 1"   --->   Operation 33 'add' 'add_ln885' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.47ns)   --->   "%store_ln885 = store i8 %add_ln885, i8 %irow_V"   --->   Operation 34 'store' 'store_ln885' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.47>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.47ns)   --->   "%store_ln163 = store i8 0, i8 %irow_V" [gen4.cc:163]   --->   Operation 36 'store' 'store_ln163' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.47>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rptr_load = load i10 %rptr"   --->   Operation 37 'load' 'rptr_load' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.91ns)   --->   "%icmp_ln1068 = icmp_eq  i10 %rptr_load, i10 %wptr_load"   --->   Operation 38 'icmp' 'icmp_ln1068' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln1068, void, void" [gen4.cc:166]   --->   Operation 39 'br' 'br_ln166' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln885_1 = add i10 %rptr_load, i10 1"   --->   Operation 40 'add' 'add_ln885_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln885 = store i10 %add_ln885_1, i10 %rptr"   --->   Operation 41 'store' 'store_ln885' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i64 %p_Val2_s"   --->   Operation 42 'trunc' 'trunc_ln674_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i11 %trunc_ln674_1"   --->   Operation 43 'zext' 'zext_ln587_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%NLUT_V_addr_1 = getelementptr i11 %NLUT_V, i64 0, i64 %zext_ln587_1"   --->   Operation 44 'getelementptr' 'NLUT_V_addr_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%NLUT_V_load_1 = load i11 %NLUT_V_addr_1"   --->   Operation 45 'load' 'NLUT_V_load_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2047> <ROM>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln171 = store i1 0, i1 %running" [gen4.cc:171]   --->   Operation 46 'store' 'store_ln171' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & icmp_ln1068)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln172 = br void" [gen4.cc:172]   --->   Operation 48 'br' 'br_ln172' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.47ns)   --->   "%store_ln147 = store i8 1, i8 %irow_V" [gen4.cc:147]   --->   Operation 49 'store' 'store_ln147' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.47>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %valid_read, void %._crit_edge4, void" [gen4.cc:175]   --->   Operation 50 'br' 'br_ln175' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln885_2 = add i10 %wptr_load, i10 1"   --->   Operation 51 'add' 'add_ln885_2' <Predicate = (!and_ln128 & running_load & valid_read)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln885 = store i10 %add_ln885_2, i10 %wptr"   --->   Operation 52 'store' 'store_ln885' <Predicate = (!and_ln128 & running_load & valid_read)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln177 = br void %._crit_edge4" [gen4.cc:177]   --->   Operation 53 'br' 'br_ln177' <Predicate = (!and_ln128 & running_load & valid_read)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.47ns)   --->   "%store_ln130 = store i8 0, i8 %irow_V" [gen4.cc:130]   --->   Operation 54 'store' 'store_ln130' <Predicate = (and_ln128)> <Delay = 0.47>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln131 = store i1 1, i1 %running" [gen4.cc:131]   --->   Operation 55 'store' 'store_ln131' <Predicate = (and_ln128)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %p_Val2_s"   --->   Operation 56 'trunc' 'trunc_ln674' <Predicate = (and_ln128)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i11 %trunc_ln674"   --->   Operation 57 'zext' 'zext_ln587' <Predicate = (and_ln128)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%NLUT_V_addr = getelementptr i11 %NLUT_V, i64 0, i64 %zext_ln587"   --->   Operation 58 'getelementptr' 'NLUT_V_addr' <Predicate = (and_ln128)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%NLUT_V_load = load i11 %NLUT_V_addr"   --->   Operation 59 'load' 'NLUT_V_load' <Predicate = (and_ln128)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2047> <ROM>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln135 = br void %mergeST60" [gen4.cc:135]   --->   Operation 60 'br' 'br_ln135' <Predicate = (and_ln128)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%NLUT_V_load_1 = load i11 %NLUT_V_addr_1"   --->   Operation 61 'load' 'NLUT_V_load_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2047> <ROM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i11 %NLUT_V_load_1"   --->   Operation 62 'zext' 'zext_ln1171_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_2 : Operation 63 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i18 %zext_ln1171_1, i18 114"   --->   Operation 63 'mul' 'r_V_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%NLUT_V_load = load i11 %NLUT_V_addr"   --->   Operation 64 'load' 'NLUT_V_load' <Predicate = (and_ln128)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2047> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i11 %NLUT_V_load"   --->   Operation 65 'zext' 'zext_ln1171' <Predicate = (and_ln128)> <Delay = 0.00>
ST_2 : Operation 66 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i18 %zext_ln1171, i18 114"   --->   Operation 66 'mul' 'r_V' <Predicate = (and_ln128)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 67 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i18 %zext_ln1171_1, i18 114"   --->   Operation 67 'mul' 'r_V_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i18 %zext_ln1171, i18 114"   --->   Operation 68 'mul' 'r_V' <Predicate = (and_ln128)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 69 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i18 %zext_ln1171_1, i18 114"   --->   Operation 69 'mul' 'r_V_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i18 %zext_ln1171, i18 114"   --->   Operation 70 'mul' 'r_V' <Predicate = (and_ln128)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.77>
ST_5 : Operation 71 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1 = mul i18 %zext_ln1171_1, i18 114"   --->   Operation 71 'mul' 'r_V_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%N_2 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %r_V_1, i32 11, i32 17"   --->   Operation 72 'partselect' 'N_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %r_V_1, i32 10"   --->   Operation 73 'bitselect' 'tmp_6' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_6"   --->   Operation 74 'zext' 'zext_ln415_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.77ns)   --->   "%N_5 = add i7 %zext_ln415_1, i7 %N_2"   --->   Operation 75 'add' 'N_5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i18 %zext_ln1171, i18 114"   --->   Operation 76 'mul' 'r_V' <Predicate = (and_ln128)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%N = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %r_V, i32 11, i32 17"   --->   Operation 77 'partselect' 'N' <Predicate = (and_ln128)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %r_V, i32 10"   --->   Operation 78 'bitselect' 'tmp' <Predicate = (and_ln128)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp"   --->   Operation 79 'zext' 'zext_ln415' <Predicate = (and_ln128)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.77ns)   --->   "%N_4 = add i7 %zext_ln415, i7 %N"   --->   Operation 80 'add' 'N_4' <Predicate = (and_ln128)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.66>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 82 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %set"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %set, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_0"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_1"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_2"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_3"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_0"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_1"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_2"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_3"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_0"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_1"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_2"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_3"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_0"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_1"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_2"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_3"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_0"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_1"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_2"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_3"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_0"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_1"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_2"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_3"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %CLOCK_RATIO_MINUS_ONE"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %CLOCK_RATIO_MINUS_ONE, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%npuppi_V_load = load i7 %npuppi_V" [gen4.cc:128]   --->   Operation 137 'load' 'npuppi_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1064 = zext i7 %npuppi_V_load"   --->   Operation 138 'zext' 'zext_ln1064' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%lhs = load i8 %nremaining_V" [gen4.cc:136]   --->   Operation 139 'load' 'lhs' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%nremaining_V_load_cast = zext i8 %lhs" [gen4.cc:136]   --->   Operation 140 'zext' 'nremaining_V_load_cast' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.76ns)   --->   "%ret = add i9 %nremaining_V_load_cast, i9 508" [gen4.cc:136]   --->   Operation 141 'add' 'ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.84ns)   --->   "%icmp_ln1072 = icmp_ne  i8 %lhs, i8 0"   --->   Operation 142 'icmp' 'icmp_ln1072' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.42ns)   --->   "%br_ln155 = br i1 %icmp_ln1072, void, void" [gen4.cc:155]   --->   Operation 143 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 144 [1/1] (0.88ns)   --->   "%icmp_ln1076 = icmp_slt  i9 %ret, i9 1"   --->   Operation 144 'icmp' 'icmp_ln1076' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lhs, i32 1, i32 7"   --->   Operation 145 'partselect' 'tmp_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.81ns)   --->   "%icmp_ln1072_1 = icmp_ne  i7 %tmp_2, i7 0"   --->   Operation 146 'icmp' 'icmp_ln1072_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.42ns)   --->   "%br_ln155 = br i1 %icmp_ln1072_1, void, void" [gen4.cc:155]   --->   Operation 147 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %ret, i32 1, i32 8"   --->   Operation 148 'partselect' 'tmp_3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.84ns)   --->   "%icmp_ln1076_1 = icmp_slt  i8 %tmp_3, i8 1"   --->   Operation 149 'icmp' 'icmp_ln1076_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.84ns)   --->   "%icmp_ln1072_2 = icmp_ugt  i8 %lhs, i8 2"   --->   Operation 150 'icmp' 'icmp_ln1072_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.42ns)   --->   "%br_ln155 = br i1 %icmp_ln1072_2, void, void" [gen4.cc:155]   --->   Operation 151 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 152 [1/1] (0.88ns)   --->   "%icmp_ln1076_2 = icmp_slt  i9 %ret, i9 3"   --->   Operation 152 'icmp' 'icmp_ln1076_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %lhs, i32 2, i32 7"   --->   Operation 153 'partselect' 'tmp_4' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.78ns)   --->   "%icmp_ln1072_3 = icmp_ne  i6 %tmp_4, i6 0"   --->   Operation 154 'icmp' 'icmp_ln1072_3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln155 = br i1 %icmp_ln1072_3, void, void" [gen4.cc:155]   --->   Operation 155 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %ret, i32 2, i32 8"   --->   Operation 156 'partselect' 'tmp_5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.81ns)   --->   "%icmp_ln1076_3 = icmp_slt  i7 %tmp_5, i7 1"   --->   Operation 157 'icmp' 'icmp_ln1076_3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.84ns)   --->   "%icmp_ln1084_6 = icmp_ult  i8 %lhs, i8 5"   --->   Operation 158 'icmp' 'icmp_ln1084_6' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln229_1 = add i8 %lhs, i8 252"   --->   Operation 159 'add' 'add_ln229_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.38ns)   --->   "%select_ln161 = select i1 %icmp_ln1084_6, i8 0, i8 %add_ln229_1" [gen4.cc:161]   --->   Operation 160 'select' 'select_ln161' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln161 = store i8 %select_ln161, i8 %nremaining_V" [gen4.cc:161]   --->   Operation 161 'store' 'store_ln161' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln169 = store i7 %N_5, i7 %npuppi_V" [gen4.cc:169]   --->   Operation 162 'store' 'store_ln169' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.42>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln170 = br void" [gen4.cc:170]   --->   Operation 163 'br' 'br_ln170' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.81ns)   --->   "%icmp_ln1084 = icmp_ult  i7 %npuppi_V_load, i7 5"   --->   Operation 164 'icmp' 'icmp_ln1084' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.81ns)   --->   "%icmp_ln1084_3 = icmp_ult  i7 %npuppi_V_load, i7 6"   --->   Operation 165 'icmp' 'icmp_ln1084_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.81ns)   --->   "%icmp_ln1084_4 = icmp_ult  i7 %npuppi_V_load, i7 7"   --->   Operation 166 'icmp' 'icmp_ln1084_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %npuppi_V_load, i32 3, i32 6"   --->   Operation 167 'partselect' 'tmp_1' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.72ns)   --->   "%icmp_ln1084_5 = icmp_eq  i4 %tmp_1, i4 0"   --->   Operation 168 'icmp' 'icmp_ln1084_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.77ns)   --->   "%add_ln229 = add i8 %zext_ln1064, i8 252"   --->   Operation 169 'add' 'add_ln229' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.38ns)   --->   "%select_ln148 = select i1 %icmp_ln1084, i8 0, i8 %add_ln229" [gen4.cc:148]   --->   Operation 170 'select' 'select_ln148' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln148 = store i8 %select_ln148, i8 %nremaining_V" [gen4.cc:148]   --->   Operation 171 'store' 'store_ln148' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 172 [1/1] (0.42ns)   --->   "%store_ln134 = store i7 %N_4, i7 %npuppi_V" [gen4.cc:134]   --->   Operation 172 'store' 'store_ln134' <Predicate = (and_ln128)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 173 [5/5] (1.23ns)   --->   "%call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 173 'call' 'call_ret7' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [5/5] (1.23ns)   --->   "%call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 174 'call' 'call_ret5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [5/5] (1.23ns)   --->   "%call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 175 'call' 'call_ret3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 176 [5/5] (1.23ns)   --->   "%call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 176 'call' 'call_ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [5/5] (1.23ns)   --->   "%ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 177 'call' 'ref_tmp22_assign_6' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 178 [5/5] (1.23ns)   --->   "%ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 178 'call' 'ref_tmp22_assign_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 179 [5/5] (1.23ns)   --->   "%ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 179 'call' 'ref_tmp22_assign_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 180 [5/5] (1.23ns)   --->   "%ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 180 'call' 'ref_tmp22_assign_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 181 [4/5] (1.23ns)   --->   "%call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 181 'call' 'call_ret7' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [4/5] (1.23ns)   --->   "%call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 182 'call' 'call_ret5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [4/5] (1.23ns)   --->   "%call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 183 'call' 'call_ret3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [4/5] (1.23ns)   --->   "%call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 184 'call' 'call_ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [4/5] (1.23ns)   --->   "%ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 185 'call' 'ref_tmp22_assign_6' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [4/5] (1.23ns)   --->   "%ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 186 'call' 'ref_tmp22_assign_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [4/5] (1.23ns)   --->   "%ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 187 'call' 'ref_tmp22_assign_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 188 [4/5] (1.23ns)   --->   "%ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 188 'call' 'ref_tmp22_assign_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 189 [3/5] (1.23ns)   --->   "%call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 189 'call' 'call_ret7' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 190 [3/5] (1.23ns)   --->   "%call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 190 'call' 'call_ret5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 191 [3/5] (1.23ns)   --->   "%call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 191 'call' 'call_ret3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 192 [3/5] (1.23ns)   --->   "%call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 192 'call' 'call_ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 193 [3/5] (1.23ns)   --->   "%ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 193 'call' 'ref_tmp22_assign_6' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 194 [3/5] (1.23ns)   --->   "%ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 194 'call' 'ref_tmp22_assign_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 195 [3/5] (1.23ns)   --->   "%ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 195 'call' 'ref_tmp22_assign_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 196 [3/5] (1.23ns)   --->   "%ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 196 'call' 'ref_tmp22_assign_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 197 [2/5] (1.23ns)   --->   "%call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 197 'call' 'call_ret7' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 198 [2/5] (1.23ns)   --->   "%call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 198 'call' 'call_ret5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 199 [2/5] (1.23ns)   --->   "%call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 199 'call' 'call_ret3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 200 [2/5] (1.23ns)   --->   "%call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 200 'call' 'call_ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 201 [1/1] (0.42ns)   --->   "%store_ln164 = store i1 0, i1 %orbit" [gen4.cc:164]   --->   Operation 201 'store' 'store_ln164' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.42>
ST_10 : Operation 202 [2/5] (1.23ns)   --->   "%ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 202 'call' 'ref_tmp22_assign_6' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 203 [2/5] (1.23ns)   --->   "%ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 203 'call' 'ref_tmp22_assign_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 204 [2/5] (1.23ns)   --->   "%ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 204 'call' 'ref_tmp22_assign_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 205 [2/5] (1.23ns)   --->   "%ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 205 'call' 'ref_tmp22_assign_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 206 [1/1] (0.42ns)   --->   "%store_ln132 = store i1 1, i1 %orbit" [gen4.cc:132]   --->   Operation 206 'store' 'store_ln132' <Predicate = (and_ln128)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.33>
ST_11 : Operation 207 [1/5] (1.33ns)   --->   "%call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 207 'call' 'call_ret7' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 208 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [gen4.cc:155]   --->   Operation 208 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 0.42>
ST_11 : Operation 209 [1/5] (1.33ns)   --->   "%call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 209 'call' 'call_ret5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 210 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [gen4.cc:155]   --->   Operation 210 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 0.42>
ST_11 : Operation 211 [1/5] (1.33ns)   --->   "%call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 211 'call' 'call_ret3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 212 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [gen4.cc:155]   --->   Operation 212 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 0.42>
ST_11 : Operation 213 [1/5] (1.33ns)   --->   "%call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 213 'call' 'call_ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 214 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [gen4.cc:155]   --->   Operation 214 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 0.42>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%orbit_load = load i1 %orbit"   --->   Operation 215 'load' 'orbit_load' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.00>
ST_11 : Operation 216 [1/5] (1.33ns)   --->   "%ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 216 'call' 'ref_tmp22_assign_6' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 217 [1/5] (1.33ns)   --->   "%ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 217 'call' 'ref_tmp22_assign_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 218 [1/5] (1.33ns)   --->   "%ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 218 'call' 'ref_tmp22_assign_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 219 [1/5] (1.33ns)   --->   "%ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 219 'call' 'ref_tmp22_assign_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 220 [1/1] (0.42ns)   --->   "%br_ln149 = br void" [gen4.cc:149]   --->   Operation 220 'br' 'br_ln149' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.42>

State 12 <SV = 11> <Delay = 1.13>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%ref_tmp46_0 = phi i64 %call_ret7, void, i64 0, void" [gen4.cc:155]   --->   Operation 221 'phi' 'ref_tmp46_0' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.28ns)   --->   "%and_ln159 = and i1 %icmp_ln1072, i1 %icmp_ln1076" [gen4.cc:159]   --->   Operation 222 'and' 'and_ln159' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%ref_tmp46_1 = phi i64 %call_ret5, void, i64 0, void" [gen4.cc:155]   --->   Operation 223 'phi' 'ref_tmp46_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.28ns)   --->   "%and_ln159_1 = and i1 %icmp_ln1072_1, i1 %icmp_ln1076_1" [gen4.cc:159]   --->   Operation 224 'and' 'and_ln159_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%ref_tmp46_2 = phi i64 %call_ret3, void, i64 0, void" [gen4.cc:155]   --->   Operation 225 'phi' 'ref_tmp46_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.28ns)   --->   "%and_ln159_2 = and i1 %icmp_ln1072_2, i1 %icmp_ln1076_2" [gen4.cc:159]   --->   Operation 226 'and' 'and_ln159_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%ref_tmp46_3 = phi i64 %call_ret, void, i64 0, void" [gen4.cc:155]   --->   Operation 227 'phi' 'ref_tmp46_3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.28ns)   --->   "%and_ln159_3 = and i1 %icmp_ln1072_3, i1 %icmp_ln1076_3" [gen4.cc:159]   --->   Operation 228 'and' 'and_ln159_3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 229 'br' 'br_ln0' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%valid_out_0_new_0 = phi i1 1, void, i1 %icmp_ln1072, void"   --->   Operation 230 'phi' 'valid_out_0_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%orbit_out_0_new_0 = phi i1 %orbit_load, void, i1 0, void"   --->   Operation 231 'phi' 'orbit_out_0_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%start_out_0_new_0 = phi i1 1, void, i1 0, void"   --->   Operation 232 'phi' 'start_out_0_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%end_out_0_new_0 = phi i1 %icmp_ln1084, void, i1 %and_ln159, void"   --->   Operation 233 'phi' 'end_out_0_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%data_out_1_new_0 = phi i64 %ref_tmp22_assign_5, void, i64 %ref_tmp46_1, void" [gen4.cc:140]   --->   Operation 234 'phi' 'data_out_1_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%valid_out_1_new_0 = phi i1 1, void, i1 %icmp_ln1072_1, void"   --->   Operation 235 'phi' 'valid_out_1_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%end_out_1_new_0 = phi i1 %icmp_ln1084_3, void, i1 %and_ln159_1, void"   --->   Operation 236 'phi' 'end_out_1_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%data_out_2_new_0 = phi i64 %ref_tmp22_assign_4, void, i64 %ref_tmp46_2, void" [gen4.cc:140]   --->   Operation 237 'phi' 'data_out_2_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%valid_out_2_new_0 = phi i1 1, void, i1 %icmp_ln1072_2, void"   --->   Operation 238 'phi' 'valid_out_2_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%end_out_2_new_0 = phi i1 %icmp_ln1084_4, void, i1 %and_ln159_2, void"   --->   Operation 239 'phi' 'end_out_2_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%data_out_3_new_0 = phi i64 %ref_tmp22_assign_3, void, i64 %ref_tmp46_3, void" [gen4.cc:140]   --->   Operation 240 'phi' 'data_out_3_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%valid_out_3_new_0 = phi i1 1, void, i1 %icmp_ln1072_3, void"   --->   Operation 241 'phi' 'valid_out_3_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%end_out_3_new_0 = phi i1 %icmp_ln1084_5, void, i1 %and_ln159_3, void"   --->   Operation 242 'phi' 'end_out_3_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%data_out_0_new_0 = phi i64 %ref_tmp22_assign_6, void, i64 %ref_tmp46_0, void" [gen4.cc:140]   --->   Operation 243 'phi' 'data_out_0_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.42ns)   --->   "%br_ln178 = br void %mergeST60" [gen4.cc:178]   --->   Operation 244 'br' 'br_ln178' <Predicate = (!and_ln128 & running_load)> <Delay = 0.42>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%valid_out_0_new_2 = phi i1 0, void, i1 %valid_out_0_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 245 'phi' 'valid_out_0_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%orbit_out_0_new_2 = phi i1 0, void, i1 %orbit_out_0_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 246 'phi' 'orbit_out_0_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%start_out_0_new_2 = phi i1 0, void, i1 %start_out_0_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 247 'phi' 'start_out_0_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%end_out_0_new_2 = phi i1 0, void, i1 %end_out_0_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 248 'phi' 'end_out_0_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%data_out_1_new_2 = phi i64 0, void, i64 %data_out_1_new_0, void %._crit_edge4, i64 0, void" [gen4.cc:140]   --->   Operation 249 'phi' 'data_out_1_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%valid_out_1_new_2 = phi i1 0, void, i1 %valid_out_1_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 250 'phi' 'valid_out_1_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%end_out_1_new_2 = phi i1 0, void, i1 %end_out_1_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 251 'phi' 'end_out_1_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%data_out_2_new_2 = phi i64 0, void, i64 %data_out_2_new_0, void %._crit_edge4, i64 0, void" [gen4.cc:140]   --->   Operation 252 'phi' 'data_out_2_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%valid_out_2_new_2 = phi i1 0, void, i1 %valid_out_2_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 253 'phi' 'valid_out_2_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%end_out_2_new_2 = phi i1 0, void, i1 %end_out_2_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 254 'phi' 'end_out_2_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%data_out_3_new_2 = phi i64 0, void, i64 %data_out_3_new_0, void %._crit_edge4, i64 0, void" [gen4.cc:140]   --->   Operation 255 'phi' 'data_out_3_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%valid_out_3_new_2 = phi i1 0, void, i1 %valid_out_3_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 256 'phi' 'valid_out_3_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%end_out_3_new_2 = phi i1 0, void, i1 %end_out_3_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 257 'phi' 'end_out_3_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%data_out_0_new_2 = phi i64 0, void, i64 %data_out_0_new_0, void %._crit_edge4, i64 0, void" [gen4.cc:140]   --->   Operation 258 'phi' 'data_out_0_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_3, i1 %end_out_3_new_2" [gen4.cc:125]   --->   Operation 259 'write' 'write_ln125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_3, i1 %start_out_0_new_2" [gen4.cc:124]   --->   Operation 260 'write' 'write_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_3, i1 %orbit_out_0_new_2" [gen4.cc:123]   --->   Operation 261 'write' 'write_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_3, i1 %valid_out_3_new_2" [gen4.cc:122]   --->   Operation 262 'write' 'write_ln122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_3, i64 %data_out_3_new_2" [gen4.cc:121]   --->   Operation 263 'write' 'write_ln121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_2, i1 %end_out_2_new_2" [gen4.cc:125]   --->   Operation 264 'write' 'write_ln125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_2, i1 %start_out_0_new_2" [gen4.cc:124]   --->   Operation 265 'write' 'write_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_2, i1 %orbit_out_0_new_2" [gen4.cc:123]   --->   Operation 266 'write' 'write_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_2, i1 %valid_out_2_new_2" [gen4.cc:122]   --->   Operation 267 'write' 'write_ln122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_2, i64 %data_out_2_new_2" [gen4.cc:121]   --->   Operation 268 'write' 'write_ln121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_1, i1 %end_out_1_new_2" [gen4.cc:125]   --->   Operation 269 'write' 'write_ln125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_1, i1 %start_out_0_new_2" [gen4.cc:124]   --->   Operation 270 'write' 'write_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_1, i1 %orbit_out_0_new_2" [gen4.cc:123]   --->   Operation 271 'write' 'write_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_1, i1 %valid_out_1_new_2" [gen4.cc:122]   --->   Operation 272 'write' 'write_ln122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_1, i64 %data_out_1_new_2" [gen4.cc:121]   --->   Operation 273 'write' 'write_ln121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_0, i1 %end_out_0_new_2" [gen4.cc:125]   --->   Operation 274 'write' 'write_ln125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_0, i1 %start_out_0_new_2" [gen4.cc:124]   --->   Operation 275 'write' 'write_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_0, i1 %orbit_out_0_new_2" [gen4.cc:123]   --->   Operation 276 'write' 'write_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_0, i1 %valid_out_0_new_2" [gen4.cc:122]   --->   Operation 277 'write' 'write_ln122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_0, i64 %data_out_0_new_2" [gen4.cc:121]   --->   Operation 278 'write' 'write_ln121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%ret_ln179 = ret" [gen4.cc:179]   --->   Operation 279 'ret' 'ret_ln179' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.675ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'load' operation ('irow_V_load') on static variable 'irow_V' [100]  (0 ns)
	'add' operation ('add_ln885') [166]  (0.765 ns)
	'store' operation ('store_ln885') of variable 'add_ln885' on static variable 'irow_V' [167]  (0.476 ns)
	blocking operation 0.366 ns on control path)

 <State 2>: 1.77ns
The critical path consists of the following:
	'load' operation ('NLUT_V_load_1') on array 'NLUT_V' [181]  (1.24 ns)
	'mul' operation of DSP[183] ('r.V') [183]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[183] ('r.V') [183]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[183] ('r.V') [183]  (0.535 ns)

 <State 5>: 0.773ns
The critical path consists of the following:
	'mul' operation of DSP[183] ('r.V') [183]  (0 ns)
	'add' operation ('N') [187]  (0.773 ns)

 <State 6>: 1.66ns
The critical path consists of the following:
	'load' operation ('lhs', gen4.cc:136) on static variable 'nremaining_V' [113]  (0 ns)
	'icmp' operation ('icmp_ln1084_6') [159]  (0.849 ns)
	'select' operation ('select_ln161', gen4.cc:161) [161]  (0.387 ns)
	'store' operation ('store_ln161', gen4.cc:161) of variable 'select_ln161', gen4.cc:161 on static variable 'nremaining_V' [162]  (0.427 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'call' operation ('call_ret7', gen4.cc:155) to 'gen_puppi' [122]  (1.24 ns)

 <State 8>: 1.24ns
The critical path consists of the following:
	'call' operation ('call_ret7', gen4.cc:155) to 'gen_puppi' [122]  (1.24 ns)

 <State 9>: 1.24ns
The critical path consists of the following:
	'call' operation ('call_ret7', gen4.cc:155) to 'gen_puppi' [122]  (1.24 ns)

 <State 10>: 1.24ns
The critical path consists of the following:
	'call' operation ('call_ret7', gen4.cc:155) to 'gen_puppi' [122]  (1.24 ns)

 <State 11>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret7', gen4.cc:155) to 'gen_puppi' [122]  (1.33 ns)

 <State 12>: 1.14ns
The critical path consists of the following:
	'and' operation ('and_ln159', gen4.cc:159) [127]  (0.282 ns)
	multiplexor before 'phi' operation ('end_out_0_new_0') with incoming values : ('and_ln159', gen4.cc:159) ('icmp_ln1084') [217]  (0.427 ns)
	'phi' operation ('end_out_0_new_0') with incoming values : ('and_ln159', gen4.cc:159) ('icmp_ln1084') [217]  (0 ns)
	multiplexor before 'phi' operation ('end_out_0_new_2') with incoming values : ('and_ln159', gen4.cc:159) ('icmp_ln1084') [255]  (0.427 ns)
	'phi' operation ('end_out_0_new_2') with incoming values : ('and_ln159', gen4.cc:159) ('icmp_ln1084') [255]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
