Assertion report generated on: 28-Mar-2024 02:45:32 PM

Assertion summary report for design: cavlc_fsm
##############################################

Target | Total | Passed | Failed | Vacuous | Hit | Miss
------ | ----- | ------ | ------ | ------- | --- | ----
 idle  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
valid  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 


Resource usage summary report for the desing: cavlc_fsm
#######################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.163188        |     904.77    
   Simulation     |       0:00:02.026486        |     968.77    
     D Parse      |       0:00:05.962663        |     969.27    
     Mining       |       0:00:01.126047        |     970.25    
     Overall      |       0:00:20.627137        |     970.25    
