<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2614" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2614{left:462px;bottom:68px;letter-spacing:0.1px;}
#t2_2614{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2614{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2614{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2614{left:69px;bottom:1088px;letter-spacing:-0.13px;}
#t6_2614{left:69px;bottom:1065px;letter-spacing:-0.13px;}
#t7_2614{left:69px;bottom:1046px;}
#t8_2614{left:90px;bottom:1028px;letter-spacing:-0.11px;}
#t9_2614{left:90px;bottom:1010px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_2614{left:117px;bottom:991px;letter-spacing:-0.12px;}
#tb_2614{left:90px;bottom:973px;letter-spacing:-0.11px;}
#tc_2614{left:90px;bottom:955px;letter-spacing:-0.12px;}
#td_2614{left:90px;bottom:936px;letter-spacing:-0.11px;}
#te_2614{left:90px;bottom:918px;letter-spacing:-0.11px;}
#tf_2614{left:90px;bottom:900px;letter-spacing:-0.11px;}
#tg_2614{left:176px;bottom:906px;letter-spacing:-0.07px;}
#th_2614{left:191px;bottom:900px;letter-spacing:-0.14px;}
#ti_2614{left:256px;bottom:906px;}
#tj_2614{left:264px;bottom:900px;letter-spacing:-0.12px;}
#tk_2614{left:626px;bottom:906px;}
#tl_2614{left:636px;bottom:900px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_2614{left:90px;bottom:881px;letter-spacing:-0.12px;}
#tn_2614{left:69px;bottom:863px;letter-spacing:-0.12px;}
#to_2614{left:69px;bottom:845px;}
#tp_2614{left:69px;bottom:808px;letter-spacing:-0.15px;}
#tq_2614{left:69px;bottom:790px;letter-spacing:-0.11px;}
#tr_2614{left:69px;bottom:771px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_2614{left:90px;bottom:753px;letter-spacing:-0.09px;}
#tt_2614{left:90px;bottom:735px;letter-spacing:-0.12px;}
#tu_2614{left:145px;bottom:716px;letter-spacing:-0.12px;}
#tv_2614{left:172px;bottom:698px;letter-spacing:-0.12px;}
#tw_2614{left:172px;bottom:680px;letter-spacing:-0.12px;}
#tx_2614{left:145px;bottom:661px;letter-spacing:-0.07px;}
#ty_2614{left:90px;bottom:643px;letter-spacing:-0.09px;}
#tz_2614{left:117px;bottom:625px;letter-spacing:-0.12px;}
#t10_2614{left:337px;bottom:625px;letter-spacing:-0.12px;}
#t11_2614{left:145px;bottom:606px;letter-spacing:-0.13px;}
#t12_2614{left:145px;bottom:588px;letter-spacing:-0.1px;}
#t13_2614{left:337px;bottom:588px;letter-spacing:-0.12px;}
#t14_2614{left:172px;bottom:570px;letter-spacing:-0.11px;}
#t15_2614{left:117px;bottom:551px;letter-spacing:-0.07px;}
#t16_2614{left:90px;bottom:533px;letter-spacing:-0.07px;}
#t17_2614{left:69px;bottom:515px;letter-spacing:-0.15px;}
#t18_2614{left:69px;bottom:496px;letter-spacing:-0.13px;}
#t19_2614{left:69px;bottom:461px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1a_2614{left:69px;bottom:438px;letter-spacing:-0.13px;}
#t1b_2614{left:69px;bottom:420px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_2614{left:69px;bottom:402px;letter-spacing:-0.13px;}
#t1d_2614{left:69px;bottom:383px;letter-spacing:-0.13px;}
#t1e_2614{left:69px;bottom:365px;letter-spacing:-0.13px;}
#t1f_2614{left:69px;bottom:347px;letter-spacing:-0.13px;}
#t1g_2614{left:69px;bottom:328px;letter-spacing:-0.13px;}
#t1h_2614{left:69px;bottom:310px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_2614{left:69px;bottom:292px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1j_2614{left:69px;bottom:257px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1k_2614{left:69px;bottom:229px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1l_2614{left:69px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1m_2614{left:69px;bottom:170px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1n_2614{left:69px;bottom:147px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1o_2614{left:69px;bottom:125px;letter-spacing:-0.16px;}
#t1p_2614{left:210px;bottom:125px;letter-spacing:-0.14px;word-spacing:-0.52px;}

.s1_2614{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2614{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2614{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2614{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_2614{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_2614{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_2614{font-size:14px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2614" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2614Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2614" style="-webkit-user-select: none;"><object width="935" height="1210" data="2614/2614.svg" type="image/svg+xml" id="pdf2614" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2614" class="t s1_2614">VREDUCEPS—Perform Reduction Transformation on Packed Float32 Values </span>
<span id="t2_2614" class="t s2_2614">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2614" class="t s1_2614">5-652 </span><span id="t4_2614" class="t s1_2614">Vol. 2C </span>
<span id="t5_2614" class="t s3_2614">Operation </span>
<span id="t6_2614" class="t s4_2614">ReduceArgumentSP(SRC[31:0], imm8[7:0]) </span>
<span id="t7_2614" class="t s4_2614">{ </span>
<span id="t8_2614" class="t s4_2614">// Check for NaN </span>
<span id="t9_2614" class="t s4_2614">IF (SRC [31:0] = NAN) THEN </span>
<span id="ta_2614" class="t s4_2614">RETURN (Convert SRC[31:0] to QNaN); FI </span>
<span id="tb_2614" class="t s4_2614">M := imm8[7:4]; // Number of fraction bits of the normalized significand to be subtracted </span>
<span id="tc_2614" class="t s4_2614">RC := imm8[1:0];// Round Control for ROUND() operation </span>
<span id="td_2614" class="t s4_2614">RC source := imm[2]; </span>
<span id="te_2614" class="t s4_2614">SPE := imm[3];// Suppress Precision Exception </span>
<span id="tf_2614" class="t s4_2614">TMP[31:0] := 2 </span>
<span id="tg_2614" class="t s5_2614">-M </span>
<span id="th_2614" class="t s4_2614">*{ROUND(2 </span>
<span id="ti_2614" class="t s5_2614">M </span>
<span id="tj_2614" class="t s4_2614">*SRC[31:0], SPE, RC_source, RC)}; // ROUND() treats SRC and 2 </span>
<span id="tk_2614" class="t s5_2614">M </span>
<span id="tl_2614" class="t s4_2614">as standard binary FP values </span>
<span id="tm_2614" class="t s4_2614">TMP[31:0] := SRC[31:0] – TMP[31:0]; // subtraction under the same RC,SPE controls </span>
<span id="tn_2614" class="t s4_2614">RETURN TMP[31:0]; // binary encoded FP with biased exponent and normalized significand </span>
<span id="to_2614" class="t s4_2614">} </span>
<span id="tp_2614" class="t s6_2614">VREDUCEPS </span>
<span id="tq_2614" class="t s4_2614">(KL, VL) = (4, 128), (8, 256), (16, 512) </span>
<span id="tr_2614" class="t s4_2614">FOR j := 0 TO KL-1 </span>
<span id="ts_2614" class="t s4_2614">i := j * 32 </span>
<span id="tt_2614" class="t s4_2614">IF k1[j] OR *no writemask* THEN </span>
<span id="tu_2614" class="t s4_2614">IF (EVEX.b == 1) AND (SRC *is memory*) </span>
<span id="tv_2614" class="t s4_2614">THEN DEST[i+31:i] := ReduceArgumentSP(SRC[31:0], imm8[7:0]); </span>
<span id="tw_2614" class="t s4_2614">ELSE DEST[i+31:i] := ReduceArgumentSP(SRC[i+31:i], imm8[7:0]); </span>
<span id="tx_2614" class="t s4_2614">FI; </span>
<span id="ty_2614" class="t s4_2614">ELSE </span>
<span id="tz_2614" class="t s4_2614">IF *merging-masking* </span><span id="t10_2614" class="t s4_2614">; merging-masking </span>
<span id="t11_2614" class="t s4_2614">THEN *DEST[i+31:i] remains unchanged* </span>
<span id="t12_2614" class="t s4_2614">ELSE </span><span id="t13_2614" class="t s4_2614">; zeroing-masking </span>
<span id="t14_2614" class="t s4_2614">DEST[i+31:i] = 0 </span>
<span id="t15_2614" class="t s4_2614">FI; </span>
<span id="t16_2614" class="t s4_2614">FI; </span>
<span id="t17_2614" class="t s4_2614">ENDFOR; </span>
<span id="t18_2614" class="t s4_2614">DEST[MAXVL-1:VL] := 0 </span>
<span id="t19_2614" class="t s3_2614">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="t1a_2614" class="t s4_2614">VREDUCEPS __m512 _mm512_mask_reduce_ps( __m512 a, int imm, int sae) </span>
<span id="t1b_2614" class="t s4_2614">VREDUCEPS __m512 _mm512_mask_reduce_ps(__m512 s, __mmask16 k, __m512 a, int imm, int sae) </span>
<span id="t1c_2614" class="t s4_2614">VREDUCEPS __m512 _mm512_maskz_reduce_ps(__mmask16 k, __m512 a, int imm, int sae) </span>
<span id="t1d_2614" class="t s4_2614">VREDUCEPS __m256 _mm256_mask_reduce_ps( __m256 a, int imm) </span>
<span id="t1e_2614" class="t s4_2614">VREDUCEPS __m256 _mm256_mask_reduce_ps(__m256 s, __mmask8 k, __m256 a, int imm) </span>
<span id="t1f_2614" class="t s4_2614">VREDUCEPS __m256 _mm256_maskz_reduce_ps(__mmask8 k, __m256 a, int imm) </span>
<span id="t1g_2614" class="t s4_2614">VREDUCEPS __m128 _mm_mask_reduce_ps( __m128 a, int imm) </span>
<span id="t1h_2614" class="t s4_2614">VREDUCEPS __m128 _mm_mask_reduce_ps(__m128 s, __mmask8 k, __m128 a, int imm) </span>
<span id="t1i_2614" class="t s4_2614">VREDUCEPS __m128 _mm_maskz_reduce_ps(__mmask8 k, __m128 a, int imm) </span>
<span id="t1j_2614" class="t s3_2614">SIMD Floating-Point Exceptions </span>
<span id="t1k_2614" class="t s7_2614">Invalid, Precision. </span>
<span id="t1l_2614" class="t s7_2614">If SPE is enabled, precision exception is not reported (regardless of MXCSR exception mask). </span>
<span id="t1m_2614" class="t s3_2614">Other Exceptions </span>
<span id="t1n_2614" class="t s7_2614">See Table 2-46, “Type E2 Class Exception Conditions”; additionally: </span>
<span id="t1o_2614" class="t s7_2614">#UD </span><span id="t1p_2614" class="t s7_2614">If EVEX.vvvv != 1111B. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
