{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1529711567294 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LVDS_echo_FPGA2_4bit EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"LVDS_echo_FPGA2_4bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529711567340 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529711567417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529711567418 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in_fpga2\[0\] " "Input \"rx_in_fpga2\[0\]\" that is fed by the compensated output clock of PLL \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/FPGA2_rst_TopInterface.v" 22 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 122 0 0 } } { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/FPGA2_rst_TopInterface.v" 77 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529711567476 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in_fpga2\[0\] " "Input \"rx_in_fpga2\[0\]\" that is fed by the compensated output clock of PLL \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/FPGA2_rst_TopInterface.v" 22 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 122 0 0 } } { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/FPGA2_rst_TopInterface.v" 77 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529711567476 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 122 0 0 } } { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/FPGA2_rst_TopInterface.v" 77 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1529711567476 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll Cyclone IV E PLL " "Implemented PLL \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1330 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529711567483 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/rx_lvds_rx.v" 342 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1323 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529711567483 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/rx_lvds_rx.v" 351 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1330 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529711567483 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/tx_lvds_tx.v" 379 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1395 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529711567484 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/tx_lvds_tx.v" 376 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1388 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529711567484 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/tx_lvds_tx.v" 379 -1 0 } } { "" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1395 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529711567484 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529711567730 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529711567739 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529711567951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529711567951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529711567951 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529711567951 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 11357 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529711567978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 11359 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529711567978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 11361 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529711567978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 11363 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529711567978 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529711567978 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529711567982 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out_fpga2\[0\] tx_out_fpga2\[0\](n) " "Pin \"tx_out_fpga2\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out_fpga2\[0\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { tx_out_fpga2[0] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out_fpga2\[0\]" } { 0 "tx_out_fpga2\[0\](n)" } } } } { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/FPGA2_rst_TopInterface.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1261 14046 14942 0 0 ""} { 0 { 0 ""} 0 1279 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { tx_out_fpga2[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529711568977 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in_fpga2\[0\] rx_in_fpga2\[0\](n) " "Pin \"rx_in_fpga2\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in_fpga2\[0\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { rx_in_fpga2[0] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in_fpga2\[0\]" } { 0 "rx_in_fpga2\[0\](n)" } } } } { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/FPGA2_rst_TopInterface.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1262 14046 14942 0 0 ""} { 0 { 0 ""} 0 1278 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { rx_in_fpga2[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529711568977 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1529711568977 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 17 " "No exact pin location assignment(s) for 8 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1529711569142 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll 0 Pin_R8 " "PLL \"LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/FPGA2_rst_TopInterface.v" 77 0 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/tx_lvds_tx.v" 597 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1395 14046 14942 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1529711569247 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LVDS_echo_FPGA2_4bit.sdc " "Synopsys Design Constraints File file not found: 'LVDS_echo_FPGA2_4bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529711570340 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529711570341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529711570404 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1529711570407 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1529711570500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1529711570501 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529711570503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529711572035 ""}  } { { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/FPGA2_rst_TopInterface.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 11336 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529711572035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_4) " "Automatically promoted node LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529711572035 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/rx_lvds_rx.v" 476 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1330 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529711572035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529711572035 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/rx_lvds_rx.v" 476 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1330 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529711572035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_1) " "Automatically promoted node LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529711572035 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/tx_lvds_tx.v" 597 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1395 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529711572035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529711572035 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/db/tx_lvds_tx.v" 597 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1395 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529711572035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\|fromCore_flits2send\[0\]~32  " "Automatically promoted node mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\|fromCore_flits2send\[0\]~32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529711572035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|RDY_for_trans " "Destination node LVDS_fpga:fpga2\|RDY_for_trans" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1569 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529711572035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|led_rx_state\[0\] " "Destination node LVDS_fpga:fpga2\|led_rx_state\[0\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1491 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529711572035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|led_rx_state\[1\] " "Destination node LVDS_fpga:fpga2\|led_rx_state\[1\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1492 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529711572035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|led_rx_state\[2\] " "Destination node LVDS_fpga:fpga2\|led_rx_state\[2\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1493 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529711572035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|led_tx_state\[0\] " "Destination node LVDS_fpga:fpga2\|led_tx_state\[0\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1439 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529711572035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|led_tx_state\[1\] " "Destination node LVDS_fpga:fpga2\|led_tx_state\[1\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1529 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529711572035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|state_rx.t2 " "Destination node LVDS_fpga:fpga2\|state_rx.t2" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1645 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529711572035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|count\[0\] " "Destination node LVDS_fpga:fpga2\|count\[0\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1494 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529711572035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|count\[1\] " "Destination node LVDS_fpga:fpga2\|count\[1\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1495 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529711572035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_fpga:fpga2\|count\[2\] " "Destination node LVDS_fpga:fpga2\|count\[2\]" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/LVDS_fpga.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 1496 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529711572035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1529711572035 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1529711572035 ""}  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/src_files/mkNodeTask_echo2.v" 1661 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 0 { 0 ""} 0 6755 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529711572035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529711573088 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529711573108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529711573109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529711573144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529711573184 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529711573224 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529711573224 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529711573244 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529711573733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1529711573753 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529711573753 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1529711573761 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1529711573761 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1529711573761 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529711573763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529711573763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529711573763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 19 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529711573763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529711573763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 8 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529711573763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 2 22 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529711573763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529711573763 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1529711573763 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1529711573763 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529711574368 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1529711574382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529711575970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529711580617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529711580704 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529711594559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529711594559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529711596007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1529711601689 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529711601689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1529711602779 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1529711602779 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529711602779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529711602780 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.76 " "Total time spent on timing analysis during the Fitter is 3.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1529711603178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529711603273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529711605062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529711605072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529711606954 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529711609200 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1529711610154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mohil/LVDS/LVDS_echo_FPGA2_4bit/output_files/LVDS_echo_FPGA2_4bit.fit.smsg " "Generated suppressed messages file /home/mohil/LVDS/LVDS_echo_FPGA2_4bit/output_files/LVDS_echo_FPGA2_4bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529711610794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1462 " "Peak virtual memory: 1462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529711612229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 23:53:32 2018 " "Processing ended: Fri Jun 22 23:53:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529711612229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529711612229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529711612229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529711612229 ""}
