/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ssgnp0p675v150c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.675000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 150.000000 ;
    nom_voltage : 0.675000 ;
    operating_conditions ( "ssgnp0p675v150c" ) {
        process : 1 ;
        temperature : 150 ;
        voltage : 0.675000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p675v150c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177937, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547861, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721701, 0.725000"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 38038.000000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001379 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.254718, 1.262926, 1.275454, 1.387342, 1.547614" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.254718, 1.262926, 1.275454, 1.387342, 1.547614" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.129246, 1.136633, 1.147908, 1.248608, 1.392852" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.129246, 1.136633, 1.147908, 1.248608, 1.392852" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.005838" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007401" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001379 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.254718, 1.262926, 1.275454, 1.387342, 1.547614" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.254718, 1.262926, 1.275454, 1.387342, 1.547614" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.129246, 1.136633, 1.147908, 1.248608, 1.392852" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.129246, 1.136633, 1.147908, 1.248608, 1.392852" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.005838" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007401" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.005642, 0.005642, 0.005642, 0.005642, 0.005642" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005642, 0.005642, 0.005642, 0.005642, 0.005642" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.655020, 0.668770, 0.682870, 0.710870, 0.766870",\
              "0.667970, 0.681720, 0.695820, 0.723820, 0.779820",\
              "0.683360, 0.697110, 0.711210, 0.739210, 0.795210",\
              "0.708300, 0.722050, 0.736150, 0.764150, 0.820150",\
              "0.741690, 0.755440, 0.769540, 0.797540, 0.853540"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.655020, 0.668770, 0.682870, 0.710870, 0.766870",\
              "0.667970, 0.681720, 0.695820, 0.723820, 0.779820",\
              "0.683360, 0.697110, 0.711210, 0.739210, 0.795210",\
              "0.708300, 0.722050, 0.736150, 0.764150, 0.820150",\
              "0.741690, 0.755440, 0.769540, 0.797540, 0.853540"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.019114, 0.058916, 0.070593, 0.137382, 0.272945",\
              "0.019114, 0.058916, 0.070593, 0.137382, 0.272945",\
              "0.019114, 0.058916, 0.070593, 0.137382, 0.272945",\
              "0.019114, 0.058916, 0.070593, 0.137382, 0.272945",\
              "0.019114, 0.058916, 0.070593, 0.137382, 0.272945"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.019114, 0.058916, 0.070593, 0.137382, 0.272945",\
              "0.019114, 0.058916, 0.070593, 0.137382, 0.272945",\
              "0.019114, 0.058916, 0.070593, 0.137382, 0.272945",\
              "0.019114, 0.058916, 0.070593, 0.137382, 0.272945",\
              "0.019114, 0.058916, 0.070593, 0.137382, 0.272945"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.835148, 0.855728, 0.877673, 0.920513, 1.005773",\
              "0.849848, 0.870428, 0.892373, 0.935213, 1.020473",\
              "0.867593, 0.888173, 0.910118, 0.952958, 1.038218",\
              "0.896573, 0.917153, 0.939098, 0.981938, 1.067198",\
              "0.935318, 0.955898, 0.977843, 1.020683, 1.105943"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.015905, 0.061731, 0.113820, 0.220557, 0.432797",\
              "0.015905, 0.061731, 0.113820, 0.220557, 0.432797",\
              "0.015905, 0.061731, 0.113820, 0.220557, 0.432797",\
              "0.015905, 0.061731, 0.113820, 0.220557, 0.432797",\
              "0.015905, 0.061731, 0.113820, 0.220557, 0.432797"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.835148, 0.855728, 0.877673, 0.920513, 1.005773",\
              "0.849848, 0.870428, 0.892373, 0.935213, 1.020473",\
              "0.867593, 0.888173, 0.910118, 0.952958, 1.038218",\
              "0.896573, 0.917153, 0.939098, 0.981938, 1.067198",\
              "0.935318, 0.955898, 0.977843, 1.020683, 1.105943"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.015905, 0.061731, 0.113820, 0.220557, 0.432797",\
              "0.015905, 0.061731, 0.113820, 0.220557, 0.432797",\
              "0.015905, 0.061731, 0.113820, 0.220557, 0.432797",\
              "0.015905, 0.061731, 0.113820, 0.220557, 0.432797",\
              "0.015905, 0.061731, 0.113820, 0.220557, 0.432797"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.032533 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.171769, 0.186781, 0.205465, 0.361250, 0.725000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.518711, 0.544415, 0.568954, 0.619304, 0.725000" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.254718, 1.262926, 1.275454, 1.387342, 1.547614" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.254718, 1.262926, 1.275454, 1.387342, 1.547614" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "6.510618" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.174139" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "6.190385" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.174920" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.562568" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.174700" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "5.376476" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.174810" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.028045" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001365 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.119638" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.154605" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.355163, 0.377713, 0.400923, 0.434473, 0.479793",\
              "0.355163, 0.377713, 0.400923, 0.434473, 0.479793",\
              "0.355053, 0.377603, 0.400813, 0.434363, 0.479683",\
              "0.355163, 0.377713, 0.400923, 0.434473, 0.479793",\
              "0.355163, 0.377713, 0.400923, 0.434473, 0.479793"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.355163, 0.377713, 0.400923, 0.434473, 0.479793",\
              "0.355163, 0.377713, 0.400923, 0.434473, 0.479793",\
              "0.355053, 0.377603, 0.400813, 0.434363, 0.479683",\
              "0.355163, 0.377713, 0.400923, 0.434473, 0.479793",\
              "0.355163, 0.377713, 0.400923, 0.434473, 0.479793"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.119660, 0.104700, 0.093040, 0.079070, 0.063450",\
              "0.142870, 0.127910, 0.116250, 0.102280, 0.086660",\
              "0.175100, 0.160140, 0.148480, 0.134510, 0.118890",\
              "0.237250, 0.222290, 0.210630, 0.196660, 0.181040",\
              "0.332730, 0.317770, 0.306110, 0.292140, 0.276520"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.119660, 0.104700, 0.093040, 0.079070, 0.063450",\
              "0.142870, 0.127910, 0.116250, 0.102280, 0.086660",\
              "0.175100, 0.160140, 0.148480, 0.134510, 0.118890",\
              "0.237250, 0.222290, 0.210630, 0.196660, 0.181040",\
              "0.332730, 0.317770, 0.306110, 0.292140, 0.276520"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001379 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.005838" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.007401" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.177800, 0.199470, 0.227190, 0.268330, 0.331030",\
              "0.177690, 0.199360, 0.227080, 0.268220, 0.330920",\
              "0.177690, 0.199360, 0.227080, 0.268220, 0.330920",\
              "0.177690, 0.199360, 0.227080, 0.268220, 0.330920",\
              "0.177690, 0.199360, 0.227080, 0.268220, 0.330920"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.177800, 0.199470, 0.227190, 0.268330, 0.331030",\
              "0.177690, 0.199360, 0.227080, 0.268220, 0.330920",\
              "0.177690, 0.199360, 0.227080, 0.268220, 0.330920",\
              "0.177690, 0.199360, 0.227080, 0.268220, 0.330920",\
              "0.177690, 0.199360, 0.227080, 0.268220, 0.330920"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100740, 0.086770, 0.076320, 0.064110, 0.051350",\
              "0.123950, 0.109980, 0.099530, 0.087320, 0.074560",\
              "0.156070, 0.142100, 0.131650, 0.119440, 0.106680",\
              "0.217230, 0.203260, 0.192810, 0.180600, 0.167840",\
              "0.307540, 0.293570, 0.283120, 0.270910, 0.258150"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100740, 0.086770, 0.076320, 0.064110, 0.051350",\
              "0.123950, 0.109980, 0.099530, 0.087320, 0.074560",\
              "0.156070, 0.142100, 0.131650, 0.119440, 0.106680",\
              "0.217230, 0.203260, 0.192810, 0.180600, 0.167840",\
              "0.307540, 0.293570, 0.283120, 0.270910, 0.258150"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
        
        capacitance : 0.001400 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.025206" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.022707" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.435893, 0.459213, 0.486603, 0.527083, 0.590113",\
              "0.435893, 0.459213, 0.486603, 0.527083, 0.590113",\
              "0.435893, 0.459213, 0.486603, 0.527083, 0.590113",\
              "0.435893, 0.459213, 0.486603, 0.527083, 0.590113",\
              "0.435893, 0.459213, 0.486603, 0.527083, 0.590113"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.435893, 0.459213, 0.486603, 0.527083, 0.590113",\
              "0.435893, 0.459213, 0.486603, 0.527083, 0.590113",\
              "0.435893, 0.459213, 0.486603, 0.527083, 0.590113",\
              "0.435893, 0.459213, 0.486603, 0.527083, 0.590113",\
              "0.435893, 0.459213, 0.486603, 0.527083, 0.590113"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.120760, 0.107340, 0.098210, 0.086000, 0.075220",\
              "0.143970, 0.130550, 0.121420, 0.109210, 0.098430",\
              "0.176200, 0.162780, 0.153650, 0.141440, 0.130660",\
              "0.238350, 0.224930, 0.215800, 0.203590, 0.192810",\
              "0.333830, 0.320410, 0.311280, 0.299070, 0.288290"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.120760, 0.107340, 0.098210, 0.086000, 0.075220",\
              "0.143970, 0.130550, 0.121420, 0.109210, 0.098430",\
              "0.176200, 0.162780, 0.153650, 0.141440, 0.130660",\
              "0.238350, 0.224930, 0.215800, 0.203590, 0.192810",\
              "0.333830, 0.320410, 0.311280, 0.299070, 0.288290"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000800 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005828" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007119" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.267784, 0.292180, 0.322504, 0.370498, 0.441748",\
              "0.257068, 0.281464, 0.311788, 0.359782, 0.431032",\
              "0.244414, 0.268810, 0.299134, 0.347128, 0.418378",\
              "0.235294, 0.259690, 0.290014, 0.338008, 0.409258",\
              "0.244528, 0.268924, 0.299248, 0.347242, 0.418492"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.267784, 0.292180, 0.322504, 0.370498, 0.441748",\
              "0.257068, 0.281464, 0.311788, 0.359782, 0.431032",\
              "0.244414, 0.268810, 0.299134, 0.347128, 0.418378",\
              "0.235294, 0.259690, 0.290014, 0.338008, 0.409258",\
              "0.244528, 0.268924, 0.299248, 0.347242, 0.418492"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.034640, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.048610, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.058510, 0.038380, 0.031000, 0.031000, 0.031000",\
              "0.048170, 0.031000, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.034640, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.048610, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.058510, 0.038380, 0.031000, 0.031000, 0.031000",\
              "0.048170, 0.031000, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000788 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006328" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006681" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.278776, 0.303173, 0.333041, 0.380578, 0.448864",\
              "0.267946, 0.292343, 0.322211, 0.369748, 0.438034",\
              "0.255406, 0.279803, 0.309671, 0.357208, 0.425494",\
              "0.246172, 0.270568, 0.300436, 0.347975, 0.416260",\
              "0.255406, 0.279803, 0.309671, 0.357208, 0.425494"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.278776, 0.303173, 0.333041, 0.380578, 0.448864",\
              "0.267946, 0.292343, 0.322211, 0.369748, 0.438034",\
              "0.255406, 0.279803, 0.309671, 0.357208, 0.425494",\
              "0.246172, 0.270568, 0.300436, 0.347975, 0.416260",\
              "0.255406, 0.279803, 0.309671, 0.357208, 0.425494"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.042627, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.052527, 0.032727, 0.031000, 0.031000, 0.031000",\
              "0.042187, 0.031000, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.042627, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.052527, 0.032727, 0.031000, 0.031000, 0.031000",\
              "0.042187, 0.031000, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 430.078275 ;
    }
}
}
