

================================================================
== Synthesis Summary Report of 'fdtd_2d'
================================================================
+ General Information: 
    * Date:           Wed May  7 13:46:33 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        fdtd_2d
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+---------+
    |                     Modules                     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |         |
    |                     & Loops                     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    |   URAM  |
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+---------+
    |+ fdtd_2d                                        |     -|  0.00|   105485|  5.274e+05|         -|   105486|     -|        no|     -|  160 (1%)|  113532 (4%)|  55385 (4%)|  24 (2%)|
    | + initialize_buffers                            |     -|  0.00|    15121|  7.560e+04|         -|    15121|     -|        no|     -|         -|   3812 (~0%)|  2470 (~0%)|        -|
    |  o VITIS_LOOP_5_1                               |     -|  3.65|    15120|  7.560e+04|       252|        -|    60|        no|     -|         -|            -|           -|        -|
    |   + initialize_buffers_Pipeline_VITIS_LOOP_7_2  |     -|  0.00|      250|  1.250e+03|         -|      250|     -|        no|     -|         -|   3528 (~0%)|  2254 (~0%)|        -|
    |    o VITIS_LOOP_7_2                             |    II|  3.65|      248|  1.240e+03|        33|       24|    10|       yes|     -|         -|            -|           -|        -|
    | + write_back                                    |     -|  0.00|    15001|  7.500e+04|         -|    15001|     -|        no|     -|         -|   3777 (~0%)|  2583 (~0%)|        -|
    |  o VITIS_LOOP_65_1                              |     -|  3.65|    15000|  7.500e+04|       250|        -|    60|        no|     -|         -|            -|           -|        -|
    |   + write_back_Pipeline_VITIS_LOOP_67_2         |     -|  0.00|      248|  1.240e+03|         -|      248|     -|        no|     -|         -|   3503 (~0%)|  2376 (~0%)|        -|
    |    o VITIS_LOOP_67_2                            |    II|  3.65|      246|  1.230e+03|        31|       24|    10|       yes|     -|         -|            -|           -|        -|
    | o VITIS_LOOP_93_1                               |     -|  3.65|    75360|  3.768e+05|      1884|        -|    40|        no|     -|         -|            -|           -|        -|
    |  + process_ey                                   |     -|  0.00|      635|  3.175e+03|         -|      635|     -|        no|     -|         -|  24459 (~0%)|  6134 (~0%)|        -|
    |   + process_ey_Pipeline_VITIS_LOOP_22_1         |     -|  1.28|       12|     60.000|         -|       12|     -|        no|     -|         -|      9 (~0%)|    68 (~0%)|        -|
    |    o VITIS_LOOP_22_1                            |     -|  3.65|       10|     50.000|         1|        1|    10|       yes|     -|         -|            -|           -|        -|
    |   + process_ey_Pipeline_VITIS_LOOP_28_2         |     -|  0.09|      611|  3.055e+03|         -|      611|     -|        no|     -|         -|  24237 (~0%)|  5063 (~0%)|        -|
    |    o VITIS_LOOP_28_2                            |    II|  3.65|      609|  3.045e+03|        30|       10|    59|       yes|     -|         -|            -|           -|        -|
    |  + process_ex                                   |     -|  0.09|      621|  3.105e+03|         -|      621|     -|        no|     -|         -|  23512 (~0%)|  4741 (~0%)|        -|
    |   o VITIS_LOOP_39_1                             |    II|  3.65|      619|  3.095e+03|        30|       10|    60|       yes|     -|         -|            -|           -|        -|
    |  + process_hz                                   |     -|  0.09|      621|  3.105e+03|         -|      621|     -|        no|     -|  48 (~0%)|   46527 (1%)|  19447 (1%)|        -|
    |   o VITIS_LOOP_50_1                             |    II|  3.65|      619|  3.095e+03|        40|       10|    59|       yes|     -|         -|            -|           -|        -|
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+---------+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+-------------------------+
| Interface     | Register   | Offset | Width | Access | Description             |
+---------------+------------+--------+-------+--------+-------------------------+
| s_axi_control | ex_1       | 0x10   | 32    | W      | Data signal of ex       |
| s_axi_control | ex_2       | 0x14   | 32    | W      | Data signal of ex       |
| s_axi_control | ey_1       | 0x1c   | 32    | W      | Data signal of ey       |
| s_axi_control | ey_2       | 0x20   | 32    | W      | Data signal of ey       |
| s_axi_control | hz_1       | 0x28   | 32    | W      | Data signal of hz       |
| s_axi_control | hz_2       | 0x2c   | 32    | W      | Data signal of hz       |
| s_axi_control | p_fict_s_1 | 0x34   | 32    | W      | Data signal of p_fict_s |
| s_axi_control | p_fict_s_2 | 0x38   | 32    | W      | Data signal of p_fict_s |
+---------------+------------+--------+-------+--------+-------------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| nx        | ap_none | 32       |
| ny        | ap_none | 32       |
| tmax      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| tmax     | in        | int      |
| nx       | in        | int      |
| ny       | in        | int      |
| ex       | inout     | double*  |
| ey       | inout     | double*  |
| hz       | inout     | double*  |
| _fict_   | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                        |
+----------+---------------+-----------+----------+--------------------------------+
| tmax     | tmax          | port      |          |                                |
| nx       | nx            | port      |          |                                |
| ny       | ny            | port      |          |                                |
| ex       | m_axi_gmem    | interface |          |                                |
| ex       | s_axi_control | register  | offset   | name=ex_1 offset=0x10 range=32 |
| ex       | s_axi_control | register  | offset   | name=ex_2 offset=0x14 range=32 |
| ey       | m_axi_gmem    | interface |          |                                |
| ey       | s_axi_control | register  | offset   | name=ey_1 offset=0x1c range=32 |
| ey       | s_axi_control | register  | offset   | name=ey_2 offset=0x20 range=32 |
| hz       | m_axi_gmem    | interface |          |                                |
| hz       | s_axi_control | register  | offset   | name=hz_1 offset=0x28 range=32 |
| hz       | s_axi_control | register  | offset   | name=hz_2 offset=0x2c range=32 |
| _fict_   | m_axi_gmem    | interface |          |                                |
| _fict_   | s_axi_control | interface | offset   |                                |
+----------+---------------+-----------+----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                  | Resolution | Location                                                                                 |
+--------------+----------+-----------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem   | ey       | VITIS_LOOP_7_2  | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/fdtd_2d/generate/fdtd_2d.cpp:7:18  |
| m_axi_gmem   | ex       | VITIS_LOOP_7_2  | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/fdtd_2d/generate/fdtd_2d.cpp:7:18  |
| m_axi_gmem   | hz       | VITIS_LOOP_7_2  | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/fdtd_2d/generate/fdtd_2d.cpp:7:18  |
| m_axi_gmem   | ex       | VITIS_LOOP_67_2 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/fdtd_2d/generate/fdtd_2d.cpp:67:19 |
| m_axi_gmem   | ey       | VITIS_LOOP_67_2 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/fdtd_2d/generate/fdtd_2d.cpp:67:19 |
| m_axi_gmem   | hz       | VITIS_LOOP_67_2 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/fdtd_2d/generate/fdtd_2d.cpp:67:19 |
| m_axi_gmem   |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                   | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/fdtd_2d/generate/fdtd_2d.cpp:5:21  |
| m_axi_gmem   |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                   | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/fdtd_2d/generate/fdtd_2d.cpp:5:21  |
| m_axi_gmem   |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/fdtd_2d/generate/fdtd_2d.cpp:65:22 |
| m_axi_gmem   |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/fdtd_2d/generate/fdtd_2d.cpp:65:22 |
+--------------+----------+-----------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------+-----+--------+-----------------+------+---------+---------+
| Name                                           | DSP | Pragma | Variable        | Op   | Impl    | Latency |
+------------------------------------------------+-----+--------+-----------------+------+---------+---------+
| + fdtd_2d                                      | 160 |        |                 |      |         |         |
|   t_2_fu_402_p2                                | -   |        | t_2             | add  | fabric  | 0       |
|   out_idx_fu_411_p2                            | -   |        | out_idx         | sub  | fabric  | 0       |
|  + initialize_buffers                          | 0   |        |                 |      |         |         |
|    add_ln5_fu_261_p2                           | -   |        | add_ln5         | add  | fabric  | 0       |
|    add_ln10_8_fu_291_p2                        | -   |        | add_ln10_8      | add  | fabric  | 0       |
|    add_ln13_fu_302_p2                          | -   |        | add_ln13        | add  | fabric  | 0       |
|    add_ln5_1_fu_333_p2                         | -   |        | add_ln5_1       | add  | fabric  | 0       |
|   + initialize_buffers_Pipeline_VITIS_LOOP_7_2 | 0   |        |                 |      |         |         |
|     add_ln7_fu_1158_p2                         | -   |        | add_ln7         | add  | fabric  | 0       |
|     add_ln7_1_fu_1188_p2                       | -   |        | add_ln7_1       | add  | fabric  | 0       |
|     add_ln7_2_fu_1221_p2                       | -   |        | add_ln7_2       | add  | fabric  | 0       |
|     add_ln7_3_fu_1244_p2                       | -   |        | add_ln7_3       | add  | fabric  | 0       |
|     add_ln7_4_fu_1267_p2                       | -   |        | add_ln7_4       | add  | fabric  | 0       |
|     add_ln7_5_fu_1275_p2                       | -   |        | add_ln7_5       | add  | fabric  | 0       |
|     add_ln7_6_fu_1279_p2                       | -   |        | add_ln7_6       | add  | fabric  | 0       |
|     add_ln7_7_fu_1283_p2                       | -   |        | add_ln7_7       | add  | fabric  | 0       |
|     add_ln10_fu_1168_p2                        | -   |        | add_ln10        | add  | fabric  | 0       |
|     add_ln10_1_fu_1207_p2                      | -   |        | add_ln10_1      | add  | fabric  | 0       |
|     add_ln10_2_fu_1239_p2                      | -   |        | add_ln10_2      | add  | fabric  | 0       |
|     add_ln10_3_fu_1262_p2                      | -   |        | add_ln10_3      | add  | fabric  | 0       |
|     add_ln10_4_fu_1297_p2                      | -   |        | add_ln10_4      | add  | fabric  | 0       |
|     add_ln10_5_fu_1315_p2                      | -   |        | add_ln10_5      | add  | fabric  | 0       |
|     add_ln10_6_fu_1333_p2                      | -   |        | add_ln10_6      | add  | fabric  | 0       |
|     add_ln10_7_fu_1351_p2                      | -   |        | add_ln10_7      | add  | fabric  | 0       |
|     add_ln10_9_fu_1381_p2                      | -   |        | add_ln10_9      | add  | fabric  | 0       |
|     add_ln13_1_fu_1391_p2                      | -   |        | add_ln13_1      | add  | fabric  | 0       |
|     add_ln11_fu_1366_p2                        | -   |        | add_ln11        | add  | fabric  | 0       |
|     add_ln11_1_fu_1411_p2                      | -   |        | add_ln11_1      | add  | fabric  | 0       |
|     add_ln11_2_fu_1430_p2                      | -   |        | add_ln11_2      | add  | fabric  | 0       |
|     add_ln11_3_fu_1449_p2                      | -   |        | add_ln11_3      | add  | fabric  | 0       |
|     add_ln11_4_fu_1468_p2                      | -   |        | add_ln11_4      | add  | fabric  | 0       |
|     add_ln11_5_fu_1487_p2                      | -   |        | add_ln11_5      | add  | fabric  | 0       |
|     add_ln11_6_fu_1506_p2                      | -   |        | add_ln11_6      | add  | fabric  | 0       |
|     add_ln11_7_fu_1510_p2                      | -   |        | add_ln11_7      | add  | fabric  | 0       |
|     add_ln12_fu_1514_p2                        | -   |        | add_ln12        | add  | fabric  | 0       |
|     add_ln12_1_fu_1518_p2                      | -   |        | add_ln12_1      | add  | fabric  | 0       |
|     add_ln12_2_fu_1522_p2                      | -   |        | add_ln12_2      | add  | fabric  | 0       |
|     add_ln12_3_fu_1526_p2                      | -   |        | add_ln12_3      | add  | fabric  | 0       |
|     add_ln12_4_fu_1530_p2                      | -   |        | add_ln12_4      | add  | fabric  | 0       |
|     add_ln12_5_fu_1534_p2                      | -   |        | add_ln12_5      | add  | fabric  | 0       |
|     add_ln12_6_fu_1538_p2                      | -   |        | add_ln12_6      | add  | fabric  | 0       |
|     add_ln12_7_fu_1542_p2                      | -   |        | add_ln12_7      | add  | fabric  | 0       |
|     add_ln7_8_fu_1174_p2                       | -   |        | add_ln7_8       | add  | fabric  | 0       |
|  + write_back                                  | 0   |        |                 |      |         |         |
|    add_ln65_fu_258_p2                          | -   |        | add_ln65        | add  | fabric  | 0       |
|    add_ln70_8_fu_288_p2                        | -   |        | add_ln70_8      | add  | fabric  | 0       |
|    add_ln65_1_fu_319_p2                        | -   |        | add_ln65_1      | add  | fabric  | 0       |
|   + write_back_Pipeline_VITIS_LOOP_67_2        | 0   |        |                 |      |         |         |
|     add_ln70_fu_960_p2                         | -   |        | add_ln70        | add  | fabric  | 0       |
|     add_ln70_1_fu_1038_p2                      | -   |        | add_ln70_1      | add  | fabric  | 0       |
|     add_ln70_2_fu_1062_p2                      | -   |        | add_ln70_2      | add  | fabric  | 0       |
|     add_ln70_3_fu_1089_p2                      | -   |        | add_ln70_3      | add  | fabric  | 0       |
|     add_ln70_4_fu_1116_p2                      | -   |        | add_ln70_4      | add  | fabric  | 0       |
|     add_ln70_5_fu_1124_p2                      | -   |        | add_ln70_5      | add  | fabric  | 0       |
|     add_ln70_6_fu_1128_p2                      | -   |        | add_ln70_6      | add  | fabric  | 0       |
|     add_ln70_7_fu_1132_p2                      | -   |        | add_ln70_7      | add  | fabric  | 0       |
|     add_ln70_9_fu_984_p2                       | -   |        | add_ln70_9      | add  | fabric  | 0       |
|     add_ln71_fu_1018_p2                        | -   |        | add_ln71        | add  | fabric  | 0       |
|     add_ln71_1_fu_1057_p2                      | -   |        | add_ln71_1      | add  | fabric  | 0       |
|     add_ln71_2_fu_1084_p2                      | -   |        | add_ln71_2      | add  | fabric  | 0       |
|     add_ln71_3_fu_1111_p2                      | -   |        | add_ln71_3      | add  | fabric  | 0       |
|     add_ln71_4_fu_1150_p2                      | -   |        | add_ln71_4      | add  | fabric  | 0       |
|     add_ln71_5_fu_1172_p2                      | -   |        | add_ln71_5      | add  | fabric  | 0       |
|     add_ln71_6_fu_1194_p2                      | -   |        | add_ln71_6      | add  | fabric  | 0       |
|     add_ln71_7_fu_1216_p2                      | -   |        | add_ln71_7      | add  | fabric  | 0       |
|     add_ln72_fu_1235_p2                        | -   |        | add_ln72        | add  | fabric  | 0       |
|     add_ln72_1_fu_1253_p2                      | -   |        | add_ln72_1      | add  | fabric  | 0       |
|     add_ln72_2_fu_1271_p2                      | -   |        | add_ln72_2      | add  | fabric  | 0       |
|     add_ln72_3_fu_1289_p2                      | -   |        | add_ln72_3      | add  | fabric  | 0       |
|     add_ln72_4_fu_1307_p2                      | -   |        | add_ln72_4      | add  | fabric  | 0       |
|     add_ln72_5_fu_1325_p2                      | -   |        | add_ln72_5      | add  | fabric  | 0       |
|     add_ln72_6_fu_1343_p2                      | -   |        | add_ln72_6      | add  | fabric  | 0       |
|     add_ln72_7_fu_1347_p2                      | -   |        | add_ln72_7      | add  | fabric  | 0       |
|     add_ln67_fu_1351_p2                        | -   |        | add_ln67        | add  | fabric  | 0       |
|     add_ln67_1_fu_1355_p2                      | -   |        | add_ln67_1      | add  | fabric  | 0       |
|     add_ln67_2_fu_1359_p2                      | -   |        | add_ln67_2      | add  | fabric  | 0       |
|     add_ln67_3_fu_1363_p2                      | -   |        | add_ln67_3      | add  | fabric  | 0       |
|     add_ln67_4_fu_1367_p2                      | -   |        | add_ln67_4      | add  | fabric  | 0       |
|     add_ln67_5_fu_1371_p2                      | -   |        | add_ln67_5      | add  | fabric  | 0       |
|     add_ln67_6_fu_1375_p2                      | -   |        | add_ln67_6      | add  | fabric  | 0       |
|     add_ln67_7_fu_1379_p2                      | -   |        | add_ln67_7      | add  | fabric  | 0       |
|     add_ln67_8_fu_1024_p2                      | -   |        | add_ln67_8      | add  | fabric  | 0       |
|  + process_ey                                  | 0   |        |                 |      |         |         |
|    empty_fu_200_p2                             | -   |        | empty           | add  | fabric  | 0       |
|    add_ln25_fu_242_p2                          | -   |        | add_ln25        | add  | fabric  | 0       |
|   + process_ey_Pipeline_VITIS_LOOP_22_1        | 0   |        |                 |      |         |         |
|     add_ln25_1_fu_210_p2                       | -   |        | add_ln25_1      | add  | fabric  | 0       |
|     add_ln22_fu_228_p2                         | -   |        | add_ln22        | add  | fabric  | 0       |
|   + process_ey_Pipeline_VITIS_LOOP_28_2        | 0   |        |                 |      |         |         |
|     add_ln32_fu_3460_p2                        | -   |        | add_ln32        | add  | fabric  | 0       |
|     add_ln32_1_fu_3490_p2                      | -   |        | add_ln32_1      | add  | fabric  | 0       |
|     add_ln32_2_fu_3508_p2                      | -   |        | add_ln32_2      | add  | fabric  | 0       |
|     add_ln32_3_fu_3911_p2                      | -   |        | add_ln32_3      | add  | fabric  | 0       |
|     add_ln32_4_fu_3617_p2                      | -   |        | add_ln32_4      | add  | fabric  | 0       |
|     add_ln32_5_fu_3946_p2                      | -   |        | add_ln32_5      | add  | fabric  | 0       |
|     add_ln32_6_fu_3651_p2                      | -   |        | add_ln32_6      | add  | fabric  | 0       |
|     add_ln32_7_fu_3963_p2                      | -   |        | add_ln32_7      | add  | fabric  | 0       |
|     add_ln32_8_fu_3685_p2                      | -   |        | add_ln32_8      | add  | fabric  | 0       |
|     add_ln32_9_fu_3980_p2                      | -   |        | add_ln32_9      | add  | fabric  | 0       |
|     add_ln32_10_fu_3719_p2                     | -   |        | add_ln32_10     | add  | fabric  | 0       |
|     add_ln32_11_fu_3997_p2                     | -   |        | add_ln32_11     | add  | fabric  | 0       |
|     add_ln32_12_fu_3753_p2                     | -   |        | add_ln32_12     | add  | fabric  | 0       |
|     add_ln32_13_fu_4014_p2                     | -   |        | add_ln32_13     | add  | fabric  | 0       |
|     add_ln32_14_fu_3787_p2                     | -   |        | add_ln32_14     | add  | fabric  | 0       |
|     add_ln32_15_fu_4031_p2                     | -   |        | add_ln32_15     | add  | fabric  | 0       |
|     add_ln32_16_fu_3821_p2                     | -   |        | add_ln32_16     | add  | fabric  | 0       |
|     add_ln32_17_fu_4048_p2                     | -   |        | add_ln32_17     | add  | fabric  | 0       |
|     add_ln32_18_fu_3855_p2                     | -   |        | add_ln32_18     | add  | fabric  | 0       |
|     add_ln32_19_fu_4065_p2                     | -   |        | add_ln32_19     | add  | fabric  | 0       |
|     empty_fu_3532_p2                           | -   |        | empty           | add  | fabric  | 0       |
|     add_ln32_20_fu_3542_p2                     | -   |        | add_ln32_20     | add  | fabric  | 0       |
|     add_ln32_21_fu_3581_p2                     | -   |        | add_ln32_21     | add  | fabric  | 0       |
|     add_ln32_22_fu_3634_p2                     | -   |        | add_ln32_22     | add  | fabric  | 0       |
|     add_ln32_23_fu_3668_p2                     | -   |        | add_ln32_23     | add  | fabric  | 0       |
|     add_ln32_24_fu_3702_p2                     | -   |        | add_ln32_24     | add  | fabric  | 0       |
|     add_ln32_25_fu_3736_p2                     | -   |        | add_ln32_25     | add  | fabric  | 0       |
|     add_ln32_26_fu_3770_p2                     | -   |        | add_ln32_26     | add  | fabric  | 0       |
|     add_ln32_27_fu_3804_p2                     | -   |        | add_ln32_27     | add  | fabric  | 0       |
|     add_ln32_28_fu_3838_p2                     | -   |        | add_ln32_28     | add  | fabric  | 0       |
|     add_ln32_29_fu_3872_p2                     | -   |        | add_ln32_29     | add  | fabric  | 0       |
|     add_ln28_fu_3548_p2                        | -   |        | add_ln28        | add  | fabric  | 0       |
|  + process_ex                                  | 0   |        |                 |      |         |         |
|    add_ln39_fu_2478_p2                         | -   |        | add_ln39        | add  | fabric  | 0       |
|    add_ln43_fu_2488_p2                         | -   |        | add_ln43        | add  | fabric  | 0       |
|    add_ln43_1_fu_2518_p2                       | -   |        | add_ln43_1      | add  | fabric  | 0       |
|    add_ln43_2_fu_2554_p2                       | -   |        | add_ln43_2      | add  | fabric  | 0       |
|    add_ln43_3_fu_2723_p2                       | -   |        | add_ln43_3      | add  | fabric  | 0       |
|    add_ln43_4_fu_2565_p2                       | -   |        | add_ln43_4      | add  | fabric  | 0       |
|    add_ln43_5_fu_2751_p2                       | -   |        | add_ln43_5      | add  | fabric  | 0       |
|    add_ln43_6_fu_2582_p2                       | -   |        | add_ln43_6      | add  | fabric  | 0       |
|    add_ln43_7_fu_2762_p2                       | -   |        | add_ln43_7      | add  | fabric  | 0       |
|    add_ln43_8_fu_2599_p2                       | -   |        | add_ln43_8      | add  | fabric  | 0       |
|    add_ln43_9_fu_2779_p2                       | -   |        | add_ln43_9      | add  | fabric  | 0       |
|    add_ln43_10_fu_2616_p2                      | -   |        | add_ln43_10     | add  | fabric  | 0       |
|    add_ln43_11_fu_2790_p2                      | -   |        | add_ln43_11     | add  | fabric  | 0       |
|    add_ln43_12_fu_2633_p2                      | -   |        | add_ln43_12     | add  | fabric  | 0       |
|    add_ln43_13_fu_2807_p2                      | -   |        | add_ln43_13     | add  | fabric  | 0       |
|    add_ln43_14_fu_2650_p2                      | -   |        | add_ln43_14     | add  | fabric  | 0       |
|    add_ln43_15_fu_2817_p2                      | -   |        | add_ln43_15     | add  | fabric  | 0       |
|    add_ln43_16_fu_2667_p2                      | -   |        | add_ln43_16     | add  | fabric  | 0       |
|    add_ln43_17_fu_2834_p2                      | -   |        | add_ln43_17     | add  | fabric  | 0       |
|    add_ln43_18_fu_2684_p2                      | -   |        | add_ln43_18     | add  | fabric  | 0       |
|    add_ln43_19_fu_2844_p2                      | -   |        | add_ln43_19     | add  | fabric  | 0       |
|  + process_hz                                  | 48  |        |                 |      |         |         |
|    indvars_iv_next_fu_4375_p2                  | -   |        | indvars_iv_next | add  | fabric  | 0       |
|    add_ln55_fu_4385_p2                         | -   |        | add_ln55        | add  | fabric  | 0       |
|    add_ln55_1_fu_4415_p2                       | -   |        | add_ln55_1      | add  | fabric  | 0       |
|    add_ln55_2_fu_4472_p2                       | -   |        | add_ln55_2      | add  | fabric  | 0       |
|    add_ln55_3_fu_4489_p2                       | -   |        | add_ln55_3      | add  | fabric  | 0       |
|    add_ln55_4_fu_4564_p2                       | -   |        | add_ln55_4      | add  | fabric  | 0       |
|    add_ln55_5_fu_4581_p2                       | -   |        | add_ln55_5      | add  | fabric  | 0       |
|    add_ln55_6_fu_4632_p2                       | -   |        | add_ln55_6      | add  | fabric  | 0       |
|    add_ln55_7_fu_4649_p2                       | -   |        | add_ln55_7      | add  | fabric  | 0       |
|    add_ln55_8_fu_4700_p2                       | -   |        | add_ln55_8      | add  | fabric  | 0       |
|    add_ln55_9_fu_4717_p2                       | -   |        | add_ln55_9      | add  | fabric  | 0       |
|    add_ln54_fu_4451_p2                         | -   |        | add_ln54        | add  | fabric  | 0       |
|    add_ln54_1_fu_4823_p2                       | -   |        | add_ln54_1      | add  | fabric  | 0       |
|    add_ln54_2_fu_4859_p2                       | -   |        | add_ln54_2      | add  | fabric  | 0       |
|    add_ln54_3_fu_4876_p2                       | -   |        | add_ln54_3      | add  | fabric  | 0       |
|    add_ln54_4_fu_4893_p2                       | -   |        | add_ln54_4      | add  | fabric  | 0       |
|    add_ln54_5_fu_4910_p2                       | -   |        | add_ln54_5      | add  | fabric  | 0       |
|    add_ln54_6_fu_4927_p2                       | -   |        | add_ln54_6      | add  | fabric  | 0       |
|    add_ln54_7_fu_4944_p2                       | -   |        | add_ln54_7      | add  | fabric  | 0       |
|    add_ln54_8_fu_4961_p2                       | -   |        | add_ln54_8      | add  | fabric  | 0       |
|    add_ln54_9_fu_4978_p2                       | -   |        | add_ln54_9      | add  | fabric  | 0       |
|    add_ln56_fu_4461_p2                         | -   |        | add_ln56        | add  | fabric  | 0       |
|    add_ln56_1_fu_4528_p2                       | -   |        | add_ln56_1      | add  | fabric  | 0       |
|    add_ln56_2_fu_4598_p2                       | -   |        | add_ln56_2      | add  | fabric  | 0       |
|    add_ln56_3_fu_4615_p2                       | -   |        | add_ln56_3      | add  | fabric  | 0       |
|    add_ln56_4_fu_4666_p2                       | -   |        | add_ln56_4      | add  | fabric  | 0       |
|    add_ln56_5_fu_4683_p2                       | -   |        | add_ln56_5      | add  | fabric  | 0       |
|    add_ln56_6_fu_4734_p2                       | -   |        | add_ln56_6      | add  | fabric  | 0       |
|    add_ln56_7_fu_4751_p2                       | -   |        | add_ln56_7      | add  | fabric  | 0       |
|    add_ln56_8_fu_4768_p2                       | -   |        | add_ln56_8      | add  | fabric  | 0       |
|    add_ln56_9_fu_4785_p2                       | -   |        | add_ln56_9      | add  | fabric  | 0       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U236         | 3   |        | sub2            | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U222         | 3   |        | sub35_1         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U237         | 3   |        | sub36_1         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U223         | 3   |        | sub35_2         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U224         | 3   |        | sub35_3         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U222         | 3   |        | sub36_3         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U225         | 3   |        | sub35_4         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U223         | 3   |        | sub36_4         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U226         | 3   |        | sub35_5         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U224         | 3   |        | sub36_5         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U227         | 3   |        | sub35_6         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U225         | 3   |        | sub36_6         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U228         | 3   |        | sub35_7         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U226         | 3   |        | sub36_7         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U229         | 3   |        | sub35_8         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U227         | 3   |        | sub36_8         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U230         | 3   |        | sub35_9         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U228         | 3   |        | sub36_9         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U231         | 3   |        | sub35_s         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U229         | 3   |        | sub36_s         | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U232         | 3   |        | sub35_10        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U230         | 3   |        | sub36_10        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U233         | 3   |        | sub35_11        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U231         | 3   |        | sub36_11        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U234         | 3   |        | sub35_12        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U232         | 3   |        | sub36_12        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U235         | 3   |        | sub35_13        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U233         | 3   |        | sub36_13        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U222         | 3   |        | sub35_14        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U234         | 3   |        | sub36_14        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U223         | 3   |        | sub35_15        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U235         | 3   |        | sub36_15        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U224         | 3   |        | sub35_16        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U236         | 3   |        | sub36_16        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U225         | 3   |        | sub35_17        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U237         | 3   |        | sub36_17        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U226         | 3   |        | sub35_18        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U222         | 3   |        | sub36_18        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U227         | 3   |        | sub35_19        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U223         | 3   |        | sub36_19        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U228         | 3   |        | sub35_20        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U224         | 3   |        | sub36_20        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U229         | 3   |        | sub35_21        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U225         | 3   |        | sub36_21        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U230         | 3   |        | sub35_22        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U226         | 3   |        | sub36_22        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U231         | 3   |        | sub35_23        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U227         | 3   |        | sub36_23        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U232         | 3   |        | sub35_24        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U228         | 3   |        | sub36_24        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U233         | 3   |        | sub35_25        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U229         | 3   |        | sub36_25        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U234         | 3   |        | sub35_26        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U230         | 3   |        | sub36_26        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U235         | 3   |        | sub35_27        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U231         | 3   |        | sub36_27        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U236         | 3   |        | sub35_28        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U232         | 3   |        | sub36_28        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U237         | 3   |        | sub35_29        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U233         | 3   |        | sub36_29        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U222         | 3   |        | sub35_30        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U234         | 3   |        | sub36_30        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U223         | 3   |        | sub35_31        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U235         | 3   |        | sub36_31        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U224         | 3   |        | sub35_32        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U236         | 3   |        | sub36_32        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U225         | 3   |        | sub35_33        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U237         | 3   |        | sub36_33        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U226         | 3   |        | sub35_34        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U222         | 3   |        | sub36_34        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U227         | 3   |        | sub35_35        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U223         | 3   |        | sub36_35        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U228         | 3   |        | sub35_36        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U224         | 3   |        | sub36_36        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U229         | 3   |        | sub35_37        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U225         | 3   |        | sub36_37        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U230         | 3   |        | sub35_38        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U226         | 3   |        | sub36_38        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U231         | 3   |        | sub35_39        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U227         | 3   |        | sub36_39        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U232         | 3   |        | sub35_40        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U228         | 3   |        | sub36_40        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U233         | 3   |        | sub35_41        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U229         | 3   |        | sub36_41        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U234         | 3   |        | sub35_42        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U230         | 3   |        | sub36_42        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U235         | 3   |        | sub35_43        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U231         | 3   |        | sub36_43        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U236         | 3   |        | sub35_44        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U232         | 3   |        | sub36_44        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U237         | 3   |        | sub35_45        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U233         | 3   |        | sub36_45        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U222         | 3   |        | sub35_46        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U234         | 3   |        | sub36_46        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U223         | 3   |        | sub35_47        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U235         | 3   |        | sub36_47        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U224         | 3   |        | sub35_48        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U236         | 3   |        | sub36_48        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U225         | 3   |        | sub35_49        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U237         | 3   |        | sub36_49        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U226         | 3   |        | sub35_50        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U222         | 3   |        | sub36_50        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U227         | 3   |        | sub35_51        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U223         | 3   |        | sub36_51        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U228         | 3   |        | sub35_52        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U224         | 3   |        | sub36_52        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U229         | 3   |        | sub35_53        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U225         | 3   |        | sub36_53        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U230         | 3   |        | sub35_54        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U226         | 3   |        | sub36_54        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U231         | 3   |        | sub35_55        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U227         | 3   |        | sub36_55        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U232         | 3   |        | sub35_56        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U228         | 3   |        | sub36_56        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U233         | 3   |        | sub35_57        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U229         | 3   |        | sub36_57        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U234         | 3   |        | sub35_58        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U230         | 3   |        | sub36_58        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U235         | 3   |        | sub35_59        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U231         | 3   |        | sub36_59        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U236         | 3   |        | sub35_60        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U232         | 3   |        | sub36_60        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U237         | 3   |        | sub35_61        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U233         | 3   |        | sub36_61        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U222         | 3   |        | sub35_62        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U234         | 3   |        | sub36_62        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U223         | 3   |        | sub35_63        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U235         | 3   |        | sub36_63        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U224         | 3   |        | sub35_64        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U236         | 3   |        | sub36_64        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U225         | 3   |        | sub35_65        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U237         | 3   |        | sub36_65        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U226         | 3   |        | sub35_66        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U222         | 3   |        | sub36_66        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U227         | 3   |        | sub35_67        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U223         | 3   |        | sub36_67        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U228         | 3   |        | sub35_68        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U224         | 3   |        | sub36_68        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U229         | 3   |        | sub35_69        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U225         | 3   |        | sub36_69        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U230         | 3   |        | sub35_70        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U226         | 3   |        | sub36_70        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U231         | 3   |        | sub35_71        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U227         | 3   |        | sub36_71        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U232         | 3   |        | sub35_72        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U228         | 3   |        | sub36_72        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U233         | 3   |        | sub35_73        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U229         | 3   |        | sub36_73        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U234         | 3   |        | sub35_74        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U230         | 3   |        | sub36_74        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U235         | 3   |        | sub35_75        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U231         | 3   |        | sub36_75        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U236         | 3   |        | sub35_76        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U232         | 3   |        | sub36_76        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U237         | 3   |        | sub35_77        | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U233         | 3   |        | sub36_77        | dsub | fulldsp | 4       |
+------------------------------------------------+-----+--------+-----------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + fdtd_2d    | 0    | 24   |        |          |         |      |         |
|   ey_buf_U   | -    | 1    |        | ey_buf   | ram_t2p | auto | 1       |
|   ey_buf_1_U | -    | 1    |        | ey_buf_1 | ram_t2p | auto | 1       |
|   ey_buf_2_U | -    | 1    |        | ey_buf_2 | ram_t2p | auto | 1       |
|   ey_buf_3_U | -    | 1    |        | ey_buf_3 | ram_t2p | auto | 1       |
|   ey_buf_4_U | -    | 1    |        | ey_buf_4 | ram_t2p | auto | 1       |
|   ey_buf_5_U | -    | 1    |        | ey_buf_5 | ram_t2p | auto | 1       |
|   ey_buf_6_U | -    | 1    |        | ey_buf_6 | ram_t2p | auto | 1       |
|   ey_buf_7_U | -    | 1    |        | ey_buf_7 | ram_t2p | auto | 1       |
|   ex_buf_U   | -    | 1    |        | ex_buf   | ram_t2p | auto | 1       |
|   ex_buf_1_U | -    | 1    |        | ex_buf_1 | ram_t2p | auto | 1       |
|   ex_buf_2_U | -    | 1    |        | ex_buf_2 | ram_t2p | auto | 1       |
|   ex_buf_3_U | -    | 1    |        | ex_buf_3 | ram_t2p | auto | 1       |
|   ex_buf_4_U | -    | 1    |        | ex_buf_4 | ram_t2p | auto | 1       |
|   ex_buf_5_U | -    | 1    |        | ex_buf_5 | ram_t2p | auto | 1       |
|   ex_buf_6_U | -    | 1    |        | ex_buf_6 | ram_t2p | auto | 1       |
|   ex_buf_7_U | -    | 1    |        | ex_buf_7 | ram_t2p | auto | 1       |
|   hz_buf_U   | -    | 1    |        | hz_buf   | ram_t2p | auto | 1       |
|   hz_buf_1_U | -    | 1    |        | hz_buf_1 | ram_t2p | auto | 1       |
|   hz_buf_2_U | -    | 1    |        | hz_buf_2 | ram_t2p | auto | 1       |
|   hz_buf_3_U | -    | 1    |        | hz_buf_3 | ram_t2p | auto | 1       |
|   hz_buf_4_U | -    | 1    |        | hz_buf_4 | ram_t2p | auto | 1       |
|   hz_buf_5_U | -    | 1    |        | hz_buf_5 | ram_t2p | auto | 1       |
|   hz_buf_6_U | -    | 1    |        | hz_buf_6 | ram_t2p | auto | 1       |
|   hz_buf_7_U | -    | 1    |        | hz_buf_7 | ram_t2p | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------+---------------------------------------------------------+
| Type            | Options                               | Location                                                |
+-----------------+---------------------------------------+---------------------------------------------------------+
| loop_merge      | force                                 | ../fdtd_2d/generate/fdtd_2d.cpp:6 in initialize_buffers |
| pipeline        | II=1                                  | ../fdtd_2d/generate/fdtd_2d.cpp:8 in initialize_buffers |
| unroll          | factor=8                              | ../fdtd_2d/generate/fdtd_2d.cpp:9 in initialize_buffers |
| pipeline        | II=1                                  | ../fdtd_2d/generate/fdtd_2d.cpp:23 in process_ey        |
| unroll          | factor=8                              | ../fdtd_2d/generate/fdtd_2d.cpp:24 in process_ey        |
| pipeline        | II=1                                  | ../fdtd_2d/generate/fdtd_2d.cpp:29 in process_ey        |
| unroll          | factor=8                              | ../fdtd_2d/generate/fdtd_2d.cpp:31 in process_ey        |
| pipeline        | II=1                                  | ../fdtd_2d/generate/fdtd_2d.cpp:40 in process_ex        |
| unroll          | factor=8                              | ../fdtd_2d/generate/fdtd_2d.cpp:42 in process_ex        |
| pipeline        | II=1                                  | ../fdtd_2d/generate/fdtd_2d.cpp:51 in process_hz        |
| unroll          | factor=4                              | ../fdtd_2d/generate/fdtd_2d.cpp:53 in process_hz        |
| loop_merge      | force                                 | ../fdtd_2d/generate/fdtd_2d.cpp:66 in write_back        |
| pipeline        | II=1                                  | ../fdtd_2d/generate/fdtd_2d.cpp:68 in write_back        |
| unroll          | factor=8                              | ../fdtd_2d/generate/fdtd_2d.cpp:69 in write_back        |
| interface       | m_axi port=ex bundle=gmem             | ../fdtd_2d/generate/fdtd_2d.cpp:78 in fdtd_2d, ex       |
| interface       | m_axi port=ey bundle=gmem             | ../fdtd_2d/generate/fdtd_2d.cpp:79 in fdtd_2d, ey       |
| interface       | m_axi port=hz bundle=gmem             | ../fdtd_2d/generate/fdtd_2d.cpp:80 in fdtd_2d, hz       |
| interface       | m_axi port=_fict_ bundle=gmem         | ../fdtd_2d/generate/fdtd_2d.cpp:81 in fdtd_2d, _fict_   |
| array_partition | variable=ey_buf cyclic factor=8 dim=3 | ../fdtd_2d/generate/fdtd_2d.cpp:84 in fdtd_2d, ey_buf   |
| array_partition | variable=ex_buf cyclic factor=8 dim=3 | ../fdtd_2d/generate/fdtd_2d.cpp:86 in fdtd_2d, ex_buf   |
| array_partition | variable=hz_buf cyclic factor=8 dim=3 | ../fdtd_2d/generate/fdtd_2d.cpp:88 in fdtd_2d, hz_buf   |
| loop_tripcount  | min=40 max=40                         | ../fdtd_2d/generate/fdtd_2d.cpp:94 in fdtd_2d           |
+-----------------+---------------------------------------+---------------------------------------------------------+


