-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MPSQ_straightLineProjectorFromLayerIJtoK is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    z_i : IN STD_LOGIC_VECTOR (31 downto 0);
    z_j : IN STD_LOGIC_VECTOR (31 downto 0);
    i : IN STD_LOGIC_VECTOR (2 downto 0);
    j : IN STD_LOGIC_VECTOR (2 downto 0);
    k : IN STD_LOGIC_VECTOR (2 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of MPSQ_straightLineProjectorFromLayerIJtoK is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal radiiDivisionList_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal radiiDivisionList_ce0 : STD_LOGIC;
    signal radiiDivisionList_q0 : STD_LOGIC_VECTOR (34 downto 0);
    signal z_j_read_reg_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_j_read_reg_258_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal z_i_read_reg_263 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_i_read_reg_263_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal z_i_read_reg_263_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal z_i_read_reg_263_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal z_i_read_reg_263_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal z_i_read_reg_263_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_270 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_270_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_270_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_270_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_270_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_270_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal abs_fu_143_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal abs_reg_275 : STD_LOGIC_VECTOR (2 downto 0);
    signal abs7_fu_163_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal abs7_reg_281 : STD_LOGIC_VECTOR (3 downto 0);
    signal radiiDivisionList_load_reg_291 : STD_LOGIC_VECTOR (34 downto 0);
    signal mul211_fu_215_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul211_reg_296 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln1_reg_311 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal p_cast_fu_204_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast_fu_89_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_cast_fu_85_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln146_fu_93_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_cast_fu_81_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln146_1_fu_107_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln146_fu_117_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln146_fu_99_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal abscond_fu_137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_fu_131_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal abscond6_fu_157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg5_fu_151_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_178_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_171_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_cast_fu_185_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_189_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal abs7_cast_fu_195_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_58_fu_198_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal z_j_cast_fu_209_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal z_i_cast_fu_212_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_227_p0 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_227_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln69_fu_247_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln69_fu_243_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_227_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to5 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_227_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component MPSQ_mul_4s_4s_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component MPSQ_mul_35ns_33s_64_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (34 downto 0);
        din1 : IN STD_LOGIC_VECTOR (32 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;



begin
    radiiDivisionList_U : component MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList
    generic map (
        DataWidth => 35,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => radiiDivisionList_address0,
        ce0 => radiiDivisionList_ce0,
        q0 => radiiDivisionList_q0);

    mul_4s_4s_8_1_1_U3 : component MPSQ_mul_4s_4s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sub_ln146_fu_93_p2,
        din1 => sub_ln146_1_fu_107_p2,
        dout => mul_ln146_fu_117_p2);

    mul_35ns_33s_64_3_1_U4 : component MPSQ_mul_35ns_33s_64_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 35,
        din1_WIDTH => 33,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_227_p0,
        din1 => mul211_reg_296,
        ce => grp_fu_227_ce,
        dout => grp_fu_227_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                abs7_reg_281 <= abs7_fu_163_p3;
                abs_reg_275 <= abs_fu_143_p3;
                tmp_1_reg_270 <= mul_ln146_fu_117_p2(7 downto 7);
                tmp_1_reg_270_pp0_iter1_reg <= tmp_1_reg_270;
                z_i_read_reg_263 <= z_i;
                z_i_read_reg_263_pp0_iter1_reg <= z_i_read_reg_263;
                z_j_read_reg_258 <= z_j;
                z_j_read_reg_258_pp0_iter1_reg <= z_j_read_reg_258;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                mul211_reg_296 <= mul211_fu_215_p2;
                radiiDivisionList_load_reg_291 <= radiiDivisionList_q0;
                tmp_1_reg_270_pp0_iter2_reg <= tmp_1_reg_270_pp0_iter1_reg;
                tmp_1_reg_270_pp0_iter3_reg <= tmp_1_reg_270_pp0_iter2_reg;
                tmp_1_reg_270_pp0_iter4_reg <= tmp_1_reg_270_pp0_iter3_reg;
                tmp_1_reg_270_pp0_iter5_reg <= tmp_1_reg_270_pp0_iter4_reg;
                trunc_ln1_reg_311 <= grp_fu_227_p2(63 downto 32);
                z_i_read_reg_263_pp0_iter2_reg <= z_i_read_reg_263_pp0_iter1_reg;
                z_i_read_reg_263_pp0_iter3_reg <= z_i_read_reg_263_pp0_iter2_reg;
                z_i_read_reg_263_pp0_iter4_reg <= z_i_read_reg_263_pp0_iter3_reg;
                z_i_read_reg_263_pp0_iter5_reg <= z_i_read_reg_263_pp0_iter4_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
        abs7_cast_fu_195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(abs7_reg_281),6));

    abs7_fu_163_p3 <= 
        sub_ln146_1_fu_107_p2 when (abscond6_fu_157_p2(0) = '1') else 
        neg5_fu_151_p2;
    abs_fu_143_p3 <= 
        trunc_ln146_fu_99_p1 when (abscond_fu_137_p2(0) = '1') else 
        neg_fu_131_p2;
    abscond6_fu_157_p2 <= "1" when (signed(sub_ln146_1_fu_107_p2) > signed(ap_const_lv4_0)) else "0";
    abscond_fu_137_p2 <= "1" when (signed(sub_ln146_fu_93_p2) > signed(ap_const_lv4_0)) else "0";
    add_ln69_fu_243_p2 <= std_logic_vector(unsigned(trunc_ln1_reg_311) + unsigned(z_i_read_reg_263_pp0_iter5_reg));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to5_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to5)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to5 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        sub_ln69_fu_247_p2 when (tmp_1_reg_270_pp0_iter5_reg(0) = '1') else 
        add_ln69_fu_243_p2;
    empty_58_fu_198_p2 <= std_logic_vector(unsigned(empty_fu_189_p2) + unsigned(abs7_cast_fu_195_p1));
    empty_fu_189_p2 <= std_logic_vector(unsigned(tmp_fu_171_p3) - unsigned(tmp_3_cast_fu_185_p1));

    grp_fu_227_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_227_ce <= ap_const_logic_1;
        else 
            grp_fu_227_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_227_p0 <= grp_fu_227_p00(35 - 1 downto 0);
    grp_fu_227_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(radiiDivisionList_load_reg_291),64));
    i_cast_fu_85_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i),4));
    j_cast_fu_81_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j),4));
    k_cast_fu_89_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k),4));
    mul211_fu_215_p2 <= std_logic_vector(signed(z_j_cast_fu_209_p1) - signed(z_i_cast_fu_212_p1));
    neg5_fu_151_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(sub_ln146_1_fu_107_p2));
    neg_fu_131_p2 <= std_logic_vector(unsigned(ap_const_lv3_0) - unsigned(trunc_ln146_fu_99_p1));
    p_cast_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_58_fu_198_p2),64));
    radiiDivisionList_address0 <= p_cast_fu_204_p1(6 - 1 downto 0);

    radiiDivisionList_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            radiiDivisionList_ce0 <= ap_const_logic_1;
        else 
            radiiDivisionList_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln146_1_fu_107_p2 <= std_logic_vector(unsigned(j_cast_fu_81_p1) - unsigned(i_cast_fu_85_p1));
    sub_ln146_fu_93_p2 <= std_logic_vector(unsigned(k_cast_fu_89_p1) - unsigned(i_cast_fu_85_p1));
    sub_ln69_fu_247_p2 <= std_logic_vector(signed(z_i_read_reg_263_pp0_iter5_reg) - signed(trunc_ln1_reg_311));
    tmp_3_cast_fu_185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_178_p3),6));
    tmp_3_fu_178_p3 <= (abs_reg_275 & ap_const_lv1_0);
    tmp_fu_171_p3 <= (abs_reg_275 & ap_const_lv3_0);
    trunc_ln146_fu_99_p1 <= sub_ln146_fu_93_p2(3 - 1 downto 0);
        z_i_cast_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_i_read_reg_263_pp0_iter1_reg),33));

        z_j_cast_fu_209_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_j_read_reg_258_pp0_iter1_reg),33));

end behav;
