Classic Timing Analyzer report for sisau
Wed May 22 00:54:17 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzon_1'
  9. Clock Setup: 'senzor_4'
 10. Clock Setup: 'senzor_5'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.155 ns                         ; senzor_2                               ; Logica_miscare:inst6|dreapta           ; --         ; senzor_2 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 31.037 ns                        ; Logica_miscare:inst6|count_ture[2]     ; B_IN4_D1                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.542 ns                        ; senzor_2                               ; A_IN1_D1                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 12.134 ns                        ; senzor_2                               ; debouncing:inst17|inst                 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 62.36 MHz ( period = 16.036 ns ) ; count_ture:inst12|cifra_zeci[2]        ; afisare_multiplexata:inst11|digit_2[1] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 193.35 MHz ( period = 5.172 ns ) ; Logica_miscare:inst6|count_ture[1]     ; Logica_miscare:inst6|count_ture[4]     ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 193.35 MHz ( period = 5.172 ns ) ; Logica_miscare:inst6|count_ture[1]     ; Logica_miscare:inst6|count_ture[4]     ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 193.35 MHz ( period = 5.172 ns ) ; Logica_miscare:inst6|count_ture[1]     ; Logica_miscare:inst6|count_ture[4]     ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 193.35 MHz ( period = 5.172 ns ) ; Logica_miscare:inst6|count_ture[1]     ; Logica_miscare:inst6|count_ture[4]     ; senzor_2   ; senzor_2 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; afisare_multiplexata:inst11|digit_1[2] ; afisare_multiplexata:inst11|e          ; clk        ; clk      ; 131          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                        ;            ;          ; 131          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 62.36 MHz ( period = 16.036 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.959 ns                ;
; N/A                                     ; 62.37 MHz ( period = 16.033 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.956 ns                ;
; N/A                                     ; 62.38 MHz ( period = 16.032 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A                                     ; 62.83 MHz ( period = 15.917 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.838 ns                ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A                                     ; 62.84 MHz ( period = 15.913 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.834 ns                ;
; N/A                                     ; 63.09 MHz ( period = 15.851 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.772 ns                ;
; N/A                                     ; 63.10 MHz ( period = 15.848 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.769 ns                ;
; N/A                                     ; 63.10 MHz ( period = 15.847 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.768 ns                ;
; N/A                                     ; 64.27 MHz ( period = 15.559 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.480 ns                ;
; N/A                                     ; 64.28 MHz ( period = 15.556 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.479 ns                ;
; N/A                                     ; 64.28 MHz ( period = 15.556 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.477 ns                ;
; N/A                                     ; 64.29 MHz ( period = 15.555 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 64.42 MHz ( period = 15.524 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A                                     ; 64.48 MHz ( period = 15.508 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; 115.83 MHz ( period = 8.633 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 116.73 MHz ( period = 8.567 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.083 ns                ;
; N/A                                     ; 120.85 MHz ( period = 8.275 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; 120.90 MHz ( period = 8.271 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 121.54 MHz ( period = 8.228 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 5.503 ns                ;
; N/A                                     ; 124.56 MHz ( period = 8.028 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 124.66 MHz ( period = 8.022 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 125.23 MHz ( period = 7.985 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 5.260 ns                ;
; N/A                                     ; 125.39 MHz ( period = 7.975 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 125.55 MHz ( period = 7.965 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 125.64 MHz ( period = 7.959 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 126.37 MHz ( period = 7.913 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; 128.55 MHz ( period = 7.779 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 129.42 MHz ( period = 7.727 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 5.294 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 129.60 MHz ( period = 7.716 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 145.90 MHz ( period = 6.854 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.169 ns                ;
; N/A                                     ; 146.82 MHz ( period = 6.811 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.086 ns                ;
; N/A                                     ; 151.40 MHz ( period = 6.605 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 4.169 ns                ;
; N/A                                     ; 152.49 MHz ( period = 6.558 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.123 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.120 ns                ;
; N/A                                     ; 152.72 MHz ( period = 6.548 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 3.863 ns                ;
; N/A                                     ; 152.86 MHz ( period = 6.542 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 182.02 MHz ( period = 5.494 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 186.36 MHz ( period = 5.366 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 10.276 ns               ;
; N/A                                     ; 187.79 MHz ( period = 5.325 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 10.195 ns               ;
; N/A                                     ; 188.08 MHz ( period = 5.317 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; 189.18 MHz ( period = 5.286 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 10.193 ns               ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 190.01 MHz ( period = 5.263 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 190.77 MHz ( period = 5.242 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 10.112 ns               ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 10.129 ns               ;
; N/A                                     ; 191.83 MHz ( period = 5.213 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 3.462 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 9.781 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 10.048 ns               ;
; N/A                                     ; 193.84 MHz ( period = 5.159 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 10.041 ns               ;
; N/A                                     ; 195.43 MHz ( period = 5.117 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 10.276 ns               ;
; N/A                                     ; 196.16 MHz ( period = 5.098 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 196.46 MHz ( period = 5.090 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 9.960 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 10.231 ns               ;
; N/A                                     ; 197.32 MHz ( period = 5.068 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 9.978 ns                ;
; N/A                                     ; 197.36 MHz ( period = 5.067 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 10.229 ns               ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 10.223 ns               ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 198.57 MHz ( period = 5.036 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 10.193 ns               ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 199.80 MHz ( period = 5.005 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 10.148 ns               ;
; N/A                                     ; 200.60 MHz ( period = 4.985 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 9.895 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 10.146 ns               ;
; N/A                                     ; 200.72 MHz ( period = 4.982 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 200.80 MHz ( period = 4.980 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 200.88 MHz ( period = 4.978 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 10.140 ns               ;
; N/A                                     ; 201.05 MHz ( period = 4.974 ns )                    ; Selectie_proba:inst1|reset_counter                                   ; debouncing:inst3|inst                                                ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 10.129 ns               ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 9.781 ns                ;
; N/A                                     ; 202.06 MHz ( period = 4.949 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 202.80 MHz ( period = 4.931 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 202.80 MHz ( period = 4.931 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 9.841 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 203.09 MHz ( period = 4.924 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 10.084 ns               ;
; N/A                                     ; 203.21 MHz ( period = 4.921 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 203.21 MHz ( period = 4.921 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 9.831 ns                ;
; N/A                                     ; 203.25 MHz ( period = 4.920 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 10.082 ns               ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 10.076 ns               ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 9.816 ns                ;
; N/A                                     ; 203.87 MHz ( period = 4.905 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 9.736 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 9.483 ns                ;
; N/A                                     ; 204.04 MHz ( period = 4.901 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 9.734 ns                ;
; N/A                                     ; 204.29 MHz ( period = 4.895 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 9.728 ns                ;
; N/A                                     ; 204.50 MHz ( period = 4.890 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 204.62 MHz ( period = 4.887 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 9.757 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 10.041 ns               ;
; N/A                                     ; 205.68 MHz ( period = 4.862 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 9.732 ns                ;
; N/A                                     ; 206.78 MHz ( period = 4.836 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 9.996 ns                ;
; N/A                                     ; 206.91 MHz ( period = 4.833 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 9.743 ns                ;
; N/A                                     ; 206.95 MHz ( period = 4.832 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 9.994 ns                ;
; N/A                                     ; 207.13 MHz ( period = 4.828 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 207.21 MHz ( period = 4.826 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 9.988 ns                ;
; N/A                                     ; 208.29 MHz ( period = 4.801 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 9.001 ns                ;
; N/A                                     ; 209.56 MHz ( period = 4.772 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 210.22 MHz ( period = 4.757 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 8.917 ns                ;
; N/A                                     ; 210.70 MHz ( period = 4.746 ns )                    ; Logica_miscare:inst6|count_ture[5]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; 212.77 MHz ( period = 4.700 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 213.22 MHz ( period = 4.690 ns )                    ; Logica_miscare:inst6|count_ture[5]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 2.973 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 9.840 ns                ;
; N/A                                     ; 214.78 MHz ( period = 4.656 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 9.815 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 9.795 ns                ;
; N/A                                     ; 215.84 MHz ( period = 4.633 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 9.541 ns                ;
; N/A                                     ; 216.03 MHz ( period = 4.629 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 9.791 ns                ;
; N/A                                     ; 216.26 MHz ( period = 4.624 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 9.786 ns                ;
; N/A                                     ; 216.92 MHz ( period = 4.610 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 9.770 ns                ;
; N/A                                     ; 217.11 MHz ( period = 4.606 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 9.516 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 217.44 MHz ( period = 4.599 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 9.761 ns                ;
; N/A                                     ; 219.73 MHz ( period = 4.551 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 2.796 ns                ;
; N/A                                     ; 221.98 MHz ( period = 4.505 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 222.17 MHz ( period = 4.501 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 8.701 ns                ;
; N/A                                     ; 222.27 MHz ( period = 4.499 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 8.951 ns                ;
; N/A                                     ; 222.52 MHz ( period = 4.494 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 8.946 ns                ;
; N/A                                     ; 223.51 MHz ( period = 4.474 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 227.12 MHz ( period = 4.403 ns )                    ; Logica_miscare:inst6|count_ture[5]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; 227.43 MHz ( period = 4.397 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 9.307 ns                ;
; N/A                                     ; 229.67 MHz ( period = 4.354 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 9.224 ns                ;
; N/A                                     ; 230.26 MHz ( period = 4.343 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 9.253 ns                ;
; N/A                                     ; 231.05 MHz ( period = 4.328 ns )                    ; Logica_miscare:inst6|count_ture[6]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 2.638 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 9.170 ns                ;
; N/A                                     ; 233.43 MHz ( period = 4.284 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 233.43 MHz ( period = 4.284 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 233.43 MHz ( period = 4.284 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 240.96 MHz ( period = 4.150 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 9.309 ns                ;
; N/A                                     ; 243.96 MHz ( period = 4.099 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 9.259 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 9.008 ns                ;
; N/A                                     ; 244.08 MHz ( period = 4.097 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 9.259 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 244.44 MHz ( period = 4.091 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 9.253 ns                ;
; N/A                                     ; 247.22 MHz ( period = 4.045 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 9.205 ns                ;
; N/A                                     ; 247.28 MHz ( period = 4.044 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 8.954 ns                ;
; N/A                                     ; 247.34 MHz ( period = 4.043 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 9.205 ns                ;
; N/A                                     ; 247.71 MHz ( period = 4.037 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 9.199 ns                ;
; N/A                                     ; 250.56 MHz ( period = 3.991 ns )                    ; Logica_miscare:inst6|count_ture[6]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 260.21 MHz ( period = 3.843 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 260.21 MHz ( period = 3.843 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 260.21 MHz ( period = 3.843 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; Logica_miscare:inst6|count_ture[7]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 2.030 ns                ;
; N/A                                     ; 274.05 MHz ( period = 3.649 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; 274.05 MHz ( period = 3.649 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; 274.05 MHz ( period = 3.649 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 5.081 ns                ;
; N/A                                     ; 286.04 MHz ( period = 3.496 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; 286.04 MHz ( period = 3.496 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; 286.04 MHz ( period = 3.496 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 328.08 MHz ( period = 3.048 ns )                    ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 4.842 ns                ;
; N/A                                     ; 338.52 MHz ( period = 2.954 ns )                    ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 4.775 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 4.743 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 4.655 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.694 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 4.609 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.764 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.562 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 1.443 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.443 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.304 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.474 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 4.477 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.455 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.347 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.067 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.246 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 4.416 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.204 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 193.35 MHz ( period = 5.172 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.800 ns                ;
; N/A   ; 200.20 MHz ( period = 4.995 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 201.45 MHz ( period = 4.964 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 202.06 MHz ( period = 4.949 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.574 ns                ;
; N/A   ; 202.39 MHz ( period = 4.941 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.567 ns                ;
; N/A   ; 202.51 MHz ( period = 4.938 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.561 ns                ;
; N/A   ; 204.46 MHz ( period = 4.891 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.494 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 206.83 MHz ( period = 4.835 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.439 ns                ;
; N/A   ; 209.38 MHz ( period = 4.776 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.382 ns                ;
; N/A   ; 211.42 MHz ( period = 4.730 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.382 ns                ;
; N/A   ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.315 ns                ;
; N/A   ; 212.45 MHz ( period = 4.707 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; 213.54 MHz ( period = 4.683 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.315 ns                ;
; N/A   ; 214.00 MHz ( period = 4.673 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.283 ns                ;
; N/A   ; 214.59 MHz ( period = 4.660 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 216.12 MHz ( period = 4.627 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 216.97 MHz ( period = 4.609 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.230 ns                ;
; N/A   ; 217.20 MHz ( period = 4.604 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 217.44 MHz ( period = 4.599 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.216 ns                ;
; N/A   ; 218.91 MHz ( period = 4.568 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.216 ns                ;
; N/A   ; 219.20 MHz ( period = 4.562 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.163 ns                ;
; N/A   ; 221.93 MHz ( period = 4.506 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.108 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; 226.04 MHz ( period = 4.424 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.028 ns                ;
; N/A   ; 228.41 MHz ( period = 4.378 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.017 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 231.96 MHz ( period = 4.311 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 238.89 MHz ( period = 4.186 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; 240.85 MHz ( period = 4.152 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 245.04 MHz ( period = 4.081 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 249.63 MHz ( period = 4.006 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; 294.38 MHz ( period = 3.397 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.030 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 193.35 MHz ( period = 5.172 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.800 ns                ;
; N/A   ; 200.20 MHz ( period = 4.995 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 201.45 MHz ( period = 4.964 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 202.06 MHz ( period = 4.949 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.574 ns                ;
; N/A   ; 202.39 MHz ( period = 4.941 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.567 ns                ;
; N/A   ; 202.51 MHz ( period = 4.938 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.561 ns                ;
; N/A   ; 204.46 MHz ( period = 4.891 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.494 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 206.83 MHz ( period = 4.835 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.439 ns                ;
; N/A   ; 209.38 MHz ( period = 4.776 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.382 ns                ;
; N/A   ; 211.42 MHz ( period = 4.730 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.382 ns                ;
; N/A   ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.315 ns                ;
; N/A   ; 212.45 MHz ( period = 4.707 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; 213.54 MHz ( period = 4.683 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.315 ns                ;
; N/A   ; 214.00 MHz ( period = 4.673 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.283 ns                ;
; N/A   ; 214.59 MHz ( period = 4.660 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 216.12 MHz ( period = 4.627 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 216.97 MHz ( period = 4.609 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.230 ns                ;
; N/A   ; 217.20 MHz ( period = 4.604 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 217.44 MHz ( period = 4.599 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.216 ns                ;
; N/A   ; 218.91 MHz ( period = 4.568 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.216 ns                ;
; N/A   ; 219.20 MHz ( period = 4.562 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.163 ns                ;
; N/A   ; 221.93 MHz ( period = 4.506 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.108 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; 226.04 MHz ( period = 4.424 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.028 ns                ;
; N/A   ; 228.41 MHz ( period = 4.378 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.017 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 231.96 MHz ( period = 4.311 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 238.89 MHz ( period = 4.186 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; 240.85 MHz ( period = 4.152 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 245.04 MHz ( period = 4.081 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 249.63 MHz ( period = 4.006 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; 294.38 MHz ( period = 3.397 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.030 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 193.35 MHz ( period = 5.172 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.800 ns                ;
; N/A   ; 200.20 MHz ( period = 4.995 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 201.45 MHz ( period = 4.964 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 202.06 MHz ( period = 4.949 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.574 ns                ;
; N/A   ; 202.39 MHz ( period = 4.941 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.567 ns                ;
; N/A   ; 202.51 MHz ( period = 4.938 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.561 ns                ;
; N/A   ; 204.46 MHz ( period = 4.891 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.494 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 206.83 MHz ( period = 4.835 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.439 ns                ;
; N/A   ; 209.38 MHz ( period = 4.776 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.382 ns                ;
; N/A   ; 211.42 MHz ( period = 4.730 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.382 ns                ;
; N/A   ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.315 ns                ;
; N/A   ; 212.45 MHz ( period = 4.707 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; 213.54 MHz ( period = 4.683 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.315 ns                ;
; N/A   ; 214.00 MHz ( period = 4.673 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.283 ns                ;
; N/A   ; 214.59 MHz ( period = 4.660 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 216.12 MHz ( period = 4.627 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 216.97 MHz ( period = 4.609 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.230 ns                ;
; N/A   ; 217.20 MHz ( period = 4.604 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 217.44 MHz ( period = 4.599 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.216 ns                ;
; N/A   ; 218.91 MHz ( period = 4.568 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.216 ns                ;
; N/A   ; 219.20 MHz ( period = 4.562 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.163 ns                ;
; N/A   ; 221.93 MHz ( period = 4.506 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.108 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; 226.04 MHz ( period = 4.424 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.028 ns                ;
; N/A   ; 228.41 MHz ( period = 4.378 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.017 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 231.96 MHz ( period = 4.311 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 238.89 MHz ( period = 4.186 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; 240.85 MHz ( period = 4.152 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 245.04 MHz ( period = 4.081 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 249.63 MHz ( period = 4.006 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; 294.38 MHz ( period = 3.397 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.030 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 193.35 MHz ( period = 5.172 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.800 ns                ;
; N/A   ; 200.20 MHz ( period = 4.995 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 201.45 MHz ( period = 4.964 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 202.06 MHz ( period = 4.949 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.574 ns                ;
; N/A   ; 202.39 MHz ( period = 4.941 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.567 ns                ;
; N/A   ; 202.51 MHz ( period = 4.938 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.561 ns                ;
; N/A   ; 204.46 MHz ( period = 4.891 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.494 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 206.83 MHz ( period = 4.835 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.439 ns                ;
; N/A   ; 209.38 MHz ( period = 4.776 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.382 ns                ;
; N/A   ; 211.42 MHz ( period = 4.730 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.382 ns                ;
; N/A   ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.315 ns                ;
; N/A   ; 212.45 MHz ( period = 4.707 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; 213.54 MHz ( period = 4.683 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.315 ns                ;
; N/A   ; 214.00 MHz ( period = 4.673 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.283 ns                ;
; N/A   ; 214.59 MHz ( period = 4.660 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 216.12 MHz ( period = 4.627 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 216.97 MHz ( period = 4.609 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.230 ns                ;
; N/A   ; 217.20 MHz ( period = 4.604 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 217.44 MHz ( period = 4.599 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.216 ns                ;
; N/A   ; 218.91 MHz ( period = 4.568 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.216 ns                ;
; N/A   ; 219.20 MHz ( period = 4.562 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.163 ns                ;
; N/A   ; 221.93 MHz ( period = 4.506 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.108 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; 226.04 MHz ( period = 4.424 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.028 ns                ;
; N/A   ; 228.41 MHz ( period = 4.378 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.017 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 231.96 MHz ( period = 4.311 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 238.89 MHz ( period = 4.186 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; 240.85 MHz ( period = 4.152 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 245.04 MHz ( period = 4.081 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 249.63 MHz ( period = 4.006 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; 294.38 MHz ( period = 3.397 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.030 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------------------+------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                            ; To                                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------+------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 4.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 4.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 4.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 4.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 4.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 4.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 4.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 5.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 5.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 5.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 4.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 4.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 5.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 5.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D2                 ; clk        ; clk      ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D4                 ; clk        ; clk      ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D1                 ; clk        ; clk      ; None                       ; None                       ; 1.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D3                 ; clk        ; clk      ; None                       ; None                       ; 1.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 5.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 6.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 6.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 6.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 6.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 6.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D2                 ; clk        ; clk      ; None                       ; None                       ; 2.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D3                 ; clk        ; clk      ; None                       ; None                       ; 2.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 6.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 6.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 5.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 6.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D4                 ; clk        ; clk      ; None                       ; None                       ; 2.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 6.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D1                 ; clk        ; clk      ; None                       ; None                       ; 2.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 6.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 6.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 6.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 6.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 5.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 5.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 5.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 5.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 5.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 7.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 7.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 7.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 7.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 7.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 7.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 7.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[7]             ; clk        ; clk      ; None                       ; None                       ; 2.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[5]             ; clk        ; clk      ; None                       ; None                       ; 3.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 8.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 9.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[1]             ; clk        ; clk      ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[7]             ; clk        ; clk      ; None                       ; None                       ; 3.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 9.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 9.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 9.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[6]             ; clk        ; clk      ; None                       ; None                       ; 3.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 9.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 9.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 9.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 9.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 9.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 9.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 9.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 9.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 9.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[3]             ; clk        ; clk      ; None                       ; None                       ; 3.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[5]             ; clk        ; clk      ; None                       ; None                       ; 3.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[1]             ; clk        ; clk      ; None                       ; None                       ; 3.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[2]             ; clk        ; clk      ; None                       ; None                       ; 3.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 9.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 9.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[6]             ; clk        ; clk      ; None                       ; None                       ; 3.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[4]             ; clk        ; clk      ; None                       ; None                       ; 3.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 9.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 9.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 9.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 9.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 9.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[3]             ; clk        ; clk      ; None                       ; None                       ; 3.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 9.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 9.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 9.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 9.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 9.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 9.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 9.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 9.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 9.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|e                  ; clk        ; clk      ; None                       ; None                       ; 9.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[2]             ; clk        ; clk      ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 9.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 9.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 9.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 9.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 9.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 10.041 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 10.041 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 9.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 9.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 9.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[4]             ; clk        ; clk      ; None                       ; None                       ; 4.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 9.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 9.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|g                  ; clk        ; clk      ; None                       ; None                       ; 10.112 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|a                  ; clk        ; clk      ; None                       ; None                       ; 10.140 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|f                  ; clk        ; clk      ; None                       ; None                       ; 10.146 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|d                  ; clk        ; clk      ; None                       ; None                       ; 10.148 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|b                  ; clk        ; clk      ; None                       ; None                       ; 10.193 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|c                  ; clk        ; clk      ; None                       ; None                       ; 10.193 ns                ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[0]             ; clk        ; clk      ; None                       ; None                       ; 4.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Selectie_proba:inst1|led2                      ; clk        ; clk      ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Selectie_proba:inst1|led3                      ; clk        ; clk      ; None                       ; None                       ; 1.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Selectie_proba:inst1|reset_counter             ; clk        ; clk      ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_10:inst|inst11  ; divizor_frecventa:inst2|divizor_10:inst|inst12 ; clk        ; clk      ; None                       ; None                       ; 0.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                          ; START_STOP:inst15|inst                         ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[0]              ; count_ture:inst12|cifra_unitati[0]             ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[0]                 ; count_ture:inst12|cifra_zeci[0]                ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[1]                 ; count_ture:inst12|cifra_zeci[1]                ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[3]                 ; count_ture:inst12|cifra_zeci[3]                ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[2]                 ; count_ture:inst12|cifra_zeci[2]                ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[1]              ; count_ture:inst12|cifra_unitati[1]             ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[3]              ; count_ture:inst12|cifra_unitati[3]             ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[2]              ; count_ture:inst12|cifra_unitati[2]             ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[0]             ; clk        ; clk      ; None                       ; None                       ; 5.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Selectie_proba:inst1|led3                      ; clk        ; clk      ; None                       ; None                       ; 1.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Selectie_proba:inst1|reset_counter             ; clk        ; clk      ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Selectie_proba:inst1|led2                      ; clk        ; clk      ; None                       ; None                       ; 1.853 ns                 ;
+------------------------------------------+-------------------------------------------------+------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+----------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From             ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+----------------------------------------+----------+
; N/A                                     ; None                                                ; 5.155 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A                                     ; None                                                ; 5.140 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A                                     ; None                                                ; 4.739 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A                                     ; None                                                ; 4.724 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A                                     ; None                                                ; 4.428 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A                                     ; None                                                ; 4.413 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A                                     ; None                                                ; 4.189 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; 3.848 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; 3.847 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; 3.808 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; 3.745 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; 3.744 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; 3.705 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; 3.645 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; 3.502 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; 3.355 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; 3.254 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; 3.253 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; 3.214 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; 2.903 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; 2.821 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; 2.757 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; 2.757 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; 2.756 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; 2.719 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; 2.291 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; 2.286 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; 2.277 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; 2.258 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; 2.236 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; 2.236 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; 2.104 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; 2.099 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; 2.097 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; 1.870 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; 1.650 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; -0.394 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.452 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.552 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.569 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.610 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.618 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.627 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.685 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.718 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.727 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.743 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.765 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.776 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.776 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.776 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.776 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.784 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.785 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.793 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.823 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.834 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.842 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.843 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.893 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.901 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.909 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.923 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.934 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.942 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.942 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.951 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.951 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.951 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.951 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.981 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.989 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.000 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.000 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.008 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.009 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.009 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.067 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.067 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.067 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.067 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.089 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.092 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.100 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.108 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.109 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.117 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.125 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.147 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.147 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.147 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.147 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.150 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.158 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.166 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.166 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.166 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.166 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.175 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.175 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.197 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.205 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.224 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.225 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.233 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.233 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.250 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.255 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.275 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.291 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.305 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.308 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.313 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.316 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.324 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.332 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.333 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.333 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.355 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.371 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.390 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.391 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.391 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.399 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.413 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.416 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.421 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.449 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.471 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.474 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.474 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.474 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.474 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.490 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.499 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.521 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.529 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.532 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.548 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.557 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.557 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.557 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.557 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.579 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.579 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.579 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.579 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.615 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.632 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.637 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.640 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.698 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.715 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.723 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.737 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.745 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.781 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.798 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.803 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.856 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.881 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.903 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.939 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.961 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.561 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A                                     ; None                                                ; -2.569 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A                                     ; None                                                ; -3.828 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; -3.931 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; -4.422 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; -5.126 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; -5.130 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; -5.229 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; -5.261 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; -5.333 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; -5.720 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; -8.894 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -8.952 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -9.069 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; -9.118 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -9.127 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; -9.185 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -9.243 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -9.265 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; -9.276 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -9.284 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; -9.293 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; -9.323 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; -9.342 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; -9.409 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -9.451 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; -9.489 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; -9.508 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; -9.567 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -9.592 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; -9.647 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; -9.650 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; -9.666 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; -9.675 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; -9.697 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; -9.733 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                  ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 31.037 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.036 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.991 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.922 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.693 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.607 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.599 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.598 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.566 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.553 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.484 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.255 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.178 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.169 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.128 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.740 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.267 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.266 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.220 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.151 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.922 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.911 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.910 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.864 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.836 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.795 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.795 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.566 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.480 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.439 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.407 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.406 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.360 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.356 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.356 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.310 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.310 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.291 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.241 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.241 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.179 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.136 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.136 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.062 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.051 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.025 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.012 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.012 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.979 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.976 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.935 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.926 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.926 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.910 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.885 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.885 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.798 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.681 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.595 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.554 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.547 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.497 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.497 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.166 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.516 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.246 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.078 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 24.808 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.747 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.477 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.391 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.121 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.659 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.616 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.616 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.597 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 22.596 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 22.551 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 22.539 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 22.538 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 22.493 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 22.482 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 22.434 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.424 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 22.384 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.384 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.373 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 22.372 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 22.327 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 22.278 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.258 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 22.253 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 22.215 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 22.214 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 22.195 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 22.169 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 22.167 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 22.159 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 22.158 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 22.126 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 22.113 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 22.109 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 22.101 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 22.100 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 22.100 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 22.068 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 22.055 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 22.053 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.044 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 22.029 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 21.986 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 21.943 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 21.935 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 21.934 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 21.902 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 21.889 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 21.871 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 21.820 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 21.815 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 21.785 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 21.777 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 21.776 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 21.757 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 21.744 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 21.738 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 21.731 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 21.729 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 21.688 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 21.680 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 21.671 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 21.662 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 21.630 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 21.591 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 21.514 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 21.505 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 21.464 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 21.433 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 21.356 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 21.347 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 21.306 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 21.300 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 21.273 ns  ; afisare_multiplexata:inst11|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 21.264 ns  ; afisare_multiplexata:inst11|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 21.258 ns  ; afisare_multiplexata:inst11|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 21.257 ns  ; afisare_multiplexata:inst11|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 21.242 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 21.076 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.924 ns  ; afisare_multiplexata:inst11|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 20.922 ns  ; afisare_multiplexata:inst11|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 20.920 ns  ; afisare_multiplexata:inst11|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 20.918 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.827 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.826 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.780 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.769 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.768 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.722 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.711 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.653 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.603 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.602 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.566 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 20.556 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.487 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.482 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.471 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.470 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.445 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.444 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.424 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.424 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.413 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.412 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.398 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.396 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.366 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.355 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.355 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.338 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.329 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.297 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.297 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.258 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.247 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.246 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.200 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.172 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.131 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.131 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.126 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.100 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.089 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.088 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.068 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.042 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.040 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.014 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.999 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.982 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.973 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzor_2   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 15.542 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 15.501 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 15.501 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 15.290 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 15.161 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 15.097 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 15.058 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 15.058 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 14.852 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 14.716 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.172 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 13.738 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.734 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.520 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 13.300 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.164 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 13.149 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.106 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 13.106 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.768 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 12.512 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.266 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.156 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 11.910 ns       ; senzor_2 ; D_IN4_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From             ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+----------------------------------------+----------+
; N/A                                     ; None                                                ; 12.134 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 11.976 ns ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 11.810 ns ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 11.800 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 11.791 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 11.752 ns ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 11.665 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 11.642 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 11.633 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 11.507 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 11.476 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 11.467 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 11.418 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 11.409 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 11.362 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 11.352 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 11.341 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 11.283 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 11.256 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 11.204 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 11.194 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 11.149 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 11.098 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 11.038 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 11.028 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 10.991 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 10.980 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 10.973 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 10.970 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 10.932 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 10.874 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 10.825 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 10.815 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 10.767 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 10.649 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 10.591 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 5.986 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; 5.599 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; 5.527 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; 5.495 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; 5.396 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; 5.392 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; 4.688 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; 4.197 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; 4.094 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; 3.360 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.351 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.302 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 3.293 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 3.225 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.202 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.193 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.167 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 3.144 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 3.136 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.135 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 3.127 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.067 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.036 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.027 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.009 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 3.001 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.978 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.978 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.978 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.978 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.969 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.969 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.969 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.969 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.922 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.920 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.912 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.911 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.901 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.864 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.854 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.843 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.843 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.843 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.843 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.835 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A                                     ; None                                                ; 2.827 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A                                     ; None                                                ; 2.820 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.816 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.812 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.811 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.803 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.785 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.764 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.758 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.754 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.754 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.745 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.709 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.706 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.698 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.696 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.688 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.685 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.677 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.658 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.654 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.651 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.645 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.619 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.600 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.598 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.596 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.592 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.588 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.587 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.551 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.540 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.540 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.540 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.540 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.533 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.530 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.530 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.530 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.530 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.519 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.493 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.492 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.485 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.482 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.475 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.472 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.461 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.434 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.434 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.434 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.434 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.385 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.382 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.376 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.375 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.374 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.372 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.364 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.327 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.327 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.327 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.327 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.317 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.316 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.309 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.306 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.276 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.269 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.268 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.216 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.210 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.209 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.206 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.169 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.161 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.158 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.151 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.151 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.151 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.151 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.148 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.110 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.103 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.093 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.052 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.003 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.993 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.985 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.945 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.927 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.827 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.769 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.384 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; -1.604 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; -1.831 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; -1.833 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; -1.838 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; -1.970 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; -1.970 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; -1.992 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; -2.011 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; -2.020 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; -2.025 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; -2.092 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; -2.453 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; -2.490 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; -2.491 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; -2.491 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; -2.555 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; -2.637 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; -2.948 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; -2.987 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; -2.988 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; -3.089 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; -3.236 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; -3.379 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; -3.437 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                  ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 22 00:54:16 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "afisare_multiplexata:inst11|a" is a latch
    Warning: Node "afisare_multiplexata:inst11|b" is a latch
    Warning: Node "afisare_multiplexata:inst11|c" is a latch
    Warning: Node "afisare_multiplexata:inst11|d" is a latch
    Warning: Node "afisare_multiplexata:inst11|e" is a latch
    Warning: Node "afisare_multiplexata:inst11|f" is a latch
    Warning: Node "afisare_multiplexata:inst11|g" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux0~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux0~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[2]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[1]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst" as buffer
    Info: Detected gated clock "debouncing:inst17|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[0]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[1]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~5" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[2]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal4~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|count_ture[1]~2" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[0]" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[1]" as buffer
Info: Clock "clk" has Internal fmax of 62.36 MHz between source register "count_ture:inst12|cifra_zeci[2]" and destination register "afisare_multiplexata:inst11|digit_2[1]" (period= 16.036 ns)
    Info: + Longest register to register delay is 1.959 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 6; REG Node = 'count_ture:inst12|cifra_zeci[2]'
        Info: 2: + IC(1.056 ns) + CELL(0.206 ns) = 1.262 ns; Loc. = LCCOMB_X24_Y7_N18; Fanout = 4; COMB Node = 'afisare_multiplexata:inst11|digit_2[2]~1'
        Info: 3: + IC(0.383 ns) + CELL(0.206 ns) = 1.851 ns; Loc. = LCCOMB_X24_Y7_N8; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|digit_2~3'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.959 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[1]'
        Info: Total cell delay = 0.520 ns ( 26.54 % )
        Info: Total interconnect delay = 1.439 ns ( 73.46 % )
    Info: - Smallest clock skew is -13.813 ns
        Info: + Shortest clock path from clock "clk" to destination register is 5.424 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.947 ns) + CELL(0.970 ns) = 4.017 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 16; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.741 ns) + CELL(0.666 ns) = 5.424 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[1]'
            Info: Total cell delay = 2.736 ns ( 50.44 % )
            Info: Total interconnect delay = 2.688 ns ( 49.56 % )
        Info: - Longest clock path from clock "clk" to source register is 19.237 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.537 ns) + CELL(0.970 ns) = 3.607 ns; Loc. = LCFF_X18_Y8_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(0.394 ns) + CELL(0.970 ns) = 4.971 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(1.733 ns) + CELL(0.970 ns) = 7.674 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(1.421 ns) + CELL(0.970 ns) = 10.065 ns; Loc. = LCFF_X22_Y8_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12'
            Info: 6: + IC(0.394 ns) + CELL(0.970 ns) = 11.429 ns; Loc. = LCFF_X22_Y8_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12'
            Info: 7: + IC(1.076 ns) + CELL(0.970 ns) = 13.475 ns; Loc. = LCFF_X24_Y9_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12'
            Info: 8: + IC(0.702 ns) + CELL(0.970 ns) = 15.147 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 2; REG Node = 'debouncing:inst17|inst'
            Info: 9: + IC(0.468 ns) + CELL(0.623 ns) = 16.238 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 1; COMB Node = 'debouncing:inst17|inst3'
            Info: 10: + IC(1.502 ns) + CELL(0.000 ns) = 17.740 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'debouncing:inst17|inst3~clkctrl'
            Info: 11: + IC(0.831 ns) + CELL(0.666 ns) = 19.237 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 6; REG Node = 'count_ture:inst12|cifra_zeci[2]'
            Info: Total cell delay = 9.179 ns ( 47.72 % )
            Info: Total interconnect delay = 10.058 ns ( 52.28 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" has Internal fmax of 193.35 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[4]" (period= 5.172 ns)
    Info: + Longest register to register delay is 3.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.617 ns) + CELL(0.735 ns) = 1.352 ns; Loc. = LCCOMB_X10_Y5_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.438 ns; Loc. = LCCOMB_X10_Y5_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.524 ns; Loc. = LCCOMB_X10_Y5_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.030 ns; Loc. = LCCOMB_X10_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~12'
        Info: 6: + IC(0.997 ns) + CELL(0.206 ns) = 3.233 ns; Loc. = LCCOMB_X9_Y5_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~14'
        Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 3.800 ns; Loc. = LCCOMB_X9_Y5_N18; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[4]'
        Info: Total cell delay = 1.825 ns ( 48.03 % )
        Info: Total interconnect delay = 1.975 ns ( 51.97 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 9.204 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.756 ns) + CELL(0.206 ns) = 2.907 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(2.545 ns) + CELL(0.206 ns) = 5.658 ns; Loc. = LCCOMB_X9_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(1.799 ns) + CELL(0.000 ns) = 7.457 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.381 ns) + CELL(0.366 ns) = 9.204 ns; Loc. = LCCOMB_X9_Y5_N18; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[4]'
            Info: Total cell delay = 1.723 ns ( 18.72 % )
            Info: Total interconnect delay = 7.481 ns ( 81.28 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 9.202 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.756 ns) + CELL(0.206 ns) = 2.907 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(2.545 ns) + CELL(0.206 ns) = 5.658 ns; Loc. = LCCOMB_X9_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(1.799 ns) + CELL(0.000 ns) = 7.457 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.379 ns) + CELL(0.366 ns) = 9.202 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.723 ns ( 18.72 % )
            Info: Total interconnect delay = 7.479 ns ( 81.28 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.374 ns
Info: Clock "senzon_1" has Internal fmax of 193.35 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[4]" (period= 5.172 ns)
    Info: + Longest register to register delay is 3.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.617 ns) + CELL(0.735 ns) = 1.352 ns; Loc. = LCCOMB_X10_Y5_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.438 ns; Loc. = LCCOMB_X10_Y5_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.524 ns; Loc. = LCCOMB_X10_Y5_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.030 ns; Loc. = LCCOMB_X10_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~12'
        Info: 6: + IC(0.997 ns) + CELL(0.206 ns) = 3.233 ns; Loc. = LCCOMB_X9_Y5_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~14'
        Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 3.800 ns; Loc. = LCCOMB_X9_Y5_N18; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[4]'
        Info: Total cell delay = 1.825 ns ( 48.03 % )
        Info: Total interconnect delay = 1.975 ns ( 51.97 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 9.362 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 8; CLK Node = 'senzon_1'
            Info: 2: + IC(1.750 ns) + CELL(0.370 ns) = 3.065 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(2.545 ns) + CELL(0.206 ns) = 5.816 ns; Loc. = LCCOMB_X9_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(1.799 ns) + CELL(0.000 ns) = 7.615 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.381 ns) + CELL(0.366 ns) = 9.362 ns; Loc. = LCCOMB_X9_Y5_N18; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[4]'
            Info: Total cell delay = 1.887 ns ( 20.16 % )
            Info: Total interconnect delay = 7.475 ns ( 79.84 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 9.360 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 8; CLK Node = 'senzon_1'
            Info: 2: + IC(1.750 ns) + CELL(0.370 ns) = 3.065 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(2.545 ns) + CELL(0.206 ns) = 5.816 ns; Loc. = LCCOMB_X9_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(1.799 ns) + CELL(0.000 ns) = 7.615 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.379 ns) + CELL(0.366 ns) = 9.360 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.887 ns ( 20.16 % )
            Info: Total interconnect delay = 7.473 ns ( 79.84 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.374 ns
Info: Clock "senzor_4" has Internal fmax of 193.35 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[4]" (period= 5.172 ns)
    Info: + Longest register to register delay is 3.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.617 ns) + CELL(0.735 ns) = 1.352 ns; Loc. = LCCOMB_X10_Y5_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.438 ns; Loc. = LCCOMB_X10_Y5_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.524 ns; Loc. = LCCOMB_X10_Y5_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.030 ns; Loc. = LCCOMB_X10_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~12'
        Info: 6: + IC(0.997 ns) + CELL(0.206 ns) = 3.233 ns; Loc. = LCCOMB_X9_Y5_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~14'
        Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 3.800 ns; Loc. = LCCOMB_X9_Y5_N18; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[4]'
        Info: Total cell delay = 1.825 ns ( 48.03 % )
        Info: Total interconnect delay = 1.975 ns ( 51.97 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 9.586 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.755 ns) + CELL(0.589 ns) = 3.289 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(2.545 ns) + CELL(0.206 ns) = 6.040 ns; Loc. = LCCOMB_X9_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(1.799 ns) + CELL(0.000 ns) = 7.839 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.381 ns) + CELL(0.366 ns) = 9.586 ns; Loc. = LCCOMB_X9_Y5_N18; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[4]'
            Info: Total cell delay = 2.106 ns ( 21.97 % )
            Info: Total interconnect delay = 7.480 ns ( 78.03 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 9.584 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.755 ns) + CELL(0.589 ns) = 3.289 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(2.545 ns) + CELL(0.206 ns) = 6.040 ns; Loc. = LCCOMB_X9_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(1.799 ns) + CELL(0.000 ns) = 7.839 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.379 ns) + CELL(0.366 ns) = 9.584 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 2.106 ns ( 21.97 % )
            Info: Total interconnect delay = 7.478 ns ( 78.03 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.374 ns
Info: Clock "senzor_5" has Internal fmax of 193.35 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[4]" (period= 5.172 ns)
    Info: + Longest register to register delay is 3.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.617 ns) + CELL(0.735 ns) = 1.352 ns; Loc. = LCCOMB_X10_Y5_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.438 ns; Loc. = LCCOMB_X10_Y5_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.524 ns; Loc. = LCCOMB_X10_Y5_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.030 ns; Loc. = LCCOMB_X10_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~12'
        Info: 6: + IC(0.997 ns) + CELL(0.206 ns) = 3.233 ns; Loc. = LCCOMB_X9_Y5_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~14'
        Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 3.800 ns; Loc. = LCCOMB_X9_Y5_N18; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[4]'
        Info: Total cell delay = 1.825 ns ( 48.03 % )
        Info: Total interconnect delay = 1.975 ns ( 51.97 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 9.528 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 8; CLK Node = 'senzor_5'
            Info: 2: + IC(1.682 ns) + CELL(0.614 ns) = 3.231 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(2.545 ns) + CELL(0.206 ns) = 5.982 ns; Loc. = LCCOMB_X9_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(1.799 ns) + CELL(0.000 ns) = 7.781 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.381 ns) + CELL(0.366 ns) = 9.528 ns; Loc. = LCCOMB_X9_Y5_N18; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[4]'
            Info: Total cell delay = 2.121 ns ( 22.26 % )
            Info: Total interconnect delay = 7.407 ns ( 77.74 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 9.526 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 8; CLK Node = 'senzor_5'
            Info: 2: + IC(1.682 ns) + CELL(0.614 ns) = 3.231 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(2.545 ns) + CELL(0.206 ns) = 5.982 ns; Loc. = LCCOMB_X9_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(1.799 ns) + CELL(0.000 ns) = 7.781 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.379 ns) + CELL(0.366 ns) = 9.526 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 2.121 ns ( 22.27 % )
            Info: Total interconnect delay = 7.405 ns ( 77.73 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.374 ns
Warning: Circuit may not operate. Detected 131 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "afisare_multiplexata:inst11|digit_1[2]" and destination pin or register "afisare_multiplexata:inst11|e" for clock "clk" (Hold time is 6.338 ns)
    Info: + Largest clock skew is 11.072 ns
        Info: + Longest clock path from clock "clk" to destination register is 16.825 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.947 ns) + CELL(0.970 ns) = 4.017 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 16; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.741 ns) + CELL(0.970 ns) = 5.728 ns; Loc. = LCFF_X24_Y7_N31; Fanout = 11; REG Node = 'afisare_multiplexata:inst11|generator_adresa[0]'
            Info: 4: + IC(1.943 ns) + CELL(0.616 ns) = 8.287 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Mux0~0'
            Info: 5: + IC(1.887 ns) + CELL(0.651 ns) = 10.825 ns; Loc. = LCCOMB_X25_Y7_N20; Fanout = 8; COMB Node = 'afisare_multiplexata:inst11|Mux0~1'
            Info: 6: + IC(2.175 ns) + CELL(0.206 ns) = 13.206 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|a~0'
            Info: 7: + IC(2.017 ns) + CELL(0.000 ns) = 15.223 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'afisare_multiplexata:inst11|a~0clkctrl'
            Info: 8: + IC(1.396 ns) + CELL(0.206 ns) = 16.825 ns; Loc. = LCCOMB_X4_Y1_N22; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|e'
            Info: Total cell delay = 4.719 ns ( 28.05 % )
            Info: Total interconnect delay = 12.106 ns ( 71.95 % )
        Info: - Shortest clock path from clock "clk" to source register is 5.753 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.947 ns) + CELL(0.970 ns) = 4.017 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 16; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.070 ns) + CELL(0.666 ns) = 5.753 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_1[2]'
            Info: Total cell delay = 2.736 ns ( 47.56 % )
            Info: Total interconnect delay = 3.017 ns ( 52.44 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 4.430 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_1[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X25_Y7_N22; Fanout = 8; COMB Node = 'afisare_multiplexata:inst11|Mux1~1'
        Info: 3: + IC(2.671 ns) + CELL(0.624 ns) = 3.688 ns; Loc. = LCCOMB_X4_Y1_N8; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|WideOr9~0'
        Info: 4: + IC(0.372 ns) + CELL(0.370 ns) = 4.430 ns; Loc. = LCCOMB_X4_Y1_N22; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|e'
        Info: Total cell delay = 1.387 ns ( 31.31 % )
        Info: Total interconnect delay = 3.043 ns ( 68.69 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_2") is 5.155 ns
    Info: + Longest pin to register delay is 7.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(6.084 ns) + CELL(0.624 ns) = 7.653 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.569 ns ( 20.50 % )
        Info: Total interconnect delay = 6.084 ns ( 79.50 % )
    Info: + Micro setup delay of destination is 0.985 ns
    Info: - Shortest clock path from clock "senzor_2" to destination register is 3.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(1.756 ns) + CELL(0.206 ns) = 2.907 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 3.483 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.357 ns ( 38.96 % )
        Info: Total interconnect delay = 2.126 ns ( 61.04 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Logica_miscare:inst6|count_ture[2]" is 31.037 ns
    Info: + Longest clock path from clock "clk" to source register is 18.026 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.537 ns) + CELL(0.970 ns) = 3.607 ns; Loc. = LCFF_X18_Y8_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(0.394 ns) + CELL(0.970 ns) = 4.971 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(1.733 ns) + CELL(0.970 ns) = 7.674 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(0.700 ns) + CELL(0.970 ns) = 9.344 ns; Loc. = LCFF_X27_Y9_N19; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.429 ns) + CELL(0.206 ns) = 9.979 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(2.058 ns) + CELL(0.970 ns) = 13.007 ns; Loc. = LCFF_X10_Y5_N11; Fanout = 8; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 8: + IC(1.107 ns) + CELL(0.366 ns) = 14.480 ns; Loc. = LCCOMB_X9_Y5_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
        Info: 9: + IC(1.799 ns) + CELL(0.000 ns) = 16.279 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
        Info: 10: + IC(1.381 ns) + CELL(0.366 ns) = 18.026 ns; Loc. = LCCOMB_X9_Y5_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: Total cell delay = 6.888 ns ( 38.21 % )
        Info: Total interconnect delay = 11.138 ns ( 61.79 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 13.011 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y5_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(0.415 ns) + CELL(0.651 ns) = 1.066 ns; Loc. = LCCOMB_X9_Y5_N8; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~3'
        Info: 3: + IC(0.724 ns) + CELL(0.651 ns) = 2.441 ns; Loc. = LCCOMB_X9_Y5_N24; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~4'
        Info: 4: + IC(3.043 ns) + CELL(0.319 ns) = 5.803 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~8'
        Info: 5: + IC(0.371 ns) + CELL(0.319 ns) = 6.493 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~9'
        Info: 6: + IC(3.282 ns) + CELL(3.236 ns) = 13.011 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.176 ns ( 39.78 % )
        Info: Total interconnect delay = 7.835 ns ( 60.22 % )
Info: Longest tpd from source pin "senzor_2" to destination pin "A_IN1_D1" is 15.542 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
    Info: 2: + IC(6.089 ns) + CELL(0.624 ns) = 7.658 ns; Loc. = LCCOMB_X24_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~6'
    Info: 3: + IC(2.134 ns) + CELL(0.206 ns) = 9.998 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~7'
    Info: 4: + IC(2.308 ns) + CELL(3.236 ns) = 15.542 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'A_IN1_D1'
    Info: Total cell delay = 5.011 ns ( 32.24 % )
    Info: Total interconnect delay = 10.531 ns ( 67.76 % )
Info: th for register "debouncing:inst17|inst" (data pin = "senzor_2", clock pin = "clk") is 12.134 ns
    Info: + Longest clock path from clock "clk" to destination register is 14.843 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.537 ns) + CELL(0.970 ns) = 3.607 ns; Loc. = LCFF_X18_Y8_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(0.394 ns) + CELL(0.970 ns) = 4.971 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(1.733 ns) + CELL(0.970 ns) = 7.674 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.421 ns) + CELL(0.970 ns) = 10.065 ns; Loc. = LCFF_X22_Y8_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12'
        Info: 6: + IC(0.394 ns) + CELL(0.970 ns) = 11.429 ns; Loc. = LCFF_X22_Y8_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12'
        Info: 7: + IC(1.076 ns) + CELL(0.970 ns) = 13.475 ns; Loc. = LCFF_X24_Y9_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12'
        Info: 8: + IC(0.702 ns) + CELL(0.666 ns) = 14.843 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 2; REG Node = 'debouncing:inst17|inst'
        Info: Total cell delay = 7.586 ns ( 51.11 % )
        Info: Total interconnect delay = 7.257 ns ( 48.89 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.015 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(1.756 ns) + CELL(0.206 ns) = 2.907 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.015 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 2; REG Node = 'debouncing:inst17|inst'
        Info: Total cell delay = 1.259 ns ( 41.76 % )
        Info: Total interconnect delay = 1.756 ns ( 58.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Wed May 22 00:54:17 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


