
*** Running vivado
    with args -log neorv32_ProcessorTop_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source neorv32_ProcessorTop_Test.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source neorv32_ProcessorTop_Test.tcl -notrace
Command: synth_design -top neorv32_ProcessorTop_Test -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 409.027 ; gain = 97.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'neorv32_ProcessorTop_Test' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_ProcessorTop_Test.vhd:60]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter USER_CODE bound to: 32'b00000000000000000000000000000000 
	Parameter HW_THREAD_ID bound to: 0 - type: integer 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicsr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zifencei bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter CPU_CNT_WIDTH bound to: 64 - type: integer 
	Parameter CPU_IPB_ENTRIES bound to: 2 - type: integer 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 65536 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 4 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter MEM_EXT_EN bound to: 0 - type: bool 
	Parameter MEM_EXT_TIMEOUT bound to: 0 - type: integer 
	Parameter MEM_EXT_PIPE_MODE bound to: 0 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_RX bound to: 0 - type: bool 
	Parameter SLINK_NUM_TX bound to: 0 - type: integer 
	Parameter SLINK_NUM_RX bound to: 0 - type: integer 
	Parameter SLINK_TX_FIFO bound to: 1 - type: integer 
	Parameter SLINK_RX_FIFO bound to: 1 - type: integer 
	Parameter XIRQ_NUM_CH bound to: 0 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: -1 - type: integer 
	Parameter XIRQ_TRIGGER_POLARITY bound to: -1 - type: integer 
	Parameter IO_GPIO_EN bound to: 1 - type: bool 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 0 - type: bool 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_CFS_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter IO_CFS_IN_SIZE bound to: 32 - type: integer 
	Parameter IO_CFS_OUT_SIZE bound to: 32 - type: integer 
	Parameter IO_NEOLED_EN bound to: 0 - type: bool 
	Parameter IO_NEOLED_TX_FIFO bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'pwm_o' ignored [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_package.vhd:1000]
WARNING: [Synth 8-506] null port 'xirq_i' ignored [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_package.vhd:1010]
INFO: [Synth 8-3491] module 'neorv32_top' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:48' bound to instance 'neorv32_top_inst' of component 'neorv32_top' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_ProcessorTop_Test.vhd:69]
INFO: [Synth 8-638] synthesizing module 'neorv32_top' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:223]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter USER_CODE bound to: 0 - type: integer 
	Parameter HW_THREAD_ID bound to: 0 - type: integer 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicsr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zifencei bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter CPU_CNT_WIDTH bound to: 64 - type: integer 
	Parameter CPU_IPB_ENTRIES bound to: 2 - type: integer 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 65536 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 4 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter MEM_EXT_EN bound to: 0 - type: bool 
	Parameter MEM_EXT_TIMEOUT bound to: 0 - type: integer 
	Parameter MEM_EXT_PIPE_MODE bound to: 0 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_RX bound to: 0 - type: bool 
	Parameter SLINK_NUM_TX bound to: 0 - type: integer 
	Parameter SLINK_NUM_RX bound to: 0 - type: integer 
	Parameter SLINK_TX_FIFO bound to: 1 - type: integer 
	Parameter SLINK_RX_FIFO bound to: 1 - type: integer 
	Parameter XIRQ_NUM_CH bound to: 0 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: -1 - type: integer 
	Parameter XIRQ_TRIGGER_POLARITY bound to: -1 - type: integer 
	Parameter IO_GPIO_EN bound to: 1 - type: bool 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 0 - type: bool 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_CFS_CONFIG bound to: 0 - type: integer 
	Parameter IO_CFS_IN_SIZE bound to: 32 - type: integer 
	Parameter IO_CFS_OUT_SIZE bound to: 32 - type: integer 
	Parameter IO_NEOLED_EN bound to: 0 - type: bool 
	Parameter IO_NEOLED_TX_FIFO bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'pwm_o' ignored [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:199]
WARNING: [Synth 8-506] null port 'xirq_i' ignored [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:213]
	Parameter HW_THREAD_ID bound to: 0 - type: integer 
	Parameter CPU_BOOT_ADDR bound to: 32'b11111111111111110000000000000000 
	Parameter CPU_DEBUG_ADDR bound to: 32'b11111111111111111111100000000000 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicsr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zifencei bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_DEBUG bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter CPU_CNT_WIDTH bound to: 64 - type: integer 
	Parameter CPU_IPB_ENTRIES bound to: 2 - type: integer 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 65536 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 4 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'neorv32_cpu' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu.vhd:56' bound to instance 'neorv32_cpu_inst' of component 'neorv32_cpu' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:452]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu.vhd:129]
	Parameter HW_THREAD_ID bound to: 0 - type: integer 
	Parameter CPU_BOOT_ADDR bound to: -65536 - type: integer 
	Parameter CPU_DEBUG_ADDR bound to: -2048 - type: integer 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicsr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zifencei bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_DEBUG bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter CPU_CNT_WIDTH bound to: 64 - type: integer 
	Parameter CPU_IPB_ENTRIES bound to: 2 - type: integer 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 65536 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 4 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
	Parameter HW_THREAD_ID bound to: 0 - type: integer 
	Parameter CPU_BOOT_ADDR bound to: -65536 - type: integer 
	Parameter CPU_DEBUG_ADDR bound to: -2048 - type: integer 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicsr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zifencei bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_DEBUG bound to: 0 - type: bool 
	Parameter CPU_CNT_WIDTH bound to: 64 - type: integer 
	Parameter CPU_IPB_ENTRIES bound to: 2 - type: integer 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 65536 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 4 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'neorv32_cpu_control' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:48' bound to instance 'neorv32_cpu_control_inst' of component 'neorv32_cpu_control' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu.vhd:226]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_control' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:123]
	Parameter HW_THREAD_ID bound to: 0 - type: integer 
	Parameter CPU_BOOT_ADDR bound to: -65536 - type: integer 
	Parameter CPU_DEBUG_ADDR bound to: -2048 - type: integer 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicsr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zifencei bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_DEBUG bound to: 0 - type: bool 
	Parameter CPU_CNT_WIDTH bound to: 64 - type: integer 
	Parameter CPU_IPB_ENTRIES bound to: 2 - type: integer 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 65536 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 4 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:326]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:328]
INFO: [Synth 8-226] default block is never used [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:423]
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_WIDTH bound to: 34 - type: integer 
	Parameter FIFO_RSYNC bound to: 0 - type: bool 
	Parameter FIFO_SAFE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_fifo' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_fifo.vhd:42' bound to instance 'instr_prefetch_buffer' of component 'neorv32_fifo' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:461]
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_fifo.vhd:66]
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_WIDTH bound to: 34 - type: integer 
	Parameter FIFO_RSYNC bound to: 0 - type: bool 
	Parameter FIFO_SAFE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo' (1#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_fifo.vhd:66]
INFO: [Synth 8-226] default block is never used [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:537]
INFO: [Synth 8-3491] module 'neorv32_cpu_decompressor' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_decompressor.vhd:42' bound to instance 'neorv32_cpu_decompressor_inst' of component 'neorv32_cpu_decompressor' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:596]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_decompressor' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_decompressor.vhd:52]
INFO: [Synth 8-226] default block is never used [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_decompressor.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_decompressor' (2#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_decompressor.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element opcode_v_reg was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:628]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[fflags] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:1965]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dcsr_ebreakm] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:1965]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dcsr_ebreaku] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:1965]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dcsr_step] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:1965]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dcsr_cause] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:1965]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dpc] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:1965]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dscratch0] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:1965]
WARNING: [Synth 8-6014] Unused sequential element debug_ctrl_reg[state] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:1592]
WARNING: [Synth 8-6014] Unused sequential element debug_ctrl_reg[ext_halt_req] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:1592]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2448]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2466]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2467]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2468]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2469]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2471]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2472]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2473]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2475]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2476]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2477]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2479]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'cnt_event_nxt_reg' in module 'neorv32_cpu_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:2480]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_control' (3#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:123]
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_cpu_regfile' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_regfile.vhd:52' bound to instance 'neorv32_cpu_regfile_inst' of component 'neorv32_cpu_regfile' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu.vhd:306]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_regfile' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_regfile.vhd:70]
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_regfile' (4#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_regfile.vhd:70]
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_cpu_alu' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_alu.vhd:44' bound to instance 'neorv32_cpu_alu_inst' of component 'neorv32_cpu_alu' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu.vhd:326]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_alu' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_alu.vhd:75]
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_alu.vhd:200]
INFO: [Synth 8-226] default block is never used [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_alu.vhd:214]
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_cpu_cp_shifter' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_cp_shifter.vhd:46' bound to instance 'neorv32_cpu_cp_shifter_inst' of component 'neorv32_cpu_cp_shifter' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_alu.vhd:230]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_shifter' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_cp_shifter.vhd:66]
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_shifter' (5#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_cp_shifter.vhd:66]
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter DIVISION_EN bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_cpu_cp_muldiv' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_cp_muldiv.vhd:49' bound to instance 'neorv32_cpu_cp_muldiv_inst' of component 'neorv32_cpu_cp_muldiv' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_alu.vhd:254]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_muldiv' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_cp_muldiv.vhd:69]
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter DIVISION_EN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_muldiv' (6#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_cp_muldiv.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element cp_ctrl_reg[busy] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_alu.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element cp_ctrl_reg[timeout] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_alu.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_alu' (7#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_alu.vhd:75]
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 65536 - type: integer 
INFO: [Synth 8-3491] module 'neorv32_cpu_bus' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:44' bound to instance 'neorv32_cpu_bus_inst' of component 'neorv32_cpu_bus' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu.vhd:359]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_bus' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:104]
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 65536 - type: integer 
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:152]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:153]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:154]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:155]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:156]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:157]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:158]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:159]
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element d_bus_we_buf_reg was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element d_bus_re_buf_reg was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:355]
WARNING: [Synth 8-6014] Unused sequential element i_bus_re_buf_reg was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_bus' (8#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_bus.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu' (9#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu.vhd:129]
	Parameter PORT_CA_READ_ONLY bound to: 0 - type: bool 
	Parameter PORT_CB_READ_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_busswitch' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_busswitch.vhd:45' bound to instance 'neorv32_busswitch_inst' of component 'neorv32_busswitch' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:616]
INFO: [Synth 8-638] synthesizing module 'neorv32_busswitch' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_busswitch.vhd:88]
	Parameter PORT_CA_READ_ONLY bound to: 0 - type: bool 
	Parameter PORT_CB_READ_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_busswitch' (10#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_busswitch.vhd:88]
	Parameter MEM_EXT_EN bound to: 0 - type: bool 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-3491] module 'neorv32_bus_keeper' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_bus_keeper.vhd:52' bound to instance 'neorv32_bus_keeper_inst' of component 'neorv32_bus_keeper' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:686]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_keeper' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_bus_keeper.vhd:76]
	Parameter MEM_EXT_EN bound to: 0 - type: bool 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_keeper' (11#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_bus_keeper.vhd:76]
	Parameter IMEM_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter IMEM_SIZE bound to: 16384 - type: integer 
	Parameter IMEM_AS_IROM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_imem' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_imem.vhd:48' bound to instance 'neorv32_int_imem_inst' of component 'neorv32_imem' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:714]
INFO: [Synth 8-638] synthesizing module 'neorv32_imem' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_imem.vhd:66]
	Parameter IMEM_BASE bound to: 0 - type: integer 
	Parameter IMEM_SIZE bound to: 16384 - type: integer 
	Parameter IMEM_AS_IROM bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_imem' (12#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_imem.vhd:66]
	Parameter DMEM_BASE bound to: 32'b10000000000000000000000000000000 
	Parameter DMEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-3491] module 'neorv32_dmem' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_dmem.vhd:42' bound to instance 'neorv32_int_dmem_inst' of component 'neorv32_dmem' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:743]
INFO: [Synth 8-638] synthesizing module 'neorv32_dmem' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_dmem.vhd:59]
	Parameter DMEM_BASE bound to: -2147483648 - type: integer 
	Parameter DMEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_dmem' (13#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_dmem.vhd:59]
	Parameter BOOTROM_BASE bound to: 32'b11111111111111110000000000000000 
INFO: [Synth 8-3491] module 'neorv32_boot_rom' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_boot_rom.vhd:43' bound to instance 'neorv32_boot_rom_inst' of component 'neorv32_boot_rom' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:771]
INFO: [Synth 8-638] synthesizing module 'neorv32_boot_rom' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_boot_rom.vhd:56]
	Parameter BOOTROM_BASE bound to: -65536 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_boot_rom' (14#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_boot_rom.vhd:56]
INFO: [Synth 8-3491] module 'neorv32_gpio' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_gpio.vhd:44' bound to instance 'neorv32_gpio_inst' of component 'neorv32_gpio' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:910]
INFO: [Synth 8-638] synthesizing module 'neorv32_gpio' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_gpio.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'neorv32_gpio' (15#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_gpio.vhd:60]
INFO: [Synth 8-3491] module 'neorv32_wdt' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_wdt.vhd:50' bound to instance 'neorv32_wdt_inst' of component 'neorv32_wdt' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:938]
INFO: [Synth 8-638] synthesizing module 'neorv32_wdt' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_wdt.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'neorv32_wdt' (16#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_wdt.vhd:70]
INFO: [Synth 8-3491] module 'neorv32_mtime' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_mtime.vhd:45' bound to instance 'neorv32_mtime_inst' of component 'neorv32_mtime' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:972]
INFO: [Synth 8-638] synthesizing module 'neorv32_mtime' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_mtime.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'neorv32_mtime' (17#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_mtime.vhd:62]
	Parameter UART_PRIMARY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_uart' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_uart.vhd:67' bound to instance 'neorv32_uart0_inst' of component 'neorv32_uart' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:1022]
INFO: [Synth 8-638] synthesizing module 'neorv32_uart' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_uart.vhd:95]
	Parameter UART_PRIMARY bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_uart' (18#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_uart.vhd:95]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter USER_CODE bound to: 0 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter MEM_EXT_EN bound to: 0 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter IO_GPIO_EN bound to: 1 - type: bool 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 0 - type: bool 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_NEOLED_EN bound to: 0 - type: bool 
	Parameter IO_XIRQ_NUM_CH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'neorv32_sysinfo' declared at 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_sysinfo.vhd:45' bound to instance 'neorv32_sysinfo_inst' of component 'neorv32_sysinfo' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:1358]
INFO: [Synth 8-638] synthesizing module 'neorv32_sysinfo' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_sysinfo.vhd:92]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter USER_CODE bound to: 0 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter MEM_EXT_EN bound to: 0 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter IO_GPIO_EN bound to: 1 - type: bool 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 0 - type: bool 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_NEOLED_EN bound to: 0 - type: bool 
	Parameter IO_XIRQ_NUM_CH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_sysinfo' (19#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_sysinfo.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element mtime_irq_ff_reg was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:533]
INFO: [Synth 8-256] done synthesizing module 'neorv32_top' (20#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'neorv32_ProcessorTop_Test' (21#1) [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_ProcessorTop_Test.vhd:60]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[11]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[10]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[9]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port data_i[31]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port data_i[30]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port data_i[29]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port data_i[27]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port data_i[19]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port data_i[18]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port data_i[17]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port data_i[16]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port data_i[15]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port data_i[14]
WARNING: [Synth 8-3331] design neorv32_uart has unconnected port data_i[13]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[11]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[10]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[9]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design neorv32_mtime has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[11]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[10]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[9]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[31]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[30]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[29]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[28]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[27]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[26]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[25]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[24]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[23]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[22]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[21]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[20]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[19]
WARNING: [Synth 8-3331] design neorv32_wdt has unconnected port data_i[18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 503.547 ; gain = 191.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 503.547 ; gain = 191.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 503.547 ; gain = 191.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/constrs_1/new/NeoRV32.xdc]
Finished Parsing XDC File [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/constrs_1/new/NeoRV32.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/constrs_1/new/NeoRV32.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/neorv32_ProcessorTop_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/neorv32_ProcessorTop_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 887.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 887.062 ; gain = 575.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 887.062 ; gain = 575.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 887.062 ; gain = 575.266
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ci_illegal_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ci_illegal_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'trap_ctrl_reg[exc_ack]' into 'trap_ctrl_reg[env_start]' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:1619]
WARNING: [Synth 8-6014] Unused sequential element trap_ctrl_reg[exc_ack] was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_control.vhd:1619]
INFO: [Synth 8-802] inferred FSM for state register 'execute_engine_reg[state]' in module 'neorv32_cpu_control'
INFO: [Synth 8-5544] ROM "ipb[re]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "issue_engine[align_nxt]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "issue_engine[align_nxt]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "trap_ctrl[env_call]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "csr[priv_u_mode]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[priv_m_mode]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "illegal_instruction" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[mstatus_mie]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[mie_msie]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[mcounteren_cy]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "csr[mcountinhibit_cy]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "csr[mepc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[mcause]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[mtvec]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "trap_ctrl[break_point]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "illegal_opcode_lsbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[i_reg_nxt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[pc_mux_sel]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_ctrl[env_end]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_issue[valid]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_event_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[next_pc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[state_nxt]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "execute_engine[state_nxt]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "execute_engine[state_nxt]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[state_nxt]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[state_nxt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipb[re]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "issue_engine[align_nxt]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "issue_engine[align_nxt]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "trap_ctrl[env_call]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "csr[priv_u_mode]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[priv_m_mode]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "illegal_instruction" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[mstatus_mie]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[mie_msie]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[mcounteren_cy]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "csr[mcountinhibit_cy]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "csr[mepc]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[mcause]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr[mtvec]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "trap_ctrl[break_point]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "illegal_opcode_lsbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[i_reg_nxt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[pc_mux_sel]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_ctrl[env_end]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_issue[valid]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_event_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[next_pc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[state_nxt]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "execute_engine[state_nxt]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "execute_engine[state_nxt]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[state_nxt]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[state_nxt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[next_pc_inc]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_cpu_cp_muldiv.vhd:231]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'neorv32_cpu_cp_muldiv'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cp_ctrl[cmd]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arbiter_reg[state]' in module 'neorv32_busswitch'
INFO: [Synth 8-5544] ROM "arbiter[state_nxt]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arbiter[state_nxt]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "acc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "acc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "acc_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rdata_reg was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_boot_rom.vhd:96]
INFO: [Synth 8-5546] ROM "acc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "dout_lo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dout_hi" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "acc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mtimecmp_lo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "acc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mtimecmp_hi" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_reg' and it is trimmed from '32' to '29' bits. [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_uart.vhd:220]
INFO: [Synth 8-5546] ROM "acc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ctrl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "uart_tx[busy]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_tx[bitcnt]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_tx[sreg]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart_rx[busy]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx[busy]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_rx[bitcnt]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "io_acc" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                sys_wait |                   00000000000100 |                             0000
                dispatch |                   00000000100000 |                             0001
              trap_enter |                   00000000001000 |                             0010
                 execute |                   00001000000000 |                             0101
                alu_wait |                   10000000000000 |                             0110
             loadstore_0 |                   00010000000000 |                             1001
             loadstore_1 |                   00000100000000 |                             1010
             loadstore_2 |                   00000001000000 |                             1011
                  branch |                   00100000000000 |                             0111
                fence_op |                   01000000000000 |                             1000
                 sys_env |                   00000010000000 |                             1100
               trap_exit |                   00000000000001 |                             0011
            trap_execute |                   00000000000010 |                             0100
              csr_access |                   00000000010000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'execute_engine_reg[state]' using encoding 'one-hot' in module 'neorv32_cpu_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
          div_preprocess |                              100 |                              001
              processing |                              011 |                              010
                finalize |                              010 |                              011
               completed |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'neorv32_cpu_cp_muldiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
         retire_switched |                              001 |                              100
           busy_switched |                              010 |                              011
                  retire |                              011 |                              010
                    busy |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arbiter_reg[state]' using encoding 'sequential' in module 'neorv32_busswitch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 887.062 ; gain = 575.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 7     
	   3 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               76 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 48    
	               29 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 5     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 83    
+---RAMs : 
	              32K Bit         RAMs := 4     
	              16K Bit         RAMs := 4     
	             1024 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 4     
	   8 Input     76 Bit        Muxes := 1     
	  14 Input     76 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 7     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 55    
	   4 Input     32 Bit        Muxes := 6     
	 195 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  22 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	   8 Input     14 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 1     
	  31 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 128   
	   5 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module neorv32_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module neorv32_cpu_decompressor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module neorv32_cpu_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               76 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     76 Bit        Muxes := 4     
	   8 Input     76 Bit        Muxes := 1     
	  14 Input     76 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 22    
	 195 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  22 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	   8 Input     14 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  31 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 69    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 14    
Module neorv32_cpu_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module neorv32_cpu_cp_shifter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module neorv32_cpu_cp_muldiv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module neorv32_cpu_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module neorv32_cpu_bus 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module neorv32_busswitch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 5     
Module neorv32_bus_keeper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module neorv32_sysinfo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neorv32_imem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neorv32_dmem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neorv32_boot_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module neorv32_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module neorv32_wdt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module neorv32_mtime 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module neorv32_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	  10 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module neorv32_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "ctrl_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_engine[state_nxt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "execute_engine[state_nxt]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trap_ctrl[env_call]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trap_ctrl[break_point]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_hi_reg[31:0]' into 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[31:0]' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_gpio.vhd:102]
INFO: [Synth 8-4471] merging register 'neorv32_top_inst/msw_irq_ff_reg' into 'neorv32_top_inst/nm_irq_ff_reg' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:534]
INFO: [Synth 8-4471] merging register 'neorv32_top_inst/mext_irq_ff_reg' into 'neorv32_top_inst/nm_irq_ff_reg' [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:535]
WARNING: [Synth 8-6014] Unused sequential element neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_hi_reg was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_gpio.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_rts_o_reg was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_uart.vhd:391]
WARNING: [Synth 8-6014] Unused sequential element neorv32_top_inst/msw_irq_ff_reg was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element neorv32_top_inst/mext_irq_ff_reg was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_top.vhd:535]
INFO: [Synth 8-5546] ROM "neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/acc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/acc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/acc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/acc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "neorv32_top_inst/neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/ctrl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_tx[bitcnt]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_rx[bitcnt]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "neorv32_top_inst/io_acc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg was removed.  [C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.srcs/sources_1/new/neorv32_boot_rom.vhd:96]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_tx_reg[sreg][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\cnt_event_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\execute_engine_reg[pc][0] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[4]' (FD) to 'neorv32_top_inst/nm_irq_ff_reg'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/nm_irq_ff_reg' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[16]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[17]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[18]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[19]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[20]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[21]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[22]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[24]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[25]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[26]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[27]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[28]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[29]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[30]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[23]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[31]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/clk_gen_en_reg[7]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/clk_gen_en_reg[6]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/clk_gen_en_reg[5]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/clk_gen_en_reg[4]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/clk_gen_en_reg[3]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/clk_gen_en_reg[2]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][21]' (FDC) to 'neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][10]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][20]' (FDC) to 'neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\trap_ctrl_reg[exc_buf][10] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[5]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[2]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[6]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[3]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[8]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[10]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[9]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[11]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[7]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[12]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[14]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[15]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[1]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[0]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/din_lo_reg[13]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][0]' (FDE) to 'neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\csr_reg[mtvec][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\csr_reg[mhpmevent][0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\csr_reg[mhpmevent][2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\csr_reg[mhpmevent][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\csr_reg[mhpmevent][1][1] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[4]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[16]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[16] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[16]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[17]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[17] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[17]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[18]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[18] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[18]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[19]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[19] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[19]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[20]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[20] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[21]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[22] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[24]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[24] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[25]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[25] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[26]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[26] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[27]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[27] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[28]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[28] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[29]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[29] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[30]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[30] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[23]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\ctrl_reg[48] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_cts_ff_reg[0]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\trap_ctrl_reg[cause][5] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[5]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[2]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[6]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[6] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[3]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[8]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[10]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[10] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[9]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[9] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[11]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[11] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[7]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[7] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[12]' (FDR) to 'neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[14] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[14]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[15] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[15]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[13] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_cts_ff_reg[1]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_busswitch_inst/cb_wr_req_buf_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\instr_prefetch_buffer/fifo_reg[data][1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\instr_prefetch_buffer/fifo_reg[data][0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\issue_engine_reg[buf][16] )
INFO: [Synth 8-3886] merging instance 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[13]' (FD) to 'neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/data_o_reg[27] )
WARNING: [Synth 8-3332] Sequential element (instr_prefetch_buffer/fifo_reg[data][1][32]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (instr_prefetch_buffer/fifo_reg[data][0][32]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (trap_ctrl_reg[irq_buf][0]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (trap_ctrl_reg[irq_ack][21]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (trap_ctrl_reg[irq_ack][20]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (trap_ctrl_reg[irq_ack][0]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (issue_engine_reg[buf][16]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (trap_ctrl_reg[exc_buf][2]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (trap_ctrl_reg[cause][5]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (execute_engine_reg[last_pc][0]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (csr_reg[mepc][0]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (csr_reg[mhpmevent][0][1]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (csr_reg[mhpmevent][1][1]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (csr_reg[mhpmevent][2][1]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (csr_reg[mhpmevent][3][1]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (csr_reg[mtvec][1]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (execute_engine_reg[pc][0]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[75]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[74]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[73]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[72]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[71]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[70]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[69]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[68]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[67]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[66]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[65]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[64]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[63]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[62]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[61]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[60]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[59]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[58]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[57]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[56]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[55]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[54]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[53]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[52]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[51]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[50]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[49]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[48]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[46]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[45]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[44]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[43]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[42]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[41]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[40]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[39]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[36]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[33]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[32]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[31]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[30]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[29]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[28]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[27]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[15]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[14]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[13]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[12]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[11]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[10]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[9]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[8]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[7]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[6]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[5]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[4]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[3]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[2]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[1]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (cnt_event_reg[1]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (csr_reg[frm][2]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (csr_reg[frm][1]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (csr_reg[frm][0]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (trap_ctrl_reg[exc_buf][10]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (i_arbiter_reg[err_align]) is unused and will be removed from module neorv32_cpu_bus.
WARNING: [Synth 8-3332] Sequential element (exclusive_lock_reg) is unused and will be removed from module neorv32_cpu_bus.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_busswitch_inst/cb_wr_req_buf_reg) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_sysinfo_inst/data_o_reg[1]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[31]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[30]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[29]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[28]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[27]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[26]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[25]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[24]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[23]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[22]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[21]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[20]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[19]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[18]) is unused and will be removed from module neorv32_ProcessorTop_Test.
WARNING: [Synth 8-3332] Sequential element (neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/data_o_reg[17]) is unused and will be removed from module neorv32_ProcessorTop_Test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\neorv32_top_inst/neorv32_cpu_inst /neorv32_cpu_control_inst/\execute_engine_reg[next_pc][0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 887.062 ; gain = 575.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------+-----------------------------------------------------------------------------+---------------+----------------+
|Module Name               | RTL Object                                                                  | Depth x Width | Implemented As | 
+--------------------------+-----------------------------------------------------------------------------+---------------+----------------+
|neorv32_boot_rom          | rdata_reg                                                                   | 1024x32       | Block RAM      | 
|neorv32_ProcessorTop_Test | neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg | 1024x32       | Block RAM      | 
+--------------------------+-----------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|neorv32_cpu_regfile: | reg_file_reg            | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|neorv32_imem:        | imem_ram.mem_ram_b0_reg | 4 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_imem:        | imem_ram.mem_ram_b1_reg | 4 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_imem:        | imem_ram.mem_ram_b2_reg | 4 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_imem:        | imem_ram.mem_ram_b3_reg | 4 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_dmem:        | mem_ram_b0_reg          | 2 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_dmem:        | mem_ram_b1_reg          | 2 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_dmem:        | mem_ram_b2_reg          | 2 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_dmem:        | mem_ram_b3_reg          | 2 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/i_0/reg_file_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/i_0/reg_file_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_insti_3/neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_insti_4/neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_insti_5/neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_insti_6/neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_insti_7/neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_insti_8/neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_insti_9/neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_insti_10/neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_insti_25/neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 887.062 ; gain = 575.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 923.645 ; gain = 611.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|neorv32_cpu_regfile: | reg_file_reg            | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|neorv32_imem:        | imem_ram.mem_ram_b0_reg | 4 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_imem:        | imem_ram.mem_ram_b1_reg | 4 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_imem:        | imem_ram.mem_ram_b2_reg | 4 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_imem:        | imem_ram.mem_ram_b3_reg | 4 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_dmem:        | mem_ram_b0_reg          | 2 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_dmem:        | mem_ram_b1_reg          | 2 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_dmem:        | mem_ram_b2_reg          | 2 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_dmem:        | mem_ram_b3_reg          | 2 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 972.535 ; gain = 660.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[re] is being inverted and renamed to neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[re]_inv.
INFO: [Synth 8-5365] Flop neorv32_top_inst/sys_rstn_reg is being inverted and renamed to neorv32_top_inst/sys_rstn_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 972.535 ; gain = 660.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 972.535 ; gain = 660.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 972.535 ; gain = 660.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 972.535 ; gain = 660.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 972.535 ; gain = 660.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 972.535 ; gain = 660.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|neorv32_ProcessorTop_Test | neorv32_top_inst/rstn_gen_reg[7] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   178|
|3     |LUT1       |    96|
|4     |LUT2       |   150|
|5     |LUT3       |   650|
|6     |LUT4       |   388|
|7     |LUT5       |   521|
|8     |LUT6       |  1128|
|9     |MUXF7      |     3|
|10    |RAMB18E1   |     4|
|11    |RAMB36E1   |     1|
|12    |RAMB36E1_1 |     4|
|13    |RAMB36E1_2 |     1|
|14    |SRL16E     |     1|
|15    |FDCE       |   128|
|16    |FDPE       |    40|
|17    |FDRE       |  1658|
|18    |FDSE       |     5|
|19    |IBUF       |     3|
|20    |OBUF       |     9|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+-----------------------+------+
|      |Instance                                                             |Module                 |Cells |
+------+---------------------------------------------------------------------+-----------------------+------+
|1     |top                                                                  |                       |  4969|
|2     |  neorv32_top_inst                                                   |neorv32_top            |  4956|
|3     |    \neorv32_boot_rom_inst_true.neorv32_boot_rom_inst                |neorv32_boot_rom       |     8|
|4     |    neorv32_bus_keeper_inst                                          |neorv32_bus_keeper     |    14|
|5     |    neorv32_busswitch_inst                                           |neorv32_busswitch      |    25|
|6     |    neorv32_cpu_inst                                                 |neorv32_cpu            |  3982|
|7     |      neorv32_cpu_alu_inst                                           |neorv32_cpu_alu        |   612|
|8     |        \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst  |neorv32_cpu_cp_muldiv  |   547|
|9     |        neorv32_cpu_cp_shifter_inst                                  |neorv32_cpu_cp_shifter |    64|
|10    |      neorv32_cpu_bus_inst                                           |neorv32_cpu_bus        |   212|
|11    |      neorv32_cpu_control_inst                                       |neorv32_cpu_control    |  2985|
|12    |        instr_prefetch_buffer                                        |neorv32_fifo           |   315|
|13    |      neorv32_cpu_regfile_inst                                       |neorv32_cpu_regfile    |   173|
|14    |    \neorv32_gpio_inst_true.neorv32_gpio_inst                        |neorv32_gpio           |   134|
|15    |    \neorv32_int_dmem_inst_true.neorv32_int_dmem_inst                |neorv32_dmem           |    36|
|16    |    \neorv32_int_imem_inst_true.neorv32_int_imem_inst                |neorv32_imem           |     9|
|17    |    \neorv32_mtime_inst_true.neorv32_mtime_inst                      |neorv32_mtime          |   351|
|18    |    neorv32_sysinfo_inst                                             |neorv32_sysinfo        |     7|
|19    |    \neorv32_uart0_inst_true.neorv32_uart0_inst                      |neorv32_uart           |   270|
|20    |    \neorv32_wdt_inst_true.neorv32_wdt_inst                          |neorv32_wdt            |    62|
+------+---------------------------------------------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 972.535 ; gain = 660.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3026 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 972.535 ; gain = 277.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 972.535 ; gain = 660.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
344 Infos, 252 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:14 . Memory (MB): peak = 972.535 ; gain = 673.648
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/uceas/NeoRV32_wrx/NeoRV32_wrx.runs/synth_2/neorv32_ProcessorTop_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file neorv32_ProcessorTop_Test_utilization_synth.rpt -pb neorv32_ProcessorTop_Test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 972.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug  4 14:50:33 2021...
