# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../SSC_FINAL_FINAL.srcs/sources_1/ip/clk_wiz_1" \
"../../../../SSC_FINAL_FINAL.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../SSC_FINAL_FINAL.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../SSC_FINAL_FINAL.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
