// Seed: 2406190223
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    output string id_5,
    input id_6,
    input id_7,
    input id_8,
    output logic id_9
);
  reg   id_10 = id_8;
  logic id_11;
  always @(*) begin
    if (id_10) id_10 = id_1 && id_4;
    else begin
      id_2 = id_6 - id_1;
      id_10 <= id_1 !== id_3;
      if (id_3) begin
        id_5 = "";
      end else id_11 = 1;
    end
  end
  type_19(
      1, 1, 1'b0, 1, 1
  );
  logic id_12;
  type_21(
      id_8, id_8, id_7
  );
endmodule
