#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5577e0ef82d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5577e0ef2340 .scope module, "FFT_unit_sim" "FFT_unit_sim" 3 1;
 .timescale 0 0;
L_0x5577e0ed89a0 .functor BUFZ 32, L_0x5577e0f57900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5577e0f2d9b0_0 .net *"_ivl_0", 31 0, L_0x5577e0f57900;  1 drivers
v0x5577e0f2dab0_0 .net *"_ivl_10", 4 0, L_0x5577e0f58130;  1 drivers
v0x5577e0f2db90_0 .net *"_ivl_12", 6 0, L_0x5577e0f58230;  1 drivers
L_0x7f3e82eca0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f2dc50_0 .net *"_ivl_15", 1 0, L_0x7f3e82eca0a8;  1 drivers
v0x5577e0f2dd30_0 .net *"_ivl_16", 6 0, L_0x5577e0f583a0;  1 drivers
L_0x7f3e82eca0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f2de60_0 .net *"_ivl_19", 1 0, L_0x7f3e82eca0f0;  1 drivers
v0x5577e0f2df40_0 .net *"_ivl_2", 7 0, L_0x5577e0f579c0;  1 drivers
L_0x7f3e82eca018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f2e020_0 .net *"_ivl_5", 1 0, L_0x7f3e82eca018;  1 drivers
v0x5577e0f2e100_0 .var "addr", 5 0;
v0x5577e0f2e270 .array "bit_rev", 31 0, 4 0;
v0x5577e0f2e330_0 .var "clk", 0 0;
v0x5577e0f2e3d0_0 .var "cnt", 5 0;
v0x5577e0f2e4b0_0 .var "cnt_r", 4 0;
v0x5577e0f2e590 .array "data", 63 0, 31 0;
v0x5577e0f2e650_0 .net "data_in", 31 0, L_0x5577e0ed89a0;  1 drivers
v0x5577e0f2e710_0 .net "data_out", 31 0, L_0x5577e0ebefa0;  1 drivers
v0x5577e0f2e820_0 .net "is_out", 0 0, v0x5577e0f2d5f0_0;  1 drivers
v0x5577e0f2e8c0_0 .var "nrst", 0 0;
v0x5577e0f2e960_0 .var "state", 0 0;
v0x5577e0f2ea00 .array "w", 31 0, 31 0;
L_0x5577e0f57900 .array/port v0x5577e0f2e590, L_0x5577e0f579c0;
L_0x5577e0f579c0 .concat [ 6 2 0 0], v0x5577e0f2e100_0, L_0x7f3e82eca018;
L_0x5577e0f58090 .array/port v0x5577e0f2ea00, L_0x5577e0f583a0;
L_0x5577e0f58130 .array/port v0x5577e0f2e270, L_0x5577e0f58230;
L_0x5577e0f58230 .concat [ 5 2 0 0], v0x5577e0f2e4b0_0, L_0x7f3e82eca0a8;
L_0x5577e0f583a0 .concat [ 5 2 0 0], L_0x5577e0f58130, L_0x7f3e82eca0f0;
S_0x5577e0ee9060 .scope module, "FFT_unit_inst" "FFT_unit" 3 20, 4 1 0, S_0x5577e0ef2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x5577e0f2ce20_0 .net "clk", 0 0, v0x5577e0f2e330_0;  1 drivers
v0x5577e0f2cf30_0 .var "cnt", 5 0;
v0x5577e0f2d010_0 .net "data_in", 31 0, L_0x5577e0ed89a0;  alias, 1 drivers
v0x5577e0f2d0b0_0 .net "data_out", 31 0, L_0x5577e0ebefa0;  alias, 1 drivers
v0x5577e0f2c2c0_0 .array/port v0x5577e0f2c2c0, 0;
v0x5577e0f2d180_0 .net "data_out1", 31 0, v0x5577e0f2c2c0_0;  1 drivers
v0x5577e0f2c2c0_32 .array/port v0x5577e0f2c2c0, 32;
v0x5577e0f2d2c0_0 .net "data_out2", 31 0, v0x5577e0f2c2c0_32;  1 drivers
v0x5577e0f2d3d0_0 .net "data_out3", 31 0, L_0x5577e0f57c00;  1 drivers
v0x5577e0f2d4e0_0 .net "data_out4", 31 0, L_0x5577e0f57d50;  1 drivers
v0x5577e0f2d5f0_0 .var "is_out", 0 0;
v0x5577e0f2d6b0_0 .net "nrst", 0 0, v0x5577e0f2e8c0_0;  1 drivers
v0x5577e0f2d750_0 .var "rden", 0 0;
v0x5577e0f2d7f0_0 .net "w", 31 0, L_0x5577e0f58090;  1 drivers
v0x5577e0f2d890_0 .var "wren", 0 0;
S_0x5577e0ee9780 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x5577e0ee9060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x5577e0f29f40_0 .net "W", 31 0, L_0x5577e0f58090;  alias, 1 drivers
v0x5577e0f2a040_0 .net "x0", 31 0, v0x5577e0f2c2c0_0;  alias, 1 drivers
v0x5577e0f2a120_0 .net "x1", 31 0, v0x5577e0f2c2c0_32;  alias, 1 drivers
v0x5577e0f2a1e0_0 .net "x11", 31 0, L_0x5577e0f57aa0;  1 drivers
v0x5577e0f2a2c0_0 .net "y0", 31 0, L_0x5577e0f57c00;  alias, 1 drivers
v0x5577e0f2a3f0_0 .net "y1", 31 0, L_0x5577e0f57d50;  alias, 1 drivers
L_0x5577e0f57aa0 .ufunc/vec4 TD_FFT_unit_sim.FFT_unit_inst.but.mulc, 32, v0x5577e0f2c2c0_32, L_0x5577e0f58090 (v0x5577e0e9cd10_0, v0x5577e0f28e20_0) S_0x5577e0f02150;
L_0x5577e0f57c00 .ufunc/vec4 TD_FFT_unit_sim.FFT_unit_inst.but.addc, 32, v0x5577e0f2c2c0_0, L_0x5577e0f57aa0 (v0x5577e0ecdc10_0, v0x5577e0ebf0c0_0) S_0x5577e0f00e90;
L_0x5577e0f57d50 .ufunc/vec4 TD_FFT_unit_sim.FFT_unit_inst.but.subc, 32, v0x5577e0f2c2c0_0, L_0x5577e0f57aa0 (v0x5577e0f29ab0_0, v0x5577e0f29b90_0) S_0x5577e0ef7bb0;
S_0x5577e0f00e90 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x5577e0ee9780;
 .timescale 0 0;
v0x5577e0ecdc10_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x5577e0f00e90
v0x5577e0ebf0c0_0 .var "b", 31 0;
v0x5577e0ebbbf0_0 .var "yi", 15 0;
v0x5577e0ea10f0_0 .var "yr", 15 0;
TD_FFT_unit_sim.FFT_unit_inst.but.addc ;
    %load/vec4 v0x5577e0ecdc10_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0ebf0c0_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x5577e0ea10f0_0, 0, 16;
    %load/vec4 v0x5577e0ecdc10_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0ebf0c0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x5577e0ebbbf0_0, 0, 16;
    %load/vec4 v0x5577e0ea10f0_0;
    %load/vec4 v0x5577e0ebbbf0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x5577e0f02150 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x5577e0ee9780;
 .timescale 0 0;
v0x5577e0e9cd10_0 .var "a", 31 0;
v0x5577e0f28c80_0 .var "ai", 15 0;
v0x5577e0f28d60_0 .var "ar", 15 0;
v0x5577e0f28e20_0 .var "b", 31 0;
v0x5577e0f28f00_0 .var "bi", 15 0;
v0x5577e0f29030_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x5577e0f02150
v0x5577e0f291f0_0 .var "yi", 15 0;
v0x5577e0f292d0_0 .var "yi1", 31 0;
v0x5577e0f293b0_0 .var "yi2", 31 0;
v0x5577e0f29490_0 .var "yr", 15 0;
v0x5577e0f29570_0 .var "yr1", 31 0;
v0x5577e0f29650_0 .var "yr2", 31 0;
v0x5577e0f29730_0 .var "yyi1", 15 0;
v0x5577e0f29810_0 .var "yyi2", 15 0;
v0x5577e0f298f0_0 .var "yyr1", 15 0;
v0x5577e0f299d0_0 .var "yyr2", 15 0;
TD_FFT_unit_sim.FFT_unit_inst.but.mulc ;
    %load/vec4 v0x5577e0e9cd10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5577e0e9cd10_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f28d60_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5577e0e9cd10_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f28d60_0, 0, 16;
T_1.1 ;
    %load/vec4 v0x5577e0e9cd10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5577e0e9cd10_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f28c80_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5577e0e9cd10_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f28c80_0, 0, 16;
T_1.3 ;
    %load/vec4 v0x5577e0f28e20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x5577e0f28e20_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f29030_0, 0, 16;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5577e0f28e20_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f29030_0, 0, 16;
T_1.5 ;
    %load/vec4 v0x5577e0f28e20_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x5577e0f28e20_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f28f00_0, 0, 16;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x5577e0f28e20_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f28f00_0, 0, 16;
T_1.7 ;
    %load/vec4 v0x5577e0f28d60_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f29030_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f29570_0, 0, 32;
    %load/vec4 v0x5577e0f28c80_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f28f00_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f29650_0, 0, 32;
    %load/vec4 v0x5577e0f28d60_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f28f00_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f292d0_0, 0, 32;
    %load/vec4 v0x5577e0f28c80_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f29030_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f293b0_0, 0, 32;
    %load/vec4 v0x5577e0e9cd10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f28e20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x5577e0f29570_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f298f0_0, 0, 16;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x5577e0f29570_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f298f0_0, 0, 16;
T_1.9 ;
    %load/vec4 v0x5577e0e9cd10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f28e20_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x5577e0f29650_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f299d0_0, 0, 16;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x5577e0f29650_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f299d0_0, 0, 16;
T_1.11 ;
    %load/vec4 v0x5577e0f298f0_0;
    %load/vec4 v0x5577e0f299d0_0;
    %sub;
    %store/vec4 v0x5577e0f29490_0, 0, 16;
    %load/vec4 v0x5577e0e9cd10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f28e20_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x5577e0f292d0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f29730_0, 0, 16;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x5577e0f292d0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f29730_0, 0, 16;
T_1.13 ;
    %load/vec4 v0x5577e0e9cd10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f28e20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x5577e0f293b0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f29810_0, 0, 16;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x5577e0f293b0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f29810_0, 0, 16;
T_1.15 ;
    %load/vec4 v0x5577e0f29730_0;
    %load/vec4 v0x5577e0f29810_0;
    %add;
    %store/vec4 v0x5577e0f291f0_0, 0, 16;
    %load/vec4 v0x5577e0f29490_0;
    %load/vec4 v0x5577e0f291f0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x5577e0ef7bb0 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x5577e0ee9780;
 .timescale 0 0;
v0x5577e0f29ab0_0 .var "a", 31 0;
v0x5577e0f29b90_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x5577e0ef7bb0
v0x5577e0f29d30_0 .var "yi", 15 0;
v0x5577e0f29e10_0 .var "yr", 15 0;
TD_FFT_unit_sim.FFT_unit_inst.but.subc ;
    %load/vec4 v0x5577e0f29ab0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f29b90_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x5577e0f29e10_0, 0, 16;
    %load/vec4 v0x5577e0f29ab0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f29b90_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x5577e0f29d30_0, 0, 16;
    %load/vec4 v0x5577e0f29e10_0;
    %load/vec4 v0x5577e0f29d30_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x5577e0f2a570 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x5577e0ee9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x5577e0ebefa0 .functor BUFZ 32, L_0x5577e0f57e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5577e0f2a840_0 .net *"_ivl_0", 31 0, L_0x5577e0f57e10;  1 drivers
v0x5577e0f2a940_0 .net *"_ivl_2", 7 0, L_0x5577e0f57ed0;  1 drivers
L_0x7f3e82eca060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f2aa20_0 .net *"_ivl_5", 1 0, L_0x7f3e82eca060;  1 drivers
v0x5577e0f2aae0_0 .net "clk", 0 0, v0x5577e0f2e330_0;  alias, 1 drivers
v0x5577e0f2aba0_0 .net "data_in1", 31 0, L_0x5577e0f57c00;  alias, 1 drivers
v0x5577e0f2acb0_0 .net "data_in2", 31 0, L_0x5577e0f57d50;  alias, 1 drivers
v0x5577e0f2ad50_0 .net "data_out", 31 0, L_0x5577e0ebefa0;  alias, 1 drivers
v0x5577e0f2ae10 .array "mem", 63 0, 31 0;
v0x5577e0f2aed0_0 .net "nrst", 0 0, v0x5577e0f2e8c0_0;  alias, 1 drivers
v0x5577e0f2af90_0 .net "rden", 0 0, v0x5577e0f2d750_0;  1 drivers
v0x5577e0f2b050_0 .var "read_addr", 5 0;
v0x5577e0f2b130_0 .net "wren", 0 0, v0x5577e0f2d890_0;  1 drivers
v0x5577e0f2b1f0_0 .var "write_addr", 5 0;
v0x5577e0f2b2d0_0 .var "write_fin", 0 0;
E_0x5577e0de6f70/0 .event negedge, v0x5577e0f2aed0_0;
E_0x5577e0de6f70/1 .event posedge, v0x5577e0f2aae0_0;
E_0x5577e0de6f70 .event/or E_0x5577e0de6f70/0, E_0x5577e0de6f70/1;
L_0x5577e0f57e10 .array/port v0x5577e0f2ae10, L_0x5577e0f57ed0;
L_0x5577e0f57ed0 .concat [ 6 2 0 0], v0x5577e0f2b050_0, L_0x7f3e82eca060;
S_0x5577e0f2b470 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x5577e0ee9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x5577e0f2b600 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x5577e0f2b640 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x5577e0f2be50_0 .net "clk", 0 0, v0x5577e0f2e330_0;  alias, 1 drivers
v0x5577e0f2bf40_0 .net "data_in", 31 0, L_0x5577e0ed89a0;  alias, 1 drivers
v0x5577e0f2c000_0 .net "data_out1", 31 0, v0x5577e0f2c2c0_0;  alias, 1 drivers
v0x5577e0f2c100_0 .net "data_out2", 31 0, v0x5577e0f2c2c0_32;  alias, 1 drivers
v0x5577e0f2c1d0_0 .net "nrst", 0 0, v0x5577e0f2e8c0_0;  alias, 1 drivers
v0x5577e0f2c2c0 .array "shreg", 63 0, 31 0;
E_0x5577e0e42450 .event posedge, v0x5577e0f2aae0_0;
S_0x5577e0f2b870 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x5577e0f2b470;
 .timescale 0 0;
v0x5577e0f2ba70_0 .var/2s "i", 31 0;
S_0x5577e0f2bb70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x5577e0f2b470;
 .timescale 0 0;
v0x5577e0f2bd70_0 .var/2s "i", 31 0;
S_0x5577e0ef3600 .scope module, "top_sim" "top_sim" 8 1;
 .timescale 0 0;
v0x5577e0f56e80_0 .net *"_ivl_0", 15 0, L_0x5577e0f58570;  1 drivers
v0x5577e0f56f80_0 .net *"_ivl_2", 7 0, L_0x5577e0f58610;  1 drivers
L_0x7f3e82eca138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f57060_0 .net *"_ivl_5", 1 0, L_0x7f3e82eca138;  1 drivers
L_0x7f3e82eca180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f57120_0 .net/2u *"_ivl_6", 15 0, L_0x7f3e82eca180;  1 drivers
v0x5577e0f57200_0 .var "addr", 5 0;
v0x5577e0f572e0_0 .var "clk", 0 0;
v0x5577e0f57380_0 .var "cnt", 5 0;
v0x5577e0f57460 .array "data", 63 0, 15 0;
v0x5577e0f57520_0 .net "data_in", 31 0, L_0x5577e0f687b0;  1 drivers
v0x5577e0f57670_0 .net "data_out", 31 0, L_0x5577e0f6d720;  1 drivers
v0x5577e0f57730_0 .net "is_out", 0 0, v0x5577e0f54380_0;  1 drivers
v0x5577e0f577d0_0 .var "nrst", 0 0;
L_0x5577e0f58570 .array/port v0x5577e0f57460, L_0x5577e0f58610;
L_0x5577e0f58610 .concat [ 6 2 0 0], v0x5577e0f57200_0, L_0x7f3e82eca138;
L_0x5577e0f687b0 .concat [ 16 16 0 0], L_0x7f3e82eca180, L_0x5577e0f58570;
S_0x5577e0f2eac0 .scope module, "top_inst" "top" 8 12, 9 1 0, S_0x5577e0ef3600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /OUTPUT 1 "is_out";
L_0x7f3e82ecab58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f547e0_0 .net *"_ivl_102", 5 0, L_0x7f3e82ecab58;  1 drivers
v0x5577e0f548e0_0 .net *"_ivl_105", 6 0, L_0x5577e0f6a7f0;  1 drivers
L_0x7f3e82ecabe8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f549c0_0 .net *"_ivl_108", 4 0, L_0x7f3e82ecabe8;  1 drivers
v0x5577e0f54a80_0 .net *"_ivl_111", 6 0, L_0x5577e0f6b110;  1 drivers
L_0x7f3e82ecac78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f54b60_0 .net *"_ivl_114", 3 0, L_0x7f3e82ecac78;  1 drivers
v0x5577e0f54c90_0 .net *"_ivl_117", 6 0, L_0x5577e0f6ba10;  1 drivers
L_0x7f3e82ecad08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f54d70_0 .net *"_ivl_120", 2 0, L_0x7f3e82ecad08;  1 drivers
v0x5577e0f54e50_0 .net *"_ivl_123", 6 0, L_0x5577e0f6c390;  1 drivers
L_0x7f3e82ecad98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f54f30_0 .net *"_ivl_126", 1 0, L_0x7f3e82ecad98;  1 drivers
v0x5577e0f550a0_0 .net *"_ivl_99", 6 0, L_0x5577e0f69f00;  1 drivers
v0x5577e0f55180_0 .net "clk", 0 0, v0x5577e0f572e0_0;  1 drivers
v0x5577e0f55220_0 .var "cnt2", 0 0;
v0x5577e0f552e0_0 .var "cnt3", 1 0;
v0x5577e0f553c0_0 .var "cnt4", 2 0;
v0x5577e0f554a0_0 .var "cnt5", 3 0;
v0x5577e0f55580_0 .var "cnt6", 4 0;
v0x5577e0f55660_0 .net "data_in", 31 0, L_0x5577e0f687b0;  alias, 1 drivers
v0x5577e0f55720_0 .net "data_out", 31 0, L_0x5577e0f6d720;  alias, 1 drivers
v0x5577e0f557e0_0 .net "data_stage1", 31 0, L_0x5577e0e9cb70;  1 drivers
v0x5577e0f55880_0 .net "data_stage2", 31 0, L_0x5577e0f69da0;  1 drivers
v0x5577e0f559d0_0 .net "data_stage3", 31 0, L_0x5577e0f6a690;  1 drivers
v0x5577e0f55b20_0 .net "data_stage4", 31 0, L_0x5577e0f6afb0;  1 drivers
v0x5577e0f55c70_0 .net "data_stage5", 31 0, L_0x5577e0f6b8b0;  1 drivers
v0x5577e0f55dc0_0 .net "data_stage6", 31 0, L_0x5577e0f6c1f0;  1 drivers
v0x5577e0f55e80_0 .net "is_out", 0 0, v0x5577e0f54380_0;  alias, 1 drivers
v0x5577e0f55f20_0 .net "is_out1", 0 0, v0x5577e0f347e0_0;  1 drivers
v0x5577e0f55fc0_0 .net "is_out2", 0 0, v0x5577e0f3a6c0_0;  1 drivers
v0x5577e0f56060_0 .net "is_out3", 0 0, v0x5577e0f407e0_0;  1 drivers
v0x5577e0f56130_0 .net "is_out4", 0 0, v0x5577e0f46740_0;  1 drivers
v0x5577e0f56200_0 .net "is_out5", 0 0, v0x5577e0f4c750_0;  1 drivers
v0x5577e0f562d0_0 .net "is_out6", 0 0, v0x5577e0f52950_0;  1 drivers
v0x5577e0f563a0_0 .net "nrst", 0 0, v0x5577e0f577d0_0;  1 drivers
v0x5577e0f56440_0 .var "nrst_ro", 0 0;
v0x5577e0f56720_0 .var "nrst_stage2", 0 0;
v0x5577e0f567c0_0 .var "nrst_stage3", 0 0;
v0x5577e0f56860_0 .var "nrst_stage4", 0 0;
v0x5577e0f56900_0 .var "nrst_stage5", 0 0;
v0x5577e0f569a0_0 .var "nrst_stage6", 0 0;
L_0x7f3e82eca1c8 .functor BUFT 1, C4<00001000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40 .array "w", 31 0;
v0x5577e0f56a40_0 .net v0x5577e0f56a40 0, 31 0, L_0x7f3e82eca1c8; 1 drivers
L_0x7f3e82eca210 .functor BUFT 1, C4<00000000000000000000100000000000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_1 .net v0x5577e0f56a40 1, 31 0, L_0x7f3e82eca210; 1 drivers
L_0x7f3e82eca258 .functor BUFT 1, C4<00000101101010000000010110101000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_2 .net v0x5577e0f56a40 2, 31 0, L_0x7f3e82eca258; 1 drivers
L_0x7f3e82eca2a0 .functor BUFT 1, C4<11111010010110000000010110101000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_3 .net v0x5577e0f56a40 3, 31 0, L_0x7f3e82eca2a0; 1 drivers
L_0x7f3e82eca2e8 .functor BUFT 1, C4<00000111011001000000001100010000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_4 .net v0x5577e0f56a40 4, 31 0, L_0x7f3e82eca2e8; 1 drivers
L_0x7f3e82eca330 .functor BUFT 1, C4<11111100111100000000011101100100>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_5 .net v0x5577e0f56a40 5, 31 0, L_0x7f3e82eca330; 1 drivers
L_0x7f3e82eca378 .functor BUFT 1, C4<00000011000100000000011101100100>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_6 .net v0x5577e0f56a40 6, 31 0, L_0x7f3e82eca378; 1 drivers
L_0x7f3e82eca3c0 .functor BUFT 1, C4<11111000100111000000001100010000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_7 .net v0x5577e0f56a40 7, 31 0, L_0x7f3e82eca3c0; 1 drivers
L_0x7f3e82eca408 .functor BUFT 1, C4<00000111110110010000000110010000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_8 .net v0x5577e0f56a40 8, 31 0, L_0x7f3e82eca408; 1 drivers
L_0x7f3e82eca450 .functor BUFT 1, C4<11111110011100000000011111011001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_9 .net v0x5577e0f56a40 9, 31 0, L_0x7f3e82eca450; 1 drivers
L_0x7f3e82eca498 .functor BUFT 1, C4<00000100011100100000011010100111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_10 .net v0x5577e0f56a40 10, 31 0, L_0x7f3e82eca498; 1 drivers
L_0x7f3e82eca4e0 .functor BUFT 1, C4<11111001010110010000010001110010>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_11 .net v0x5577e0f56a40 11, 31 0, L_0x7f3e82eca4e0; 1 drivers
L_0x7f3e82eca528 .functor BUFT 1, C4<00000110101001110000010001110010>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_12 .net v0x5577e0f56a40 12, 31 0, L_0x7f3e82eca528; 1 drivers
L_0x7f3e82eca570 .functor BUFT 1, C4<11111011100011100000011010100111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_13 .net v0x5577e0f56a40 13, 31 0, L_0x7f3e82eca570; 1 drivers
L_0x7f3e82eca5b8 .functor BUFT 1, C4<00000001100100000000011111011001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_14 .net v0x5577e0f56a40 14, 31 0, L_0x7f3e82eca5b8; 1 drivers
L_0x7f3e82eca600 .functor BUFT 1, C4<11111000001001110000000110010000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_15 .net v0x5577e0f56a40 15, 31 0, L_0x7f3e82eca600; 1 drivers
L_0x7f3e82eca648 .functor BUFT 1, C4<00000111111101100000000011001001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_16 .net v0x5577e0f56a40 16, 31 0, L_0x7f3e82eca648; 1 drivers
L_0x7f3e82eca690 .functor BUFT 1, C4<11111111001101110000011111110110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_17 .net v0x5577e0f56a40 17, 31 0, L_0x7f3e82eca690; 1 drivers
L_0x7f3e82eca6d8 .functor BUFT 1, C4<00000101000100110000011000101111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_18 .net v0x5577e0f56a40 18, 31 0, L_0x7f3e82eca6d8; 1 drivers
L_0x7f3e82eca720 .functor BUFT 1, C4<11111001110100010000010100010011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_19 .net v0x5577e0f56a40 19, 31 0, L_0x7f3e82eca720; 1 drivers
L_0x7f3e82eca768 .functor BUFT 1, C4<00000111000011100000001111000101>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_20 .net v0x5577e0f56a40 20, 31 0, L_0x7f3e82eca768; 1 drivers
L_0x7f3e82eca7b0 .functor BUFT 1, C4<11111100001110110000011100001110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_21 .net v0x5577e0f56a40 21, 31 0, L_0x7f3e82eca7b0; 1 drivers
L_0x7f3e82eca7f8 .functor BUFT 1, C4<00000010010100110000011110101000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_22 .net v0x5577e0f56a40 22, 31 0, L_0x7f3e82eca7f8; 1 drivers
L_0x7f3e82eca840 .functor BUFT 1, C4<11111000010110000000001001010011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_23 .net v0x5577e0f56a40 23, 31 0, L_0x7f3e82eca840; 1 drivers
L_0x7f3e82eca888 .functor BUFT 1, C4<00000111101010000000001001010011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_24 .net v0x5577e0f56a40 24, 31 0, L_0x7f3e82eca888; 1 drivers
L_0x7f3e82eca8d0 .functor BUFT 1, C4<11111101101011010000011110101000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_25 .net v0x5577e0f56a40 25, 31 0, L_0x7f3e82eca8d0; 1 drivers
L_0x7f3e82eca918 .functor BUFT 1, C4<00000011110001010000011100001110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_26 .net v0x5577e0f56a40 26, 31 0, L_0x7f3e82eca918; 1 drivers
L_0x7f3e82eca960 .functor BUFT 1, C4<11111000111100100000001111000101>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_27 .net v0x5577e0f56a40 27, 31 0, L_0x7f3e82eca960; 1 drivers
L_0x7f3e82eca9a8 .functor BUFT 1, C4<00000110001011110000010100010011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_28 .net v0x5577e0f56a40 28, 31 0, L_0x7f3e82eca9a8; 1 drivers
L_0x7f3e82eca9f0 .functor BUFT 1, C4<11111010111011010000011000101111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_29 .net v0x5577e0f56a40 29, 31 0, L_0x7f3e82eca9f0; 1 drivers
L_0x7f3e82ecaa38 .functor BUFT 1, C4<00000000110010010000011111110110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_30 .net v0x5577e0f56a40 30, 31 0, L_0x7f3e82ecaa38; 1 drivers
L_0x7f3e82ecaa80 .functor BUFT 1, C4<11111000000010100000000011001001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f56a40_31 .net v0x5577e0f56a40 31, 31 0, L_0x7f3e82ecaa80; 1 drivers
L_0x5577e0f69e60 .array/port v0x5577e0f56a40, L_0x5577e0f69f00;
L_0x5577e0f69f00 .concat [ 1 6 0 0], v0x5577e0f55220_0, L_0x7f3e82ecab58;
L_0x5577e0f6a750 .array/port v0x5577e0f56a40, L_0x5577e0f6a7f0;
L_0x5577e0f6a7f0 .concat [ 2 5 0 0], v0x5577e0f552e0_0, L_0x7f3e82ecabe8;
L_0x5577e0f6b070 .array/port v0x5577e0f56a40, L_0x5577e0f6b110;
L_0x5577e0f6b110 .concat [ 3 4 0 0], v0x5577e0f553c0_0, L_0x7f3e82ecac78;
L_0x5577e0f6b970 .array/port v0x5577e0f56a40, L_0x5577e0f6ba10;
L_0x5577e0f6ba10 .concat [ 4 3 0 0], v0x5577e0f554a0_0, L_0x7f3e82ecad08;
L_0x5577e0f6c2f0 .array/port v0x5577e0f56a40, L_0x5577e0f6c390;
L_0x5577e0f6c390 .concat [ 5 2 0 0], v0x5577e0f55580_0, L_0x7f3e82ecad98;
S_0x5577e0f2ecc0 .scope module, "fft_unit1" "FFT_unit" 9 50, 4 1 0, S_0x5577e0f2eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x5577e0f34010_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f34120_0 .var "cnt", 5 0;
v0x5577e0f34200_0 .net "data_in", 31 0, L_0x5577e0f687b0;  alias, 1 drivers
v0x5577e0f342a0_0 .net "data_out", 31 0, L_0x5577e0e9cb70;  alias, 1 drivers
v0x5577e0f334b0_0 .array/port v0x5577e0f334b0, 0;
v0x5577e0f34370_0 .net "data_out1", 31 0, v0x5577e0f334b0_0;  1 drivers
v0x5577e0f334b0_32 .array/port v0x5577e0f334b0, 32;
v0x5577e0f344b0_0 .net "data_out2", 31 0, v0x5577e0f334b0_32;  1 drivers
v0x5577e0f345c0_0 .net "data_out3", 31 0, L_0x5577e0f69410;  1 drivers
v0x5577e0f346d0_0 .net "data_out4", 31 0, L_0x5577e0f69540;  1 drivers
v0x5577e0f347e0_0 .var "is_out", 0 0;
v0x5577e0f348a0_0 .net "nrst", 0 0, v0x5577e0f577d0_0;  alias, 1 drivers
v0x5577e0f34940_0 .var "rden", 0 0;
v0x5577e0f349e0_0 .net "w", 31 0, L_0x7f3e82eca1c8;  alias, 1 drivers
v0x5577e0f34a80_0 .var "wren", 0 0;
S_0x5577e0f2ef60 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x5577e0f2ecc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x5577e0f31050_0 .net "W", 31 0, L_0x7f3e82eca1c8;  alias, 1 drivers
v0x5577e0f31150_0 .net "x0", 31 0, v0x5577e0f334b0_0;  alias, 1 drivers
v0x5577e0f31230_0 .net "x1", 31 0, v0x5577e0f334b0_32;  alias, 1 drivers
v0x5577e0f312f0_0 .net "x11", 31 0, L_0x5577e0f692b0;  1 drivers
v0x5577e0f313d0_0 .net "y0", 31 0, L_0x5577e0f69410;  alias, 1 drivers
v0x5577e0f31500_0 .net "y1", 31 0, L_0x5577e0f69540;  alias, 1 drivers
L_0x5577e0f692b0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit1.but.mulc, 32, v0x5577e0f334b0_32, L_0x7f3e82eca1c8 (v0x5577e0f2fa10_0, v0x5577e0f2fc90_0) S_0x5577e0f2f810;
L_0x5577e0f69410 .ufunc/vec4 TD_top_sim.top_inst.fft_unit1.but.addc, 32, v0x5577e0f334b0_0, L_0x5577e0f692b0 (v0x5577e0f2f360_0, v0x5577e0f2f540_0) S_0x5577e0f2f160;
L_0x5577e0f69540 .ufunc/vec4 TD_top_sim.top_inst.fft_unit1.but.subc, 32, v0x5577e0f334b0_0, L_0x5577e0f692b0 (v0x5577e0f30bc0_0, v0x5577e0f30ca0_0) S_0x5577e0f30a30;
S_0x5577e0f2f160 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x5577e0f2ef60;
 .timescale 0 0;
v0x5577e0f2f360_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x5577e0f2f160
v0x5577e0f2f540_0 .var "b", 31 0;
v0x5577e0f2f600_0 .var "yi", 15 0;
v0x5577e0f2f6e0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit1.but.addc ;
    %load/vec4 v0x5577e0f2f360_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f2f540_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x5577e0f2f6e0_0, 0, 16;
    %load/vec4 v0x5577e0f2f360_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f2f540_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x5577e0f2f600_0, 0, 16;
    %load/vec4 v0x5577e0f2f6e0_0;
    %load/vec4 v0x5577e0f2f600_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x5577e0f2f810 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x5577e0f2ef60;
 .timescale 0 0;
v0x5577e0f2fa10_0 .var "a", 31 0;
v0x5577e0f2faf0_0 .var "ai", 15 0;
v0x5577e0f2fbd0_0 .var "ar", 15 0;
v0x5577e0f2fc90_0 .var "b", 31 0;
v0x5577e0f2fd70_0 .var "bi", 15 0;
v0x5577e0f2fea0_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x5577e0f2f810
v0x5577e0f30060_0 .var "yi", 15 0;
v0x5577e0f30140_0 .var "yi1", 31 0;
v0x5577e0f30220_0 .var "yi2", 31 0;
v0x5577e0f30300_0 .var "yr", 15 0;
v0x5577e0f303e0_0 .var "yr1", 31 0;
v0x5577e0f304c0_0 .var "yr2", 31 0;
v0x5577e0f305a0_0 .var "yyi1", 15 0;
v0x5577e0f30680_0 .var "yyi2", 15 0;
v0x5577e0f30760_0 .var "yyr1", 15 0;
v0x5577e0f30840_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit1.but.mulc ;
    %load/vec4 v0x5577e0f2fa10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %load/vec4 v0x5577e0f2fa10_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f2fbd0_0, 0, 16;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x5577e0f2fa10_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f2fbd0_0, 0, 16;
T_4.17 ;
    %load/vec4 v0x5577e0f2fa10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %load/vec4 v0x5577e0f2fa10_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f2faf0_0, 0, 16;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0x5577e0f2fa10_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f2faf0_0, 0, 16;
T_4.19 ;
    %load/vec4 v0x5577e0f2fc90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v0x5577e0f2fc90_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f2fea0_0, 0, 16;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x5577e0f2fc90_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f2fea0_0, 0, 16;
T_4.21 ;
    %load/vec4 v0x5577e0f2fc90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.22, 4;
    %load/vec4 v0x5577e0f2fc90_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f2fd70_0, 0, 16;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v0x5577e0f2fc90_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f2fd70_0, 0, 16;
T_4.23 ;
    %load/vec4 v0x5577e0f2fbd0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f2fea0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f303e0_0, 0, 32;
    %load/vec4 v0x5577e0f2faf0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f2fd70_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f304c0_0, 0, 32;
    %load/vec4 v0x5577e0f2fbd0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f2fd70_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f30140_0, 0, 32;
    %load/vec4 v0x5577e0f2faf0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f2fea0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f30220_0, 0, 32;
    %load/vec4 v0x5577e0f2fa10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f2fc90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v0x5577e0f303e0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f30760_0, 0, 16;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v0x5577e0f303e0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f30760_0, 0, 16;
T_4.25 ;
    %load/vec4 v0x5577e0f2fa10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f2fc90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.26, 4;
    %load/vec4 v0x5577e0f304c0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f30840_0, 0, 16;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x5577e0f304c0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f30840_0, 0, 16;
T_4.27 ;
    %load/vec4 v0x5577e0f30760_0;
    %load/vec4 v0x5577e0f30840_0;
    %sub;
    %store/vec4 v0x5577e0f30300_0, 0, 16;
    %load/vec4 v0x5577e0f2fa10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f2fc90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.28, 4;
    %load/vec4 v0x5577e0f30140_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f305a0_0, 0, 16;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x5577e0f30140_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f305a0_0, 0, 16;
T_4.29 ;
    %load/vec4 v0x5577e0f2fa10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f2fc90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.30, 4;
    %load/vec4 v0x5577e0f30220_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f30680_0, 0, 16;
    %jmp T_4.31;
T_4.30 ;
    %load/vec4 v0x5577e0f30220_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f30680_0, 0, 16;
T_4.31 ;
    %load/vec4 v0x5577e0f305a0_0;
    %load/vec4 v0x5577e0f30680_0;
    %add;
    %store/vec4 v0x5577e0f30060_0, 0, 16;
    %load/vec4 v0x5577e0f30300_0;
    %load/vec4 v0x5577e0f30060_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x5577e0f30a30 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x5577e0f2ef60;
 .timescale 0 0;
v0x5577e0f30bc0_0 .var "a", 31 0;
v0x5577e0f30ca0_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x5577e0f30a30
v0x5577e0f30e40_0 .var "yi", 15 0;
v0x5577e0f30f20_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit1.but.subc ;
    %load/vec4 v0x5577e0f30bc0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f30ca0_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x5577e0f30f20_0, 0, 16;
    %load/vec4 v0x5577e0f30bc0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f30ca0_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x5577e0f30e40_0, 0, 16;
    %load/vec4 v0x5577e0f30f20_0;
    %load/vec4 v0x5577e0f30e40_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x5577e0f31680 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x5577e0f2ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x5577e0e9cb70 .functor BUFZ 32, L_0x5577e0f695e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5577e0f31990_0 .net *"_ivl_0", 31 0, L_0x5577e0f695e0;  1 drivers
v0x5577e0f31a90_0 .net *"_ivl_2", 7 0, L_0x5577e0f696b0;  1 drivers
L_0x7f3e82ecaac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f31b70_0 .net *"_ivl_5", 1 0, L_0x7f3e82ecaac8;  1 drivers
v0x5577e0f31c30_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f31cf0_0 .net "data_in1", 31 0, L_0x5577e0f69410;  alias, 1 drivers
v0x5577e0f31e00_0 .net "data_in2", 31 0, L_0x5577e0f69540;  alias, 1 drivers
v0x5577e0f31ed0_0 .net "data_out", 31 0, L_0x5577e0e9cb70;  alias, 1 drivers
v0x5577e0f31f90 .array "mem", 63 0, 31 0;
v0x5577e0f32050_0 .net "nrst", 0 0, v0x5577e0f577d0_0;  alias, 1 drivers
v0x5577e0f32110_0 .net "rden", 0 0, v0x5577e0f34940_0;  1 drivers
v0x5577e0f321d0_0 .var "read_addr", 5 0;
v0x5577e0f322b0_0 .net "wren", 0 0, v0x5577e0f34a80_0;  1 drivers
v0x5577e0f32370_0 .var "write_addr", 5 0;
v0x5577e0f32450_0 .var "write_fin", 0 0;
E_0x5577e0f31930/0 .event negedge, v0x5577e0f32050_0;
E_0x5577e0f31930/1 .event posedge, v0x5577e0f31c30_0;
E_0x5577e0f31930 .event/or E_0x5577e0f31930/0, E_0x5577e0f31930/1;
L_0x5577e0f695e0 .array/port v0x5577e0f31f90, L_0x5577e0f696b0;
L_0x5577e0f696b0 .concat [ 6 2 0 0], v0x5577e0f321d0_0, L_0x7f3e82ecaac8;
S_0x5577e0f32630 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x5577e0f2ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x5577e0f327f0 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x5577e0f32830 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x5577e0f33040_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f33130_0 .net "data_in", 31 0, L_0x5577e0f687b0;  alias, 1 drivers
v0x5577e0f331f0_0 .net "data_out1", 31 0, v0x5577e0f334b0_0;  alias, 1 drivers
v0x5577e0f332f0_0 .net "data_out2", 31 0, v0x5577e0f334b0_32;  alias, 1 drivers
v0x5577e0f333c0_0 .net "nrst", 0 0, v0x5577e0f577d0_0;  alias, 1 drivers
v0x5577e0f334b0 .array "shreg", 63 0, 31 0;
E_0x5577e0f20440 .event posedge, v0x5577e0f31c30_0;
S_0x5577e0f32a60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x5577e0f32630;
 .timescale 0 0;
v0x5577e0f32c60_0 .var/2s "i", 31 0;
S_0x5577e0f32d60 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x5577e0f32630;
 .timescale 0 0;
v0x5577e0f32f60_0 .var/2s "i", 31 0;
S_0x5577e0f34be0 .scope module, "fft_unit2" "FFT_unit" 9 58, 4 1 0, S_0x5577e0f2eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x5577e0f39f20_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f39fe0_0 .var "cnt", 5 0;
v0x5577e0f3a0c0_0 .net "data_in", 31 0, L_0x5577e0e9cb70;  alias, 1 drivers
v0x5577e0f3a160_0 .net "data_out", 31 0, L_0x5577e0f69da0;  alias, 1 drivers
v0x5577e0f393c0_0 .array/port v0x5577e0f393c0, 0;
v0x5577e0f3a250_0 .net "data_out1", 31 0, v0x5577e0f393c0_0;  1 drivers
v0x5577e0f393c0_32 .array/port v0x5577e0f393c0, 32;
v0x5577e0f3a390_0 .net "data_out2", 31 0, v0x5577e0f393c0_32;  1 drivers
v0x5577e0f3a4a0_0 .net "data_out3", 31 0, L_0x5577e0f699c0;  1 drivers
v0x5577e0f3a5b0_0 .net "data_out4", 31 0, L_0x5577e0f69af0;  1 drivers
v0x5577e0f3a6c0_0 .var "is_out", 0 0;
v0x5577e0f3a810_0 .net "nrst", 0 0, v0x5577e0f56720_0;  1 drivers
v0x5577e0f3a8b0_0 .var "rden", 0 0;
v0x5577e0f3a950_0 .net "w", 31 0, L_0x5577e0f69e60;  1 drivers
v0x5577e0f3a9f0_0 .var "wren", 0 0;
S_0x5577e0f34e80 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x5577e0f34be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x5577e0f36fe0_0 .net "W", 31 0, L_0x5577e0f69e60;  alias, 1 drivers
v0x5577e0f370e0_0 .net "x0", 31 0, v0x5577e0f393c0_0;  alias, 1 drivers
v0x5577e0f371c0_0 .net "x1", 31 0, v0x5577e0f393c0_32;  alias, 1 drivers
v0x5577e0f37280_0 .net "x11", 31 0, L_0x5577e0f69860;  1 drivers
v0x5577e0f37360_0 .net "y0", 31 0, L_0x5577e0f699c0;  alias, 1 drivers
v0x5577e0f37490_0 .net "y1", 31 0, L_0x5577e0f69af0;  alias, 1 drivers
L_0x5577e0f69860 .ufunc/vec4 TD_top_sim.top_inst.fft_unit2.but.mulc, 32, v0x5577e0f393c0_32, L_0x5577e0f69e60 (v0x5577e0f35910_0, v0x5577e0f35b90_0) S_0x5577e0f35710;
L_0x5577e0f699c0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit2.but.addc, 32, v0x5577e0f393c0_0, L_0x5577e0f69860 (v0x5577e0f35260_0, v0x5577e0f35440_0) S_0x5577e0f35060;
L_0x5577e0f69af0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit2.but.subc, 32, v0x5577e0f393c0_0, L_0x5577e0f69860 (v0x5577e0f36b50_0, v0x5577e0f36c30_0) S_0x5577e0f369c0;
S_0x5577e0f35060 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x5577e0f34e80;
 .timescale 0 0;
v0x5577e0f35260_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x5577e0f35060
v0x5577e0f35440_0 .var "b", 31 0;
v0x5577e0f35500_0 .var "yi", 15 0;
v0x5577e0f355e0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit2.but.addc ;
    %load/vec4 v0x5577e0f35260_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f35440_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x5577e0f355e0_0, 0, 16;
    %load/vec4 v0x5577e0f35260_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f35440_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x5577e0f35500_0, 0, 16;
    %load/vec4 v0x5577e0f355e0_0;
    %load/vec4 v0x5577e0f35500_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x5577e0f35710 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x5577e0f34e80;
 .timescale 0 0;
v0x5577e0f35910_0 .var "a", 31 0;
v0x5577e0f359f0_0 .var "ai", 15 0;
v0x5577e0f35ad0_0 .var "ar", 15 0;
v0x5577e0f35b90_0 .var "b", 31 0;
v0x5577e0f35c70_0 .var "bi", 15 0;
v0x5577e0f35da0_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x5577e0f35710
v0x5577e0f35f60_0 .var "yi", 15 0;
v0x5577e0f36040_0 .var "yi1", 31 0;
v0x5577e0f361b0_0 .var "yi2", 31 0;
v0x5577e0f36290_0 .var "yr", 15 0;
v0x5577e0f36370_0 .var "yr1", 31 0;
v0x5577e0f36450_0 .var "yr2", 31 0;
v0x5577e0f36530_0 .var "yyi1", 15 0;
v0x5577e0f36610_0 .var "yyi2", 15 0;
v0x5577e0f366f0_0 .var "yyr1", 15 0;
v0x5577e0f367d0_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit2.but.mulc ;
    %load/vec4 v0x5577e0f35910_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.32, 4;
    %load/vec4 v0x5577e0f35910_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f35ad0_0, 0, 16;
    %jmp T_7.33;
T_7.32 ;
    %load/vec4 v0x5577e0f35910_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f35ad0_0, 0, 16;
T_7.33 ;
    %load/vec4 v0x5577e0f35910_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.34, 4;
    %load/vec4 v0x5577e0f35910_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f359f0_0, 0, 16;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x5577e0f35910_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f359f0_0, 0, 16;
T_7.35 ;
    %load/vec4 v0x5577e0f35b90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.36, 4;
    %load/vec4 v0x5577e0f35b90_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f35da0_0, 0, 16;
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v0x5577e0f35b90_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f35da0_0, 0, 16;
T_7.37 ;
    %load/vec4 v0x5577e0f35b90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.38, 4;
    %load/vec4 v0x5577e0f35b90_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f35c70_0, 0, 16;
    %jmp T_7.39;
T_7.38 ;
    %load/vec4 v0x5577e0f35b90_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f35c70_0, 0, 16;
T_7.39 ;
    %load/vec4 v0x5577e0f35ad0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f35da0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f36370_0, 0, 32;
    %load/vec4 v0x5577e0f359f0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f35c70_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f36450_0, 0, 32;
    %load/vec4 v0x5577e0f35ad0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f35c70_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f36040_0, 0, 32;
    %load/vec4 v0x5577e0f359f0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f35da0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f361b0_0, 0, 32;
    %load/vec4 v0x5577e0f35910_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f35b90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.40, 4;
    %load/vec4 v0x5577e0f36370_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f366f0_0, 0, 16;
    %jmp T_7.41;
T_7.40 ;
    %load/vec4 v0x5577e0f36370_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f366f0_0, 0, 16;
T_7.41 ;
    %load/vec4 v0x5577e0f35910_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f35b90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.42, 4;
    %load/vec4 v0x5577e0f36450_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f367d0_0, 0, 16;
    %jmp T_7.43;
T_7.42 ;
    %load/vec4 v0x5577e0f36450_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f367d0_0, 0, 16;
T_7.43 ;
    %load/vec4 v0x5577e0f366f0_0;
    %load/vec4 v0x5577e0f367d0_0;
    %sub;
    %store/vec4 v0x5577e0f36290_0, 0, 16;
    %load/vec4 v0x5577e0f35910_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f35b90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.44, 4;
    %load/vec4 v0x5577e0f36040_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f36530_0, 0, 16;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x5577e0f36040_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f36530_0, 0, 16;
T_7.45 ;
    %load/vec4 v0x5577e0f35910_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f35b90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.46, 4;
    %load/vec4 v0x5577e0f361b0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f36610_0, 0, 16;
    %jmp T_7.47;
T_7.46 ;
    %load/vec4 v0x5577e0f361b0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f36610_0, 0, 16;
T_7.47 ;
    %load/vec4 v0x5577e0f36530_0;
    %load/vec4 v0x5577e0f36610_0;
    %add;
    %store/vec4 v0x5577e0f35f60_0, 0, 16;
    %load/vec4 v0x5577e0f36290_0;
    %load/vec4 v0x5577e0f35f60_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x5577e0f369c0 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x5577e0f34e80;
 .timescale 0 0;
v0x5577e0f36b50_0 .var "a", 31 0;
v0x5577e0f36c30_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x5577e0f369c0
v0x5577e0f36dd0_0 .var "yi", 15 0;
v0x5577e0f36eb0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit2.but.subc ;
    %load/vec4 v0x5577e0f36b50_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f36c30_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x5577e0f36eb0_0, 0, 16;
    %load/vec4 v0x5577e0f36b50_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f36c30_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x5577e0f36dd0_0, 0, 16;
    %load/vec4 v0x5577e0f36eb0_0;
    %load/vec4 v0x5577e0f36dd0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x5577e0f37610 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x5577e0f34be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x5577e0f69da0 .functor BUFZ 32, L_0x5577e0f69b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5577e0f37960_0 .net *"_ivl_0", 31 0, L_0x5577e0f69b90;  1 drivers
v0x5577e0f37a60_0 .net *"_ivl_2", 7 0, L_0x5577e0f69c30;  1 drivers
L_0x7f3e82ecab10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f37b40_0 .net *"_ivl_5", 1 0, L_0x7f3e82ecab10;  1 drivers
v0x5577e0f37c00_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f37ca0_0 .net "data_in1", 31 0, L_0x5577e0f699c0;  alias, 1 drivers
v0x5577e0f37db0_0 .net "data_in2", 31 0, L_0x5577e0f69af0;  alias, 1 drivers
v0x5577e0f37e80_0 .net "data_out", 31 0, L_0x5577e0f69da0;  alias, 1 drivers
v0x5577e0f37f40 .array "mem", 63 0, 31 0;
v0x5577e0f38000_0 .net "nrst", 0 0, v0x5577e0f56720_0;  alias, 1 drivers
v0x5577e0f380c0_0 .net "rden", 0 0, v0x5577e0f3a8b0_0;  1 drivers
v0x5577e0f38180_0 .var "read_addr", 5 0;
v0x5577e0f38260_0 .net "wren", 0 0, v0x5577e0f3a9f0_0;  1 drivers
v0x5577e0f38320_0 .var "write_addr", 5 0;
v0x5577e0f38400_0 .var "write_fin", 0 0;
E_0x5577e0f37900/0 .event negedge, v0x5577e0f38000_0;
E_0x5577e0f37900/1 .event posedge, v0x5577e0f31c30_0;
E_0x5577e0f37900 .event/or E_0x5577e0f37900/0, E_0x5577e0f37900/1;
L_0x5577e0f69b90 .array/port v0x5577e0f37f40, L_0x5577e0f69c30;
L_0x5577e0f69c30 .concat [ 6 2 0 0], v0x5577e0f38180_0, L_0x7f3e82ecab10;
S_0x5577e0f385e0 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x5577e0f34be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x5577e0f387a0 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x5577e0f387e0 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x5577e0f38fb0_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f39070_0 .net "data_in", 31 0, L_0x5577e0e9cb70;  alias, 1 drivers
v0x5577e0f39130_0 .net "data_out1", 31 0, v0x5577e0f393c0_0;  alias, 1 drivers
v0x5577e0f39200_0 .net "data_out2", 31 0, v0x5577e0f393c0_32;  alias, 1 drivers
v0x5577e0f392d0_0 .net "nrst", 0 0, v0x5577e0f56720_0;  alias, 1 drivers
v0x5577e0f393c0 .array "shreg", 63 0, 31 0;
S_0x5577e0f389f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x5577e0f385e0;
 .timescale 0 0;
v0x5577e0f38bd0_0 .var/2s "i", 31 0;
S_0x5577e0f38cd0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x5577e0f385e0;
 .timescale 0 0;
v0x5577e0f38ed0_0 .var/2s "i", 31 0;
S_0x5577e0f3ab10 .scope module, "fft_unit3" "FFT_unit" 9 66, 4 1 0, S_0x5577e0f2eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x5577e0f3ff30_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f40100_0 .var "cnt", 5 0;
v0x5577e0f401e0_0 .net "data_in", 31 0, L_0x5577e0f69da0;  alias, 1 drivers
v0x5577e0f40280_0 .net "data_out", 31 0, L_0x5577e0f6a690;  alias, 1 drivers
v0x5577e0f3f3d0_0 .array/port v0x5577e0f3f3d0, 0;
v0x5577e0f40370_0 .net "data_out1", 31 0, v0x5577e0f3f3d0_0;  1 drivers
v0x5577e0f3f3d0_32 .array/port v0x5577e0f3f3d0, 32;
v0x5577e0f404b0_0 .net "data_out2", 31 0, v0x5577e0f3f3d0_32;  1 drivers
v0x5577e0f405c0_0 .net "data_out3", 31 0, L_0x5577e0f6a2b0;  1 drivers
v0x5577e0f406d0_0 .net "data_out4", 31 0, L_0x5577e0f6a3e0;  1 drivers
v0x5577e0f407e0_0 .var "is_out", 0 0;
v0x5577e0f408a0_0 .net "nrst", 0 0, v0x5577e0f567c0_0;  1 drivers
v0x5577e0f40940_0 .var "rden", 0 0;
v0x5577e0f409e0_0 .net "w", 31 0, L_0x5577e0f6a750;  1 drivers
v0x5577e0f40a80_0 .var "wren", 0 0;
S_0x5577e0f3ad90 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x5577e0f3ab10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x5577e0f3cf20_0 .net "W", 31 0, L_0x5577e0f6a750;  alias, 1 drivers
v0x5577e0f3d020_0 .net "x0", 31 0, v0x5577e0f3f3d0_0;  alias, 1 drivers
v0x5577e0f3d100_0 .net "x1", 31 0, v0x5577e0f3f3d0_32;  alias, 1 drivers
v0x5577e0f3d1c0_0 .net "x11", 31 0, L_0x5577e0f6a150;  1 drivers
v0x5577e0f3d2a0_0 .net "y0", 31 0, L_0x5577e0f6a2b0;  alias, 1 drivers
v0x5577e0f3d3d0_0 .net "y1", 31 0, L_0x5577e0f6a3e0;  alias, 1 drivers
L_0x5577e0f6a150 .ufunc/vec4 TD_top_sim.top_inst.fft_unit3.but.mulc, 32, v0x5577e0f3f3d0_32, L_0x5577e0f6a750 (v0x5577e0f3b820_0, v0x5577e0f3baa0_0) S_0x5577e0f3b620;
L_0x5577e0f6a2b0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit3.but.addc, 32, v0x5577e0f3f3d0_0, L_0x5577e0f6a150 (v0x5577e0f3b170_0, v0x5577e0f3b350_0) S_0x5577e0f3af70;
L_0x5577e0f6a3e0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit3.but.subc, 32, v0x5577e0f3f3d0_0, L_0x5577e0f6a150 (v0x5577e0f3ca60_0, v0x5577e0f3cb40_0) S_0x5577e0f3c8d0;
S_0x5577e0f3af70 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x5577e0f3ad90;
 .timescale 0 0;
v0x5577e0f3b170_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x5577e0f3af70
v0x5577e0f3b350_0 .var "b", 31 0;
v0x5577e0f3b410_0 .var "yi", 15 0;
v0x5577e0f3b4f0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit3.but.addc ;
    %load/vec4 v0x5577e0f3b170_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f3b350_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x5577e0f3b4f0_0, 0, 16;
    %load/vec4 v0x5577e0f3b170_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f3b350_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x5577e0f3b410_0, 0, 16;
    %load/vec4 v0x5577e0f3b4f0_0;
    %load/vec4 v0x5577e0f3b410_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x5577e0f3b620 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x5577e0f3ad90;
 .timescale 0 0;
v0x5577e0f3b820_0 .var "a", 31 0;
v0x5577e0f3b900_0 .var "ai", 15 0;
v0x5577e0f3b9e0_0 .var "ar", 15 0;
v0x5577e0f3baa0_0 .var "b", 31 0;
v0x5577e0f3bb80_0 .var "bi", 15 0;
v0x5577e0f3bcb0_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x5577e0f3b620
v0x5577e0f3be70_0 .var "yi", 15 0;
v0x5577e0f3bf50_0 .var "yi1", 31 0;
v0x5577e0f3c0c0_0 .var "yi2", 31 0;
v0x5577e0f3c1a0_0 .var "yr", 15 0;
v0x5577e0f3c280_0 .var "yr1", 31 0;
v0x5577e0f3c360_0 .var "yr2", 31 0;
v0x5577e0f3c440_0 .var "yyi1", 15 0;
v0x5577e0f3c520_0 .var "yyi2", 15 0;
v0x5577e0f3c600_0 .var "yyr1", 15 0;
v0x5577e0f3c6e0_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit3.but.mulc ;
    %load/vec4 v0x5577e0f3b820_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.48, 4;
    %load/vec4 v0x5577e0f3b820_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f3b9e0_0, 0, 16;
    %jmp T_10.49;
T_10.48 ;
    %load/vec4 v0x5577e0f3b820_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f3b9e0_0, 0, 16;
T_10.49 ;
    %load/vec4 v0x5577e0f3b820_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.50, 4;
    %load/vec4 v0x5577e0f3b820_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f3b900_0, 0, 16;
    %jmp T_10.51;
T_10.50 ;
    %load/vec4 v0x5577e0f3b820_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f3b900_0, 0, 16;
T_10.51 ;
    %load/vec4 v0x5577e0f3baa0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.52, 4;
    %load/vec4 v0x5577e0f3baa0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f3bcb0_0, 0, 16;
    %jmp T_10.53;
T_10.52 ;
    %load/vec4 v0x5577e0f3baa0_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f3bcb0_0, 0, 16;
T_10.53 ;
    %load/vec4 v0x5577e0f3baa0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.54, 4;
    %load/vec4 v0x5577e0f3baa0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f3bb80_0, 0, 16;
    %jmp T_10.55;
T_10.54 ;
    %load/vec4 v0x5577e0f3baa0_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f3bb80_0, 0, 16;
T_10.55 ;
    %load/vec4 v0x5577e0f3b9e0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f3bcb0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f3c280_0, 0, 32;
    %load/vec4 v0x5577e0f3b900_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f3bb80_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f3c360_0, 0, 32;
    %load/vec4 v0x5577e0f3b9e0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f3bb80_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f3bf50_0, 0, 32;
    %load/vec4 v0x5577e0f3b900_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f3bcb0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f3c0c0_0, 0, 32;
    %load/vec4 v0x5577e0f3b820_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f3baa0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.56, 4;
    %load/vec4 v0x5577e0f3c280_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f3c600_0, 0, 16;
    %jmp T_10.57;
T_10.56 ;
    %load/vec4 v0x5577e0f3c280_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f3c600_0, 0, 16;
T_10.57 ;
    %load/vec4 v0x5577e0f3b820_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f3baa0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.58, 4;
    %load/vec4 v0x5577e0f3c360_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f3c6e0_0, 0, 16;
    %jmp T_10.59;
T_10.58 ;
    %load/vec4 v0x5577e0f3c360_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f3c6e0_0, 0, 16;
T_10.59 ;
    %load/vec4 v0x5577e0f3c600_0;
    %load/vec4 v0x5577e0f3c6e0_0;
    %sub;
    %store/vec4 v0x5577e0f3c1a0_0, 0, 16;
    %load/vec4 v0x5577e0f3b820_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f3baa0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.60, 4;
    %load/vec4 v0x5577e0f3bf50_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f3c440_0, 0, 16;
    %jmp T_10.61;
T_10.60 ;
    %load/vec4 v0x5577e0f3bf50_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f3c440_0, 0, 16;
T_10.61 ;
    %load/vec4 v0x5577e0f3b820_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f3baa0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.62, 4;
    %load/vec4 v0x5577e0f3c0c0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f3c520_0, 0, 16;
    %jmp T_10.63;
T_10.62 ;
    %load/vec4 v0x5577e0f3c0c0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f3c520_0, 0, 16;
T_10.63 ;
    %load/vec4 v0x5577e0f3c440_0;
    %load/vec4 v0x5577e0f3c520_0;
    %add;
    %store/vec4 v0x5577e0f3be70_0, 0, 16;
    %load/vec4 v0x5577e0f3c1a0_0;
    %load/vec4 v0x5577e0f3be70_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x5577e0f3c8d0 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x5577e0f3ad90;
 .timescale 0 0;
v0x5577e0f3ca60_0 .var "a", 31 0;
v0x5577e0f3cb40_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x5577e0f3c8d0
v0x5577e0f3cd10_0 .var "yi", 15 0;
v0x5577e0f3cdf0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit3.but.subc ;
    %load/vec4 v0x5577e0f3ca60_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f3cb40_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x5577e0f3cdf0_0, 0, 16;
    %load/vec4 v0x5577e0f3ca60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f3cb40_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x5577e0f3cd10_0, 0, 16;
    %load/vec4 v0x5577e0f3cdf0_0;
    %load/vec4 v0x5577e0f3cd10_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x5577e0f3d550 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x5577e0f3ab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x5577e0f6a690 .functor BUFZ 32, L_0x5577e0f6a480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5577e0f3d8a0_0 .net *"_ivl_0", 31 0, L_0x5577e0f6a480;  1 drivers
v0x5577e0f3d9a0_0 .net *"_ivl_2", 7 0, L_0x5577e0f6a520;  1 drivers
L_0x7f3e82ecaba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f3da80_0 .net *"_ivl_5", 1 0, L_0x7f3e82ecaba0;  1 drivers
v0x5577e0f3db40_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f3dbe0_0 .net "data_in1", 31 0, L_0x5577e0f6a2b0;  alias, 1 drivers
v0x5577e0f3dcf0_0 .net "data_in2", 31 0, L_0x5577e0f6a3e0;  alias, 1 drivers
v0x5577e0f3ddc0_0 .net "data_out", 31 0, L_0x5577e0f6a690;  alias, 1 drivers
v0x5577e0f3de80 .array "mem", 63 0, 31 0;
v0x5577e0f3df40_0 .net "nrst", 0 0, v0x5577e0f567c0_0;  alias, 1 drivers
v0x5577e0f3e000_0 .net "rden", 0 0, v0x5577e0f40940_0;  1 drivers
v0x5577e0f3e0c0_0 .var "read_addr", 5 0;
v0x5577e0f3e1a0_0 .net "wren", 0 0, v0x5577e0f40a80_0;  1 drivers
v0x5577e0f3e260_0 .var "write_addr", 5 0;
v0x5577e0f3e340_0 .var "write_fin", 0 0;
E_0x5577e0f3d840/0 .event negedge, v0x5577e0f3df40_0;
E_0x5577e0f3d840/1 .event posedge, v0x5577e0f31c30_0;
E_0x5577e0f3d840 .event/or E_0x5577e0f3d840/0, E_0x5577e0f3d840/1;
L_0x5577e0f6a480 .array/port v0x5577e0f3de80, L_0x5577e0f6a520;
L_0x5577e0f6a520 .concat [ 6 2 0 0], v0x5577e0f3e0c0_0, L_0x7f3e82ecaba0;
S_0x5577e0f3e520 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x5577e0f3ab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x5577e0f3e6e0 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x5577e0f3e720 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x5577e0f3ef70_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f3f030_0 .net "data_in", 31 0, L_0x5577e0f69da0;  alias, 1 drivers
v0x5577e0f3f140_0 .net "data_out1", 31 0, v0x5577e0f3f3d0_0;  alias, 1 drivers
v0x5577e0f3f210_0 .net "data_out2", 31 0, v0x5577e0f3f3d0_32;  alias, 1 drivers
v0x5577e0f3f2e0_0 .net "nrst", 0 0, v0x5577e0f567c0_0;  alias, 1 drivers
v0x5577e0f3f3d0 .array "shreg", 63 0, 31 0;
S_0x5577e0f3e9b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x5577e0f3e520;
 .timescale 0 0;
v0x5577e0f3eb90_0 .var/2s "i", 31 0;
S_0x5577e0f3ec90 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x5577e0f3e520;
 .timescale 0 0;
v0x5577e0f3ee90_0 .var/2s "i", 31 0;
S_0x5577e0f40ba0 .scope module, "fft_unit4" "FFT_unit" 9 74, 4 1 0, S_0x5577e0f2eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x5577e0f45fa0_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f46060_0 .var "cnt", 5 0;
v0x5577e0f46140_0 .net "data_in", 31 0, L_0x5577e0f6a690;  alias, 1 drivers
v0x5577e0f461e0_0 .net "data_out", 31 0, L_0x5577e0f6afb0;  alias, 1 drivers
v0x5577e0f45440_0 .array/port v0x5577e0f45440, 0;
v0x5577e0f462d0_0 .net "data_out1", 31 0, v0x5577e0f45440_0;  1 drivers
v0x5577e0f45440_32 .array/port v0x5577e0f45440, 32;
v0x5577e0f46410_0 .net "data_out2", 31 0, v0x5577e0f45440_32;  1 drivers
v0x5577e0f46520_0 .net "data_out3", 31 0, L_0x5577e0f6abd0;  1 drivers
v0x5577e0f46630_0 .net "data_out4", 31 0, L_0x5577e0f6ad00;  1 drivers
v0x5577e0f46740_0 .var "is_out", 0 0;
v0x5577e0f46800_0 .net "nrst", 0 0, v0x5577e0f56860_0;  1 drivers
v0x5577e0f468a0_0 .var "rden", 0 0;
v0x5577e0f46940_0 .net "w", 31 0, L_0x5577e0f6b070;  1 drivers
v0x5577e0f469e0_0 .var "wren", 0 0;
S_0x5577e0f40e20 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x5577e0f40ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x5577e0f42f90_0 .net "W", 31 0, L_0x5577e0f6b070;  alias, 1 drivers
v0x5577e0f43090_0 .net "x0", 31 0, v0x5577e0f45440_0;  alias, 1 drivers
v0x5577e0f43170_0 .net "x1", 31 0, v0x5577e0f45440_32;  alias, 1 drivers
v0x5577e0f43230_0 .net "x11", 31 0, L_0x5577e0f6aa70;  1 drivers
v0x5577e0f43310_0 .net "y0", 31 0, L_0x5577e0f6abd0;  alias, 1 drivers
v0x5577e0f43440_0 .net "y1", 31 0, L_0x5577e0f6ad00;  alias, 1 drivers
L_0x5577e0f6aa70 .ufunc/vec4 TD_top_sim.top_inst.fft_unit4.but.mulc, 32, v0x5577e0f45440_32, L_0x5577e0f6b070 (v0x5577e0f41950_0, v0x5577e0f41bd0_0) S_0x5577e0f41750;
L_0x5577e0f6abd0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit4.but.addc, 32, v0x5577e0f45440_0, L_0x5577e0f6aa70 (v0x5577e0f412a0_0, v0x5577e0f41480_0) S_0x5577e0f410a0;
L_0x5577e0f6ad00 .ufunc/vec4 TD_top_sim.top_inst.fft_unit4.but.subc, 32, v0x5577e0f45440_0, L_0x5577e0f6aa70 (v0x5577e0f42b00_0, v0x5577e0f42be0_0) S_0x5577e0f42970;
S_0x5577e0f410a0 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x5577e0f40e20;
 .timescale 0 0;
v0x5577e0f412a0_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x5577e0f410a0
v0x5577e0f41480_0 .var "b", 31 0;
v0x5577e0f41540_0 .var "yi", 15 0;
v0x5577e0f41620_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit4.but.addc ;
    %load/vec4 v0x5577e0f412a0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f41480_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x5577e0f41620_0, 0, 16;
    %load/vec4 v0x5577e0f412a0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f41480_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x5577e0f41540_0, 0, 16;
    %load/vec4 v0x5577e0f41620_0;
    %load/vec4 v0x5577e0f41540_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x5577e0f41750 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x5577e0f40e20;
 .timescale 0 0;
v0x5577e0f41950_0 .var "a", 31 0;
v0x5577e0f41a30_0 .var "ai", 15 0;
v0x5577e0f41b10_0 .var "ar", 15 0;
v0x5577e0f41bd0_0 .var "b", 31 0;
v0x5577e0f41cb0_0 .var "bi", 15 0;
v0x5577e0f41de0_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x5577e0f41750
v0x5577e0f41fa0_0 .var "yi", 15 0;
v0x5577e0f42080_0 .var "yi1", 31 0;
v0x5577e0f42160_0 .var "yi2", 31 0;
v0x5577e0f42240_0 .var "yr", 15 0;
v0x5577e0f42320_0 .var "yr1", 31 0;
v0x5577e0f42400_0 .var "yr2", 31 0;
v0x5577e0f424e0_0 .var "yyi1", 15 0;
v0x5577e0f425c0_0 .var "yyi2", 15 0;
v0x5577e0f426a0_0 .var "yyr1", 15 0;
v0x5577e0f42780_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit4.but.mulc ;
    %load/vec4 v0x5577e0f41950_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.64, 4;
    %load/vec4 v0x5577e0f41950_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f41b10_0, 0, 16;
    %jmp T_13.65;
T_13.64 ;
    %load/vec4 v0x5577e0f41950_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f41b10_0, 0, 16;
T_13.65 ;
    %load/vec4 v0x5577e0f41950_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.66, 4;
    %load/vec4 v0x5577e0f41950_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f41a30_0, 0, 16;
    %jmp T_13.67;
T_13.66 ;
    %load/vec4 v0x5577e0f41950_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f41a30_0, 0, 16;
T_13.67 ;
    %load/vec4 v0x5577e0f41bd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.68, 4;
    %load/vec4 v0x5577e0f41bd0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f41de0_0, 0, 16;
    %jmp T_13.69;
T_13.68 ;
    %load/vec4 v0x5577e0f41bd0_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f41de0_0, 0, 16;
T_13.69 ;
    %load/vec4 v0x5577e0f41bd0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.70, 4;
    %load/vec4 v0x5577e0f41bd0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f41cb0_0, 0, 16;
    %jmp T_13.71;
T_13.70 ;
    %load/vec4 v0x5577e0f41bd0_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f41cb0_0, 0, 16;
T_13.71 ;
    %load/vec4 v0x5577e0f41b10_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f41de0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f42320_0, 0, 32;
    %load/vec4 v0x5577e0f41a30_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f41cb0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f42400_0, 0, 32;
    %load/vec4 v0x5577e0f41b10_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f41cb0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f42080_0, 0, 32;
    %load/vec4 v0x5577e0f41a30_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f41de0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f42160_0, 0, 32;
    %load/vec4 v0x5577e0f41950_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f41bd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.72, 4;
    %load/vec4 v0x5577e0f42320_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f426a0_0, 0, 16;
    %jmp T_13.73;
T_13.72 ;
    %load/vec4 v0x5577e0f42320_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f426a0_0, 0, 16;
T_13.73 ;
    %load/vec4 v0x5577e0f41950_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f41bd0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.74, 4;
    %load/vec4 v0x5577e0f42400_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f42780_0, 0, 16;
    %jmp T_13.75;
T_13.74 ;
    %load/vec4 v0x5577e0f42400_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f42780_0, 0, 16;
T_13.75 ;
    %load/vec4 v0x5577e0f426a0_0;
    %load/vec4 v0x5577e0f42780_0;
    %sub;
    %store/vec4 v0x5577e0f42240_0, 0, 16;
    %load/vec4 v0x5577e0f41950_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f41bd0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.76, 4;
    %load/vec4 v0x5577e0f42080_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f424e0_0, 0, 16;
    %jmp T_13.77;
T_13.76 ;
    %load/vec4 v0x5577e0f42080_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f424e0_0, 0, 16;
T_13.77 ;
    %load/vec4 v0x5577e0f41950_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f41bd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.78, 4;
    %load/vec4 v0x5577e0f42160_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f425c0_0, 0, 16;
    %jmp T_13.79;
T_13.78 ;
    %load/vec4 v0x5577e0f42160_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f425c0_0, 0, 16;
T_13.79 ;
    %load/vec4 v0x5577e0f424e0_0;
    %load/vec4 v0x5577e0f425c0_0;
    %add;
    %store/vec4 v0x5577e0f41fa0_0, 0, 16;
    %load/vec4 v0x5577e0f42240_0;
    %load/vec4 v0x5577e0f41fa0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x5577e0f42970 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x5577e0f40e20;
 .timescale 0 0;
v0x5577e0f42b00_0 .var "a", 31 0;
v0x5577e0f42be0_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x5577e0f42970
v0x5577e0f42d80_0 .var "yi", 15 0;
v0x5577e0f42e60_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit4.but.subc ;
    %load/vec4 v0x5577e0f42b00_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f42be0_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x5577e0f42e60_0, 0, 16;
    %load/vec4 v0x5577e0f42b00_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f42be0_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x5577e0f42d80_0, 0, 16;
    %load/vec4 v0x5577e0f42e60_0;
    %load/vec4 v0x5577e0f42d80_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x5577e0f435c0 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x5577e0f40ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x5577e0f6afb0 .functor BUFZ 32, L_0x5577e0f6ada0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5577e0f43910_0 .net *"_ivl_0", 31 0, L_0x5577e0f6ada0;  1 drivers
v0x5577e0f43a10_0 .net *"_ivl_2", 7 0, L_0x5577e0f6ae40;  1 drivers
L_0x7f3e82ecac30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f43af0_0 .net *"_ivl_5", 1 0, L_0x7f3e82ecac30;  1 drivers
v0x5577e0f43bb0_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f43c50_0 .net "data_in1", 31 0, L_0x5577e0f6abd0;  alias, 1 drivers
v0x5577e0f43d60_0 .net "data_in2", 31 0, L_0x5577e0f6ad00;  alias, 1 drivers
v0x5577e0f43e30_0 .net "data_out", 31 0, L_0x5577e0f6afb0;  alias, 1 drivers
v0x5577e0f43ef0 .array "mem", 63 0, 31 0;
v0x5577e0f43fb0_0 .net "nrst", 0 0, v0x5577e0f56860_0;  alias, 1 drivers
v0x5577e0f44070_0 .net "rden", 0 0, v0x5577e0f468a0_0;  1 drivers
v0x5577e0f44130_0 .var "read_addr", 5 0;
v0x5577e0f44210_0 .net "wren", 0 0, v0x5577e0f469e0_0;  1 drivers
v0x5577e0f442d0_0 .var "write_addr", 5 0;
v0x5577e0f443b0_0 .var "write_fin", 0 0;
E_0x5577e0f438b0/0 .event negedge, v0x5577e0f43fb0_0;
E_0x5577e0f438b0/1 .event posedge, v0x5577e0f31c30_0;
E_0x5577e0f438b0 .event/or E_0x5577e0f438b0/0, E_0x5577e0f438b0/1;
L_0x5577e0f6ada0 .array/port v0x5577e0f43ef0, L_0x5577e0f6ae40;
L_0x5577e0f6ae40 .concat [ 6 2 0 0], v0x5577e0f44130_0, L_0x7f3e82ecac30;
S_0x5577e0f44590 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x5577e0f40ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x5577e0f44750 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x5577e0f44790 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x5577e0f44fe0_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f450a0_0 .net "data_in", 31 0, L_0x5577e0f6a690;  alias, 1 drivers
v0x5577e0f451b0_0 .net "data_out1", 31 0, v0x5577e0f45440_0;  alias, 1 drivers
v0x5577e0f45280_0 .net "data_out2", 31 0, v0x5577e0f45440_32;  alias, 1 drivers
v0x5577e0f45350_0 .net "nrst", 0 0, v0x5577e0f56860_0;  alias, 1 drivers
v0x5577e0f45440 .array "shreg", 63 0, 31 0;
S_0x5577e0f44a20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x5577e0f44590;
 .timescale 0 0;
v0x5577e0f44c00_0 .var/2s "i", 31 0;
S_0x5577e0f44d00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x5577e0f44590;
 .timescale 0 0;
v0x5577e0f44f00_0 .var/2s "i", 31 0;
S_0x5577e0f46b00 .scope module, "fft_unit5" "FFT_unit" 9 82, 4 1 0, S_0x5577e0f2eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x5577e0f4bfb0_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f4c070_0 .var "cnt", 5 0;
v0x5577e0f4c150_0 .net "data_in", 31 0, L_0x5577e0f6afb0;  alias, 1 drivers
v0x5577e0f4c1f0_0 .net "data_out", 31 0, L_0x5577e0f6b8b0;  alias, 1 drivers
v0x5577e0f4b450_0 .array/port v0x5577e0f4b450, 0;
v0x5577e0f4c2e0_0 .net "data_out1", 31 0, v0x5577e0f4b450_0;  1 drivers
v0x5577e0f4b450_32 .array/port v0x5577e0f4b450, 32;
v0x5577e0f4c420_0 .net "data_out2", 31 0, v0x5577e0f4b450_32;  1 drivers
v0x5577e0f4c530_0 .net "data_out3", 31 0, L_0x5577e0f6b4d0;  1 drivers
v0x5577e0f4c640_0 .net "data_out4", 31 0, L_0x5577e0f6b600;  1 drivers
v0x5577e0f4c750_0 .var "is_out", 0 0;
v0x5577e0f4c810_0 .net "nrst", 0 0, v0x5577e0f56900_0;  1 drivers
v0x5577e0f4c8b0_0 .var "rden", 0 0;
v0x5577e0f4c950_0 .net "w", 31 0, L_0x5577e0f6b970;  1 drivers
v0x5577e0f4c9f0_0 .var "wren", 0 0;
S_0x5577e0f46dd0 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x5577e0f46b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x5577e0f48fd0_0 .net "W", 31 0, L_0x5577e0f6b970;  alias, 1 drivers
v0x5577e0f490d0_0 .net "x0", 31 0, v0x5577e0f4b450_0;  alias, 1 drivers
v0x5577e0f491b0_0 .net "x1", 31 0, v0x5577e0f4b450_32;  alias, 1 drivers
v0x5577e0f49270_0 .net "x11", 31 0, L_0x5577e0f6b370;  1 drivers
v0x5577e0f49350_0 .net "y0", 31 0, L_0x5577e0f6b4d0;  alias, 1 drivers
v0x5577e0f49480_0 .net "y1", 31 0, L_0x5577e0f6b600;  alias, 1 drivers
L_0x5577e0f6b370 .ufunc/vec4 TD_top_sim.top_inst.fft_unit5.but.mulc, 32, v0x5577e0f4b450_32, L_0x5577e0f6b970 (v0x5577e0f47900_0, v0x5577e0f47b80_0) S_0x5577e0f47700;
L_0x5577e0f6b4d0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit5.but.addc, 32, v0x5577e0f4b450_0, L_0x5577e0f6b370 (v0x5577e0f47250_0, v0x5577e0f47430_0) S_0x5577e0f47050;
L_0x5577e0f6b600 .ufunc/vec4 TD_top_sim.top_inst.fft_unit5.but.subc, 32, v0x5577e0f4b450_0, L_0x5577e0f6b370 (v0x5577e0f48b40_0, v0x5577e0f48c20_0) S_0x5577e0f489b0;
S_0x5577e0f47050 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x5577e0f46dd0;
 .timescale 0 0;
v0x5577e0f47250_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x5577e0f47050
v0x5577e0f47430_0 .var "b", 31 0;
v0x5577e0f474f0_0 .var "yi", 15 0;
v0x5577e0f475d0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit5.but.addc ;
    %load/vec4 v0x5577e0f47250_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f47430_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x5577e0f475d0_0, 0, 16;
    %load/vec4 v0x5577e0f47250_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f47430_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x5577e0f474f0_0, 0, 16;
    %load/vec4 v0x5577e0f475d0_0;
    %load/vec4 v0x5577e0f474f0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x5577e0f47700 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x5577e0f46dd0;
 .timescale 0 0;
v0x5577e0f47900_0 .var "a", 31 0;
v0x5577e0f479e0_0 .var "ai", 15 0;
v0x5577e0f47ac0_0 .var "ar", 15 0;
v0x5577e0f47b80_0 .var "b", 31 0;
v0x5577e0f47c60_0 .var "bi", 15 0;
v0x5577e0f47d90_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x5577e0f47700
v0x5577e0f47f50_0 .var "yi", 15 0;
v0x5577e0f48030_0 .var "yi1", 31 0;
v0x5577e0f481a0_0 .var "yi2", 31 0;
v0x5577e0f48280_0 .var "yr", 15 0;
v0x5577e0f48360_0 .var "yr1", 31 0;
v0x5577e0f48440_0 .var "yr2", 31 0;
v0x5577e0f48520_0 .var "yyi1", 15 0;
v0x5577e0f48600_0 .var "yyi2", 15 0;
v0x5577e0f486e0_0 .var "yyr1", 15 0;
v0x5577e0f487c0_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit5.but.mulc ;
    %load/vec4 v0x5577e0f47900_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.80, 4;
    %load/vec4 v0x5577e0f47900_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f47ac0_0, 0, 16;
    %jmp T_16.81;
T_16.80 ;
    %load/vec4 v0x5577e0f47900_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f47ac0_0, 0, 16;
T_16.81 ;
    %load/vec4 v0x5577e0f47900_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.82, 4;
    %load/vec4 v0x5577e0f47900_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f479e0_0, 0, 16;
    %jmp T_16.83;
T_16.82 ;
    %load/vec4 v0x5577e0f47900_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f479e0_0, 0, 16;
T_16.83 ;
    %load/vec4 v0x5577e0f47b80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.84, 4;
    %load/vec4 v0x5577e0f47b80_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f47d90_0, 0, 16;
    %jmp T_16.85;
T_16.84 ;
    %load/vec4 v0x5577e0f47b80_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f47d90_0, 0, 16;
T_16.85 ;
    %load/vec4 v0x5577e0f47b80_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.86, 4;
    %load/vec4 v0x5577e0f47b80_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f47c60_0, 0, 16;
    %jmp T_16.87;
T_16.86 ;
    %load/vec4 v0x5577e0f47b80_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f47c60_0, 0, 16;
T_16.87 ;
    %load/vec4 v0x5577e0f47ac0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f47d90_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f48360_0, 0, 32;
    %load/vec4 v0x5577e0f479e0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f47c60_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f48440_0, 0, 32;
    %load/vec4 v0x5577e0f47ac0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f47c60_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f48030_0, 0, 32;
    %load/vec4 v0x5577e0f479e0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f47d90_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f481a0_0, 0, 32;
    %load/vec4 v0x5577e0f47900_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f47b80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.88, 4;
    %load/vec4 v0x5577e0f48360_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f486e0_0, 0, 16;
    %jmp T_16.89;
T_16.88 ;
    %load/vec4 v0x5577e0f48360_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f486e0_0, 0, 16;
T_16.89 ;
    %load/vec4 v0x5577e0f47900_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f47b80_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.90, 4;
    %load/vec4 v0x5577e0f48440_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f487c0_0, 0, 16;
    %jmp T_16.91;
T_16.90 ;
    %load/vec4 v0x5577e0f48440_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f487c0_0, 0, 16;
T_16.91 ;
    %load/vec4 v0x5577e0f486e0_0;
    %load/vec4 v0x5577e0f487c0_0;
    %sub;
    %store/vec4 v0x5577e0f48280_0, 0, 16;
    %load/vec4 v0x5577e0f47900_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f47b80_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.92, 4;
    %load/vec4 v0x5577e0f48030_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f48520_0, 0, 16;
    %jmp T_16.93;
T_16.92 ;
    %load/vec4 v0x5577e0f48030_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f48520_0, 0, 16;
T_16.93 ;
    %load/vec4 v0x5577e0f47900_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f47b80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.94, 4;
    %load/vec4 v0x5577e0f481a0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f48600_0, 0, 16;
    %jmp T_16.95;
T_16.94 ;
    %load/vec4 v0x5577e0f481a0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f48600_0, 0, 16;
T_16.95 ;
    %load/vec4 v0x5577e0f48520_0;
    %load/vec4 v0x5577e0f48600_0;
    %add;
    %store/vec4 v0x5577e0f47f50_0, 0, 16;
    %load/vec4 v0x5577e0f48280_0;
    %load/vec4 v0x5577e0f47f50_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x5577e0f489b0 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x5577e0f46dd0;
 .timescale 0 0;
v0x5577e0f48b40_0 .var "a", 31 0;
v0x5577e0f48c20_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x5577e0f489b0
v0x5577e0f48dc0_0 .var "yi", 15 0;
v0x5577e0f48ea0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit5.but.subc ;
    %load/vec4 v0x5577e0f48b40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f48c20_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x5577e0f48ea0_0, 0, 16;
    %load/vec4 v0x5577e0f48b40_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f48c20_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x5577e0f48dc0_0, 0, 16;
    %load/vec4 v0x5577e0f48ea0_0;
    %load/vec4 v0x5577e0f48dc0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x5577e0f49600 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x5577e0f46b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x5577e0f6b8b0 .functor BUFZ 32, L_0x5577e0f6b6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5577e0f49950_0 .net *"_ivl_0", 31 0, L_0x5577e0f6b6a0;  1 drivers
v0x5577e0f49a50_0 .net *"_ivl_2", 7 0, L_0x5577e0f6b740;  1 drivers
L_0x7f3e82ecacc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f49b30_0 .net *"_ivl_5", 1 0, L_0x7f3e82ecacc0;  1 drivers
v0x5577e0f49bf0_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f49c90_0 .net "data_in1", 31 0, L_0x5577e0f6b4d0;  alias, 1 drivers
v0x5577e0f49da0_0 .net "data_in2", 31 0, L_0x5577e0f6b600;  alias, 1 drivers
v0x5577e0f49e40_0 .net "data_out", 31 0, L_0x5577e0f6b8b0;  alias, 1 drivers
v0x5577e0f49f00 .array "mem", 63 0, 31 0;
v0x5577e0f49fc0_0 .net "nrst", 0 0, v0x5577e0f56900_0;  alias, 1 drivers
v0x5577e0f4a080_0 .net "rden", 0 0, v0x5577e0f4c8b0_0;  1 drivers
v0x5577e0f4a140_0 .var "read_addr", 5 0;
v0x5577e0f4a220_0 .net "wren", 0 0, v0x5577e0f4c9f0_0;  1 drivers
v0x5577e0f4a2e0_0 .var "write_addr", 5 0;
v0x5577e0f4a3c0_0 .var "write_fin", 0 0;
E_0x5577e0f498f0/0 .event negedge, v0x5577e0f49fc0_0;
E_0x5577e0f498f0/1 .event posedge, v0x5577e0f31c30_0;
E_0x5577e0f498f0 .event/or E_0x5577e0f498f0/0, E_0x5577e0f498f0/1;
L_0x5577e0f6b6a0 .array/port v0x5577e0f49f00, L_0x5577e0f6b740;
L_0x5577e0f6b740 .concat [ 6 2 0 0], v0x5577e0f4a140_0, L_0x7f3e82ecacc0;
S_0x5577e0f4a5a0 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x5577e0f46b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x5577e0f4a760 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x5577e0f4a7a0 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x5577e0f4aff0_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f4b0b0_0 .net "data_in", 31 0, L_0x5577e0f6afb0;  alias, 1 drivers
v0x5577e0f4b1c0_0 .net "data_out1", 31 0, v0x5577e0f4b450_0;  alias, 1 drivers
v0x5577e0f4b290_0 .net "data_out2", 31 0, v0x5577e0f4b450_32;  alias, 1 drivers
v0x5577e0f4b360_0 .net "nrst", 0 0, v0x5577e0f56900_0;  alias, 1 drivers
v0x5577e0f4b450 .array "shreg", 63 0, 31 0;
S_0x5577e0f4aa30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x5577e0f4a5a0;
 .timescale 0 0;
v0x5577e0f4ac10_0 .var/2s "i", 31 0;
S_0x5577e0f4ad10 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x5577e0f4a5a0;
 .timescale 0 0;
v0x5577e0f4af10_0 .var/2s "i", 31 0;
S_0x5577e0f4cb10 .scope module, "fft_unit6" "FFT_unit" 9 90, 4 1 0, S_0x5577e0f2eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x5577e0f521b0_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f52270_0 .var "cnt", 5 0;
v0x5577e0f52350_0 .net "data_in", 31 0, L_0x5577e0f6b8b0;  alias, 1 drivers
v0x5577e0f523f0_0 .net "data_out", 31 0, L_0x5577e0f6c1f0;  alias, 1 drivers
v0x5577e0f51650_0 .array/port v0x5577e0f51650, 0;
v0x5577e0f524e0_0 .net "data_out1", 31 0, v0x5577e0f51650_0;  1 drivers
v0x5577e0f51650_32 .array/port v0x5577e0f51650, 32;
v0x5577e0f52620_0 .net "data_out2", 31 0, v0x5577e0f51650_32;  1 drivers
v0x5577e0f52730_0 .net "data_out3", 31 0, L_0x5577e0f6be10;  1 drivers
v0x5577e0f52840_0 .net "data_out4", 31 0, L_0x5577e0f6bf40;  1 drivers
v0x5577e0f52950_0 .var "is_out", 0 0;
v0x5577e0f52a10_0 .net "nrst", 0 0, v0x5577e0f569a0_0;  1 drivers
v0x5577e0f52ab0_0 .var "rden", 0 0;
v0x5577e0f52b50_0 .net "w", 31 0, L_0x5577e0f6c2f0;  1 drivers
v0x5577e0f52bf0_0 .var "wren", 0 0;
S_0x5577e0f4cd90 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x5577e0f4cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x5577e0f4ef90_0 .net "W", 31 0, L_0x5577e0f6c2f0;  alias, 1 drivers
v0x5577e0f4f090_0 .net "x0", 31 0, v0x5577e0f51650_0;  alias, 1 drivers
v0x5577e0f4f170_0 .net "x1", 31 0, v0x5577e0f51650_32;  alias, 1 drivers
v0x5577e0f4f230_0 .net "x11", 31 0, L_0x5577e0f6bcb0;  1 drivers
v0x5577e0f4f310_0 .net "y0", 31 0, L_0x5577e0f6be10;  alias, 1 drivers
v0x5577e0f4f440_0 .net "y1", 31 0, L_0x5577e0f6bf40;  alias, 1 drivers
L_0x5577e0f6bcb0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit6.but.mulc, 32, v0x5577e0f51650_32, L_0x5577e0f6c2f0 (v0x5577e0f4d8c0_0, v0x5577e0f4db40_0) S_0x5577e0f4d6c0;
L_0x5577e0f6be10 .ufunc/vec4 TD_top_sim.top_inst.fft_unit6.but.addc, 32, v0x5577e0f51650_0, L_0x5577e0f6bcb0 (v0x5577e0f4d210_0, v0x5577e0f4d3f0_0) S_0x5577e0f4d010;
L_0x5577e0f6bf40 .ufunc/vec4 TD_top_sim.top_inst.fft_unit6.but.subc, 32, v0x5577e0f51650_0, L_0x5577e0f6bcb0 (v0x5577e0f4eb00_0, v0x5577e0f4ebe0_0) S_0x5577e0f4e970;
S_0x5577e0f4d010 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x5577e0f4cd90;
 .timescale 0 0;
v0x5577e0f4d210_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x5577e0f4d010
v0x5577e0f4d3f0_0 .var "b", 31 0;
v0x5577e0f4d4b0_0 .var "yi", 15 0;
v0x5577e0f4d590_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit6.but.addc ;
    %load/vec4 v0x5577e0f4d210_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f4d3f0_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x5577e0f4d590_0, 0, 16;
    %load/vec4 v0x5577e0f4d210_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f4d3f0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x5577e0f4d4b0_0, 0, 16;
    %load/vec4 v0x5577e0f4d590_0;
    %load/vec4 v0x5577e0f4d4b0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x5577e0f4d6c0 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x5577e0f4cd90;
 .timescale 0 0;
v0x5577e0f4d8c0_0 .var "a", 31 0;
v0x5577e0f4d9a0_0 .var "ai", 15 0;
v0x5577e0f4da80_0 .var "ar", 15 0;
v0x5577e0f4db40_0 .var "b", 31 0;
v0x5577e0f4dc20_0 .var "bi", 15 0;
v0x5577e0f4dd50_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x5577e0f4d6c0
v0x5577e0f4df10_0 .var "yi", 15 0;
v0x5577e0f4dff0_0 .var "yi1", 31 0;
v0x5577e0f4e160_0 .var "yi2", 31 0;
v0x5577e0f4e240_0 .var "yr", 15 0;
v0x5577e0f4e320_0 .var "yr1", 31 0;
v0x5577e0f4e400_0 .var "yr2", 31 0;
v0x5577e0f4e4e0_0 .var "yyi1", 15 0;
v0x5577e0f4e5c0_0 .var "yyi2", 15 0;
v0x5577e0f4e6a0_0 .var "yyr1", 15 0;
v0x5577e0f4e780_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit6.but.mulc ;
    %load/vec4 v0x5577e0f4d8c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.96, 4;
    %load/vec4 v0x5577e0f4d8c0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f4da80_0, 0, 16;
    %jmp T_19.97;
T_19.96 ;
    %load/vec4 v0x5577e0f4d8c0_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f4da80_0, 0, 16;
T_19.97 ;
    %load/vec4 v0x5577e0f4d8c0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.98, 4;
    %load/vec4 v0x5577e0f4d8c0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f4d9a0_0, 0, 16;
    %jmp T_19.99;
T_19.98 ;
    %load/vec4 v0x5577e0f4d8c0_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f4d9a0_0, 0, 16;
T_19.99 ;
    %load/vec4 v0x5577e0f4db40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.100, 4;
    %load/vec4 v0x5577e0f4db40_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5577e0f4dd50_0, 0, 16;
    %jmp T_19.101;
T_19.100 ;
    %load/vec4 v0x5577e0f4db40_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f4dd50_0, 0, 16;
T_19.101 ;
    %load/vec4 v0x5577e0f4db40_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.102, 4;
    %load/vec4 v0x5577e0f4db40_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5577e0f4dc20_0, 0, 16;
    %jmp T_19.103;
T_19.102 ;
    %load/vec4 v0x5577e0f4db40_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x5577e0f4dc20_0, 0, 16;
T_19.103 ;
    %load/vec4 v0x5577e0f4da80_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f4dd50_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f4e320_0, 0, 32;
    %load/vec4 v0x5577e0f4d9a0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f4dc20_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f4e400_0, 0, 32;
    %load/vec4 v0x5577e0f4da80_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f4dc20_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f4dff0_0, 0, 32;
    %load/vec4 v0x5577e0f4d9a0_0;
    %pad/u 32;
    %load/vec4 v0x5577e0f4dd50_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x5577e0f4e160_0, 0, 32;
    %load/vec4 v0x5577e0f4d8c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f4db40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.104, 4;
    %load/vec4 v0x5577e0f4e320_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f4e6a0_0, 0, 16;
    %jmp T_19.105;
T_19.104 ;
    %load/vec4 v0x5577e0f4e320_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f4e6a0_0, 0, 16;
T_19.105 ;
    %load/vec4 v0x5577e0f4d8c0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f4db40_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.106, 4;
    %load/vec4 v0x5577e0f4e400_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f4e780_0, 0, 16;
    %jmp T_19.107;
T_19.106 ;
    %load/vec4 v0x5577e0f4e400_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f4e780_0, 0, 16;
T_19.107 ;
    %load/vec4 v0x5577e0f4e6a0_0;
    %load/vec4 v0x5577e0f4e780_0;
    %sub;
    %store/vec4 v0x5577e0f4e240_0, 0, 16;
    %load/vec4 v0x5577e0f4d8c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x5577e0f4db40_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.108, 4;
    %load/vec4 v0x5577e0f4dff0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f4e4e0_0, 0, 16;
    %jmp T_19.109;
T_19.108 ;
    %load/vec4 v0x5577e0f4dff0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f4e4e0_0, 0, 16;
T_19.109 ;
    %load/vec4 v0x5577e0f4d8c0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x5577e0f4db40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.110, 4;
    %load/vec4 v0x5577e0f4e160_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x5577e0f4e5c0_0, 0, 16;
    %jmp T_19.111;
T_19.110 ;
    %load/vec4 v0x5577e0f4e160_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x5577e0f4e5c0_0, 0, 16;
T_19.111 ;
    %load/vec4 v0x5577e0f4e4e0_0;
    %load/vec4 v0x5577e0f4e5c0_0;
    %add;
    %store/vec4 v0x5577e0f4df10_0, 0, 16;
    %load/vec4 v0x5577e0f4e240_0;
    %load/vec4 v0x5577e0f4df10_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x5577e0f4e970 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x5577e0f4cd90;
 .timescale 0 0;
v0x5577e0f4eb00_0 .var "a", 31 0;
v0x5577e0f4ebe0_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x5577e0f4e970
v0x5577e0f4ed80_0 .var "yi", 15 0;
v0x5577e0f4ee60_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit6.but.subc ;
    %load/vec4 v0x5577e0f4eb00_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5577e0f4ebe0_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x5577e0f4ee60_0, 0, 16;
    %load/vec4 v0x5577e0f4eb00_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577e0f4ebe0_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x5577e0f4ed80_0, 0, 16;
    %load/vec4 v0x5577e0f4ee60_0;
    %load/vec4 v0x5577e0f4ed80_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x5577e0f4f5c0 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x5577e0f4cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x5577e0f6c1f0 .functor BUFZ 32, L_0x5577e0f6bfe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5577e0f4f910_0 .net *"_ivl_0", 31 0, L_0x5577e0f6bfe0;  1 drivers
v0x5577e0f4fa10_0 .net *"_ivl_2", 7 0, L_0x5577e0f6c080;  1 drivers
L_0x7f3e82ecad50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f4faf0_0 .net *"_ivl_5", 1 0, L_0x7f3e82ecad50;  1 drivers
v0x5577e0f4fbb0_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f4fc50_0 .net "data_in1", 31 0, L_0x5577e0f6be10;  alias, 1 drivers
v0x5577e0f4fd60_0 .net "data_in2", 31 0, L_0x5577e0f6bf40;  alias, 1 drivers
v0x5577e0f4fe30_0 .net "data_out", 31 0, L_0x5577e0f6c1f0;  alias, 1 drivers
v0x5577e0f4fef0 .array "mem", 63 0, 31 0;
v0x5577e0f4ffb0_0 .net "nrst", 0 0, v0x5577e0f569a0_0;  alias, 1 drivers
v0x5577e0f50070_0 .net "rden", 0 0, v0x5577e0f52ab0_0;  1 drivers
v0x5577e0f50130_0 .var "read_addr", 5 0;
v0x5577e0f50210_0 .net "wren", 0 0, v0x5577e0f52bf0_0;  1 drivers
v0x5577e0f502d0_0 .var "write_addr", 5 0;
v0x5577e0f503b0_0 .var "write_fin", 0 0;
E_0x5577e0f4f8b0/0 .event negedge, v0x5577e0f4ffb0_0;
E_0x5577e0f4f8b0/1 .event posedge, v0x5577e0f31c30_0;
E_0x5577e0f4f8b0 .event/or E_0x5577e0f4f8b0/0, E_0x5577e0f4f8b0/1;
L_0x5577e0f6bfe0 .array/port v0x5577e0f4fef0, L_0x5577e0f6c080;
L_0x5577e0f6c080 .concat [ 6 2 0 0], v0x5577e0f50130_0, L_0x7f3e82ecad50;
S_0x5577e0f50590 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x5577e0f4cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x5577e0f50750 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x5577e0f50790 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x5577e0f50fe0_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f512b0_0 .net "data_in", 31 0, L_0x5577e0f6b8b0;  alias, 1 drivers
v0x5577e0f513c0_0 .net "data_out1", 31 0, v0x5577e0f51650_0;  alias, 1 drivers
v0x5577e0f51490_0 .net "data_out2", 31 0, v0x5577e0f51650_32;  alias, 1 drivers
v0x5577e0f51560_0 .net "nrst", 0 0, v0x5577e0f569a0_0;  alias, 1 drivers
v0x5577e0f51650 .array "shreg", 63 0, 31 0;
S_0x5577e0f50a20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x5577e0f50590;
 .timescale 0 0;
v0x5577e0f50c00_0 .var/2s "i", 31 0;
S_0x5577e0f50d00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x5577e0f50590;
 .timescale 0 0;
v0x5577e0f50f00_0 .var/2s "i", 31 0;
S_0x5577e0f52d10 .scope module, "ro" "reorder" 9 98, 10 1 0, S_0x5577e0f2eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /OUTPUT 1 "is_out";
L_0x5577e0f6d720 .functor BUFZ 32, L_0x5577e0f6d1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5577e0f52f70_0 .net *"_ivl_192", 31 0, L_0x5577e0f6d1f0;  1 drivers
v0x5577e0f53070_0 .net *"_ivl_194", 5 0, L_0x5577e0f6d2f0;  1 drivers
v0x5577e0f53150_0 .net *"_ivl_196", 7 0, L_0x5577e0f6d3f0;  1 drivers
L_0x7f3e82ecbfe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53210_0 .net *"_ivl_199", 1 0, L_0x7f3e82ecbfe0;  1 drivers
v0x5577e0f532f0_0 .net *"_ivl_200", 7 0, L_0x5577e0f6d560;  1 drivers
L_0x7f3e82ecc028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53420_0 .net *"_ivl_203", 1 0, L_0x7f3e82ecc028;  1 drivers
L_0x7f3e82ecade0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500 .array "bit_rev", 63 0;
v0x5577e0f53500_0 .net v0x5577e0f53500 0, 5 0, L_0x7f3e82ecade0; 1 drivers
L_0x7f3e82ecae28 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_1 .net v0x5577e0f53500 1, 5 0, L_0x7f3e82ecae28; 1 drivers
L_0x7f3e82ecae70 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_2 .net v0x5577e0f53500 2, 5 0, L_0x7f3e82ecae70; 1 drivers
L_0x7f3e82ecaeb8 .functor BUFT 1, C4<110000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_3 .net v0x5577e0f53500 3, 5 0, L_0x7f3e82ecaeb8; 1 drivers
L_0x7f3e82ecaf00 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_4 .net v0x5577e0f53500 4, 5 0, L_0x7f3e82ecaf00; 1 drivers
L_0x7f3e82ecaf48 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_5 .net v0x5577e0f53500 5, 5 0, L_0x7f3e82ecaf48; 1 drivers
L_0x7f3e82ecaf90 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_6 .net v0x5577e0f53500 6, 5 0, L_0x7f3e82ecaf90; 1 drivers
L_0x7f3e82ecafd8 .functor BUFT 1, C4<111000>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_7 .net v0x5577e0f53500 7, 5 0, L_0x7f3e82ecafd8; 1 drivers
L_0x7f3e82ecb020 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_8 .net v0x5577e0f53500 8, 5 0, L_0x7f3e82ecb020; 1 drivers
L_0x7f3e82ecb068 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_9 .net v0x5577e0f53500 9, 5 0, L_0x7f3e82ecb068; 1 drivers
L_0x7f3e82ecb0b0 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_10 .net v0x5577e0f53500 10, 5 0, L_0x7f3e82ecb0b0; 1 drivers
L_0x7f3e82ecb0f8 .functor BUFT 1, C4<110100>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_11 .net v0x5577e0f53500 11, 5 0, L_0x7f3e82ecb0f8; 1 drivers
L_0x7f3e82ecb140 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_12 .net v0x5577e0f53500 12, 5 0, L_0x7f3e82ecb140; 1 drivers
L_0x7f3e82ecb188 .functor BUFT 1, C4<101100>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_13 .net v0x5577e0f53500 13, 5 0, L_0x7f3e82ecb188; 1 drivers
L_0x7f3e82ecb1d0 .functor BUFT 1, C4<011100>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_14 .net v0x5577e0f53500 14, 5 0, L_0x7f3e82ecb1d0; 1 drivers
L_0x7f3e82ecb218 .functor BUFT 1, C4<111100>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_15 .net v0x5577e0f53500 15, 5 0, L_0x7f3e82ecb218; 1 drivers
L_0x7f3e82ecb260 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_16 .net v0x5577e0f53500 16, 5 0, L_0x7f3e82ecb260; 1 drivers
L_0x7f3e82ecb2a8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_17 .net v0x5577e0f53500 17, 5 0, L_0x7f3e82ecb2a8; 1 drivers
L_0x7f3e82ecb2f0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_18 .net v0x5577e0f53500 18, 5 0, L_0x7f3e82ecb2f0; 1 drivers
L_0x7f3e82ecb338 .functor BUFT 1, C4<110010>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_19 .net v0x5577e0f53500 19, 5 0, L_0x7f3e82ecb338; 1 drivers
L_0x7f3e82ecb380 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_20 .net v0x5577e0f53500 20, 5 0, L_0x7f3e82ecb380; 1 drivers
L_0x7f3e82ecb3c8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_21 .net v0x5577e0f53500 21, 5 0, L_0x7f3e82ecb3c8; 1 drivers
L_0x7f3e82ecb410 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_22 .net v0x5577e0f53500 22, 5 0, L_0x7f3e82ecb410; 1 drivers
L_0x7f3e82ecb458 .functor BUFT 1, C4<111010>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_23 .net v0x5577e0f53500 23, 5 0, L_0x7f3e82ecb458; 1 drivers
L_0x7f3e82ecb4a0 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_24 .net v0x5577e0f53500 24, 5 0, L_0x7f3e82ecb4a0; 1 drivers
L_0x7f3e82ecb4e8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_25 .net v0x5577e0f53500 25, 5 0, L_0x7f3e82ecb4e8; 1 drivers
L_0x7f3e82ecb530 .functor BUFT 1, C4<010110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_26 .net v0x5577e0f53500 26, 5 0, L_0x7f3e82ecb530; 1 drivers
L_0x7f3e82ecb578 .functor BUFT 1, C4<110110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_27 .net v0x5577e0f53500 27, 5 0, L_0x7f3e82ecb578; 1 drivers
L_0x7f3e82ecb5c0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_28 .net v0x5577e0f53500 28, 5 0, L_0x7f3e82ecb5c0; 1 drivers
L_0x7f3e82ecb608 .functor BUFT 1, C4<101110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_29 .net v0x5577e0f53500 29, 5 0, L_0x7f3e82ecb608; 1 drivers
L_0x7f3e82ecb650 .functor BUFT 1, C4<011110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_30 .net v0x5577e0f53500 30, 5 0, L_0x7f3e82ecb650; 1 drivers
L_0x7f3e82ecb698 .functor BUFT 1, C4<111110>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_31 .net v0x5577e0f53500 31, 5 0, L_0x7f3e82ecb698; 1 drivers
L_0x7f3e82ecb6e0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_32 .net v0x5577e0f53500 32, 5 0, L_0x7f3e82ecb6e0; 1 drivers
L_0x7f3e82ecb728 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_33 .net v0x5577e0f53500 33, 5 0, L_0x7f3e82ecb728; 1 drivers
L_0x7f3e82ecb770 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_34 .net v0x5577e0f53500 34, 5 0, L_0x7f3e82ecb770; 1 drivers
L_0x7f3e82ecb7b8 .functor BUFT 1, C4<110001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_35 .net v0x5577e0f53500 35, 5 0, L_0x7f3e82ecb7b8; 1 drivers
L_0x7f3e82ecb800 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_36 .net v0x5577e0f53500 36, 5 0, L_0x7f3e82ecb800; 1 drivers
L_0x7f3e82ecb848 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_37 .net v0x5577e0f53500 37, 5 0, L_0x7f3e82ecb848; 1 drivers
L_0x7f3e82ecb890 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_38 .net v0x5577e0f53500 38, 5 0, L_0x7f3e82ecb890; 1 drivers
L_0x7f3e82ecb8d8 .functor BUFT 1, C4<111001>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_39 .net v0x5577e0f53500 39, 5 0, L_0x7f3e82ecb8d8; 1 drivers
L_0x7f3e82ecb920 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_40 .net v0x5577e0f53500 40, 5 0, L_0x7f3e82ecb920; 1 drivers
L_0x7f3e82ecb968 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_41 .net v0x5577e0f53500 41, 5 0, L_0x7f3e82ecb968; 1 drivers
L_0x7f3e82ecb9b0 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_42 .net v0x5577e0f53500 42, 5 0, L_0x7f3e82ecb9b0; 1 drivers
L_0x7f3e82ecb9f8 .functor BUFT 1, C4<110101>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_43 .net v0x5577e0f53500 43, 5 0, L_0x7f3e82ecb9f8; 1 drivers
L_0x7f3e82ecba40 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_44 .net v0x5577e0f53500 44, 5 0, L_0x7f3e82ecba40; 1 drivers
L_0x7f3e82ecba88 .functor BUFT 1, C4<101101>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_45 .net v0x5577e0f53500 45, 5 0, L_0x7f3e82ecba88; 1 drivers
L_0x7f3e82ecbad0 .functor BUFT 1, C4<011101>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_46 .net v0x5577e0f53500 46, 5 0, L_0x7f3e82ecbad0; 1 drivers
L_0x7f3e82ecbb18 .functor BUFT 1, C4<111101>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_47 .net v0x5577e0f53500 47, 5 0, L_0x7f3e82ecbb18; 1 drivers
L_0x7f3e82ecbb60 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_48 .net v0x5577e0f53500 48, 5 0, L_0x7f3e82ecbb60; 1 drivers
L_0x7f3e82ecbba8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_49 .net v0x5577e0f53500 49, 5 0, L_0x7f3e82ecbba8; 1 drivers
L_0x7f3e82ecbbf0 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_50 .net v0x5577e0f53500 50, 5 0, L_0x7f3e82ecbbf0; 1 drivers
L_0x7f3e82ecbc38 .functor BUFT 1, C4<110011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_51 .net v0x5577e0f53500 51, 5 0, L_0x7f3e82ecbc38; 1 drivers
L_0x7f3e82ecbc80 .functor BUFT 1, C4<001011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_52 .net v0x5577e0f53500 52, 5 0, L_0x7f3e82ecbc80; 1 drivers
L_0x7f3e82ecbcc8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_53 .net v0x5577e0f53500 53, 5 0, L_0x7f3e82ecbcc8; 1 drivers
L_0x7f3e82ecbd10 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_54 .net v0x5577e0f53500 54, 5 0, L_0x7f3e82ecbd10; 1 drivers
L_0x7f3e82ecbd58 .functor BUFT 1, C4<111011>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_55 .net v0x5577e0f53500 55, 5 0, L_0x7f3e82ecbd58; 1 drivers
L_0x7f3e82ecbda0 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_56 .net v0x5577e0f53500 56, 5 0, L_0x7f3e82ecbda0; 1 drivers
L_0x7f3e82ecbde8 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_57 .net v0x5577e0f53500 57, 5 0, L_0x7f3e82ecbde8; 1 drivers
L_0x7f3e82ecbe30 .functor BUFT 1, C4<010111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_58 .net v0x5577e0f53500 58, 5 0, L_0x7f3e82ecbe30; 1 drivers
L_0x7f3e82ecbe78 .functor BUFT 1, C4<110111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_59 .net v0x5577e0f53500 59, 5 0, L_0x7f3e82ecbe78; 1 drivers
L_0x7f3e82ecbec0 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_60 .net v0x5577e0f53500 60, 5 0, L_0x7f3e82ecbec0; 1 drivers
L_0x7f3e82ecbf08 .functor BUFT 1, C4<101111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_61 .net v0x5577e0f53500 61, 5 0, L_0x7f3e82ecbf08; 1 drivers
L_0x7f3e82ecbf50 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_62 .net v0x5577e0f53500 62, 5 0, L_0x7f3e82ecbf50; 1 drivers
L_0x7f3e82ecbf98 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x5577e0f53500_63 .net v0x5577e0f53500 63, 5 0, L_0x7f3e82ecbf98; 1 drivers
v0x5577e0f53fd0_0 .net "clk", 0 0, v0x5577e0f572e0_0;  alias, 1 drivers
v0x5577e0f54070_0 .var "cnt", 5 0;
v0x5577e0f541e0_0 .net "data_in", 31 0, L_0x5577e0f6c1f0;  alias, 1 drivers
v0x5577e0f542a0_0 .net "data_out", 31 0, L_0x5577e0f6d720;  alias, 1 drivers
v0x5577e0f54380_0 .var "is_out", 0 0;
v0x5577e0f54440_0 .net "nrst", 0 0, v0x5577e0f56440_0;  1 drivers
v0x5577e0f54500_0 .var "rden", 0 0;
v0x5577e0f545c0 .array "robuf", 63 0, 31 0;
v0x5577e0f54680_0 .var "wren", 0 0;
L_0x5577e0f6d1f0 .array/port v0x5577e0f545c0, L_0x5577e0f6d560;
L_0x5577e0f6d2f0 .array/port v0x5577e0f53500, L_0x5577e0f6d3f0;
L_0x5577e0f6d3f0 .concat [ 6 2 0 0], v0x5577e0f54070_0, L_0x7f3e82ecbfe0;
L_0x5577e0f6d560 .concat [ 6 2 0 0], L_0x5577e0f6d2f0, L_0x7f3e82ecc028;
    .scope S_0x5577e0f2b470;
T_21 ;
    %wait E_0x5577e0e42450;
    %load/vec4 v0x5577e0f2c1d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %fork t_1, S_0x5577e0f2b870;
    %jmp t_0;
    .scope S_0x5577e0f2b870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f2ba70_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x5577e0f2ba70_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5577e0f2ba70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f2c2c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5577e0f2ba70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5577e0f2ba70_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %end;
    .scope S_0x5577e0f2b470;
t_0 %join;
    %jmp T_21.1;
T_21.0 ;
    %fork t_3, S_0x5577e0f2bb70;
    %jmp t_2;
    .scope S_0x5577e0f2bb70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f2bd70_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x5577e0f2bd70_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v0x5577e0f2bd70_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5577e0f2c2c0, 4;
    %ix/getv/s 3, v0x5577e0f2bd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f2c2c0, 0, 4;
    %load/vec4 v0x5577e0f2bd70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5577e0f2bd70_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
    %end;
    .scope S_0x5577e0f2b470;
t_2 %join;
    %load/vec4 v0x5577e0f2bf40_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f2c2c0, 0, 4;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5577e0f2a570;
T_22 ;
    %wait E_0x5577e0de6f70;
    %load/vec4 v0x5577e0f2aed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f2b050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f2b1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f2b2d0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5577e0f2b130_0;
    %load/vec4 v0x5577e0f2b2d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5577e0f2aba0_0;
    %load/vec4 v0x5577e0f2b1f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f2ae10, 0, 4;
    %load/vec4 v0x5577e0f2acb0_0;
    %load/vec4 v0x5577e0f2b1f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f2ae10, 0, 4;
    %load/vec4 v0x5577e0f2b1f0_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f2b1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f2b2d0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x5577e0f2b1f0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5577e0f2b1f0_0, 0;
T_22.5 ;
T_22.2 ;
    %load/vec4 v0x5577e0f2af90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x5577e0f2b050_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f2b050_0, 0;
T_22.6 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5577e0ee9060;
T_23 ;
    %wait E_0x5577e0e42450;
    %load/vec4 v0x5577e0f2d6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f2d750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f2d890_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f2cf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f2d5f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5577e0f2cf30_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f2d890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f2d5f0_0, 0;
T_23.2 ;
    %load/vec4 v0x5577e0f2d890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f2d750_0, 0;
T_23.4 ;
    %load/vec4 v0x5577e0f2cf30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f2cf30_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5577e0ef2340;
T_24 ;
    %vpi_call/w 3 16 "$readmemb", "roter1.txt", v0x5577e0f2ea00 {0 0 0};
    %vpi_call/w 3 17 "$readmemb", "bit_rev.txt", v0x5577e0f2e270 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x5577e0ef2340;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577e0f2e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577e0f2e8c0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5577e0f2e3d0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5577e0f2e100_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577e0f2e960_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5577e0f2e4b0_0, 0, 5;
    %vpi_call/w 3 36 "$readmemb", "stage5.txt", v0x5577e0f2e590 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577e0f2e8c0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5577e0ef2340;
T_26 ;
    %delay 5, 0;
    %load/vec4 v0x5577e0f2e330_0;
    %inv;
    %store/vec4 v0x5577e0f2e330_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5577e0ef2340;
T_27 ;
    %wait E_0x5577e0e42450;
    %load/vec4 v0x5577e0f2e8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f2e100_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f2e3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f2e960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5577e0f2e4b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5577e0f2e820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f2e960_0, 0;
T_27.2 ;
    %load/vec4 v0x5577e0f2e960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %vpi_call/w 3 53 "$display", "%b", v0x5577e0f2e710_0 {0 0 0};
    %load/vec4 v0x5577e0f2e3d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f2e3d0_0, 0;
    %load/vec4 v0x5577e0f2e3d0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %vpi_call/w 3 56 "$finish" {0 0 0};
T_27.6 ;
T_27.4 ;
    %load/vec4 v0x5577e0f2e100_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_27.8, 5;
    %load/vec4 v0x5577e0f2e100_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f2e100_0, 0;
T_27.8 ;
    %load/vec4 v0x5577e0f2e4b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5577e0f2e4b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5577e0f32630;
T_28 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f333c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_28.0, 4;
    %fork t_5, S_0x5577e0f32a60;
    %jmp t_4;
    .scope S_0x5577e0f32a60;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f32c60_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x5577e0f32c60_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5577e0f32c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f334b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5577e0f32c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5577e0f32c60_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %end;
    .scope S_0x5577e0f32630;
t_4 %join;
    %jmp T_28.1;
T_28.0 ;
    %fork t_7, S_0x5577e0f32d60;
    %jmp t_6;
    .scope S_0x5577e0f32d60;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f32f60_0, 0, 32;
T_28.4 ;
    %load/vec4 v0x5577e0f32f60_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_28.5, 5;
    %load/vec4 v0x5577e0f32f60_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5577e0f334b0, 4;
    %ix/getv/s 3, v0x5577e0f32f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f334b0, 0, 4;
    %load/vec4 v0x5577e0f32f60_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5577e0f32f60_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %end;
    .scope S_0x5577e0f32630;
t_6 %join;
    %load/vec4 v0x5577e0f33130_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f334b0, 0, 4;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5577e0f31680;
T_29 ;
    %wait E_0x5577e0f31930;
    %load/vec4 v0x5577e0f32050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f321d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f32370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f32450_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5577e0f322b0_0;
    %load/vec4 v0x5577e0f32450_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5577e0f31cf0_0;
    %load/vec4 v0x5577e0f32370_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f31f90, 0, 4;
    %load/vec4 v0x5577e0f31e00_0;
    %load/vec4 v0x5577e0f32370_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f31f90, 0, 4;
    %load/vec4 v0x5577e0f32370_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_29.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f32370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f32450_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x5577e0f32370_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5577e0f32370_0, 0;
T_29.5 ;
T_29.2 ;
    %load/vec4 v0x5577e0f32110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x5577e0f321d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f321d0_0, 0;
T_29.6 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5577e0f2ecc0;
T_30 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f348a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f34940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f34a80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f34120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f347e0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5577e0f34120_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f34a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f347e0_0, 0;
T_30.2 ;
    %load/vec4 v0x5577e0f34a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f34940_0, 0;
T_30.4 ;
    %load/vec4 v0x5577e0f34120_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f34120_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5577e0f385e0;
T_31 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f392d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %fork t_9, S_0x5577e0f389f0;
    %jmp t_8;
    .scope S_0x5577e0f389f0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f38bd0_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x5577e0f38bd0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5577e0f38bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f393c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5577e0f38bd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5577e0f38bd0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %end;
    .scope S_0x5577e0f385e0;
t_8 %join;
    %jmp T_31.1;
T_31.0 ;
    %fork t_11, S_0x5577e0f38cd0;
    %jmp t_10;
    .scope S_0x5577e0f38cd0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f38ed0_0, 0, 32;
T_31.4 ;
    %load/vec4 v0x5577e0f38ed0_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_31.5, 5;
    %load/vec4 v0x5577e0f38ed0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5577e0f393c0, 4;
    %ix/getv/s 3, v0x5577e0f38ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f393c0, 0, 4;
    %load/vec4 v0x5577e0f38ed0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5577e0f38ed0_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %end;
    .scope S_0x5577e0f385e0;
t_10 %join;
    %load/vec4 v0x5577e0f39070_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f393c0, 0, 4;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5577e0f37610;
T_32 ;
    %wait E_0x5577e0f37900;
    %load/vec4 v0x5577e0f38000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f38180_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f38320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f38400_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5577e0f38260_0;
    %load/vec4 v0x5577e0f38400_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5577e0f37ca0_0;
    %load/vec4 v0x5577e0f38320_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f37f40, 0, 4;
    %load/vec4 v0x5577e0f37db0_0;
    %load/vec4 v0x5577e0f38320_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f37f40, 0, 4;
    %load/vec4 v0x5577e0f38320_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_32.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f38320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f38400_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x5577e0f38320_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5577e0f38320_0, 0;
T_32.5 ;
T_32.2 ;
    %load/vec4 v0x5577e0f380c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x5577e0f38180_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f38180_0, 0;
T_32.6 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5577e0f34be0;
T_33 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f3a810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f3a8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f3a9f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f39fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f3a6c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5577e0f39fe0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f3a6c0_0, 0;
T_33.2 ;
    %load/vec4 v0x5577e0f3a9f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f3a8b0_0, 0;
T_33.4 ;
    %load/vec4 v0x5577e0f39fe0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f39fe0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5577e0f3e520;
T_34 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f3f2e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %fork t_13, S_0x5577e0f3e9b0;
    %jmp t_12;
    .scope S_0x5577e0f3e9b0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f3eb90_0, 0, 32;
T_34.2 ;
    %load/vec4 v0x5577e0f3eb90_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5577e0f3eb90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f3f3d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5577e0f3eb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5577e0f3eb90_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %end;
    .scope S_0x5577e0f3e520;
t_12 %join;
    %jmp T_34.1;
T_34.0 ;
    %fork t_15, S_0x5577e0f3ec90;
    %jmp t_14;
    .scope S_0x5577e0f3ec90;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f3ee90_0, 0, 32;
T_34.4 ;
    %load/vec4 v0x5577e0f3ee90_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_34.5, 5;
    %load/vec4 v0x5577e0f3ee90_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5577e0f3f3d0, 4;
    %ix/getv/s 3, v0x5577e0f3ee90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f3f3d0, 0, 4;
    %load/vec4 v0x5577e0f3ee90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5577e0f3ee90_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %end;
    .scope S_0x5577e0f3e520;
t_14 %join;
    %load/vec4 v0x5577e0f3f030_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f3f3d0, 0, 4;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5577e0f3d550;
T_35 ;
    %wait E_0x5577e0f3d840;
    %load/vec4 v0x5577e0f3df40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f3e0c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f3e260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f3e340_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5577e0f3e1a0_0;
    %load/vec4 v0x5577e0f3e340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x5577e0f3dbe0_0;
    %load/vec4 v0x5577e0f3e260_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f3de80, 0, 4;
    %load/vec4 v0x5577e0f3dcf0_0;
    %load/vec4 v0x5577e0f3e260_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f3de80, 0, 4;
    %load/vec4 v0x5577e0f3e260_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_35.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f3e260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f3e340_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x5577e0f3e260_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5577e0f3e260_0, 0;
T_35.5 ;
T_35.2 ;
    %load/vec4 v0x5577e0f3e000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x5577e0f3e0c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f3e0c0_0, 0;
T_35.6 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5577e0f3ab10;
T_36 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f408a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f40940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f40a80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f40100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f407e0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5577e0f40100_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f40a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f407e0_0, 0;
T_36.2 ;
    %load/vec4 v0x5577e0f40a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f40940_0, 0;
T_36.4 ;
    %load/vec4 v0x5577e0f40100_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f40100_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5577e0f44590;
T_37 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f45350_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_37.0, 4;
    %fork t_17, S_0x5577e0f44a20;
    %jmp t_16;
    .scope S_0x5577e0f44a20;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f44c00_0, 0, 32;
T_37.2 ;
    %load/vec4 v0x5577e0f44c00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_37.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5577e0f44c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f45440, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5577e0f44c00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5577e0f44c00_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
    %end;
    .scope S_0x5577e0f44590;
t_16 %join;
    %jmp T_37.1;
T_37.0 ;
    %fork t_19, S_0x5577e0f44d00;
    %jmp t_18;
    .scope S_0x5577e0f44d00;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f44f00_0, 0, 32;
T_37.4 ;
    %load/vec4 v0x5577e0f44f00_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_37.5, 5;
    %load/vec4 v0x5577e0f44f00_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5577e0f45440, 4;
    %ix/getv/s 3, v0x5577e0f44f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f45440, 0, 4;
    %load/vec4 v0x5577e0f44f00_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5577e0f44f00_0, 0, 32;
    %jmp T_37.4;
T_37.5 ;
    %end;
    .scope S_0x5577e0f44590;
t_18 %join;
    %load/vec4 v0x5577e0f450a0_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f45440, 0, 4;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5577e0f435c0;
T_38 ;
    %wait E_0x5577e0f438b0;
    %load/vec4 v0x5577e0f43fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f44130_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f443b0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5577e0f44210_0;
    %load/vec4 v0x5577e0f443b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x5577e0f43c50_0;
    %load/vec4 v0x5577e0f442d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f43ef0, 0, 4;
    %load/vec4 v0x5577e0f43d60_0;
    %load/vec4 v0x5577e0f442d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f43ef0, 0, 4;
    %load/vec4 v0x5577e0f442d0_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f442d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f443b0_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x5577e0f442d0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5577e0f442d0_0, 0;
T_38.5 ;
T_38.2 ;
    %load/vec4 v0x5577e0f44070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x5577e0f44130_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f44130_0, 0;
T_38.6 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5577e0f40ba0;
T_39 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f46800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f468a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f469e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f46060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f46740_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5577e0f46060_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f469e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f46740_0, 0;
T_39.2 ;
    %load/vec4 v0x5577e0f469e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f468a0_0, 0;
T_39.4 ;
    %load/vec4 v0x5577e0f46060_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f46060_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5577e0f4a5a0;
T_40 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f4b360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.0, 4;
    %fork t_21, S_0x5577e0f4aa30;
    %jmp t_20;
    .scope S_0x5577e0f4aa30;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f4ac10_0, 0, 32;
T_40.2 ;
    %load/vec4 v0x5577e0f4ac10_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_40.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5577e0f4ac10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f4b450, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5577e0f4ac10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5577e0f4ac10_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %end;
    .scope S_0x5577e0f4a5a0;
t_20 %join;
    %jmp T_40.1;
T_40.0 ;
    %fork t_23, S_0x5577e0f4ad10;
    %jmp t_22;
    .scope S_0x5577e0f4ad10;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f4af10_0, 0, 32;
T_40.4 ;
    %load/vec4 v0x5577e0f4af10_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_40.5, 5;
    %load/vec4 v0x5577e0f4af10_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5577e0f4b450, 4;
    %ix/getv/s 3, v0x5577e0f4af10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f4b450, 0, 4;
    %load/vec4 v0x5577e0f4af10_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5577e0f4af10_0, 0, 32;
    %jmp T_40.4;
T_40.5 ;
    %end;
    .scope S_0x5577e0f4a5a0;
t_22 %join;
    %load/vec4 v0x5577e0f4b0b0_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f4b450, 0, 4;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5577e0f49600;
T_41 ;
    %wait E_0x5577e0f498f0;
    %load/vec4 v0x5577e0f49fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f4a140_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f4a2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f4a3c0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5577e0f4a220_0;
    %load/vec4 v0x5577e0f4a3c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x5577e0f49c90_0;
    %load/vec4 v0x5577e0f4a2e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f49f00, 0, 4;
    %load/vec4 v0x5577e0f49da0_0;
    %load/vec4 v0x5577e0f4a2e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f49f00, 0, 4;
    %load/vec4 v0x5577e0f4a2e0_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f4a2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f4a3c0_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x5577e0f4a2e0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5577e0f4a2e0_0, 0;
T_41.5 ;
T_41.2 ;
    %load/vec4 v0x5577e0f4a080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x5577e0f4a140_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f4a140_0, 0;
T_41.6 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5577e0f46b00;
T_42 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f4c810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f4c8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f4c9f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f4c070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f4c750_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5577e0f4c070_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f4c9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f4c750_0, 0;
T_42.2 ;
    %load/vec4 v0x5577e0f4c9f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f4c8b0_0, 0;
T_42.4 ;
    %load/vec4 v0x5577e0f4c070_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f4c070_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5577e0f50590;
T_43 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f51560_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_43.0, 4;
    %fork t_25, S_0x5577e0f50a20;
    %jmp t_24;
    .scope S_0x5577e0f50a20;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f50c00_0, 0, 32;
T_43.2 ;
    %load/vec4 v0x5577e0f50c00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_43.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5577e0f50c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f51650, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5577e0f50c00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5577e0f50c00_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %end;
    .scope S_0x5577e0f50590;
t_24 %join;
    %jmp T_43.1;
T_43.0 ;
    %fork t_27, S_0x5577e0f50d00;
    %jmp t_26;
    .scope S_0x5577e0f50d00;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577e0f50f00_0, 0, 32;
T_43.4 ;
    %load/vec4 v0x5577e0f50f00_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_43.5, 5;
    %load/vec4 v0x5577e0f50f00_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5577e0f51650, 4;
    %ix/getv/s 3, v0x5577e0f50f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f51650, 0, 4;
    %load/vec4 v0x5577e0f50f00_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5577e0f50f00_0, 0, 32;
    %jmp T_43.4;
T_43.5 ;
    %end;
    .scope S_0x5577e0f50590;
t_26 %join;
    %load/vec4 v0x5577e0f512b0_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f51650, 0, 4;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5577e0f4f5c0;
T_44 ;
    %wait E_0x5577e0f4f8b0;
    %load/vec4 v0x5577e0f4ffb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f50130_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f502d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f503b0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5577e0f50210_0;
    %load/vec4 v0x5577e0f503b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x5577e0f4fc50_0;
    %load/vec4 v0x5577e0f502d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f4fef0, 0, 4;
    %load/vec4 v0x5577e0f4fd60_0;
    %load/vec4 v0x5577e0f502d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f4fef0, 0, 4;
    %load/vec4 v0x5577e0f502d0_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_44.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f502d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f503b0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x5577e0f502d0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5577e0f502d0_0, 0;
T_44.5 ;
T_44.2 ;
    %load/vec4 v0x5577e0f50070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %load/vec4 v0x5577e0f50130_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f50130_0, 0;
T_44.6 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5577e0f4cb10;
T_45 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f52a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f52ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f52bf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f52270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f52950_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5577e0f52270_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f52bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f52950_0, 0;
T_45.2 ;
    %load/vec4 v0x5577e0f52bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f52ab0_0, 0;
T_45.4 ;
    %load/vec4 v0x5577e0f52270_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f52270_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5577e0f52d10;
T_46 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f54440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f54500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f54680_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f54070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f54380_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5577e0f54070_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_46.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f54680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f54380_0, 0;
T_46.2 ;
    %load/vec4 v0x5577e0f54680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f54500_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f54500_0, 0;
    %load/vec4 v0x5577e0f541e0_0;
    %load/vec4 v0x5577e0f54070_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577e0f545c0, 0, 4;
T_46.5 ;
    %load/vec4 v0x5577e0f54070_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f54070_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5577e0f2eac0;
T_47 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f563a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5577e0f55580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577e0f554a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5577e0f553c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5577e0f552e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f55220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f56720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f567c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f56860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f56900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f569a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577e0f56440_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5577e0f55f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f56720_0, 0;
T_47.2 ;
    %load/vec4 v0x5577e0f55fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f567c0_0, 0;
T_47.4 ;
    %load/vec4 v0x5577e0f56060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f56860_0, 0;
T_47.6 ;
    %load/vec4 v0x5577e0f56130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f56900_0, 0;
T_47.8 ;
    %load/vec4 v0x5577e0f56200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f569a0_0, 0;
T_47.10 ;
    %load/vec4 v0x5577e0f562d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577e0f56440_0, 0;
T_47.12 ;
    %load/vec4 v0x5577e0f56720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.14, 8;
    %load/vec4 v0x5577e0f55220_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x5577e0f55220_0, 0;
T_47.14 ;
    %load/vec4 v0x5577e0f567c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.16, 8;
    %load/vec4 v0x5577e0f552e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5577e0f552e0_0, 0;
T_47.16 ;
    %load/vec4 v0x5577e0f56860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.18, 8;
    %load/vec4 v0x5577e0f553c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5577e0f553c0_0, 0;
T_47.18 ;
    %load/vec4 v0x5577e0f56900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.20, 8;
    %load/vec4 v0x5577e0f554a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5577e0f554a0_0, 0;
T_47.20 ;
    %load/vec4 v0x5577e0f569a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.22, 8;
    %load/vec4 v0x5577e0f55580_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5577e0f55580_0, 0;
T_47.22 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5577e0ef3600;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577e0f572e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577e0f577d0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5577e0f57380_0, 0, 6;
    %vpi_call/w 8 24 "$readmemb", "input.txt", v0x5577e0f57460 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577e0f577d0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x5577e0ef3600;
T_49 ;
    %delay 5, 0;
    %load/vec4 v0x5577e0f572e0_0;
    %inv;
    %store/vec4 v0x5577e0f572e0_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5577e0ef3600;
T_50 ;
    %wait E_0x5577e0f20440;
    %load/vec4 v0x5577e0f577d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577e0f57200_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5577e0f57730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %vpi_call/w 8 36 "$display", "%b", v0x5577e0f57670_0 {0 0 0};
    %load/vec4 v0x5577e0f57380_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f57380_0, 0;
    %load/vec4 v0x5577e0f57380_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_50.4, 4;
    %vpi_call/w 8 39 "$finish" {0 0 0};
T_50.4 ;
T_50.2 ;
    %load/vec4 v0x5577e0f57200_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_50.6, 5;
    %load/vec4 v0x5577e0f57200_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5577e0f57200_0, 0;
T_50.6 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "/home/meltpoint/verirunner/testcase/FFT/FFT_unit_sim.sv";
    "/home/meltpoint/verirunner/testcase/FFT/FFT_unit.sv";
    "/home/meltpoint/verirunner/testcase/FFT/butt2.sv";
    "/home/meltpoint/verirunner/testcase/FFT/FIFO.sv";
    "/home/meltpoint/verirunner/testcase/FFT/shift_reg.sv";
    "/home/meltpoint/verirunner/testcase/FFT/top_sim.sv";
    "/home/meltpoint/verirunner/testcase/FFT/top.sv";
    "/home/meltpoint/verirunner/testcase/FFT/reoder.sv";
