Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 106ce465dd5b46daab3058860a8518b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_rcvr_sctb_top_behav xil_defaultlib.uart_rcvr_sctb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/clk_gen.sv:17]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/clk_gen.sv:19]
WARNING: [VRFC 10-3823] variable 'data' might have multiple concurrent drivers [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/sh_reg.sv:31]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 17, File C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/clk_gen.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 19, File C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/clk_gen.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/clk_gen.sv" Line 12. Module clk_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/clk_gen.sv" Line 12. Module clk_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.counter(MAX_VAL=9)
Compiling module xil_defaultlib.counter(MAX_VAL=8)
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.rate_enb(RATE_HZ=9600)
Compiling module xil_defaultlib.rate_enb(RATE_HZ=153600)
Compiling module xil_defaultlib.sh_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.uart_rcvr
Compiling module xil_defaultlib.uart_rcvr_sctb_default
Compiling module xil_defaultlib.uart_rcvr_sctb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_rcvr_sctb_top_behav
