Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Sep  4 18:35:27 2023
| Host         : jj-Inspiron-5558 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file hello_world_timing_summary_postroute_physopted.rpt -pb hello_world_timing_summary_postroute_physopted.pb -rpx hello_world_timing_summary_postroute_physopted.rpx
| Design       : hello_world
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal              32          
SYNTH-10   Warning   Wide multiplier                                         4           
SYNTH-15   Warning   Byte wide write enable not inferred                     32          
TIMING-16  Warning   Large setup violation                                   1000        
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.531   -25350.148                   1445                 3446        0.046        0.000                      0                 3446        2.633        0.000                       0                  1007  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clock                  {0.000 5.000}      10.000          100.000         
  clk_35Mhz_clk_wiz_0  {0.000 14.286}     28.571          35.000          
  clkfbout_clk_wiz_0   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_35Mhz_clk_wiz_0      -19.531   -25350.148                   1445                 3446        0.046        0.000                      0                 3446       13.036        0.000                       0                  1003  
  clkfbout_clk_wiz_0                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_35Mhz_clk_wiz_0                       
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk_35Mhz_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_35Mhz_clk_wiz_0
  To Clock:  clk_35Mhz_clk_wiz_0

Setup :         1445  Failing Endpoints,  Worst Slack      -19.531ns,  Total Violation   -25350.148ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.531ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs3_data_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_3_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.313ns  (logic 22.648ns (47.868%)  route 24.665ns (52.132%))
  Logic Levels:           62  (CARRY4=34 DSP48E1=2 LUT2=1 LUT3=3 LUT4=7 LUT5=6 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 26.838 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.154    -3.820    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.544    -2.180    riscv_steel_core_instance/clk_35Mhz
    SLICE_X46Y67         FDRE                                         r  riscv_steel_core_instance/rs3_data_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.478    -1.702 r  riscv_steel_core_instance/rs3_data_stage3_reg[10]/Q
                         net (fo=8, routed)           0.682    -1.020    riscv_steel_core_instance/rs3_data_stage3[10]
    SLICE_X35Y66         LUT4 (Prop_lut4_I3_O)        0.296    -0.724 r  riscv_steel_core_instance/rd2_data_delay[15]_i_32/O
                         net (fo=1, routed)           0.356    -0.368    riscv_steel_core_instance/mux1[10]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.139 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.139    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.253 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.253    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.367 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.367    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.481 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.481    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.703 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.679     1.382    riscv_steel_core_instance/mux110[25]
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.681 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.376     2.057    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.181 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.025    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.575 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=20, routed)          0.988     4.563    riscv_steel_core_instance/modsub_correction21
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.687 r  riscv_steel_core_instance/mult__1_i_40/O
                         net (fo=1, routed)           0.527     5.214    riscv_steel_core_instance/mult__1_i_40_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.610 r  riscv_steel_core_instance/mult__1_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.610    riscv_steel_core_instance/mult__1_i_21_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.727 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.727    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.946 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.461    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     6.756 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.171    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.207 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.209    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.727 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651    13.379    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.503 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.503    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.083 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809    14.892    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.194 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.194    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.618 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951    16.568    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303    16.871 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523    17.395    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.780 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.780    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.114 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618    18.731    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    19.640 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    20.218    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    20.524 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.524    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.925 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    21.461    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    21.760 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    22.128    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    22.692 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.099    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    23.893 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.269    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    24.579 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.214    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.740 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    26.601    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    26.725 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    27.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    27.432 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    27.432    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.965    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.082 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.082    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.199 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.199    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.316 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.316    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.433 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    28.433    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.550 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    28.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.676    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.915 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    29.757    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.058 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.058    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.459 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    31.519    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    31.643 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.176    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.683 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    32.683    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.797    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.110 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    33.896    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.202 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.202    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.735 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    34.735    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.852 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    36.151    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    36.275 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    36.618    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.742 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    36.742    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    36.959 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    37.590    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    37.889 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    38.674    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    38.798 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.863    39.662    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    40.058 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    40.806    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    40.930 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    41.484    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    41.608 r  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.590    42.198    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124    42.322 r  riscv_steel_core_instance/csr_file_instance/program_counter[15]_i_3/O
                         net (fo=1, routed)           0.162    42.484    riscv_steel_core_instance/csr_file_instance/program_counter[15]_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I5_O)        0.124    42.608 r  riscv_steel_core_instance/csr_file_instance/program_counter[15]_i_2/O
                         net (fo=12, routed)          0.650    43.258    riscv_steel_core_instance/csr_file_instance/next_program_counter[15]
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    43.382 r  riscv_steel_core_instance/csr_file_instance/ram_reg_2_0_6_i_2/O
                         net (fo=8, routed)           1.751    45.133    dual_port_ram_instance/ram_reg_3_0_7_2[13]
    RAMB36_X2Y8          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    25.249    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.340 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.498    26.838    dual_port_ram_instance/clk_35Mhz
    RAMB36_X2Y8          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_2/CLKBWRCLK
                         clock pessimism             -0.492    26.345    
                         clock uncertainty           -0.178    26.168    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    25.602    dual_port_ram_instance/ram_reg_3_0_2
  -------------------------------------------------------------------
                         required time                         25.602    
                         arrival time                         -45.133    
  -------------------------------------------------------------------
                         slack                                -19.531    

Slack (VIOLATED) :        -19.522ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs3_data_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_3_0_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.281ns  (logic 22.648ns (47.901%)  route 24.633ns (52.099%))
  Logic Levels:           62  (CARRY4=34 DSP48E1=2 LUT2=1 LUT3=3 LUT4=7 LUT5=6 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 26.807 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.154    -3.820    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.544    -2.180    riscv_steel_core_instance/clk_35Mhz
    SLICE_X46Y67         FDRE                                         r  riscv_steel_core_instance/rs3_data_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.478    -1.702 r  riscv_steel_core_instance/rs3_data_stage3_reg[10]/Q
                         net (fo=8, routed)           0.682    -1.020    riscv_steel_core_instance/rs3_data_stage3[10]
    SLICE_X35Y66         LUT4 (Prop_lut4_I3_O)        0.296    -0.724 r  riscv_steel_core_instance/rd2_data_delay[15]_i_32/O
                         net (fo=1, routed)           0.356    -0.368    riscv_steel_core_instance/mux1[10]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.139 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.139    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.253 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.253    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.367 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.367    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.481 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.481    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.703 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.679     1.382    riscv_steel_core_instance/mux110[25]
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.681 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.376     2.057    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.181 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.025    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.575 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=20, routed)          0.988     4.563    riscv_steel_core_instance/modsub_correction21
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.687 r  riscv_steel_core_instance/mult__1_i_40/O
                         net (fo=1, routed)           0.527     5.214    riscv_steel_core_instance/mult__1_i_40_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.610 r  riscv_steel_core_instance/mult__1_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.610    riscv_steel_core_instance/mult__1_i_21_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.727 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.727    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.946 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.461    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     6.756 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.171    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.207 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.209    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.727 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651    13.379    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.503 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.503    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.083 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809    14.892    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.194 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.194    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.618 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951    16.568    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303    16.871 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523    17.395    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.780 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.780    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.114 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618    18.731    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    19.640 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    20.218    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    20.524 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.524    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.925 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    21.461    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    21.760 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    22.128    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    22.692 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.099    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    23.893 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.269    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    24.579 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.214    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.740 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    26.601    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    26.725 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    27.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    27.432 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    27.432    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.965    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.082 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.082    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.199 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.199    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.316 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.316    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.433 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    28.433    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.550 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    28.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.676    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.915 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    29.757    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.058 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.058    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.459 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    31.519    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    31.643 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.176    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.683 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    32.683    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.797    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.110 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    33.896    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.202 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.202    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.735 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    34.735    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.852 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    36.151    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    36.275 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    36.618    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.742 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    36.742    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    36.959 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    37.590    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    37.889 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    38.674    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    38.798 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.863    39.662    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    40.058 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    40.806    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    40.930 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    41.484    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    41.608 r  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.625    42.233    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.124    42.357 r  riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_3/O
                         net (fo=3, routed)           0.289    42.646    riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_3_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    42.770 r  riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_2/O
                         net (fo=7, routed)           1.337    44.107    riscv_steel_core_instance/csr_file_instance/next_program_counter[4]
    SLICE_X15Y64         LUT4 (Prop_lut4_I1_O)        0.124    44.231 r  riscv_steel_core_instance/csr_file_instance/ram_reg_3_0_6_i_20/O
                         net (fo=2, routed)           0.870    45.101    dual_port_ram_instance/port0_address[0]
    RAMB36_X0Y14         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    25.249    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.340 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.467    26.807    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y14         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_6/CLKBWRCLK
                         clock pessimism             -0.484    26.323    
                         clock uncertainty           -0.178    26.145    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    25.579    dual_port_ram_instance/ram_reg_3_0_6
  -------------------------------------------------------------------
                         required time                         25.579    
                         arrival time                         -45.101    
  -------------------------------------------------------------------
                         slack                                -19.522    

Slack (VIOLATED) :        -19.520ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_2_0_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.291ns  (logic 22.560ns (47.705%)  route 24.731ns (52.295%))
  Logic Levels:           64  (CARRY4=39 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 26.815 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.154    -3.820    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.540    -2.184    riscv_steel_core_instance/clk_35Mhz
    SLICE_X32Y68         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=125, routed)         1.091    -0.637    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.124    -0.513 r  riscv_steel_core_instance/mult__1_i_38/O
                         net (fo=1, routed)           0.000    -0.513    riscv_steel_core_instance/mult__1_i_38_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.133 r  riscv_steel_core_instance/mult__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    -0.133    riscv_steel_core_instance/mult__1_i_20_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.106 f  riscv_steel_core_instance/mult__1_i_18/O[2]
                         net (fo=6, routed)           0.948     1.054    riscv_steel_core_instance/a110[15]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.301     1.355 f  riscv_steel_core_instance/mult_i_129/O
                         net (fo=4, routed)           0.799     2.154    riscv_steel_core_instance/mult_i_129_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.278 r  riscv_steel_core_instance/mult_i_170/O
                         net (fo=1, routed)           0.662     2.941    riscv_steel_core_instance/mult_i_170_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.337 r  riscv_steel_core_instance/mult_i_142/CO[3]
                         net (fo=1, routed)           0.000     3.337    riscv_steel_core_instance/mult_i_142_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.454 r  riscv_steel_core_instance/mult_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.454    riscv_steel_core_instance/mult_i_131_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.571 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=20, routed)          0.988     4.559    riscv_steel_core_instance/modsub_correction21
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.683 r  riscv_steel_core_instance/mult__1_i_40/O
                         net (fo=1, routed)           0.527     5.210    riscv_steel_core_instance/mult__1_i_40_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.606 r  riscv_steel_core_instance/mult__1_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.606    riscv_steel_core_instance/mult__1_i_21_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.723 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.723    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.942 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.457    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     6.752 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.167    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.203 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.205    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.723 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651    13.375    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.499 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.499    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.079 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809    14.888    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.190 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.190    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.614 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951    16.564    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303    16.867 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523    17.391    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.776 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.776    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.110 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618    18.727    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    19.636 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    20.215    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    20.521 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.521    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.922 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.922    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.144 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    21.457    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    21.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    22.124    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    22.688 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    23.889 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.265    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    24.575 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.210    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.736 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    26.597    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    26.721 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    27.304    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    27.428 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    27.428    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.961    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.078 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.078    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.195 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.195    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.312 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.312    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.429 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    28.429    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.546 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    28.555    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.672 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.672    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.911 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    29.753    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.054 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.054    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.455 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    31.515    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    31.639 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.172    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.679 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    32.679    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.793 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.793    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.106 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    33.892    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.198 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.198    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.731 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    34.731    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.848 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    36.082    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    36.206 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    36.857    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    36.981 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    37.874    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    37.998 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    37.998    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.530 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.530    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.644    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.767    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.881 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.881    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.995 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.995    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.109 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.109    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    39.344 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    39.714    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    40.013 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    41.078    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    41.202 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    42.065    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    42.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         1.000    43.188    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y62         LUT5 (Prop_lut5_I4_O)        0.124    43.312 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_2_0_4_i_8/O
                         net (fo=10, routed)          1.794    45.107    dual_port_ram_instance/ram_reg_2_0_4_0[7]
    RAMB36_X2Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    25.249    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.340 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.475    26.815    dual_port_ram_instance/clk_35Mhz
    RAMB36_X2Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_7/CLKARDCLK
                         clock pessimism             -0.484    26.331    
                         clock uncertainty           -0.178    26.153    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.587    dual_port_ram_instance/ram_reg_2_0_7
  -------------------------------------------------------------------
                         required time                         25.587    
                         arrival time                         -45.107    
  -------------------------------------------------------------------
                         slack                                -19.520    

Slack (VIOLATED) :        -19.509ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs3_data_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_3_0_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.280ns  (logic 22.648ns (47.902%)  route 24.632ns (52.098%))
  Logic Levels:           62  (CARRY4=34 DSP48E1=2 LUT2=1 LUT3=3 LUT4=7 LUT5=6 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 26.819 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.154    -3.820    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.544    -2.180    riscv_steel_core_instance/clk_35Mhz
    SLICE_X46Y67         FDRE                                         r  riscv_steel_core_instance/rs3_data_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.478    -1.702 r  riscv_steel_core_instance/rs3_data_stage3_reg[10]/Q
                         net (fo=8, routed)           0.682    -1.020    riscv_steel_core_instance/rs3_data_stage3[10]
    SLICE_X35Y66         LUT4 (Prop_lut4_I3_O)        0.296    -0.724 r  riscv_steel_core_instance/rd2_data_delay[15]_i_32/O
                         net (fo=1, routed)           0.356    -0.368    riscv_steel_core_instance/mux1[10]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.139 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.139    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.253 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.253    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.367 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.367    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.481 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.481    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.703 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.679     1.382    riscv_steel_core_instance/mux110[25]
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.681 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.376     2.057    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.181 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.025    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.575 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=20, routed)          0.988     4.563    riscv_steel_core_instance/modsub_correction21
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.687 r  riscv_steel_core_instance/mult__1_i_40/O
                         net (fo=1, routed)           0.527     5.214    riscv_steel_core_instance/mult__1_i_40_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.610 r  riscv_steel_core_instance/mult__1_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.610    riscv_steel_core_instance/mult__1_i_21_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.727 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.727    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.946 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.461    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     6.756 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.171    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.207 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.209    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.727 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651    13.379    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.503 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.503    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.083 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809    14.892    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.194 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.194    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.618 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951    16.568    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303    16.871 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523    17.395    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.780 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.780    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.114 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618    18.731    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    19.640 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    20.218    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    20.524 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.524    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.925 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    21.461    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    21.760 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    22.128    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    22.692 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.099    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    23.893 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.269    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    24.579 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.214    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.740 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    26.601    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    26.725 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    27.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    27.432 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    27.432    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.965    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.082 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.082    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.199 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.199    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.316 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.316    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.433 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    28.433    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.550 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    28.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.676    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.915 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    29.757    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.058 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.058    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.459 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    31.519    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    31.643 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.176    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.683 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    32.683    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.797    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.110 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    33.896    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.202 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.202    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.735 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    34.735    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.852 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    36.151    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    36.275 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    36.618    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.742 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    36.742    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    36.959 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    37.590    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    37.889 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    38.674    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    38.798 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.863    39.662    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    40.058 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    40.806    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    40.930 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    41.484    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    41.608 r  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.625    42.233    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.124    42.357 r  riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_3/O
                         net (fo=3, routed)           0.289    42.646    riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_3_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    42.770 r  riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_2/O
                         net (fo=7, routed)           1.337    44.107    riscv_steel_core_instance/csr_file_instance/next_program_counter[4]
    SLICE_X15Y64         LUT4 (Prop_lut4_I1_O)        0.124    44.231 r  riscv_steel_core_instance/csr_file_instance/ram_reg_3_0_6_i_20/O
                         net (fo=2, routed)           0.869    45.100    dual_port_ram_instance/port0_address[0]
    RAMB36_X0Y11         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    25.249    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.340 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.479    26.819    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y11         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0_7/CLKBWRCLK
                         clock pessimism             -0.484    26.335    
                         clock uncertainty           -0.178    26.157    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    25.591    dual_port_ram_instance/ram_reg_3_0_7
  -------------------------------------------------------------------
                         required time                         25.591    
                         arrival time                         -45.100    
  -------------------------------------------------------------------
                         slack                                -19.509    

Slack (VIOLATED) :        -19.505ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_2_0_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.282ns  (logic 22.560ns (47.714%)  route 24.722ns (52.286%))
  Logic Levels:           64  (CARRY4=39 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 26.821 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.154    -3.820    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.540    -2.184    riscv_steel_core_instance/clk_35Mhz
    SLICE_X32Y68         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=125, routed)         1.091    -0.637    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.124    -0.513 r  riscv_steel_core_instance/mult__1_i_38/O
                         net (fo=1, routed)           0.000    -0.513    riscv_steel_core_instance/mult__1_i_38_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.133 r  riscv_steel_core_instance/mult__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    -0.133    riscv_steel_core_instance/mult__1_i_20_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.106 f  riscv_steel_core_instance/mult__1_i_18/O[2]
                         net (fo=6, routed)           0.948     1.054    riscv_steel_core_instance/a110[15]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.301     1.355 f  riscv_steel_core_instance/mult_i_129/O
                         net (fo=4, routed)           0.799     2.154    riscv_steel_core_instance/mult_i_129_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.278 r  riscv_steel_core_instance/mult_i_170/O
                         net (fo=1, routed)           0.662     2.941    riscv_steel_core_instance/mult_i_170_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.337 r  riscv_steel_core_instance/mult_i_142/CO[3]
                         net (fo=1, routed)           0.000     3.337    riscv_steel_core_instance/mult_i_142_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.454 r  riscv_steel_core_instance/mult_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.454    riscv_steel_core_instance/mult_i_131_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.571 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=20, routed)          0.988     4.559    riscv_steel_core_instance/modsub_correction21
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.683 r  riscv_steel_core_instance/mult__1_i_40/O
                         net (fo=1, routed)           0.527     5.210    riscv_steel_core_instance/mult__1_i_40_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.606 r  riscv_steel_core_instance/mult__1_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.606    riscv_steel_core_instance/mult__1_i_21_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.723 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.723    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.942 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.457    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     6.752 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.167    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.203 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.205    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.723 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651    13.375    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.499 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.499    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.079 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809    14.888    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.190 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.190    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.614 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951    16.564    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303    16.867 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523    17.391    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.776 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.776    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.110 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618    18.727    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    19.636 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    20.215    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    20.521 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.521    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.922 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.922    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.144 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    21.457    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    21.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    22.124    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    22.688 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    23.889 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.265    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    24.575 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.210    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.736 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    26.597    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    26.721 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    27.304    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    27.428 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    27.428    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.961    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.078 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.078    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.195 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.195    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.312 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.312    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.429 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    28.429    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.546 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    28.555    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.672 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.672    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.911 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    29.753    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.054 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.054    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.455 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    31.515    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    31.639 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.172    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.679 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    32.679    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.793 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.793    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.106 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    33.892    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.198 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.198    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.731 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    34.731    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.848 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    36.082    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    36.206 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    36.857    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    36.981 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    37.874    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    37.998 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    37.998    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.530 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.530    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.644    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.767    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.881 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.881    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.995 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.995    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.109 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.109    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    39.344 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    39.714    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    40.013 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    41.078    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    41.202 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    42.065    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    42.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.839    43.028    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    43.152 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_1_0_2_i_14/O
                         net (fo=10, routed)          1.946    45.098    dual_port_ram_instance/ram_reg_1_0_2_1[1]
    RAMB36_X1Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    25.249    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.340 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.481    26.821    dual_port_ram_instance/clk_35Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_3/CLKARDCLK
                         clock pessimism             -0.484    26.337    
                         clock uncertainty           -0.178    26.159    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    25.593    dual_port_ram_instance/ram_reg_2_0_3
  -------------------------------------------------------------------
                         required time                         25.593    
                         arrival time                         -45.098    
  -------------------------------------------------------------------
                         slack                                -19.505    

Slack (VIOLATED) :        -19.488ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_2_0_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.299ns  (logic 21.960ns (46.428%)  route 25.339ns (53.572%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=2 LUT2=1 LUT3=5 LUT4=5 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 26.821 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.154    -3.820    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.540    -2.184    riscv_steel_core_instance/clk_35Mhz
    SLICE_X32Y68         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=125, routed)         1.091    -0.637    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.124    -0.513 r  riscv_steel_core_instance/mult__1_i_38/O
                         net (fo=1, routed)           0.000    -0.513    riscv_steel_core_instance/mult__1_i_38_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.133 r  riscv_steel_core_instance/mult__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    -0.133    riscv_steel_core_instance/mult__1_i_20_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.106 f  riscv_steel_core_instance/mult__1_i_18/O[2]
                         net (fo=6, routed)           0.948     1.054    riscv_steel_core_instance/a110[15]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.301     1.355 f  riscv_steel_core_instance/mult_i_129/O
                         net (fo=4, routed)           0.799     2.154    riscv_steel_core_instance/mult_i_129_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.278 r  riscv_steel_core_instance/mult_i_170/O
                         net (fo=1, routed)           0.662     2.941    riscv_steel_core_instance/mult_i_170_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.337 r  riscv_steel_core_instance/mult_i_142/CO[3]
                         net (fo=1, routed)           0.000     3.337    riscv_steel_core_instance/mult_i_142_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.454 r  riscv_steel_core_instance/mult_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.454    riscv_steel_core_instance/mult_i_131_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.571 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=20, routed)          0.988     4.559    riscv_steel_core_instance/modsub_correction21
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.683 r  riscv_steel_core_instance/mult__1_i_40/O
                         net (fo=1, routed)           0.527     5.210    riscv_steel_core_instance/mult__1_i_40_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.606 r  riscv_steel_core_instance/mult__1_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.606    riscv_steel_core_instance/mult__1_i_21_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.723 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.723    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.942 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.457    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     6.752 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.167    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.203 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.205    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.723 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651    13.375    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.499 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.499    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.079 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809    14.888    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.190 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.190    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.614 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951    16.564    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303    16.867 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523    17.391    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.776 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.776    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.110 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618    18.727    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    19.636 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    20.215    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    20.521 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.521    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.922 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.922    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.144 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    21.457    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    21.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    22.124    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    22.688 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    23.889 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.265    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    24.575 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.210    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.736 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    26.597    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    26.721 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    27.304    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    27.428 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    27.428    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.961    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.078 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.078    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.195 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.195    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.312 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.312    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.429 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    28.429    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.546 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    28.555    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.672 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.672    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.911 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    29.753    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.054 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.054    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.455 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    31.515    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    31.639 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.172    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.679 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    32.679    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.793 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.793    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.106 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    33.892    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.198 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.198    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.731 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    34.731    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.848 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    36.147    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    36.271 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    36.614    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.738 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    36.738    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    36.955 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    37.586    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    37.885 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    38.670    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    38.794 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.863    39.658    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    40.054 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    40.802    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    40.926 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    41.480    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    41.604 f  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.669    42.273    dual_port_ram_instance/take_branch
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.124    42.397 r  dual_port_ram_instance/ram_reg_2_0_0_i_3_comp/O
                         net (fo=14, routed)          1.126    43.523    dual_port_ram_instance/ram_reg_1_0_5_3
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.124    43.647 r  dual_port_ram_instance/ram_reg_2_0_2_i_2/O
                         net (fo=2, routed)           1.468    45.115    dual_port_ram_instance/ram_reg_2_0_2_i_2_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    25.249    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.340 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.481    26.821    dual_port_ram_instance/clk_35Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_3/CLKARDCLK
                         clock pessimism             -0.484    26.337    
                         clock uncertainty           -0.178    26.159    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.627    dual_port_ram_instance/ram_reg_2_0_3
  -------------------------------------------------------------------
                         required time                         25.627    
                         arrival time                         -45.115    
  -------------------------------------------------------------------
                         slack                                -19.488    

Slack (VIOLATED) :        -19.485ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_2_0_3/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.261ns  (logic 21.960ns (46.465%)  route 25.301ns (53.535%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=2 LUT2=1 LUT3=5 LUT4=5 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 26.820 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.154    -3.820    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.540    -2.184    riscv_steel_core_instance/clk_35Mhz
    SLICE_X32Y68         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=125, routed)         1.091    -0.637    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.124    -0.513 r  riscv_steel_core_instance/mult__1_i_38/O
                         net (fo=1, routed)           0.000    -0.513    riscv_steel_core_instance/mult__1_i_38_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.133 r  riscv_steel_core_instance/mult__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    -0.133    riscv_steel_core_instance/mult__1_i_20_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.106 f  riscv_steel_core_instance/mult__1_i_18/O[2]
                         net (fo=6, routed)           0.948     1.054    riscv_steel_core_instance/a110[15]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.301     1.355 f  riscv_steel_core_instance/mult_i_129/O
                         net (fo=4, routed)           0.799     2.154    riscv_steel_core_instance/mult_i_129_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.278 r  riscv_steel_core_instance/mult_i_170/O
                         net (fo=1, routed)           0.662     2.941    riscv_steel_core_instance/mult_i_170_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.337 r  riscv_steel_core_instance/mult_i_142/CO[3]
                         net (fo=1, routed)           0.000     3.337    riscv_steel_core_instance/mult_i_142_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.454 r  riscv_steel_core_instance/mult_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.454    riscv_steel_core_instance/mult_i_131_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.571 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=20, routed)          0.988     4.559    riscv_steel_core_instance/modsub_correction21
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.683 r  riscv_steel_core_instance/mult__1_i_40/O
                         net (fo=1, routed)           0.527     5.210    riscv_steel_core_instance/mult__1_i_40_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.606 r  riscv_steel_core_instance/mult__1_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.606    riscv_steel_core_instance/mult__1_i_21_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.723 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.723    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.942 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.457    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     6.752 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.167    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.203 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.205    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.723 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651    13.375    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.499 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.499    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.079 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809    14.888    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.190 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.190    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.614 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951    16.564    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303    16.867 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523    17.391    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.776 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.776    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.110 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618    18.727    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    19.636 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    20.215    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    20.521 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.521    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.922 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.922    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.144 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    21.457    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    21.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    22.124    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    22.688 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    23.889 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.265    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    24.575 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.210    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.736 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    26.597    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    26.721 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    27.304    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    27.428 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    27.428    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.961    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.078 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.078    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.195 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.195    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.312 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.312    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.429 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    28.429    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.546 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    28.555    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.672 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.672    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.911 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    29.753    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.054 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.054    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.455 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    31.515    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    31.639 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.172    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.679 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    32.679    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.793 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.793    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.106 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    33.892    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.198 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.198    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.731 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    34.731    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.848 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    36.147    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    36.271 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    36.614    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    36.738 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    36.738    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    36.955 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    37.586    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    37.885 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    38.670    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    38.794 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.863    39.658    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    40.054 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    40.802    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    40.926 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    41.480    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    41.604 r  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.625    42.229    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.124    42.353 r  riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_3/O
                         net (fo=3, routed)           0.707    43.060    riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    43.184 r  riscv_steel_core_instance/csr_file_instance/ram_reg_1_0_2_i_20_comp/O
                         net (fo=10, routed)          1.893    45.077    dual_port_ram_instance/ram_reg_2_0_5_0[2]
    RAMB36_X1Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_3/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    25.249    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.340 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.480    26.820    dual_port_ram_instance/clk_35Mhz
    RAMB36_X1Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_0_3/CLKBWRCLK
                         clock pessimism             -0.484    26.336    
                         clock uncertainty           -0.178    26.158    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    25.592    dual_port_ram_instance/ram_reg_2_0_3
  -------------------------------------------------------------------
                         required time                         25.592    
                         arrival time                         -45.077    
  -------------------------------------------------------------------
                         slack                                -19.485    

Slack (VIOLATED) :        -19.479ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs3_data_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            dual_port_ram_instance/ram_reg_1_0_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.247ns  (logic 23.124ns (48.943%)  route 24.123ns (51.057%))
  Logic Levels:           65  (CARRY4=40 DSP48E1=2 LUT2=1 LUT3=2 LUT4=5 LUT5=8 LUT6=7)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 26.816 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.154    -3.820    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.544    -2.180    riscv_steel_core_instance/clk_35Mhz
    SLICE_X46Y67         FDRE                                         r  riscv_steel_core_instance/rs3_data_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.478    -1.702 r  riscv_steel_core_instance/rs3_data_stage3_reg[10]/Q
                         net (fo=8, routed)           0.682    -1.020    riscv_steel_core_instance/rs3_data_stage3[10]
    SLICE_X35Y66         LUT4 (Prop_lut4_I3_O)        0.296    -0.724 r  riscv_steel_core_instance/rd2_data_delay[15]_i_32/O
                         net (fo=1, routed)           0.356    -0.368    riscv_steel_core_instance/mux1[10]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.139 r  riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.139    riscv_steel_core_instance/rd2_data_delay_reg[15]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.253 r  riscv_steel_core_instance/mult_i_141/CO[3]
                         net (fo=1, routed)           0.000     0.253    riscv_steel_core_instance/mult_i_141_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.367 r  riscv_steel_core_instance/mult_i_140/CO[3]
                         net (fo=1, routed)           0.000     0.367    riscv_steel_core_instance/mult_i_140_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.481 r  riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.481    riscv_steel_core_instance/rd2_data_delay_reg[27]_i_29_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.703 r  riscv_steel_core_instance/rd2_data_delay_reg[31]_i_92/O[0]
                         net (fo=4, routed)           0.679     1.382    riscv_steel_core_instance/mux110[25]
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.299     1.681 r  riscv_steel_core_instance/mult_i_114/O
                         net (fo=17, routed)          0.376     2.057    riscv_steel_core_instance/mult_i_114_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.181 r  riscv_steel_core_instance/mult_i_135/O
                         net (fo=1, routed)           0.844     3.025    riscv_steel_core_instance/mult_i_135_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.575 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=20, routed)          0.988     4.563    riscv_steel_core_instance/modsub_correction21
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.687 r  riscv_steel_core_instance/mult__1_i_40/O
                         net (fo=1, routed)           0.527     5.214    riscv_steel_core_instance/mult__1_i_40_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.610 r  riscv_steel_core_instance/mult__1_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.610    riscv_steel_core_instance/mult__1_i_21_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.727 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.727    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.946 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.461    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     6.756 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.171    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.207 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.209    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.727 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651    13.379    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.503 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.503    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.083 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809    14.892    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.194 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.194    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.618 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951    16.568    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303    16.871 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523    17.395    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.780 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.780    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.114 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618    18.731    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    19.640 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    20.218    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    20.524 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.524    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.925 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.925    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.147 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    21.461    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    21.760 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    22.128    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    22.692 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.099    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    23.893 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.269    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    24.579 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.214    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.740 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    26.601    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    26.725 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    27.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    27.432 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    27.432    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.965 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.965    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.082 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.082    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.199 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.199    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.316 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.316    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.433 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    28.433    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.550 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    28.559    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.676    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.915 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    29.757    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.058 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.058    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.459 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    31.519    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    31.643 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.176    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.683 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    32.683    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.797    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.110 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    33.896    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.202 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.202    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.735 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    34.735    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.852 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    36.086    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    36.210 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    36.861    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    36.985 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    37.878    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.002 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    38.002    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.534 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.534    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.648 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.648    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.762 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.771    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.885 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.885    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.999 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.999    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.113 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.113    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    39.348 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    39.718    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    40.017 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    41.082    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    41.206 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    42.069    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    42.193 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.896    43.089    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    43.213 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_0_0_i_10/O
                         net (fo=10, routed)          1.854    45.067    dual_port_ram_instance/ADDRARDADDR[5]
    RAMB36_X0Y17         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_0_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    25.249    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.340 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.476    26.816    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y17         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_0_1/CLKARDCLK
                         clock pessimism             -0.484    26.332    
                         clock uncertainty           -0.178    26.154    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    25.588    dual_port_ram_instance/ram_reg_1_0_1
  -------------------------------------------------------------------
                         required time                         25.588    
                         arrival time                         -45.067    
  -------------------------------------------------------------------
                         slack                                -19.479    

Slack (VIOLATED) :        -19.473ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.333ns  (logic 22.808ns (48.186%)  route 24.525ns (51.814%))
  Logic Levels:           66  (CARRY4=39 DSP48E1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 26.767 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.154    -3.820    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.540    -2.184    riscv_steel_core_instance/clk_35Mhz
    SLICE_X32Y68         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=125, routed)         1.091    -0.637    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.124    -0.513 r  riscv_steel_core_instance/mult__1_i_38/O
                         net (fo=1, routed)           0.000    -0.513    riscv_steel_core_instance/mult__1_i_38_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.133 r  riscv_steel_core_instance/mult__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    -0.133    riscv_steel_core_instance/mult__1_i_20_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.106 f  riscv_steel_core_instance/mult__1_i_18/O[2]
                         net (fo=6, routed)           0.948     1.054    riscv_steel_core_instance/a110[15]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.301     1.355 f  riscv_steel_core_instance/mult_i_129/O
                         net (fo=4, routed)           0.799     2.154    riscv_steel_core_instance/mult_i_129_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.278 r  riscv_steel_core_instance/mult_i_170/O
                         net (fo=1, routed)           0.662     2.941    riscv_steel_core_instance/mult_i_170_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.337 r  riscv_steel_core_instance/mult_i_142/CO[3]
                         net (fo=1, routed)           0.000     3.337    riscv_steel_core_instance/mult_i_142_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.454 r  riscv_steel_core_instance/mult_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.454    riscv_steel_core_instance/mult_i_131_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.571 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=20, routed)          0.988     4.559    riscv_steel_core_instance/modsub_correction21
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.683 r  riscv_steel_core_instance/mult__1_i_40/O
                         net (fo=1, routed)           0.527     5.210    riscv_steel_core_instance/mult__1_i_40_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.606 r  riscv_steel_core_instance/mult__1_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.606    riscv_steel_core_instance/mult__1_i_21_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.723 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.723    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.942 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.457    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     6.752 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.167    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.203 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.205    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.723 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651    13.375    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.499 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.499    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.079 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809    14.888    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.190 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.190    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.614 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951    16.564    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303    16.867 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523    17.391    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.776 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.776    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.110 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618    18.727    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    19.636 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    20.215    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    20.521 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.521    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.922 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.922    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.144 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    21.457    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    21.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    22.124    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    22.688 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    23.889 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.265    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    24.575 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.210    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.736 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    26.597    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    26.721 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    27.304    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    27.428 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    27.428    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.961    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.078 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.078    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.195 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.195    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.312 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.312    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.429 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    28.429    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.546 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    28.555    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.672 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.672    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.911 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    29.753    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.054 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.054    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.455 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    31.515    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    31.639 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.172    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.679 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    32.679    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.793 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.793    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.106 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    33.892    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.198 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.198    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.731 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    34.731    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.848 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    36.082    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    36.206 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    36.857    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    36.981 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    37.874    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    37.998 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    37.998    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.530 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.530    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.644    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.767    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.881 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.881    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.995 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.995    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.109 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.109    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    39.344 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    39.714    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    40.013 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    41.078    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    41.202 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    42.065    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    42.189 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.790    42.979    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    43.103 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    43.527    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    43.651 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    44.248    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    44.372 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.777    45.149    uart_instance/tx_register
    SLICE_X49Y70         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    25.249    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.340 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.427    26.767    uart_instance/clk_35Mhz
    SLICE_X49Y70         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism             -0.484    26.282    
                         clock uncertainty           -0.178    26.105    
    SLICE_X49Y70         FDRE (Setup_fdre_C_R)       -0.429    25.676    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         25.676    
                         arrival time                         -45.149    
  -------------------------------------------------------------------
                         slack                                -19.473    

Slack (VIOLATED) :        -19.473ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_35Mhz_clk_wiz_0 rise@28.571ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.333ns  (logic 22.808ns (48.186%)  route 24.525ns (51.814%))
  Logic Levels:           66  (CARRY4=39 DSP48E1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 26.767 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.154    -3.820    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.540    -2.184    riscv_steel_core_instance/clk_35Mhz
    SLICE_X32Y68         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=125, routed)         1.091    -0.637    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.124    -0.513 r  riscv_steel_core_instance/mult__1_i_38/O
                         net (fo=1, routed)           0.000    -0.513    riscv_steel_core_instance/mult__1_i_38_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.133 r  riscv_steel_core_instance/mult__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    -0.133    riscv_steel_core_instance/mult__1_i_20_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.106 f  riscv_steel_core_instance/mult__1_i_18/O[2]
                         net (fo=6, routed)           0.948     1.054    riscv_steel_core_instance/a110[15]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.301     1.355 f  riscv_steel_core_instance/mult_i_129/O
                         net (fo=4, routed)           0.799     2.154    riscv_steel_core_instance/mult_i_129_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.278 r  riscv_steel_core_instance/mult_i_170/O
                         net (fo=1, routed)           0.662     2.941    riscv_steel_core_instance/mult_i_170_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.337 r  riscv_steel_core_instance/mult_i_142/CO[3]
                         net (fo=1, routed)           0.000     3.337    riscv_steel_core_instance/mult_i_142_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.454 r  riscv_steel_core_instance/mult_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.454    riscv_steel_core_instance/mult_i_131_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.571 f  riscv_steel_core_instance/mult_i_119/CO[3]
                         net (fo=20, routed)          0.988     4.559    riscv_steel_core_instance/modsub_correction21
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.683 r  riscv_steel_core_instance/mult__1_i_40/O
                         net (fo=1, routed)           0.527     5.210    riscv_steel_core_instance/mult__1_i_40_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.606 r  riscv_steel_core_instance/mult__1_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.606    riscv_steel_core_instance/mult__1_i_21_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.723 r  riscv_steel_core_instance/mult__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.723    riscv_steel_core_instance/mult__1_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.942 r  riscv_steel_core_instance/mult_i_40/O[0]
                         net (fo=1, routed)           0.515     6.457    riscv_steel_core_instance/fpau_instance/rsub_prev_i2[16]
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.295     6.752 r  riscv_steel_core_instance/fpau_instance/mult__1_i_1/O
                         net (fo=1, routed)           0.416     7.167    riscv_steel_core_instance/fpau_instance/mult__1_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.203 r  riscv_steel_core_instance/fpau_instance/mult__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.205    riscv_steel_core_instance/fpau_instance/mult__1_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.723 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651    13.375    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.499 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000    13.499    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.079 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809    14.888    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302    15.190 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.190    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.614 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951    16.564    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303    16.867 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523    17.391    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.776 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.776    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.110 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618    18.727    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    19.636 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    20.215    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    20.521 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.521    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.922 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.922    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.144 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    21.457    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    21.756 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    22.124    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    22.688 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    23.095    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    23.889 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    24.265    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    24.575 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    25.210    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.736 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    26.597    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    26.721 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    27.304    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    27.428 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    27.428    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.961 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.961    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.078 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.078    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.195 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    28.195    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.312 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    28.312    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.429 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    28.429    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.546 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    28.555    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.672 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.672    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.911 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    29.753    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    30.054 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    30.054    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.455 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    31.515    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    31.639 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    32.172    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.679 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    32.679    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.793 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    32.793    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.106 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    33.892    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    34.198 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    34.198    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.731 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    34.731    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.848 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    36.082    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    36.206 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    36.857    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    36.981 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    37.874    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    37.998 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    37.998    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.530 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.530    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.644    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.767    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.881 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.881    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.995 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.995    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.109 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.109    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    39.344 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    39.714    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    40.013 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    41.078    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    41.202 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    42.065    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    42.189 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.790    42.979    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    43.103 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    43.527    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    43.651 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    44.248    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    44.372 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.777    45.149    uart_instance/tx_register
    SLICE_X49Y70         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                     28.571    28.571 r  
    E3                                                0.000    28.571 r  clock (IN)
                         net (fo=0)                   0.000    28.571    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.990 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.171    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    23.435 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    25.011    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    25.102 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    25.249    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.340 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.427    26.767    uart_instance/clk_35Mhz
    SLICE_X49Y70         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism             -0.484    26.282    
                         clock uncertainty           -0.178    26.105    
    SLICE_X49Y70         FDRE (Setup_fdre_C_R)       -0.429    25.676    uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         25.676    
                         arrival time                         -45.149    
  -------------------------------------------------------------------
                         slack                                -19.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mie_meie_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.275%)  route 0.244ns (56.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.042    -1.053    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.558    -0.469    riscv_steel_core_instance/clk_35Mhz
    SLICE_X36Y90         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/Q
                         net (fo=27, routed)          0.244    -0.084    riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[6]
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.039 r  riscv_steel_core_instance/csr_file_instance/mie_meie_i_1/O
                         net (fo=1, routed)           0.000    -0.039    riscv_steel_core_instance/csr_file_instance/mie_meie_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mie_meie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.826    -0.232    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X30Y92         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mie_meie_reg/C
                         clock pessimism              0.027    -0.205    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.120    -0.085    riscv_steel_core_instance/csr_file_instance/mie_meie_reg
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.139%)  route 0.235ns (55.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.042    -1.053    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.553    -0.474    riscv_steel_core_instance/clk_35Mhz
    SLICE_X40Y82         FDSE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.333 r  riscv_steel_core_instance/program_counter_stage3_reg[4]/Q
                         net (fo=1, routed)           0.235    -0.098    riscv_steel_core_instance/csr_file_instance/mepc_reg[4]_1
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.053 r  riscv_steel_core_instance/csr_file_instance/mepc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    riscv_steel_core_instance/csr_file_instance/mepc0_in[4]
    SLICE_X32Y82         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.819    -0.239    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X32Y82         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[4]/C
                         clock pessimism              0.027    -0.212    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.092    -0.120    riscv_steel_core_instance/csr_file_instance/mepc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.226ns (46.953%)  route 0.255ns (53.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.042    -1.053    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.553    -0.474    riscv_steel_core_instance/clk_35Mhz
    SLICE_X40Y82         FDSE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDSE (Prop_fdse_C_Q)         0.128    -0.346 r  riscv_steel_core_instance/program_counter_stage3_reg[7]/Q
                         net (fo=1, routed)           0.255    -0.091    riscv_steel_core_instance/csr_file_instance/mepc_reg[7]_1
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.098     0.007 r  riscv_steel_core_instance/csr_file_instance/mepc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.007    riscv_steel_core_instance/csr_file_instance/mepc0_in[7]
    SLICE_X32Y82         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.819    -0.239    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X32Y82         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[7]/C
                         clock pessimism              0.027    -0.212    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.092    -0.120    riscv_steel_core_instance/csr_file_instance/mepc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/rd2_data_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.226ns (37.686%)  route 0.374ns (62.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.553    -0.542    riscv_steel_core_instance/clk_35Mhz_repN_alias
    SLICE_X35Y66         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[9]_rep/Q
                         net (fo=33, routed)          0.374    -0.040    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[1]_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I3_O)        0.098     0.058 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[3]_i_1/O
                         net (fo=1, routed)           0.000     0.058    riscv_steel_core_instance/integer_file_instance/rd2_data_delay_reg[31]_2[3]
    SLICE_X35Y71         FDRE                                         r  riscv_steel_core_instance/integer_file_instance/rd2_data_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.815    -0.244    riscv_steel_core_instance/integer_file_instance/clk_35Mhz
    SLICE_X35Y71         FDRE                                         r  riscv_steel_core_instance/integer_file_instance/rd2_data_delay_reg[3]/C
                         clock pessimism              0.039    -0.205    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.091    -0.114    riscv_steel_core_instance/integer_file_instance/rd2_data_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_instance/rx_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.042    -1.053    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.560    -0.467    uart_instance/clk_35Mhz
    SLICE_X15Y88         FDRE                                         r  uart_instance/rx_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.204    uart_instance/p_2_in[2]
    SLICE_X14Y88         FDRE                                         r  uart_instance/rx_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.830    -0.229    uart_instance/clk_35Mhz
    SLICE_X14Y88         FDRE                                         r  uart_instance/rx_register_reg[2]/C
                         clock pessimism             -0.225    -0.454    
    SLICE_X14Y88         FDRE (Hold_fdre_C_D)         0.063    -0.391    uart_instance/rx_register_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/target_address_adder_stage3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mtval_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.527%)  route 0.369ns (66.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.042    -1.053    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.546    -0.481    riscv_steel_core_instance/clk_35Mhz
    SLICE_X41Y75         FDRE                                         r  riscv_steel_core_instance/target_address_adder_stage3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  riscv_steel_core_instance/target_address_adder_stage3_reg[12]/Q
                         net (fo=2, routed)           0.369     0.029    riscv_steel_core_instance/csr_file_instance/mtval_reg[31]_0[12]
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.045     0.074 r  riscv_steel_core_instance/csr_file_instance/mtval[12]_i_1/O
                         net (fo=1, routed)           0.000     0.074    riscv_steel_core_instance/csr_file_instance/mtval0_in[12]
    SLICE_X33Y83         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mtval_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.821    -0.238    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X33Y83         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mtval_reg[12]/C
                         clock pessimism              0.027    -0.211    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.091    -0.120    riscv_steel_core_instance/csr_file_instance/mtval_reg[12]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.852%)  route 0.123ns (35.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.042    -1.053    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.553    -0.474    riscv_steel_core_instance/clk_35Mhz
    SLICE_X40Y82         FDSE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDSE (Prop_fdse_C_Q)         0.128    -0.346 r  riscv_steel_core_instance/program_counter_stage3_reg[8]/Q
                         net (fo=1, routed)           0.123    -0.223    riscv_steel_core_instance/csr_file_instance/mepc_reg[8]_1
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.099    -0.124 r  riscv_steel_core_instance/csr_file_instance/mepc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    riscv_steel_core_instance/csr_file_instance/mepc0_in[8]
    SLICE_X38Y83         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.821    -0.238    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X38Y83         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[8]/C
                         clock pessimism             -0.202    -0.440    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.120    -0.320    riscv_steel_core_instance/csr_file_instance/mepc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/target_address_adder_stage3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.256ns (79.481%)  route 0.066ns (20.519%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.042    -1.053    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.549    -0.478    riscv_steel_core_instance/clk_35Mhz
    SLICE_X40Y78         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  riscv_steel_core_instance/program_counter_reg[24]/Q
                         net (fo=3, routed)           0.066    -0.271    dual_port_ram_instance/program_counter[15]
    SLICE_X41Y78         LUT4 (Prop_lut4_I2_O)        0.045    -0.226 r  dual_port_ram_instance/target_address_adder_stage3[27]_i_5/O
                         net (fo=1, routed)           0.000    -0.226    dual_port_ram_instance/target_address_adder_stage3[27]_i_5_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.156 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.156    riscv_steel_core_instance/target_address_adder_stage3_reg[31]_0[15]
    SLICE_X41Y78         FDRE                                         r  riscv_steel_core_instance/target_address_adder_stage3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.817    -0.242    riscv_steel_core_instance/clk_35Mhz
    SLICE_X41Y78         FDRE                                         r  riscv_steel_core_instance/target_address_adder_stage3_reg[24]/C
                         clock pessimism             -0.223    -0.465    
    SLICE_X41Y78         FDRE (Hold_fdre_C_D)         0.102    -0.363    riscv_steel_core_instance/target_address_adder_stage3_reg[24]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart_instance/rx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_instance/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.042    -1.053    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.560    -0.467    uart_instance/clk_35Mhz
    SLICE_X14Y88         FDRE                                         r  uart_instance/rx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  uart_instance/rx_register_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.187    uart_instance/rx_register_reg_n_0_[0]
    SLICE_X14Y86         FDRE                                         r  uart_instance/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.826    -0.232    uart_instance/clk_35Mhz
    SLICE_X14Y86         FDRE                                         r  uart_instance/rx_data_reg[0]/C
                         clock pessimism             -0.222    -0.454    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.059    -0.395    uart_instance/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mie_mtie_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_35Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35Mhz_clk_wiz_0 rise@0.000ns - clk_35Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.833%)  route 0.380ns (67.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.042    -1.053    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.558    -0.469    riscv_steel_core_instance/clk_35Mhz
    SLICE_X36Y90         FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[6]/Q
                         net (fo=27, routed)          0.380     0.052    riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[6]
    SLICE_X29Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.097 r  riscv_steel_core_instance/csr_file_instance/mie_mtie_i_1/O
                         net (fo=1, routed)           0.000     0.097    riscv_steel_core_instance/csr_file_instance/mie_mtie_i_1_n_0
    SLICE_X29Y91         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mie_mtie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.828    -0.231    riscv_steel_core_instance/csr_file_instance/clk_35Mhz
    SLICE_X29Y91         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mie_mtie_reg/C
                         clock pessimism              0.027    -0.204    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.092    -0.112    riscv_steel_core_instance/csr_file_instance/mie_mtie_reg
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_35Mhz_clk_wiz_0
Waveform(ns):       { 0.000 14.286 }
Period(ns):         28.571
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y12    dual_port_ram_instance/ram_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y11    dual_port_ram_instance/ram_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y8     dual_port_ram_instance/ram_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y15    dual_port_ram_instance/ram_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y14    dual_port_ram_instance/ram_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X0Y16    dual_port_ram_instance/ram_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X0Y15    dual_port_ram_instance/ram_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y13    dual_port_ram_instance/ram_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X1Y10    dual_port_ram_instance/ram_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         28.571      25.627     RAMB36_X0Y17    dual_port_ram_instance/ram_reg_1_0_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       28.571      131.429    PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         14.286      13.036     SLICE_X50Y70    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y1  inst/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_35Mhz_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 4.039ns (51.526%)  route 3.800ns (48.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.154    -3.820    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.544    -2.180    uart_instance/clk_35Mhz
    SLICE_X38Y65         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.662 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           3.800     2.138    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521     5.659 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.659    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.386ns (51.300%)  route 1.316ns (48.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.042    -1.053    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.555    -0.472    uart_instance/clk_35Mhz
    SLICE_X38Y65         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.316     1.008    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     2.230 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.230    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clock (IN)
                         net (fo=0)                   0.000    25.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.926    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634    23.292 f  inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    23.837    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.866 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.818    24.684    inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.466    -2.004    inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_35Mhz_clk_wiz_0

Max Delay          2282 Endpoints
Min Delay          2282 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.186ns  (logic 17.488ns (48.329%)  route 18.698ns (51.671%))
  Logic Levels:           52  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651     4.292    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.416 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.416    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.996 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809     5.805    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.531 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951     7.482    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303     7.785 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523     8.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.693    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618     9.645    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    10.554 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    11.132    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    11.438 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.438    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.839 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.839    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.061 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    12.374    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    12.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    13.041    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    13.605 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.013    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    14.807 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.182    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.492 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.128    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.654 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    17.514    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    17.638 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    18.221    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    18.345 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    18.345    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.878 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    18.878    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.995 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    18.995    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.112 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.112    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.229 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.229    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.346    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.463 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.472    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.589    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.828 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    20.670    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    20.971 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    20.971    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.372 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.433    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.557 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.089    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.596 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.596    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.710 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.710    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.023 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    24.810    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.116 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.116    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.649 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.649    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.766 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    26.999    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.123 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    27.774    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    27.898 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    28.792    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    28.916 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    28.916    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.448 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.448    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.562 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.562    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.676 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    29.685    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.799 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.799    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.913 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.913    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.027 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.027    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.262 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    30.632    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    30.931 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    31.995    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.119 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    32.982    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.106 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.790    33.897    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.021 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.445    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.569 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.166    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.290 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.896    36.186    uart_instance/tx_register
    SLICE_X45Y64         FDRE                                         r  uart_instance/tx_register_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    -3.323    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.232 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.430    -1.802    uart_instance/clk_35Mhz
    SLICE_X45Y64         FDRE                                         r  uart_instance/tx_register_reg[5]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.186ns  (logic 17.488ns (48.329%)  route 18.698ns (51.671%))
  Logic Levels:           52  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651     4.292    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.416 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.416    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.996 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809     5.805    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.531 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951     7.482    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303     7.785 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523     8.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.693    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618     9.645    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    10.554 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    11.132    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    11.438 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.438    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.839 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.839    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.061 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    12.374    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    12.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    13.041    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    13.605 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.013    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    14.807 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.182    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.492 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.128    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.654 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    17.514    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    17.638 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    18.221    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    18.345 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    18.345    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.878 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    18.878    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.995 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    18.995    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.112 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.112    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.229 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.229    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.346    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.463 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.472    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.589    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.828 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    20.670    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    20.971 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    20.971    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.372 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.433    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.557 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.089    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.596 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.596    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.710 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.710    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.023 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    24.810    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.116 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.116    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.649 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.649    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.766 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    26.999    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.123 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    27.774    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    27.898 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    28.792    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    28.916 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    28.916    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.448 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.448    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.562 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.562    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.676 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    29.685    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.799 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.799    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.913 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.913    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.027 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.027    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.262 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    30.632    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    30.931 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    31.995    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.119 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    32.982    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.106 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.790    33.897    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.021 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.445    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.569 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.166    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.290 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.896    36.186    uart_instance/tx_register
    SLICE_X45Y64         FDRE                                         r  uart_instance/tx_register_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    -3.323    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.232 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.430    -1.802    uart_instance/clk_35Mhz
    SLICE_X45Y64         FDRE                                         r  uart_instance/tx_register_reg[7]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.181ns  (logic 17.488ns (48.335%)  route 18.693ns (51.665%))
  Logic Levels:           52  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651     4.292    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.416 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.416    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.996 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809     5.805    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.531 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951     7.482    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303     7.785 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523     8.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.693    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618     9.645    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    10.554 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    11.132    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    11.438 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.438    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.839 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.839    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.061 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    12.374    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    12.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    13.041    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    13.605 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.013    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    14.807 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.182    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.492 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.128    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.654 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    17.514    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    17.638 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    18.221    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    18.345 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    18.345    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.878 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    18.878    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.995 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    18.995    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.112 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.112    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.229 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.229    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.346    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.463 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.472    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.589    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.828 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    20.670    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    20.971 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    20.971    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.372 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.433    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.557 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.089    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.596 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.596    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.710 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.710    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.023 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    24.810    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.116 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.116    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.649 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.649    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.766 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    26.999    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.123 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    27.774    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    27.898 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    28.792    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    28.916 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    28.916    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.448 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.448    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.562 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.562    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.676 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    29.685    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.799 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.799    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.913 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.913    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.027 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.027    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.262 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    30.632    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    30.931 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    31.995    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.119 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    32.982    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.106 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.790    33.897    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.021 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.445    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.569 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.166    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.290 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.891    36.181    uart_instance/tx_register
    SLICE_X46Y64         FDRE                                         r  uart_instance/tx_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    -3.323    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.232 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.430    -1.802    uart_instance/clk_35Mhz
    SLICE_X46Y64         FDRE                                         r  uart_instance/tx_register_reg[3]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            riscv_steel_core_instance/program_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.106ns  (logic 16.789ns (46.500%)  route 19.317ns (53.500%))
  Logic Levels:           47  (CARRY4=25 DSP48E1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=4 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651     4.292    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.416 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.416    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.996 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809     5.805    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.531 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951     7.482    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303     7.785 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523     8.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.693    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618     9.645    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    10.554 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    11.132    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    11.438 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.438    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.839 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.839    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.061 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    12.374    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    12.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    13.041    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    13.605 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.013    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    14.807 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.182    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.492 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.128    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.654 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    17.514    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    17.638 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    18.221    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    18.345 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    18.345    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.878 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    18.878    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.995 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    18.995    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.112 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.112    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.229 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.229    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.346    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.463 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.472    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.589    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.828 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    20.670    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    20.971 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    20.971    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.372 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.433    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.557 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.089    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.596 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.596    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.710 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.710    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.023 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    24.810    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.116 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.116    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.649 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.649    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.766 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.298    27.064    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_81_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    27.188 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_7/O
                         net (fo=1, routed)           0.343    27.532    riscv_steel_core_instance/csr_file_instance/fpau_output1[30]
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.124    27.656 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4/O
                         net (fo=1, routed)           0.000    27.656    riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[30]_i_4_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    27.873 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3_reg[30]_i_2/O
                         net (fo=5, routed)           0.631    28.504    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.299    28.803 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[30]_i_1/O
                         net (fo=3, routed)           0.785    29.588    riscv_steel_core_instance/csr_file_instance/rs2_data[30]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    29.712 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25/O
                         net (fo=1, routed)           0.863    30.575    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_25_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    30.971 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.748    31.720    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.124    31.844 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.554    32.398    dual_port_ram_instance/program_counter[2]_i_3
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    32.522 r  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=42, routed)          0.773    33.295    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124    33.419 r  riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_3/O
                         net (fo=4, routed)           0.353    33.772    riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_3_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    33.896 r  riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_2/O
                         net (fo=2, routed)           1.429    35.325    riscv_steel_core_instance/csr_file_instance/next_program_counter[7]
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.149    35.474 r  riscv_steel_core_instance/csr_file_instance/program_counter[7]_i_1/O
                         net (fo=1, routed)           0.631    36.106    riscv_steel_core_instance/csr_file_instance_n_295
    SLICE_X42Y81         FDSE                                         r  riscv_steel_core_instance/program_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    -3.323    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.232 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.424    -1.808    riscv_steel_core_instance/clk_35Mhz
    SLICE_X42Y81         FDSE                                         r  riscv_steel_core_instance/program_counter_reg[7]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.078ns  (logic 17.488ns (48.473%)  route 18.590ns (51.527%))
  Logic Levels:           52  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651     4.292    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.416 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.416    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.996 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809     5.805    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.531 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951     7.482    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303     7.785 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523     8.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.693    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618     9.645    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    10.554 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    11.132    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    11.438 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.438    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.839 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.839    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.061 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    12.374    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    12.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    13.041    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    13.605 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.013    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    14.807 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.182    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.492 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.128    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.654 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    17.514    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    17.638 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    18.221    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    18.345 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    18.345    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.878 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    18.878    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.995 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    18.995    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.112 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.112    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.229 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.229    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.346    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.463 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.472    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.589    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.828 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    20.670    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    20.971 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    20.971    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.372 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.433    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.557 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.089    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.596 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.596    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.710 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.710    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.023 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    24.810    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.116 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.116    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.649 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.649    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.766 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    26.999    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.123 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    27.774    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    27.898 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    28.792    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    28.916 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    28.916    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.448 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.448    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.562 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.562    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.676 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    29.685    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.799 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.799    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.913 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.913    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.027 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.027    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.262 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    30.632    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    30.931 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    31.995    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.119 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    32.982    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.106 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.790    33.897    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.021 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.445    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.569 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.166    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.290 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.788    36.078    uart_instance/tx_register
    SLICE_X38Y65         FDRE                                         r  uart_instance/tx_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    -3.323    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.232 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.426    -1.806    uart_instance/clk_35Mhz
    SLICE_X38Y65         FDRE                                         r  uart_instance/tx_register_reg[0]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.078ns  (logic 17.488ns (48.473%)  route 18.590ns (51.527%))
  Logic Levels:           52  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651     4.292    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.416 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.416    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.996 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809     5.805    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.531 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951     7.482    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303     7.785 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523     8.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.693    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618     9.645    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    10.554 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    11.132    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    11.438 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.438    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.839 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.839    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.061 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    12.374    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    12.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    13.041    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    13.605 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.013    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    14.807 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.182    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.492 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.128    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.654 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    17.514    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    17.638 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    18.221    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    18.345 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    18.345    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.878 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    18.878    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.995 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    18.995    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.112 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.112    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.229 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.229    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.346    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.463 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.472    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.589    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.828 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    20.670    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    20.971 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    20.971    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.372 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.433    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.557 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.089    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.596 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.596    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.710 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.710    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.023 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    24.810    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.116 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.116    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.649 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.649    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.766 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    26.999    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.123 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    27.774    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    27.898 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    28.792    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    28.916 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    28.916    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.448 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.448    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.562 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.562    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.676 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    29.685    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.799 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.799    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.913 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.913    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.027 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.027    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.262 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    30.632    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    30.931 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    31.995    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.119 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    32.982    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.106 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.790    33.897    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.021 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.445    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.569 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.166    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.290 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.788    36.078    uart_instance/tx_register
    SLICE_X38Y64         FDRE                                         r  uart_instance/tx_register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    -3.323    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.232 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.427    -1.805    uart_instance/clk_35Mhz
    SLICE_X38Y64         FDRE                                         r  uart_instance/tx_register_reg[1]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.078ns  (logic 17.488ns (48.473%)  route 18.590ns (51.527%))
  Logic Levels:           52  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651     4.292    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.416 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.416    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.996 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809     5.805    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.531 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951     7.482    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303     7.785 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523     8.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.693    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618     9.645    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    10.554 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    11.132    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    11.438 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.438    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.839 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.839    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.061 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    12.374    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    12.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    13.041    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    13.605 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.013    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    14.807 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.182    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.492 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.128    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.654 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    17.514    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    17.638 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    18.221    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    18.345 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    18.345    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.878 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    18.878    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.995 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    18.995    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.112 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.112    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.229 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.229    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.346    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.463 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.472    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.589    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.828 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    20.670    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    20.971 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    20.971    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.372 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.433    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.557 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.089    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.596 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.596    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.710 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.710    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.023 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    24.810    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.116 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.116    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.649 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.649    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.766 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    26.999    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.123 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    27.774    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    27.898 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    28.792    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    28.916 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    28.916    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.448 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.448    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.562 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.562    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.676 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    29.685    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.799 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.799    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.913 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.913    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.027 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.027    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.262 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    30.632    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    30.931 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    31.995    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.119 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    32.982    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.106 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.790    33.897    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.021 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.445    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.569 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.166    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.290 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.788    36.078    uart_instance/tx_register
    SLICE_X38Y64         FDRE                                         r  uart_instance/tx_register_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    -3.323    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.232 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.427    -1.805    uart_instance/clk_35Mhz
    SLICE_X38Y64         FDRE                                         r  uart_instance/tx_register_reg[2]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_register_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.078ns  (logic 17.488ns (48.473%)  route 18.590ns (51.527%))
  Logic Levels:           52  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651     4.292    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.416 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.416    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.996 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809     5.805    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.531 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951     7.482    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303     7.785 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523     8.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.693    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618     9.645    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    10.554 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    11.132    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    11.438 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.438    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.839 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.839    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.061 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    12.374    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    12.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    13.041    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    13.605 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.013    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    14.807 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.182    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.492 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.128    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.654 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    17.514    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    17.638 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    18.221    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    18.345 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    18.345    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.878 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    18.878    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.995 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    18.995    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.112 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.112    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.229 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.229    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.346    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.463 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.472    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.589    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.828 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    20.670    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    20.971 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    20.971    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.372 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.433    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.557 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.089    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.596 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.596    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.710 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.710    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.023 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    24.810    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.116 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.116    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.649 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.649    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.766 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    26.999    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.123 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    27.774    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    27.898 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    28.792    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    28.916 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    28.916    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.448 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.448    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.562 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.562    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.676 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    29.685    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.799 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.799    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.913 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.913    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.027 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.027    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.262 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    30.632    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    30.931 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    31.995    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.119 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    32.982    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.106 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.790    33.897    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.021 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.445    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.569 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.166    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.290 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.788    36.078    uart_instance/tx_register
    SLICE_X38Y64         FDRE                                         r  uart_instance/tx_register_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    -3.323    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.232 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.427    -1.805    uart_instance/clk_35Mhz
    SLICE_X38Y64         FDRE                                         r  uart_instance/tx_register_reg[6]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.067ns  (logic 17.488ns (48.488%)  route 18.579ns (51.512%))
  Logic Levels:           52  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651     4.292    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.416 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.416    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.996 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809     5.805    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.531 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951     7.482    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303     7.785 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523     8.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.693    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618     9.645    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    10.554 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    11.132    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    11.438 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.438    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.839 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.839    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.061 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    12.374    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    12.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    13.041    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    13.605 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.013    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    14.807 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.182    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.492 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.128    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.654 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    17.514    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    17.638 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    18.221    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    18.345 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    18.345    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.878 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    18.878    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.995 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    18.995    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.112 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.112    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.229 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.229    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.346    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.463 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.472    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.589    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.828 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    20.670    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    20.971 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    20.971    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.372 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.433    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.557 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.089    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.596 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.596    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.710 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.710    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.023 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    24.810    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.116 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.116    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.649 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.649    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.766 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    26.999    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.123 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    27.774    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    27.898 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    28.792    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    28.916 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    28.916    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.448 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.448    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.562 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.562    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.676 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    29.685    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.799 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.799    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.913 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.913    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.027 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.027    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.262 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    30.632    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    30.931 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    31.995    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.119 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    32.982    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.106 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.790    33.897    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.021 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.445    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.569 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.166    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.290 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.777    36.067    uart_instance/tx_register
    SLICE_X49Y70         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    -3.323    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.232 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.427    -1.805    uart_instance/clk_35Mhz
    SLICE_X49Y70         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                            (internal pin)
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.067ns  (logic 17.488ns (48.488%)  route 18.579ns (51.512%))
  Logic Levels:           52  (CARRY4=31 DSP48E1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.487ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1                      0.000     0.000 r  riscv_steel_core_instance/fpau_instance/mult__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    riscv_steel_core_instance/fpau_instance/mult__1_n_37
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  riscv_steel_core_instance/fpau_instance/mult__2/P[0]
                         net (fo=2, routed)           0.651     4.292    riscv_steel_core_instance/fpau_instance/reduction_inst1/p_1_in[17]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.416 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     4.416    riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_8_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.996 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/red_c__0_carry__3_i_1/O[2]
                         net (fo=17, routed)          0.809     5.805    riscv_steel_core_instance/fpau_instance/reduction_inst3/mult__3[2]
    SLICE_X15Y55         LUT4 (Prop_lut4_I2_O)        0.302     6.107 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.107    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_i_8_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.531 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0/O[1]
                         net (fo=4, routed)           0.951     7.482    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__0_carry__0_n_6
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.303     7.785 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1/O
                         net (fo=2, routed)           0.523     8.308    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.693 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.693    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.027 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1__41_carry__1/O[1]
                         net (fo=7, routed)           0.618     9.645    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev1[9]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909    10.554 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20_carry__1/O[3]
                         net (fo=5, routed)           0.578    11.132    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev20[12]
    SLICE_X32Y62         LUT3 (Prop_lut3_I2_O)        0.306    11.438 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.438    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_i_5_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.839 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.839    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.061 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30_carry__2/O[0]
                         net (fo=2, routed)           0.313    12.374    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev30[13]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    12.673 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2_i_2/O
                         net (fo=6, routed)           0.368    13.041    riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c_prev3[13]
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    13.605 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/red_c0_carry__2/CO[2]
                         net (fo=41, routed)          0.408    14.013    riscv_steel_core_instance/fpau_instance/reduction_inst3/instruction_csr_address_stage3_reg[11][0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    14.807 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[31]_i_20/CO[2]
                         net (fo=39, routed)          0.375    15.182    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19_1[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.310    15.492 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44/O
                         net (fo=1, routed)           0.635    16.128    riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay[31]_i_44_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.654 r  riscv_steel_core_instance/fpau_instance/reduction_inst1/rd2_data_delay_reg[31]_i_19/CO[3]
                         net (fo=83, routed)          0.860    17.514    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay_reg[12]_0[0]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124    17.638 f  riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[1]_i_2/O
                         net (fo=5, routed)           0.583    18.221    riscv_steel_core_instance/fpau_instance/reduction_inst3/rd2_data_delay[4]_i_12_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124    18.345 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186/O
                         net (fo=1, routed)           0.000    18.345    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.878 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128/CO[3]
                         net (fo=1, routed)           0.000    18.878    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_128_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.995 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224/CO[3]
                         net (fo=1, routed)           0.000    18.995    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.112 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124/CO[3]
                         net (fo=1, routed)           0.000    19.112    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_6_11_i_124_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.229 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.229    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.346 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.346    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_12_17_i_147_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.463 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113/CO[3]
                         net (fo=1, routed)           0.009    19.472    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_18_23_i_113_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.589 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.589    riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.828 r  riscv_steel_core_instance/fpau_instance/reduction_inst3/Q_reg_r1_0_31_24_29_i_132/O[2]
                         net (fo=6, routed)           0.842    20.670    riscv_steel_core_instance/b[30]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.301    20.971 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193/O
                         net (fo=1, routed)           0.000    20.971    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_193_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.372 f  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=56, routed)          1.061    22.433    riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    22.557 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.532    23.089    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.596 r  riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.596    riscv_steel_core_instance/Q_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.710 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.710    riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.023 r  riscv_steel_core_instance/Q_reg_r1_0_31_12_17_i_62/O[3]
                         net (fo=3, routed)           0.787    24.810    riscv_steel_core_instance/csr_file_instance/rsum_prev_i[19]
    SLICE_X42Y76         LUT4 (Prop_lut4_I3_O)        0.306    25.116 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137/O
                         net (fo=1, routed)           0.000    25.116    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_137_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.649 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.649    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.766 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_42/CO[3]
                         net (fo=32, routed)          1.233    26.999    riscv_steel_core_instance/rsum1
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.124    27.123 r  riscv_steel_core_instance/Q_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.651    27.774    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    27.898 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_20/O
                         net (fo=4, routed)           0.894    28.792    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    28.916 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    28.916    dual_port_ram_instance/S[0]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.448 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.448    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.562 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.562    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.676 r  dual_port_ram_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    29.685    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15][0]
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.799 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.799    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.913 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.913    dual_port_ram_instance/target_address_adder_stage3_reg[23][0]
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.027 r  dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.027    dual_port_ram_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    30.262 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.370    30.632    riscv_steel_core_instance/data_fetch_store_unit_instance/D[22]
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.299    30.931 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.065    31.995    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[8]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    32.119 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9/O
                         net (fo=2, routed)           0.863    32.982    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_9_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.106 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_6/O
                         net (fo=108, routed)         0.790    33.897    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.124    34.021 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3/O
                         net (fo=2, routed)           0.424    34.445    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_irq_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    34.569 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.597    35.166    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.124    35.290 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=21, routed)          0.777    36.067    uart_instance/tx_register
    SLICE_X49Y70         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.147    -3.323    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.232 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         1.427    -1.805    uart_instance/clk_35Mhz
    SLICE_X49Y70         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.306ns (23.833%)  route 0.978ns (76.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.978     1.284    uart_instance/D[0]
    SLICE_X13Y90         FDRE                                         r  uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.831    -0.228    uart_instance/clk_35Mhz
    SLICE_X13Y90         FDRE                                         r  uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.396ns (26.635%)  route 1.091ns (73.365%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.977     1.283    uart_instance/D[0]
    SLICE_X14Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.328 r  uart_instance/rx_active_i_1/O
                         net (fo=2, routed)           0.114     1.442    uart_instance/rx_active_i_1_n_0
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.487 r  uart_instance/rx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.487    uart_instance/rx_bit_counter[3]_i_1_n_0
    SLICE_X15Y90         FDRE                                         r  uart_instance/rx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.831    -0.228    uart_instance/clk_35Mhz
    SLICE_X15Y90         FDRE                                         r  uart_instance/rx_bit_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.351ns (23.290%)  route 1.156ns (76.710%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.977     1.283    uart_instance/D[0]
    SLICE_X14Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.328 r  uart_instance/rx_active_i_1/O
                         net (fo=2, routed)           0.179     1.507    uart_instance/rx_active_i_1_n_0
    SLICE_X14Y90         FDRE                                         r  uart_instance/rx_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.831    -0.228    uart_instance/clk_35Mhz
    SLICE_X14Y90         FDRE                                         r  uart_instance/rx_active_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_1_0_1/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.235ns (14.868%)  route 1.345ns (85.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=818, routed)         1.345     1.579    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y17         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_0_1/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.872    -0.187    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y17         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_0_1/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_1_0_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.235ns (14.671%)  route 1.366ns (85.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=818, routed)         1.366     1.600    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y17         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_0_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.869    -0.190    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y17         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_0_1/CLKBWRCLK

Slack:                    inf
  Source:                 halt
                            (input port)
  Destination:            riscv_steel_core_instance/halt_register_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.294ns (17.700%)  route 1.369ns (82.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  halt (IN)
                         net (fo=0)                   0.000     0.000    halt
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  halt_IBUF_inst/O
                         net (fo=1, routed)           1.369     1.663    riscv_steel_core_instance/halt_IBUF
    SLICE_X45Y86         FDRE                                         r  riscv_steel_core_instance/halt_register_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.825    -0.234    riscv_steel_core_instance/clk_35Mhz
    SLICE_X45Y86         FDRE                                         r  riscv_steel_core_instance/halt_register_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_0_0_5/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.235ns (13.619%)  route 1.489ns (86.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=818, routed)         1.489     1.724    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_5/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.867    -0.192    dual_port_ram_instance/clk_35Mhz
    RAMB36_X0Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0_5/CLKARDCLK

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.351ns (20.312%)  route 1.377ns (79.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.204     1.510    uart_instance/D[0]
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.555 r  uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=13, routed)          0.173     1.728    uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.831    -0.228    uart_instance/clk_35Mhz
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.351ns (20.312%)  route 1.377ns (79.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.204     1.510    uart_instance/D[0]
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.555 r  uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=13, routed)          0.173     1.728    uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.831    -0.228    uart_instance/clk_35Mhz
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_35Mhz_clk_wiz_0  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.351ns (20.312%)  route 1.377ns (79.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.204     1.510    uart_instance/D[0]
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.555 r  uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=13, routed)          0.173     1.728    uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_35Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    inst/inst/clk_35Mhz_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  inst/inst/clkout1_buf_replica/O
                         net (fo=9, routed)           0.046    -1.088    inst/inst/clk_35Mhz_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  inst/inst/clkout1_buf/O
                         net (fo=992, routed)         0.831    -0.228    uart_instance/clk_35Mhz
    SLICE_X13Y92         FDRE                                         r  uart_instance/rx_cycle_counter_reg[2]/C





