V 51
K 58180587390 fd18
Y 0
D 0 0 1700 1100
Z 1
i 146
N 103
J 600 640 8
J 795 800 7
J 685 800 9
J 685 640 9
J 685 750 11
J 600 750 8
B 6 5
L 605 755 20 0 3 0 1 0 Q[7:0]
B 4 5
B 5 3
B 3 2
L 725 810 20 0 3 0 1 0 Q[15:0]
B 1 4
L 605 645 20 0 3 0 1 0 Q[15:8]
N 141
J 480 600 2
J 480 710 2
J 440 710 3
J 440 600 5
J 205 600 1
S 4 1
S 3 2
S 4 3
S 5 4
L 215 600 10 0 3 0 1 0 C
N 119
J 325 750 7
J 480 750 8
B 1 2
L 340 755 20 0 3 0 1 0 D[7:0]
I 110 virtex2p:FD8CE 1 480 670 0 1 '
C 141 2 3 0
C 77 6 7 0
C 56 1 8 0
C 119 2 1 0
C 103 6 4 0
I 113 virtex2p:FD8CE 1 480 560 0 1 '
C 141 1 3 0
C 77 3 7 0
C 56 3 8 0
C 139 1 1 0
C 103 1 4 0
N 77
J 205 585 1
J 455 585 3
J 480 620 2
J 455 620 5
J 455 730 3
J 480 730 2
S 1 2
L 215 585 10 0 3 0 1 0 CE
S 2 4
S 4 3
S 4 5
S 5 6
N 56
J 480 680 2
J 470 680 3
J 480 570 2
J 470 570 5
J 205 570 1
S 2 1
S 4 2
S 4 3
S 5 4
L 215 570 10 0 3 0 1 0 CLR
N 139
J 480 640 8
J 360 640 7
B 2 1
L 365 645 20 0 3 0 1 0 Q[7:0]
T 1570 50 10 0 9 1
T 1560 30 10 0 3 A
T 1490 50 10 0 9 4th February 2004
T 1495 100 10 0 9 VIRTEX Family FD8-16CE  Macro
T 1585 70 10 0 9 8-16-Bit Bus Matching Register with Asynchronus Clear and Chip 
+ Enable
T 1600 125 25 0 3 JRG
Q 14 0 0
I 31 virtex:BSHEETL 1 1260 0 0 1 '
T 1585 0 25 0 3 Page 23
Q 11 0 0
E
