{"vcs1":{"timestamp_begin":1731829953.246359516, "rt":1.61, "ut":0.45, "st":0.26}}
{"vcselab":{"timestamp_begin":1731829954.933465038, "rt":1.32, "ut":0.31, "st":0.18}}
{"link":{"timestamp_begin":1731829956.336222453, "rt":0.38, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731829952.639243572}
{"VCS_COMP_START_TIME": 1731829952.639243572}
{"VCS_COMP_END_TIME": 1731829958.269331333}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333884}}
{"stitch_vcselab": {"peak_mem": 223436}}
