<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('m_filterArray_load_4', FIR16BitA/FIR16BitA.c:14) on array 'm_filterArray' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'm_filterArray'." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:51:29.461+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'FIR16BitA' (Function: FIR16BitA): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation ('127_write_ln14', FIR16BitA/FIR16BitA.c:14) of variable 'm_filterArray_load_1', FIR16BitA/FIR16BitA.c:14 on array 'm_filterArray' and 'load' operation ('m_filterArray_load', FIR16BitA/FIR16BitA.c:14) on array 'm_filterArray'." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:51:22.769+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:51:20.621+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)" projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:51:20.572+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:58:02.637+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:57:46.304+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 7309c6e5&#xA;&#xA;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2621.344 ; gain = 0.000 ; free physical = 143 ; free virtual = 2085&#xA;Post Restoration Checksum: NetGraph: 5f1104f9 NumContArr: 13f8c1ec Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 7309c6e5&#xA;&#xA;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2621.344 ; gain = 0.000 ; free physical = 143 ; free virtual = 2086&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 7309c6e5&#xA;&#xA;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2627.141 ; gain = 5.797 ; free physical = 140 ; free virtual = 2026&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 7309c6e5&#xA;&#xA;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2627.141 ; gain = 5.797 ; free physical = 140 ; free virtual = 2018&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: af9b7c83&#xA;&#xA;&#xA;Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2635.195 ; gain = 13.852 ; free physical = 136 ; free virtual = 2043" projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:57:06.260+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_awvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_awvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.707+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_bready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_bready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.694+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_awaddr[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_awaddr[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.681+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_awaddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_awaddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.670+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_awaddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_awaddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.661+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_awaddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_awaddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.651+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_awaddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_awaddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.641+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.633+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.624+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.615+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.607+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.597+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.588+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.577+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.570+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.562+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.556+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_rready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_rready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.549+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_arvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_arvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.541+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_araddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_araddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.533+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_araddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_araddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.526+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_araddr[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_araddr[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.520+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_araddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_araddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.513+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.505+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.498+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.491+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.482+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.474+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.467+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.459+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.450+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.442+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.433+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.423+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.412+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.400+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wstrb[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wstrb[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.389+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.379+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.368+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wstrb[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wstrb[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.358+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.348+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_araddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_araddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.337+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.329+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.322+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.315+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.305+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.295+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.287+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.278+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wstrb[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wstrb[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.270+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_BUS_A_wdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_BUS_A_wdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.261+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:51.251+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:56:11.216+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2439.902 ; gain = 505.910 ; free physical = 584 ; free virtual = 3524&#xA;Contents of report file './report/FIR16BitA_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019&#xA;| Date         : Wed Jul  1 00:55:38 2020&#xA;| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS&#xA;| Command      : report_timing_summary -file ./report/FIR16BitA_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z020-clg400&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 52 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 38 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      0.194        0.000                      0                12935        0.243        0.000                      0                12935        4.020        0.000                       0                  6465  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              0.194        0.000                      0                12935        0.243        0.000                      0                12935        4.020        0.000                       0                  6465  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.194ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[5]&#xA;                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        9.156ns  (logic 1.805ns (19.714%)  route 7.351ns (80.286%))&#xA;  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=6466, unset)         0.973     0.973    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/Q&#xA;                         net (fo=14, unplaced)        0.792     2.283    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_start&#xA;                         LUT3 (Prop_lut3_I0_O)        0.295     2.578 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_262/O&#xA;                         net (fo=115, unplaced)       0.552     3.130    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_262_n_0&#xA;                         LUT2 (Prop_lut2_I1_O)        0.124     3.254 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_253/O&#xA;                         net (fo=108, unplaced)       1.212     4.466    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address0173_out&#xA;                         LUT6 (Prop_lut6_I1_O)        0.124     4.590 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1490/O&#xA;                         net (fo=1, unplaced)         1.111     5.701    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1490_n_0&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     5.825 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1457/O&#xA;                         net (fo=1, unplaced)         0.902     6.727    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1457_n_0&#xA;                         LUT6 (Prop_lut6_I3_O)        0.124     6.851 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1391/O&#xA;                         net (fo=1, unplaced)         0.449     7.300    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1391_n_0&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_726/O&#xA;                         net (fo=1, unplaced)         0.449     7.873    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_726_n_0&#xA;                         LUT6 (Prop_lut6_I4_O)        0.124     7.997 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_363/O&#xA;                         net (fo=1, unplaced)         0.419     8.416    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_363_n_0&#xA;                         LUT6 (Prop_lut6_I1_O)        0.124     8.540 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_120/O&#xA;                         net (fo=1, unplaced)         0.665     9.205    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_120_n_0&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     9.329 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_16/O&#xA;                         net (fo=1, unplaced)         0.800    10.129    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRBWRADDR[1]&#xA;                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[5]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=6466, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk&#xA;                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])&#xA;                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg&#xA;  -------------------------------------------------------------------&#xA;                         required time                         10.323    &#xA;                         arrival time                         -10.129    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.194    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.243ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/din0_buf1_reg[31]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/D&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.328ns  (logic 0.164ns (49.940%)  route 0.164ns (50.060%))&#xA;  Logic Levels:           0  &#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=6466, unset)         0.410     0.410    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/din0_buf1_reg[31]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/din0_buf1_reg[31]/Q&#xA;                         net (fo=17, unplaced)        0.164     0.739    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/s_axis_a_tdata[0]&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=6466, unset)         0.432     0.432    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/aclk&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK&#xA;                         clock pessimism              0.000     0.432    &#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xA;                                                      0.064     0.496    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.496    &#xA;                         arrival time                           0.739    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.243    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK&#xA;Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK&#xA;High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.902 ; gain = 0.000 ; free physical = 582 ; free virtual = 3522" projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:55:39.067+0200" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:55:24.412+0200" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 674 ; free virtual = 3598&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 547 ; free virtual = 3471&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 547 ; free virtual = 3471&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.488 ; gain = 308.121 ; free physical = 546 ; free virtual = 3470&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-----------------------+------+&#xA;|      |Cell                   |Count |&#xA;+------+-----------------------+------+&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xA;+------+-----------------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    42|&#xA;|2     |  bd_0_i |bd_0   |    42|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.363 ; gain = 311.996 ; free physical = 546 ; free virtual = 3470&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1900.363 ; gain = 218.246 ; free physical = 603 ; free virtual = 3527&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.371 ; gain = 311.996 ; free physical = 603 ; free virtual = 3527" projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:55:24.403+0200" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 " projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:52:34.260+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'FIR16BitA_ap_sitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:52:21.310+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'FIR16BitA_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="FIR16BitA" solutionName="solution1" date="2020-07-01T00:52:18.330+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
