{"vcs1":{"timestamp_begin":1683059184.656197345, "rt":0.49, "ut":0.25, "st":0.11}}
{"vcselab":{"timestamp_begin":1683059185.217869914, "rt":0.41, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1683059185.691634772, "rt":0.24, "ut":0.07, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683059184.307450395}
{"VCS_COMP_START_TIME": 1683059184.307450395}
{"VCS_COMP_END_TIME": 1683059186.007089546}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341132}}
{"stitch_vcselab": {"peak_mem": 238968}}
