Fitter report for nox1_test
Mon Aug 13 12:53:32 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB Macrocells
 19. Logic Cell Interconnection
 20. Fitter Device Options
 21. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+-----------------------+----------------------------------------------+
; Fitter Status         ; Successful - Mon Aug 13 12:53:32 2018        ;
; Quartus II Version    ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name         ; nox1_test                                    ;
; Top-level Entity Name ; nox1_test                                    ;
; Family                ; MAX3000A                                     ;
; Device                ; EPM3064ALC44-10                              ;
; Timing Models         ; Final                                        ;
; Total macrocells      ; 26 / 64 ( 41 % )                             ;
; Total pins            ; 14 / 34 ( 41 % )                             ;
+-----------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM3064ALC44-10 ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                                              ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; On              ; On            ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Fitter Effort                                                              ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
; Use Best Effort Settings for Compilation                                   ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/2018Digital_electronic_grade_B/107/20180813_Nox1_test/nox1_test.pin.


+------------------------------------------------------+
; Fitter Resource Usage Summary                        ;
+-----------------------------------+------------------+
; Resource                          ; Usage            ;
+-----------------------------------+------------------+
; Logic cells                       ; 26 / 64 ( 41 % ) ;
; Registers                         ; 22 / 64 ( 34 % ) ;
; Number of pterms used             ; 81               ;
; User inserted logic elements      ; 0                ;
; I/O pins                          ; 14 / 34 ( 41 % ) ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )   ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )    ;
; Global signals                    ; 1                ;
; Shareable expanders               ; 0 / 64 ( 0 % )   ;
; Parallel expanders                ; 0 / 60 ( 0 % )   ;
; Cells using turbo bit             ; 26 / 64 ( 41 % ) ;
; Maximum fan-out node              ; p3s1signal[0]    ;
; Maximum fan-out                   ; 17               ;
; Highest non-global fan-out signal ; p3s1signal[0]    ;
; Highest non-global fan-out        ; 17               ;
; Total fan-out                     ; 225              ;
; Average fan-out                   ; 5.63             ;
+-----------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                   ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Name    ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; I/O Standard ; Location assigned by ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; GCKP43  ; 43    ; --       ; --  ; 4                     ; 0                  ; yes    ; 3.3-V LVTTL  ; User                 ;
; p2ck1in ; 33    ; --       ; 4   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; p3s1in  ; 31    ; --       ; 3   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; p4ck2in ; 29    ; --       ; 3   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                     ;
+-------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; DCBAout[0]  ; 24    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; DCBAout[1]  ; 25    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; DCBAout[2]  ; 26    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; DCBAout[3]  ; 27    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; p14p16ba[0] ; 20    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; p14p16ba[1] ; 21    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
+-------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 4        ; 3          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 7        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 7          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 13       ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 14       ; 13         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 15       ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 16       ; 15         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 18       ; 17         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 19       ; 18         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 20       ; 19         ; --       ; p14p16ba[0]    ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 21       ; 20         ; --       ; p14p16ba[1]    ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 22       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 23       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 24       ; 23         ; --       ; DCBAout[0]     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 25       ; 24         ; --       ; DCBAout[1]     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 26       ; 25         ; --       ; DCBAout[2]     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 27       ; 26         ; --       ; DCBAout[3]     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; p4ck2in        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 30       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 30         ; --       ; p3s1in         ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 32       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 32         ; --       ; p2ck1in        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 34       ; 33         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 35       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 36       ; 35         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 37       ; 36         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 38       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; N               ;
; 39       ; 38         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 40       ; 39         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; GCKP43         ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 44       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; 3.3-V LVTTL  ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+----------------------------------------------------------------------+
; Dedicated Inputs I/O                                                 ;
+--------+-------+-------+-------+--------------+------------+---------+
; Name   ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+--------+-------+-------+-------+--------------+------------+---------+
; GCKP43 ; 43    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
+--------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                               ;
+----------------------------+------------+------+---------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+------------+------+---------------------+--------------+
; |nox1_test                 ; 26         ; 14   ; |nox1_test          ; work         ;
+----------------------------+------------+------+---------------------+--------------+


+------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                      ;
+---------------+----------+---------+--------------+--------+----------------------+------------------+
; Name          ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+---------------+----------+---------+--------------+--------+----------------------+------------------+
; GCKP43        ; PIN_43   ; 4       ; Clock        ; yes    ; On                   ; --               ;
; ck1signal     ; LC3      ; 16      ; Clock        ; no     ; --                   ; --               ;
; ck2signal     ; LC1      ; 2       ; Clock        ; no     ; --                   ; --               ;
; p3s1signal[0] ; LC2      ; 17      ; Async. clear ; no     ; --                   ; --               ;
; p3s1signal[1] ; LC4      ; 16      ; Async. clear ; no     ; --                   ; --               ;
+---------------+----------+---------+--------------+--------+----------------------+------------------+


+-----------------------------------------------------------------------+
; Global & Other Fast Signals                                           ;
+--------+----------+---------+----------------------+------------------+
; Name   ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+--------+----------+---------+----------------------+------------------+
; GCKP43 ; PIN_43   ; 4       ; On                   ; --               ;
+--------+----------+---------+----------------------+------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-------------------+-------------+
; Name              ; Fan-Out     ;
+-------------------+-------------+
; p3s1signal[0]     ; 17          ;
; N0[1]             ; 16          ;
; N0[0]             ; 16          ;
; p3s1signal[1]     ; 16          ;
; ck1signal         ; 16          ;
; N0[3]             ; 15          ;
; N0[2]             ; 15          ;
; N1[1]             ; 12          ;
; N1[0]             ; 12          ;
; N1[3]             ; 11          ;
; N1[2]             ; 11          ;
; N2[1]             ; 8           ;
; N2[0]             ; 8           ;
; N2[3]             ; 7           ;
; N2[2]             ; 7           ;
; p14p16baSignal[0] ; 6           ;
; p14p16baSignal[1] ; 5           ;
; N3[1]             ; 4           ;
; N3[0]             ; 4           ;
; N3[3]             ; 3           ;
; N3[2]             ; 3           ;
; ck2signal         ; 2           ;
; p3s1in            ; 1           ;
; p4ck2in           ; 1           ;
; p2ck1in           ; 1           ;
; Mux2~13           ; 1           ;
; Mux0~13           ; 1           ;
; Mux1~13           ; 1           ;
; Mux3~13           ; 1           ;
+-------------------+-------------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 0 / 6 ( 0 % )     ;
; PIA buffers                ; 33 / 144 ( 23 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 6.50) ; Number of LABs  (Total = 3) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 1                           ;
; 1                                      ; 0                           ;
; 2                                      ; 1                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 1                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 0                           ;
; 14                                     ; 0                           ;
; 15                                     ; 0                           ;
; 16                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                 ;
+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                   ; Output                                                                                                                        ;
+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC2        ; GCKP43, p3s1in                                                                                                                                          ; p3s1signal[1], N0[0], N0[1], N0[2], N0[3], N1[0], N1[1], N1[2], N1[3], N2[0], N2[1], N2[2], N2[3], N3[0], N3[2], N3[3], N3[1] ;
;  A  ; LC1        ; GCKP43, p4ck2in                                                                                                                                         ; p14p16baSignal[0], p14p16baSignal[1]                                                                                          ;
;  A  ; LC3        ; GCKP43, p2ck1in                                                                                                                                         ; N0[0], N0[1], N0[2], N0[3], N1[0], N1[1], N1[2], N1[3], N2[0], N2[1], N2[2], N2[3], N3[0], N3[2], N3[3], N3[1]                ;
;  A  ; LC4        ; GCKP43, p3s1signal[0]                                                                                                                                   ; N0[0], N0[1], N0[2], N0[3], N1[0], N1[1], N1[2], N1[3], N2[0], N2[1], N2[2], N2[3], N3[0], N3[2], N3[3], N3[1]                ;
;  A  ; LC7        ; ck1signal, p3s1signal[0], p3s1signal[1]                                                                                                                 ; N0[1], N0[2], N0[3], N1[0], N1[1], N1[2], N1[3], N2[0], N2[1], N2[2], N2[3], N3[0], Mux3~13, N3[2], N3[3], N3[1]              ;
;  A  ; LC9        ; N0[1], N0[0], ck1signal, p3s1signal[0], p3s1signal[1]                                                                                                   ; N0[1], N0[3], N1[0], N1[1], N1[2], N1[3], N2[0], N2[1], N2[2], N2[3], N3[0], N3[2], Mux1~13, N3[3], N3[1]                     ;
;  A  ; LC10       ; N0[2], N0[1], N0[3], N0[0], ck1signal, p3s1signal[0], p3s1signal[1]                                                                                     ; N0[1], N0[3], N1[0], N1[1], N1[2], N1[3], N2[0], N2[1], N2[2], N2[3], N3[0], N3[2], N3[3], Mux0~13, N3[1]                     ;
;  A  ; LC11       ; N0[3], N0[2], N0[1], N0[0], ck1signal, p3s1signal[0], p3s1signal[1]                                                                                     ; N1[1], N1[2], N1[3], N2[0], N2[1], N2[2], N2[3], N3[0], Mux3~13, N3[2], N3[3], N3[1]                                          ;
;  B  ; LC19       ; ck2signal                                                                                                                                               ; p14p16ba[0], p14p16baSignal[1], Mux3~13, Mux1~13, Mux0~13, Mux2~13                                                            ;
;  B  ; LC17       ; p14p16baSignal[0], ck2signal                                                                                                                            ; p14p16ba[1], Mux3~13, Mux1~13, Mux0~13, Mux2~13                                                                               ;
;  C  ; LC34       ; N0[3], N0[2], N0[1], N0[0], ck1signal, p3s1signal[0], p3s1signal[1]                                                                                     ; N0[1], N0[2], N0[3], N1[0], N1[1], N1[2], N1[3], N2[0], N2[1], N2[2], N2[3], N3[0], N3[2], N3[3], N3[1], Mux2~13              ;
;  C  ; LC39       ; N1[3], N1[0], N0[3], N0[2], N0[1], N0[0], N1[2], N1[1], ck1signal, p3s1signal[0], p3s1signal[1]                                                         ; N1[1], N1[2], N1[3], N2[0], N2[1], N2[2], N2[3], N3[0], N3[2], N3[3], N3[1], Mux2~13                                          ;
;  C  ; LC38       ; N1[1], N1[0], N0[3], N0[2], N0[1], N0[0], ck1signal, p3s1signal[0], p3s1signal[1]                                                                       ; N1[1], N1[3], N2[0], N2[1], N2[2], N2[3], N3[0], N3[2], Mux1~13, N3[3], N3[1]                                                 ;
;  C  ; LC48       ; N1[2], N1[1], N1[0], N0[3], N0[2], N0[1], N1[3], N0[0], ck1signal, p3s1signal[0], p3s1signal[1]                                                         ; N1[1], N1[3], N2[0], N2[1], N2[2], N2[3], N3[0], N3[2], N3[3], Mux0~13, N3[1]                                                 ;
;  C  ; LC45       ; N0[3], N0[2], N0[1], N0[0], N1[3], N1[2], N1[1], N1[0], ck1signal, p3s1signal[0], p3s1signal[1]                                                         ; N2[1], N2[2], N2[3], N3[0], Mux3~13, N3[2], N3[3], N3[1]                                                                      ;
;  C  ; LC40       ; N2[3], N2[0], N0[3], N0[2], N0[1], N0[0], N1[3], N1[2], N1[1], N1[0], N2[2], N2[1], ck1signal, p3s1signal[0], p3s1signal[1]                             ; N2[1], N2[2], N2[3], N3[0], N3[2], N3[3], N3[1], Mux2~13                                                                      ;
;  C  ; LC47       ; N2[1], N2[0], N0[3], N0[2], N0[1], N0[0], N1[3], N1[2], N1[1], N1[0], ck1signal, p3s1signal[0], p3s1signal[1]                                           ; N2[1], N2[3], N3[0], N3[2], Mux1~13, N3[3], N3[1]                                                                             ;
;  C  ; LC44       ; N2[2], N2[1], N2[0], N0[3], N0[2], N0[1], N0[0], N1[3], N1[2], N1[1], N2[3], N1[0], ck1signal, p3s1signal[0], p3s1signal[1]                             ; N2[1], N2[3], N3[0], N3[2], N3[3], Mux0~13, N3[1]                                                                             ;
;  C  ; LC42       ; N2[3], N2[2], N2[1], N2[0], N0[3], N0[2], N0[1], N0[0], N1[3], N1[2], N1[1], N1[0], ck1signal, p3s1signal[0], p3s1signal[1]                             ; Mux3~13, N3[2], N3[3], N3[1]                                                                                                  ;
;  C  ; LC33       ; N3[0], p14p16baSignal[1], p14p16baSignal[0], N2[0], N0[0], N1[0]                                                                                        ; DCBAout[0]                                                                                                                    ;
;  C  ; LC41       ; N3[1], N3[0], N2[3], N2[2], N2[1], N2[0], N0[3], N0[2], N0[1], N0[0], N1[3], N1[2], N1[1], N1[0], ck1signal, p3s1signal[0], p3s1signal[1]               ; Mux1~13, N3[3], N3[1]                                                                                                         ;
;  C  ; LC36       ; N3[2], p14p16baSignal[1], p14p16baSignal[0], N2[2], N0[2], N1[2]                                                                                        ; DCBAout[2]                                                                                                                    ;
;  C  ; LC43       ; N3[2], N3[1], N3[0], N2[3], N2[2], N2[1], N2[0], N0[3], N0[2], N0[1], N0[0], N1[3], N1[2], N1[1], N3[3], N1[0], ck1signal, p3s1signal[0], p3s1signal[1] ; N3[3], Mux0~13, N3[1]                                                                                                         ;
;  C  ; LC37       ; N3[3], p14p16baSignal[1], p14p16baSignal[0], N2[3], N0[3], N1[3]                                                                                        ; DCBAout[3]                                                                                                                    ;
;  C  ; LC46       ; N3[3], N3[0], N2[3], N2[2], N2[1], N2[0], N0[3], N0[2], N0[1], N0[0], N1[3], N1[2], N1[1], N1[0], N3[2], N3[1], ck1signal, p3s1signal[0], p3s1signal[1] ; N3[2], N3[3], N3[1], Mux2~13                                                                                                  ;
;  C  ; LC35       ; N3[1], p14p16baSignal[1], p14p16baSignal[0], N2[1], N0[1], N1[1]                                                                                        ; DCBAout[1]                                                                                                                    ;
+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Aug 13 12:53:32 2018
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off nox1_test -c nox1_test
Info: Selected device EPM3064ALC44-10 for design "nox1_test"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 244 megabytes
    Info: Processing ended: Mon Aug 13 12:53:32 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


