$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # dataa [7:0] $end
  $var wire 8 $ datab [7:0] $end
  $var wire 1 % add_sub $end
  $var wire 1 & clk $end
  $var wire 9 ' result [8:0] $end
  $scope module addsub $end
   $var wire 8 ( dataa [7:0] $end
   $var wire 8 ) datab [7:0] $end
   $var wire 1 * add_sub $end
   $var wire 1 + clk $end
   $var wire 9 , result [8:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b00000000 $
0%
1&
b000000000 '
b00000000 (
b00000000 )
0*
1+
b000000000 ,
#1000
b00011000 #
b01111000 $
1%
0&
b00011000 (
b01111000 )
1*
0+
#2000
1&
b010010000 '
1+
b010010000 ,
#3000
b10101000 #
b00111010 $
0&
b10101000 (
b00111010 )
0+
#4000
1&
b011100010 '
1+
b011100010 ,
#5000
b00001110 #
b11010111 $
0&
b00001110 (
b11010111 )
0+
#6000
1&
b011100101 '
1+
b011100101 ,
#7000
b11000110 #
b11100011 $
0%
0&
b11000110 (
b11100011 )
0*
0+
#8000
1&
b111100011 '
1+
b111100011 ,
#9000
b10110110 #
b10101110 $
1%
0&
b10110110 (
b10101110 )
1*
0+
#10000
1&
b101100100 '
1+
b101100100 ,
#11000
b00101111 #
b11001001 $
0%
0&
b00101111 (
b11001001 )
0*
0+
#12000
1&
b101100110 '
1+
b101100110 ,
#13000
b11000001 #
b10111111 $
1%
0&
b11000001 (
b10111111 )
1*
0+
#14000
1&
b110000000 '
1+
b110000000 ,
#15000
b11100100 #
b01000011 $
0&
b11100100 (
b01000011 )
0+
#16000
1&
b100100111 '
1+
b100100111 ,
#17000
b10100000 #
b00101111 $
0%
0&
b10100000 (
b00101111 )
0*
0+
#18000
1&
b001110001 '
1+
b001110001 ,
#19000
b11000001 #
b11101100 $
0&
b11000001 (
b11101100 )
0+
#20000
#20001
