{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605262405556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605262405574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 02:13:25 2020 " "Processing started: Fri Nov 13 02:13:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605262405574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262405574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262405574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1605262406159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605262406159 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1605262416557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_check.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_check " "Found entity 1: zero_check" {  } { { "zero_check.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/zero_check.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416560 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_check_testbench " "Found entity 2: zero_check_testbench" {  } { { "zero_check.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/zero_check.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 2 2 " "Found 2 design units, including 2 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416562 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_testbench " "Found entity 2: register_testbench" {  } { { "register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/register.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor16_1 " "Found entity 1: nor16_1" {  } { { "nor16_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/nor16_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416566 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor16_1_testbench " "Found entity 2: nor16_1_testbench" {  } { { "nor16_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/nor16_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x32_1 " "Found entity 1: mux64x32_1" {  } { { "mux64x32_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux64x32_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416568 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x32_1_testbench " "Found entity 2: mux64x32_1_testbench" {  } { { "mux64x32_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux64x32_1.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux32_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416570 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux32_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux16_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416572 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux16_1.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux8_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416573 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux8_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux4_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416576 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux4_1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416578 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux2_1.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/fulladder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416580 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder_testbench " "Found entity 2: fulladder_testbench" {  } { { "fulladder.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/fulladder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "decoder5_32.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/decoder5_32.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416581 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5_32_testbench " "Found entity 2: decoder5_32_testbench" {  } { { "decoder5_32.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/decoder5_32.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/decoder3_8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416583 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3_8_testbench " "Found entity 2: decoder3_8_testbench" {  } { { "decoder3_8.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/decoder3_8.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/decoder2_4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416585 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2_4_testbench " "Found entity 2: decoder2_4_testbench" {  } { { "decoder2_4.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/decoder2_4.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1_2 " "Found entity 1: decoder1_2" {  } { { "decoder1_2.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/decoder1_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416587 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder1_2_testbench " "Found entity 2: decoder1_2_testbench" {  } { { "decoder1_2.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/decoder1_2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a alu_slice.sv(11) " "Verilog HDL Declaration information at alu_slice.sv(11): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "alu_slice.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/alu_slice.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605262416588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_slice.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu_slice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_slice " "Found entity 1: alu_slice" {  } { { "alu_slice.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/alu_slice.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416588 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_slice_testbench " "Found entity 2: alu_slice_testbench" {  } { { "alu_slice.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/alu_slice.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/alu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416593 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416595 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/D_FF.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_register " "Found entity 1: flag_register" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/sign_extend.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416601 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extend_testbench " "Found entity 2: sign_extend_testbench" {  } { { "sign_extend.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/sign_extend.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/zero_extend.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416602 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_extend_testbench " "Found entity 2: zero_extend_testbench" {  } { { "zero_extend.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/zero_extend.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_64bit " "Found entity 1: fulladder_64bit" {  } { { "fulladder_64bit.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/fulladder_64bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416604 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder_64bit_testbench " "Found entity 2: fulladder_64bit_testbench" {  } { { "fulladder_64bit.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/fulladder_64bit.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_64bit " "Found entity 1: mux2_1_64bit" {  } { { "mux2_1_64bit.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux2_1_64bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416606 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_64bit_testbench " "Found entity 2: mux2_1_64bit_testbench" {  } { { "mux2_1_64bit.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux2_1_64bit.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_64bit " "Found entity 1: mux4_1_64bit" {  } { { "mux4_1_64bit.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux4_1_64bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416609 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_64bit_testbench " "Found entity 2: mux4_1_64bit_testbench" {  } { { "mux4_1_64bit.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mux4_1_64bit.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_shifter.sv 2 2 " "Found 2 design units, including 2 entities, in source file mov_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mov_shifter " "Found entity 1: mov_shifter" {  } { { "mov_shifter.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mov_shifter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416615 ""} { "Info" "ISGN_ENTITY_NAME" "2 mov_shifter_testbench " "Found entity 2: mov_shifter_testbench" {  } { { "mov_shifter.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/mov_shifter.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "control_logic.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/control_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpustim " "Found entity 1: cpustim" {  } { { "cpustim.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/cpustim.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605262416620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262416620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flag_register " "Elaborating entity \"flag_register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605262416671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:flag\[0\].m " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:flag\[0\].m\"" {  } { { "flag_register.sv" "flag\[0\].m" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605262416693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:flag\[0\].ff " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:flag\[0\].ff\"" {  } { { "flag_register.sv" "flag\[0\].ff" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605262416710 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] GND " "Pin \"q\[0\]\" is stuck at GND" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605262417340 "|flag_register|q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605262417340 "|flag_register|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605262417340 "|flag_register|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605262417340 "|flag_register|q[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1605262417340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262417443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605262417686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605262417686 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[0\] " "No output dependent on input pin \"d\[0\]\"" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605262417884 "|flag_register|d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[1\] " "No output dependent on input pin \"d\[1\]\"" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605262417884 "|flag_register|d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[2\] " "No output dependent on input pin \"d\[2\]\"" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605262417884 "|flag_register|d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[3\] " "No output dependent on input pin \"d\[3\]\"" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605262417884 "|flag_register|d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605262417884 "|flag_register|en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605262417884 "|flag_register|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "flag_register.sv" "" { Text "C:/Users/heobi/Documents/School stuff/Classes/Junior/Fall/EE 469/Labs/Lab 3/flag_register.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605262417884 "|flag_register|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1605262417884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605262417884 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605262417884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605262417884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605262417949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 02:13:37 2020 " "Processing ended: Fri Nov 13 02:13:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605262417949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605262417949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605262417949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605262417949 ""}
