%TF.GenerationSoftware,KiCad,Pcbnew,9.0.3*%
%TF.CreationDate,2025-08-10T10:47:53+08:00*%
%TF.ProjectId,HackPad Schematic,4861636b-5061-4642-9053-6368656d6174,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.3) date 2025-08-10 10:47:53*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10RoundRect,0.250000X0.550000X-0.550000X0.550000X0.550000X-0.550000X0.550000X-0.550000X-0.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,2.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13C,1.524000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14R,2.000000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,3.200000X2.000000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD17C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,D2,1,K*%
%TO.N,Net-(D1-K)*%
X118800000Y-115710000D03*
D11*
%TO.P,D2,2,A*%
%TO.N,Net-(D2-A)*%
X118800000Y-108090000D03*
%TD*%
D12*
%TO.P,SW1,1,1*%
%TO.N,Net-(U1-GPIO3{slash}MOSI)*%
X111843500Y-106838750D03*
%TO.P,SW1,2,2*%
%TO.N,Net-(D1-A)*%
X105493500Y-109378750D03*
%TD*%
D10*
%TO.P,D1,1,K*%
%TO.N,Net-(D1-K)*%
X99800000Y-115728750D03*
D11*
%TO.P,D1,2,A*%
%TO.N,Net-(D1-A)*%
X99800000Y-108108750D03*
%TD*%
D10*
%TO.P,D5,1,K*%
%TO.N,Net-(D3-K)*%
X137800000Y-134810000D03*
D11*
%TO.P,D5,2,A*%
%TO.N,Net-(D5-A)*%
X137800000Y-127190000D03*
%TD*%
D12*
%TO.P,SW6,1,1*%
%TO.N,Net-(D6-A)*%
X111760000Y-144938750D03*
%TO.P,SW6,2,2*%
%TO.N,Net-(U1-GPIO3{slash}MOSI)*%
X105410000Y-147478750D03*
%TD*%
D10*
%TO.P,D7,1,K*%
%TO.N,Net-(D6-K)*%
X118800000Y-153620000D03*
D11*
%TO.P,D7,2,A*%
%TO.N,Net-(D7-A)*%
X118800000Y-146000000D03*
%TD*%
D12*
%TO.P,SW3,1,1*%
%TO.N,Net-(U1-GPIO3{slash}MOSI)*%
X111760000Y-125888750D03*
%TO.P,SW3,2,2*%
%TO.N,Net-(D3-A)*%
X105410000Y-128428750D03*
%TD*%
%TO.P,SW7,1,1*%
%TO.N,Net-(D7-A)*%
X130810000Y-144938750D03*
%TO.P,SW7,2,2*%
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X124460000Y-147478750D03*
%TD*%
D13*
%TO.P,U1,1,GPIO26/ADC0/A0*%
%TO.N,unconnected-(U1-GPIO26{slash}ADC0{slash}A0-Pad1)*%
X120580000Y-82680000D03*
%TO.P,U1,2,GPIO27/ADC1/A1*%
%TO.N,Net-(D1-K)*%
X120580000Y-85220000D03*
%TO.P,U1,3,GPIO28/ADC2/A2*%
%TO.N,Net-(D3-K)*%
X120580000Y-87760000D03*
%TO.P,U1,4,GPIO29/ADC3/A3*%
%TO.N,Net-(D6-K)*%
X120580000Y-90300000D03*
%TO.P,U1,5,GPIO6/SDA*%
%TO.N,Net-(D9-DIN)*%
X120580000Y-92840000D03*
%TO.P,U1,6,GPIO7/SCL*%
%TO.N,Net-(U1-GPIO7{slash}SCL)*%
X120580000Y-95380000D03*
%TO.P,U1,7,GPIO0/TX*%
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X120580000Y-97920000D03*
%TO.P,U1,8,GPIO1/RX*%
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X135820000Y-97920000D03*
%TO.P,U1,9,GPIO2/SCK*%
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X135820000Y-95380000D03*
%TO.P,U1,10,GPIO4/MISO*%
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X135820000Y-92840000D03*
%TO.P,U1,11,GPIO3/MOSI*%
%TO.N,Net-(U1-GPIO3{slash}MOSI)*%
X135820000Y-90300000D03*
%TO.P,U1,12,3V3*%
%TO.N,unconnected-(U1-3V3-Pad12)*%
X135820000Y-87760000D03*
%TO.P,U1,13,GND*%
%TO.N,GND*%
X135820000Y-85220000D03*
%TO.P,U1,14,VBUS*%
%TO.N,+5V*%
X135820000Y-82680000D03*
%TD*%
D10*
%TO.P,D4,1,K*%
%TO.N,Net-(D3-K)*%
X118800000Y-134710000D03*
D11*
%TO.P,D4,2,A*%
%TO.N,Net-(D4-A)*%
X118800000Y-127090000D03*
%TD*%
D14*
%TO.P,SW9,A,A*%
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X140200000Y-108600000D03*
D15*
%TO.P,SW9,B,B*%
%TO.N,Net-(U1-GPIO7{slash}SCL)*%
X140200000Y-113600000D03*
%TO.P,SW9,C,C*%
%TO.N,GND*%
X140200000Y-111100000D03*
D16*
%TO.P,SW9,MP*%
%TO.N,N/C*%
X147700000Y-105500000D03*
X147700000Y-116700000D03*
D15*
%TO.P,SW9,S1,S1*%
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X154700000Y-113600000D03*
%TO.P,SW9,S2,S2*%
%TO.N,GND*%
X154700000Y-108600000D03*
%TD*%
D10*
%TO.P,D6,1,K*%
%TO.N,Net-(D6-K)*%
X99700000Y-153810000D03*
D11*
%TO.P,D6,2,A*%
%TO.N,Net-(D6-A)*%
X99700000Y-146190000D03*
%TD*%
D12*
%TO.P,SW4,1,1*%
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X130810000Y-125888750D03*
%TO.P,SW4,2,2*%
%TO.N,Net-(D4-A)*%
X124460000Y-128428750D03*
%TD*%
D10*
%TO.P,D8,1,K*%
%TO.N,Net-(D6-K)*%
X137800000Y-153810000D03*
D11*
%TO.P,D8,2,A*%
%TO.N,Net-(D8-A)*%
X137800000Y-146190000D03*
%TD*%
D12*
%TO.P,SW8,1,1*%
%TO.N,Net-(D8-A)*%
X149860000Y-144938750D03*
%TO.P,SW8,2,2*%
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X143510000Y-147478750D03*
%TD*%
D10*
%TO.P,D3,1,K*%
%TO.N,Net-(D3-K)*%
X99700000Y-134810000D03*
D11*
%TO.P,D3,2,A*%
%TO.N,Net-(D3-A)*%
X99700000Y-127190000D03*
%TD*%
D12*
%TO.P,SW2,1,1*%
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X130810000Y-106838750D03*
%TO.P,SW2,2,2*%
%TO.N,Net-(D2-A)*%
X124460000Y-109378750D03*
%TD*%
%TO.P,SW5,1,1*%
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X149860000Y-125888750D03*
%TO.P,SW5,2,2*%
%TO.N,Net-(D5-A)*%
X143510000Y-128428750D03*
%TD*%
D17*
%TO.N,Net-(D1-K)*%
X117700000Y-88100000D02*
X120580000Y-85220000D01*
X117700000Y-114610000D02*
X117700000Y-88100000D01*
X118781250Y-115728750D02*
X118800000Y-115710000D01*
X118800000Y-115710000D02*
X117700000Y-114610000D01*
X99800000Y-115728750D02*
X118781250Y-115728750D01*
%TO.N,Net-(D3-K)*%
X119116000Y-89224000D02*
X120580000Y-87760000D01*
X137800000Y-134810000D02*
X118900000Y-134810000D01*
X118800000Y-134710000D02*
X121600000Y-131910000D01*
X118900000Y-134810000D02*
X118800000Y-134710000D01*
X119116000Y-98526410D02*
X119116000Y-89224000D01*
X121600000Y-131910000D02*
X121600000Y-101010410D01*
X99800000Y-134710000D02*
X99700000Y-134810000D01*
X121600000Y-101010410D02*
X119116000Y-98526410D01*
X118800000Y-134710000D02*
X99800000Y-134710000D01*
%TO.N,Net-(D6-A)*%
X100951250Y-144938750D02*
X111760000Y-144938750D01*
X99700000Y-146190000D02*
X100951250Y-144938750D01*
%TO.N,Net-(D7-A)*%
X118800000Y-146000000D02*
X129748750Y-146000000D01*
X129748750Y-146000000D02*
X130810000Y-144938750D01*
%TO.N,Net-(D8-A)*%
X137800000Y-146190000D02*
X139051250Y-144938750D01*
X139051250Y-144938750D02*
X149860000Y-144938750D01*
%TO.N,Net-(U1-GPIO7{slash}SCL)*%
X119517000Y-98360310D02*
X131874440Y-110717750D01*
X131874440Y-110717750D02*
X137317750Y-110717750D01*
X119517000Y-96443000D02*
X119517000Y-98360310D01*
X120580000Y-95380000D02*
X119517000Y-96443000D01*
X137317750Y-110717750D02*
X140200000Y-113600000D01*
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X129520000Y-97920000D02*
X140200000Y-108600000D01*
X120580000Y-97920000D02*
X129520000Y-97920000D01*
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X135820000Y-97920000D02*
X151500000Y-113600000D01*
X151500000Y-113600000D02*
X154700000Y-113600000D01*
%TD*%
M02*
