Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 21 00:08:00 2023
| Host         : DESKTOP-DI2J504 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
| Design       : thinpad_top
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   508 |
|    Minimum number of control sets                        |   508 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1094 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   508 |
| >= 0 to < 4        |    36 |
| >= 4 to < 6        |   176 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     0 |
| >= 16              |   267 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8806 |         2111 |
| No           | No                    | Yes                    |             261 |           96 |
| No           | Yes                   | No                     |            3420 |         1186 |
| Yes          | No                    | No                     |            3445 |         1029 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |            1620 |          464 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
| ~clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                          |                1 |              1 |
|  clock_gen/inst/clk_out1                 | sram_ctrl_double_try_0/ext_uart_r/tickgen/OversamplingTick                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | reset_of_clk10M_i_1_n_0                                                                                                                                                                                                                 |                1 |              1 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  trymips0/id0/p_10_in                    |                                                                                                                                                                                                                                                          | reset_of_clk10M                                                                                                                                                                                                                         |                1 |              1 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                        |                1 |              1 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  trymips0/bbb0/store_baseram_reg_i_2_n_0 |                                                                                                                                                                                                                                                          | trymips0/bbb0/store_baseram_reg_i_3_n_0                                                                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__164_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__155_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1__82_n_0                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1__81_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1__80_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1__79_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1__78_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                2 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1__77_n_0                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__154_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1__165_n_0                                                                                                                                                   |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__150_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__162_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__152_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__151_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__149_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__148_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 | sram_ctrl_double_try_0/cnt_o[3]_i_1_n_0                                                                                                                                                                                                                  | reset_of_clk10M                                                                                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__153_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__147_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__146_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__145_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__144_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__143_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__161_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__142_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__141_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__140_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__139_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__138_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__137_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__136_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__135_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__134_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__133_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__160_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__132_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__131_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__130_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__129_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__128_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__127_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__126_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__125_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__124_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__123_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__159_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__122_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__121_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__120_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__119_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__118_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__117_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__116_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__115_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__114_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__113_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__158_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__112_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__111_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__110_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__109_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__108_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__107_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__106_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__105_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__104_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__103_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__157_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__102_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__101_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__100_n_0                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__99_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__98_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__97_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__96_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__95_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__94_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__93_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__156_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__92_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__91_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1__90_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1__89_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1__88_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1__87_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1__86_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1__85_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1__84_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1__83_n_0                                                                                                                                                          |                1 |              4 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1__76_n_0                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                       |                1 |              6 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clock_gen/inst/clk_out1                 | sram_ctrl_double_try_0/ext_uart_t/tickgen/Acc_reg[22]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              8 |
|  clock_gen/inst/clk_out1                 | sram_ctrl_double_try_0/ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[3][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |              8 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                4 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  clock_gen/inst/clk_out1                 | sram_ctrl_double_try_0/ext_uart_r/tickgen/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             11 |
|  clock_gen/inst/clk_out1                 | sram_ctrl_double_try_0/ext_uart_t/tickgen/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             11 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                       |                2 |             11 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[6]_i_1_n_0                                                                                                                                                             |                5 |             12 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             13 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                       |                4 |             13 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             13 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                           |                6 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                             |                6 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             17 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  clock_gen/inst/clk_out1                 | sram_ctrl_double_try_0/p_0_in__0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             21 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | sram_ctrl_double_try_0/ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[0]                                                                                                                                                                      |                7 |             23 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_reg_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_reg_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  clock_gen/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  clock_btn_IBUF_BUFG                     |                                                                                                                                                                                                                                                          | reset_btn_IBUF                                                                                                                                                                                                                          |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[28][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |               12 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[21][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                9 |             32 |
|                                          |                                                                                                                                                                                                                                                          | trymips0/id0/reg2_o_reg[31]_i_2_n_0                                                                                                                                                                                                     |               11 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/if_id0/id_pc1                                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                9 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/if_id0/id_inst1[31]_i_1_n_0                                                                                                                                                                                                                     | reset_of_clk10M                                                                                                                                                                                                                         |               17 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[29][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                6 |             32 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | trymips0/regfile1/rdata2[31]_i_1_n_0                                                                                                                                                                                                    |               11 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/if_id0/bingo_delay_reg                                                                                                                                                                                                                          | trymips0/pc_reg0/clear                                                                                                                                                                                                                  |                9 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[24][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                6 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/id_ex0/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[2][31]_i_1_n_0                                                                                                                                                                                                                    | reset_of_clk10M                                                                                                                                                                                                                         |               15 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/bbb_ex0/CE                                                                                                                                                                                                                                      | trymips0/id0/stallreq                                                                                                                                                                                                                   |                9 |             32 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | trymips0/regfile1/rdata1[31]_i_1_n_0                                                                                                                                                                                                    |               11 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[30][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                4 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[19][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                8 |             32 |
|                                          |                                                                                                                                                                                                                                                          | trymips0/id0/reg1_o_reg[31]_i_2_n_0                                                                                                                                                                                                     |               12 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[26][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                6 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[10][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |               16 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[1][31]_i_1_n_0                                                                                                                                                                                                                    | reset_of_clk10M                                                                                                                                                                                                                         |                5 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[20][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                8 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[3][31]_i_1_n_0                                                                                                                                                                                                                    | reset_of_clk10M                                                                                                                                                                                                                         |                8 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[16][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                5 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[22][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                7 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[23][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                9 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[12][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |               12 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[13][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                9 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[14][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                7 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[15][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                6 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[18][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |               10 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[11][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                7 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[17][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                6 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[31][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |                7 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[6][31]_i_1_n_0                                                                                                                                                                                                                    | reset_of_clk10M                                                                                                                                                                                                                         |                5 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[4][31]_i_1_n_0                                                                                                                                                                                                                    | reset_of_clk10M                                                                                                                                                                                                                         |               11 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[5][31]_i_1_n_0                                                                                                                                                                                                                    | reset_of_clk10M                                                                                                                                                                                                                         |                8 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[8][31]_i_1_n_0                                                                                                                                                                                                                    | reset_of_clk10M                                                                                                                                                                                                                         |               13 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[7][31]_i_1_n_0                                                                                                                                                                                                                    | reset_of_clk10M                                                                                                                                                                                                                         |                6 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[25][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |               26 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[9][31]_i_1_n_0                                                                                                                                                                                                                    | reset_of_clk10M                                                                                                                                                                                                                         |                7 |             32 |
|  clock_gen/inst/clk_out1                 | trymips0/regfile1/regs[27][31]_i_1_n_0                                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             37 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             41 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             41 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             41 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             41 |
|  clock_gen/inst/clk_out1                 | trymips0/ex_mem0/p_0_in                                                                                                                                                                                                                                  | reset_of_clk10M                                                                                                                                                                                                                         |               16 |             46 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             49 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             49 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             63 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | trymips0/ex_mem0/mem_wdata[31]_i_1_n_0                                                                                                                                                                                                  |               31 |             64 |
|  clock_gen/inst/clk_out1                 | trymips0/id_ex0/E[0]                                                                                                                                                                                                                                     | reset_of_clk10M                                                                                                                                                                                                                         |               26 |             64 |
|  clock_gen/inst/clk_out1                 | trymips0/if_id0/id_pc_delay                                                                                                                                                                                                                              | reset_of_clk10M                                                                                                                                                                                                                         |               19 |             64 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | trymips0/id_ex0/bbb_aluop[7]_i_1_n_0                                                                                                                                                                                                    |               29 |             95 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               23 |            103 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |              121 |            164 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |            185 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            185 |
|  clock_gen/inst/clk_out1                 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              130 |            270 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |              173 |            360 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | reset_of_clk10M                                                                                                                                                                                                                         |              147 |            373 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |              439 |           1429 |
|  clock_gen/inst/clk_out1                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             2081 |          10192 |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


