// Seed: 994735684
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_22 = -1'd0;
endmodule
module module_1 #(
    parameter id_0 = 32'd73,
    parameter id_8 = 32'd13
) (
    input wor _id_0,
    input wire id_1,
    input tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input wor id_7,
    input supply0 _id_8,
    output tri1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri id_13,
    input wor id_14,
    input tri0 id_15,
    input tri0 id_16,
    output tri0 id_17,
    output wand id_18,
    output logic id_19,
    input uwire id_20,
    input wire id_21
);
  wire [1  &  id_8  .  id_0 : 1] id_23;
  always @(id_5) begin : LABEL_0
    id_19 = "" - id_16;
    #(-1);
    $unsigned(6);
    ;
  end
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
