
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000005e  00800100  00001540  000015b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001540  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .stab         000045f0  00000000  00000000  00001614  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001a0e  00000000  00000000  00005c04  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .comment      00000011  00000000  00000000  00007612  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00007624  2**2
                  CONTENTS, READONLY
  6 .debug_info   00000780  00000000  00000000  00007660  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000718  00000000  00000000  00007de0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  000084f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000027d  00000000  00000000  00008515  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 5d 00 	jmp	0xba	; 0xba <__ctors_end>
       4:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
       8:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
       c:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      10:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      14:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      18:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      1c:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      20:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      24:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      28:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      2c:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      30:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      34:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      38:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      3c:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      40:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      44:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      48:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      4c:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      50:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      54:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      58:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      5c:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      60:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      64:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      68:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      6c:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      70:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      74:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      78:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      7c:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      80:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      84:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      88:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__bad_interrupt>
      8c:	08 4a       	sbci	r16, 0xA8	; 168
      8e:	d7 3b       	cpi	r29, 0xB7	; 183
      90:	3b ce       	rjmp	.-906    	; 0xfffffd08 <__eeprom_end+0xff7efd08>
      92:	01 6e       	ori	r16, 0xE1	; 225
      94:	84 bc       	out	0x24, r8	; 36
      96:	bf fd       	.word	0xfdbf	; ????
      98:	c1 2f       	mov	r28, r17
      9a:	3d 6c       	ori	r19, 0xCD	; 205
      9c:	74 31       	cpi	r23, 0x14	; 20
      9e:	9a bd       	out	0x2a, r25	; 42
      a0:	56 83       	std	Z+6, r21	; 0x06
      a2:	3d da       	rcall	.-2950   	; 0xfffff51e <__eeprom_end+0xff7ef51e>
      a4:	3d 00       	.word	0x003d	; ????
      a6:	c7 7f       	andi	r28, 0xF7	; 247
      a8:	11 be       	out	0x31, r1	; 49
      aa:	d9 e4       	ldi	r29, 0x49	; 73
      ac:	bb 4c       	sbci	r27, 0xCB	; 203
      ae:	3e 91       	ld	r19, -X
      b0:	6b aa       	std	Y+51, r6	; 0x33
      b2:	aa be       	out	0x3a, r10	; 58
      b4:	00 00       	nop
      b6:	00 80       	ld	r0, Z
      b8:	3f 00       	.word	0x003f	; ????

000000ba <__ctors_end>:
      ba:	11 24       	eor	r1, r1
      bc:	1f be       	out	0x3f, r1	; 63
      be:	cf ef       	ldi	r28, 0xFF	; 255
      c0:	d0 e1       	ldi	r29, 0x10	; 16
      c2:	de bf       	out	0x3e, r29	; 62
      c4:	cd bf       	out	0x3d, r28	; 61

000000c6 <__do_copy_data>:
      c6:	11 e0       	ldi	r17, 0x01	; 1
      c8:	a0 e0       	ldi	r26, 0x00	; 0
      ca:	b1 e0       	ldi	r27, 0x01	; 1
      cc:	e0 e4       	ldi	r30, 0x40	; 64
      ce:	f5 e1       	ldi	r31, 0x15	; 21
      d0:	00 e0       	ldi	r16, 0x00	; 0
      d2:	0b bf       	out	0x3b, r16	; 59
      d4:	02 c0       	rjmp	.+4      	; 0xda <__do_copy_data+0x14>
      d6:	07 90       	elpm	r0, Z+
      d8:	0d 92       	st	X+, r0
      da:	ae 35       	cpi	r26, 0x5E	; 94
      dc:	b1 07       	cpc	r27, r17
      de:	d9 f7       	brne	.-10     	; 0xd6 <__do_copy_data+0x10>
      e0:	0e 94 3b 07 	call	0xe76	; 0xe76 <main>
      e4:	0c 94 9e 0a 	jmp	0x153c	; 0x153c <_exit>

000000e8 <__bad_interrupt>:
      e8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ec <path1>:
    }

    return 0;
}

void path1(){
      ec:	ef 92       	push	r14
      ee:	ff 92       	push	r15
      f0:	0f 93       	push	r16
      f2:	1f 93       	push	r17
    //Forward for 2 seconds (about 6 feet)
    clear_display();
      f4:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
    string2lcd((unsigned char *)"Forward");
      f8:	80 e0       	ldi	r24, 0x00	; 0
      fa:	91 e0       	ldi	r25, 0x01	; 1
      fc:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
    move(50 + (MOVE_SPEED/2),50 + (MOVE_SPEED/2),STABLE_Z);
     100:	e1 2c       	mov	r14, r1
     102:	f1 2c       	mov	r15, r1
     104:	08 e4       	ldi	r16, 0x48	; 72
     106:	12 e4       	ldi	r17, 0x42	; 66
     108:	20 e0       	ldi	r18, 0x00	; 0
     10a:	30 e0       	ldi	r19, 0x00	; 0
     10c:	46 e9       	ldi	r20, 0x96	; 150
     10e:	52 e4       	ldi	r21, 0x42	; 66
     110:	ca 01       	movw	r24, r20
     112:	b9 01       	movw	r22, r18
     114:	0e 94 98 05 	call	0xb30	; 0xb30 <move>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     118:	2f ef       	ldi	r18, 0xFF	; 255
     11a:	87 ea       	ldi	r24, 0xA7	; 167
     11c:	91 e6       	ldi	r25, 0x61	; 97
     11e:	21 50       	subi	r18, 0x01	; 1
     120:	80 40       	sbci	r24, 0x00	; 0
     122:	90 40       	sbci	r25, 0x00	; 0
     124:	e1 f7       	brne	.-8      	; 0x11e <path1+0x32>
     126:	00 c0       	rjmp	.+0      	; 0x128 <path1+0x3c>
     128:	00 00       	nop
    _delay_ms(2000);
    //Down 3 seconds (aim for about 4 feet)
    clear_display();
     12a:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
    string2lcd((unsigned char *)"Down");
     12e:	88 e0       	ldi	r24, 0x08	; 8
     130:	91 e0       	ldi	r25, 0x01	; 1
     132:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
    move (50,50,0);
     136:	e1 2c       	mov	r14, r1
     138:	f1 2c       	mov	r15, r1
     13a:	87 01       	movw	r16, r14
     13c:	20 e0       	ldi	r18, 0x00	; 0
     13e:	30 e0       	ldi	r19, 0x00	; 0
     140:	48 e4       	ldi	r20, 0x48	; 72
     142:	52 e4       	ldi	r21, 0x42	; 66
     144:	ca 01       	movw	r24, r20
     146:	b9 01       	movw	r22, r18
     148:	0e 94 98 05 	call	0xb30	; 0xb30 <move>
     14c:	2f ef       	ldi	r18, 0xFF	; 255
     14e:	8b e7       	ldi	r24, 0x7B	; 123
     150:	92 e9       	ldi	r25, 0x92	; 146
     152:	21 50       	subi	r18, 0x01	; 1
     154:	80 40       	sbci	r24, 0x00	; 0
     156:	90 40       	sbci	r25, 0x00	; 0
     158:	e1 f7       	brne	.-8      	; 0x152 <path1+0x66>
     15a:	00 c0       	rjmp	.+0      	; 0x15c <path1+0x70>
     15c:	00 00       	nop
    _delay_ms(3000);
    //spin left 90 degrees
    clear_display();
     15e:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
    string2lcd((unsigned char *)"Turn Left");
     162:	8d e0       	ldi	r24, 0x0D	; 13
     164:	91 e0       	ldi	r25, 0x01	; 1
     166:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
    move(50 - MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     16a:	e1 2c       	mov	r14, r1
     16c:	f1 2c       	mov	r15, r1
     16e:	08 e4       	ldi	r16, 0x48	; 72
     170:	12 e4       	ldi	r17, 0x42	; 66
     172:	20 e0       	ldi	r18, 0x00	; 0
     174:	30 e0       	ldi	r19, 0x00	; 0
     176:	46 e9       	ldi	r20, 0x96	; 150
     178:	52 e4       	ldi	r21, 0x42	; 66
     17a:	60 e0       	ldi	r22, 0x00	; 0
     17c:	70 e0       	ldi	r23, 0x00	; 0
     17e:	88 ec       	ldi	r24, 0xC8	; 200
     180:	91 e4       	ldi	r25, 0x41	; 65
     182:	0e 94 98 05 	call	0xb30	; 0xb30 <move>
     186:	2f ef       	ldi	r18, 0xFF	; 255
     188:	87 ea       	ldi	r24, 0xA7	; 167
     18a:	91 e6       	ldi	r25, 0x61	; 97
     18c:	21 50       	subi	r18, 0x01	; 1
     18e:	80 40       	sbci	r24, 0x00	; 0
     190:	90 40       	sbci	r25, 0x00	; 0
     192:	e1 f7       	brne	.-8      	; 0x18c <path1+0xa0>
     194:	00 c0       	rjmp	.+0      	; 0x196 <path1+0xaa>
     196:	00 00       	nop
    _delay_ms(2000);
    //turn(-90);
    //Forward for 2 seconds (about 6 feet)
    clear_display();
     198:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
    string2lcd((unsigned char *)"Forward");
     19c:	80 e0       	ldi	r24, 0x00	; 0
     19e:	91 e0       	ldi	r25, 0x01	; 1
     1a0:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
    move(50 + MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     1a4:	20 e0       	ldi	r18, 0x00	; 0
     1a6:	30 e0       	ldi	r19, 0x00	; 0
     1a8:	46 e9       	ldi	r20, 0x96	; 150
     1aa:	52 e4       	ldi	r21, 0x42	; 66
     1ac:	ca 01       	movw	r24, r20
     1ae:	b9 01       	movw	r22, r18
     1b0:	0e 94 98 05 	call	0xb30	; 0xb30 <move>
     1b4:	2f ef       	ldi	r18, 0xFF	; 255
     1b6:	87 ea       	ldi	r24, 0xA7	; 167
     1b8:	91 e6       	ldi	r25, 0x61	; 97
     1ba:	21 50       	subi	r18, 0x01	; 1
     1bc:	80 40       	sbci	r24, 0x00	; 0
     1be:	90 40       	sbci	r25, 0x00	; 0
     1c0:	e1 f7       	brne	.-8      	; 0x1ba <path1+0xce>
     1c2:	00 c0       	rjmp	.+0      	; 0x1c4 <path1+0xd8>
     1c4:	00 00       	nop
    _delay_ms(2000);
    //Spin left 90 degrees
    clear_display();
     1c6:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
    string2lcd((unsigned char *)"Turn Left");
     1ca:	8d e0       	ldi	r24, 0x0D	; 13
     1cc:	91 e0       	ldi	r25, 0x01	; 1
     1ce:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
    move(50 - MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     1d2:	20 e0       	ldi	r18, 0x00	; 0
     1d4:	30 e0       	ldi	r19, 0x00	; 0
     1d6:	46 e9       	ldi	r20, 0x96	; 150
     1d8:	52 e4       	ldi	r21, 0x42	; 66
     1da:	60 e0       	ldi	r22, 0x00	; 0
     1dc:	70 e0       	ldi	r23, 0x00	; 0
     1de:	88 ec       	ldi	r24, 0xC8	; 200
     1e0:	91 e4       	ldi	r25, 0x41	; 65
     1e2:	0e 94 98 05 	call	0xb30	; 0xb30 <move>
     1e6:	2f ef       	ldi	r18, 0xFF	; 255
     1e8:	87 ea       	ldi	r24, 0xA7	; 167
     1ea:	91 e6       	ldi	r25, 0x61	; 97
     1ec:	21 50       	subi	r18, 0x01	; 1
     1ee:	80 40       	sbci	r24, 0x00	; 0
     1f0:	90 40       	sbci	r25, 0x00	; 0
     1f2:	e1 f7       	brne	.-8      	; 0x1ec <path1+0x100>
     1f4:	00 c0       	rjmp	.+0      	; 0x1f6 <path1+0x10a>
     1f6:	00 00       	nop
    _delay_ms(2000);
    //turn(-90);
    //Forward for 2 seconds (about 6 feet)
    clear_display();
     1f8:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
    string2lcd((unsigned char *)"Forward");
     1fc:	80 e0       	ldi	r24, 0x00	; 0
     1fe:	91 e0       	ldi	r25, 0x01	; 1
     200:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
    move(50 + MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     204:	20 e0       	ldi	r18, 0x00	; 0
     206:	30 e0       	ldi	r19, 0x00	; 0
     208:	46 e9       	ldi	r20, 0x96	; 150
     20a:	52 e4       	ldi	r21, 0x42	; 66
     20c:	ca 01       	movw	r24, r20
     20e:	b9 01       	movw	r22, r18
     210:	0e 94 98 05 	call	0xb30	; 0xb30 <move>
     214:	2f ef       	ldi	r18, 0xFF	; 255
     216:	87 ea       	ldi	r24, 0xA7	; 167
     218:	91 e6       	ldi	r25, 0x61	; 97
     21a:	21 50       	subi	r18, 0x01	; 1
     21c:	80 40       	sbci	r24, 0x00	; 0
     21e:	90 40       	sbci	r25, 0x00	; 0
     220:	e1 f7       	brne	.-8      	; 0x21a <path1+0x12e>
     222:	00 c0       	rjmp	.+0      	; 0x224 <path1+0x138>
     224:	00 00       	nop
    _delay_ms(2000);
    //Up 3 seconds (resurface)
    clear_display();
     226:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
    string2lcd((unsigned char *)"Up");
     22a:	87 e1       	ldi	r24, 0x17	; 23
     22c:	91 e0       	ldi	r25, 0x01	; 1
     22e:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
    move(50,50,100);
     232:	e1 2c       	mov	r14, r1
     234:	f1 2c       	mov	r15, r1
     236:	08 ec       	ldi	r16, 0xC8	; 200
     238:	12 e4       	ldi	r17, 0x42	; 66
     23a:	20 e0       	ldi	r18, 0x00	; 0
     23c:	30 e0       	ldi	r19, 0x00	; 0
     23e:	48 e4       	ldi	r20, 0x48	; 72
     240:	52 e4       	ldi	r21, 0x42	; 66
     242:	ca 01       	movw	r24, r20
     244:	b9 01       	movw	r22, r18
     246:	0e 94 98 05 	call	0xb30	; 0xb30 <move>
    //Spin left 90 degrees
    //turn(-90);
    //Forward for 2 seconds (about 6 feet)
    clear_display();
     24a:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
    string2lcd((unsigned char *)"Forward");
     24e:	80 e0       	ldi	r24, 0x00	; 0
     250:	91 e0       	ldi	r25, 0x01	; 1
     252:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
    move(50 + MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     256:	e1 2c       	mov	r14, r1
     258:	f1 2c       	mov	r15, r1
     25a:	08 e4       	ldi	r16, 0x48	; 72
     25c:	12 e4       	ldi	r17, 0x42	; 66
     25e:	20 e0       	ldi	r18, 0x00	; 0
     260:	30 e0       	ldi	r19, 0x00	; 0
     262:	46 e9       	ldi	r20, 0x96	; 150
     264:	52 e4       	ldi	r21, 0x42	; 66
     266:	ca 01       	movw	r24, r20
     268:	b9 01       	movw	r22, r18
     26a:	0e 94 98 05 	call	0xb30	; 0xb30 <move>
    //Spin left 90 degrees
    clear_display();
     26e:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
    string2lcd((unsigned char *)"Turn Left");
     272:	8d e0       	ldi	r24, 0x0D	; 13
     274:	91 e0       	ldi	r25, 0x01	; 1
     276:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
    move(50 - MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     27a:	20 e0       	ldi	r18, 0x00	; 0
     27c:	30 e0       	ldi	r19, 0x00	; 0
     27e:	46 e9       	ldi	r20, 0x96	; 150
     280:	52 e4       	ldi	r21, 0x42	; 66
     282:	60 e0       	ldi	r22, 0x00	; 0
     284:	70 e0       	ldi	r23, 0x00	; 0
     286:	88 ec       	ldi	r24, 0xC8	; 200
     288:	91 e4       	ldi	r25, 0x41	; 65
     28a:	0e 94 98 05 	call	0xb30	; 0xb30 <move>
     28e:	2f ef       	ldi	r18, 0xFF	; 255
     290:	87 ea       	ldi	r24, 0xA7	; 167
     292:	91 e6       	ldi	r25, 0x61	; 97
     294:	21 50       	subi	r18, 0x01	; 1
     296:	80 40       	sbci	r24, 0x00	; 0
     298:	90 40       	sbci	r25, 0x00	; 0
     29a:	e1 f7       	brne	.-8      	; 0x294 <path1+0x1a8>
     29c:	00 c0       	rjmp	.+0      	; 0x29e <path1+0x1b2>
     29e:	00 00       	nop
    _delay_ms(2000);
    //turn(-90);
    //Complete (back in some position as start)
}
     2a0:	1f 91       	pop	r17
     2a2:	0f 91       	pop	r16
     2a4:	ff 90       	pop	r15
     2a6:	ef 90       	pop	r14
     2a8:	08 95       	ret

000002aa <path2>:
     2aa:	08 95       	ret

000002ac <path3>:
void path2(){
    //Implement if necessary
}
void path3(){
     2ac:	08 95       	ret

000002ae <turn>:
    //Implement if necessary
}

void turn(int degrees){
     2ae:	cf 92       	push	r12
     2b0:	df 92       	push	r13
     2b2:	ef 92       	push	r14
     2b4:	ff 92       	push	r15
     2b6:	0f 93       	push	r16
     2b8:	1f 93       	push	r17
     2ba:	cf 93       	push	r28
     2bc:	df 93       	push	r29
     2be:	ec 01       	movw	r28, r24
    int *x = 0;
    int *y = 0;
    int *z = 0;
    float headingDegrees = getHeading(x,y,z);
     2c0:	40 e0       	ldi	r20, 0x00	; 0
     2c2:	50 e0       	ldi	r21, 0x00	; 0
     2c4:	60 e0       	ldi	r22, 0x00	; 0
     2c6:	70 e0       	ldi	r23, 0x00	; 0
     2c8:	80 e0       	ldi	r24, 0x00	; 0
     2ca:	90 e0       	ldi	r25, 0x00	; 0
     2cc:	0e 94 78 06 	call	0xcf0	; 0xcf0 <getHeading>
     2d0:	6b 01       	movw	r12, r22
     2d2:	7c 01       	movw	r14, r24
    //Get the new heading to aim for
    int new_heading = (int)(headingDegrees + degrees)%360;
     2d4:	be 01       	movw	r22, r28
     2d6:	0d 2e       	mov	r0, r29
     2d8:	00 0c       	add	r0, r0
     2da:	88 0b       	sbc	r24, r24
     2dc:	99 0b       	sbc	r25, r25
     2de:	0e 94 18 09 	call	0x1230	; 0x1230 <__floatsisf>
     2e2:	a7 01       	movw	r20, r14
     2e4:	96 01       	movw	r18, r12
     2e6:	0e 94 8b 07 	call	0xf16	; 0xf16 <__addsf3>
     2ea:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <__fixsfsi>
     2ee:	cb 01       	movw	r24, r22
     2f0:	68 e6       	ldi	r22, 0x68	; 104
     2f2:	71 e0       	ldi	r23, 0x01	; 1
     2f4:	0e 94 6d 0a 	call	0x14da	; 0x14da <__divmodhi4>
     2f8:	8c 01       	movw	r16, r24
    if (degrees < 0){
     2fa:	d7 fd       	sbrc	r29, 7
     2fc:	29 c0       	rjmp	.+82     	; 0x350 <turn+0xa2>
        while ((int)headingDegrees != new_heading){
            move(-TURN_SPEED,TURN_SPEED,50);
            getHeading(x,y,z);
        }
    }
    else if (degrees > 0){
     2fe:	cd 2b       	or	r28, r29
     300:	f1 f0       	breq	.+60     	; 0x33e <turn+0x90>
        //Spin right until new heading
        while ((int)headingDegrees != (int)new_heading){
     302:	c7 01       	movw	r24, r14
     304:	b6 01       	movw	r22, r12
     306:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <__fixsfsi>
     30a:	06 17       	cp	r16, r22
     30c:	17 07       	cpc	r17, r23
     30e:	b9 f0       	breq	.+46     	; 0x33e <turn+0x90>
            move(TURN_SPEED,-TURN_SPEED,50);
     310:	e1 2c       	mov	r14, r1
     312:	f1 2c       	mov	r15, r1
     314:	08 e4       	ldi	r16, 0x48	; 72
     316:	12 e4       	ldi	r17, 0x42	; 66
     318:	20 e0       	ldi	r18, 0x00	; 0
     31a:	30 e0       	ldi	r19, 0x00	; 0
     31c:	40 e7       	ldi	r20, 0x70	; 112
     31e:	51 ec       	ldi	r21, 0xC1	; 193
     320:	60 e0       	ldi	r22, 0x00	; 0
     322:	70 e0       	ldi	r23, 0x00	; 0
     324:	80 e7       	ldi	r24, 0x70	; 112
     326:	91 e4       	ldi	r25, 0x41	; 65
     328:	0e 94 98 05 	call	0xb30	; 0xb30 <move>
            getHeading(x,y,z);
     32c:	40 e0       	ldi	r20, 0x00	; 0
     32e:	50 e0       	ldi	r21, 0x00	; 0
     330:	60 e0       	ldi	r22, 0x00	; 0
     332:	70 e0       	ldi	r23, 0x00	; 0
     334:	80 e0       	ldi	r24, 0x00	; 0
     336:	90 e0       	ldi	r25, 0x00	; 0
     338:	0e 94 78 06 	call	0xcf0	; 0xcf0 <getHeading>
     33c:	e9 cf       	rjmp	.-46     	; 0x310 <turn+0x62>
        }
    }
}
     33e:	df 91       	pop	r29
     340:	cf 91       	pop	r28
     342:	1f 91       	pop	r17
     344:	0f 91       	pop	r16
     346:	ff 90       	pop	r15
     348:	ef 90       	pop	r14
     34a:	df 90       	pop	r13
     34c:	cf 90       	pop	r12
     34e:	08 95       	ret
    float headingDegrees = getHeading(x,y,z);
    //Get the new heading to aim for
    int new_heading = (int)(headingDegrees + degrees)%360;
    if (degrees < 0){
        //Spin left until new heading
        while ((int)headingDegrees != new_heading){
     350:	c7 01       	movw	r24, r14
     352:	b6 01       	movw	r22, r12
     354:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <__fixsfsi>
     358:	06 17       	cp	r16, r22
     35a:	17 07       	cpc	r17, r23
     35c:	81 f3       	breq	.-32     	; 0x33e <turn+0x90>
            move(-TURN_SPEED,TURN_SPEED,50);
     35e:	e1 2c       	mov	r14, r1
     360:	f1 2c       	mov	r15, r1
     362:	08 e4       	ldi	r16, 0x48	; 72
     364:	12 e4       	ldi	r17, 0x42	; 66
     366:	20 e0       	ldi	r18, 0x00	; 0
     368:	30 e0       	ldi	r19, 0x00	; 0
     36a:	40 e7       	ldi	r20, 0x70	; 112
     36c:	51 e4       	ldi	r21, 0x41	; 65
     36e:	60 e0       	ldi	r22, 0x00	; 0
     370:	70 e0       	ldi	r23, 0x00	; 0
     372:	80 e7       	ldi	r24, 0x70	; 112
     374:	91 ec       	ldi	r25, 0xC1	; 193
     376:	0e 94 98 05 	call	0xb30	; 0xb30 <move>
            getHeading(x,y,z);
     37a:	40 e0       	ldi	r20, 0x00	; 0
     37c:	50 e0       	ldi	r21, 0x00	; 0
     37e:	60 e0       	ldi	r22, 0x00	; 0
     380:	70 e0       	ldi	r23, 0x00	; 0
     382:	80 e0       	ldi	r24, 0x00	; 0
     384:	90 e0       	ldi	r25, 0x00	; 0
     386:	0e 94 78 06 	call	0xcf0	; 0xcf0 <getHeading>
     38a:	e9 cf       	rjmp	.-46     	; 0x35e <turn+0xb0>

0000038c <i2c_init>:
#define Prescaler 1
#define TWBR_val ((((F_CPU / F_SCL) / Prescaler) - 16 ) / 2)

void i2c_init(void)
{
	TWBR = (uint8_t)TWBR_val;
     38c:	88 e4       	ldi	r24, 0x48	; 72
     38e:	80 93 70 00 	sts	0x0070, r24
     392:	08 95       	ret

00000394 <i2c_start>:
}

uint8_t i2c_start(uint8_t address)
{
	// reset TWI control register
	TWCR = 0;
     394:	10 92 74 00 	sts	0x0074, r1
	// transmit START condition 
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     398:	94 ea       	ldi	r25, 0xA4	; 164
     39a:	90 93 74 00 	sts	0x0074, r25
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     39e:	90 91 74 00 	lds	r25, 0x0074
     3a2:	97 ff       	sbrs	r25, 7
     3a4:	fc cf       	rjmp	.-8      	; 0x39e <i2c_start+0xa>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_START){ return 1; }
     3a6:	90 91 71 00 	lds	r25, 0x0071
     3aa:	98 7f       	andi	r25, 0xF8	; 248
     3ac:	98 30       	cpi	r25, 0x08	; 8
     3ae:	11 f0       	breq	.+4      	; 0x3b4 <i2c_start+0x20>
     3b0:	81 e0       	ldi	r24, 0x01	; 1
     3b2:	08 95       	ret
	
	// load slave address into data register
	TWDR = address;
     3b4:	80 93 73 00 	sts	0x0073, r24
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     3b8:	84 e8       	ldi	r24, 0x84	; 132
     3ba:	80 93 74 00 	sts	0x0074, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     3be:	80 91 74 00 	lds	r24, 0x0074
     3c2:	87 ff       	sbrs	r24, 7
     3c4:	fc cf       	rjmp	.-8      	; 0x3be <i2c_start+0x2a>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     3c6:	80 91 71 00 	lds	r24, 0x0071
     3ca:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     3cc:	88 31       	cpi	r24, 0x18	; 24
     3ce:	11 f0       	breq	.+4      	; 0x3d4 <i2c_start+0x40>
     3d0:	80 34       	cpi	r24, 0x40	; 64
     3d2:	71 f7       	brne	.-36     	; 0x3b0 <i2c_start+0x1c>
	
	return 0;
     3d4:	80 e0       	ldi	r24, 0x00	; 0
}
     3d6:	08 95       	ret

000003d8 <i2c_write>:

uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     3d8:	80 93 73 00 	sts	0x0073, r24
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     3dc:	84 e8       	ldi	r24, 0x84	; 132
     3de:	80 93 74 00 	sts	0x0074, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     3e2:	80 91 74 00 	lds	r24, 0x0074
     3e6:	87 ff       	sbrs	r24, 7
     3e8:	fc cf       	rjmp	.-8      	; 0x3e2 <i2c_write+0xa>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     3ea:	90 91 71 00 	lds	r25, 0x0071
     3ee:	98 7f       	andi	r25, 0xF8	; 248
     3f0:	81 e0       	ldi	r24, 0x01	; 1
     3f2:	98 32       	cpi	r25, 0x28	; 40
     3f4:	09 f0       	breq	.+2      	; 0x3f8 <i2c_write+0x20>
	
	return 0;
}
     3f6:	08 95       	ret
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     3f8:	80 e0       	ldi	r24, 0x00	; 0
	
	return 0;
}
     3fa:	08 95       	ret

000003fc <i2c_read_ack>:

uint8_t i2c_read_ack(void)
{
	
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA); 
     3fc:	84 ec       	ldi	r24, 0xC4	; 196
     3fe:	80 93 74 00 	sts	0x0074, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     402:	80 91 74 00 	lds	r24, 0x0074
     406:	87 ff       	sbrs	r24, 7
     408:	fc cf       	rjmp	.-8      	; 0x402 <i2c_read_ack+0x6>
	// return received data from TWDR
	return TWDR;
     40a:	80 91 73 00 	lds	r24, 0x0073
}
     40e:	08 95       	ret

00000410 <i2c_read_nack>:

uint8_t i2c_read_nack(void)
{
	
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
     410:	84 e8       	ldi	r24, 0x84	; 132
     412:	80 93 74 00 	sts	0x0074, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     416:	80 91 74 00 	lds	r24, 0x0074
     41a:	87 ff       	sbrs	r24, 7
     41c:	fc cf       	rjmp	.-8      	; 0x416 <i2c_read_nack+0x6>
	// return received data from TWDR
	return TWDR;
     41e:	80 91 73 00 	lds	r24, 0x0073
}
     422:	08 95       	ret

00000424 <i2c_transmit>:

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
     424:	0f 93       	push	r16
     426:	1f 93       	push	r17
     428:	cf 93       	push	r28
     42a:	df 93       	push	r29
     42c:	8b 01       	movw	r16, r22
     42e:	ea 01       	movw	r28, r20
	if (i2c_start(address | I2C_WRITE)) return 1;
     430:	0e 94 ca 01 	call	0x394	; 0x394 <i2c_start>
     434:	81 11       	cpse	r24, r1
     436:	1f c0       	rjmp	.+62     	; 0x476 <i2c_transmit+0x52>
	
	for (uint16_t i = 0; i < length; i++)
     438:	20 97       	sbiw	r28, 0x00	; 0
     43a:	a9 f0       	breq	.+42     	; 0x466 <i2c_transmit+0x42>
     43c:	f8 01       	movw	r30, r16
     43e:	c0 0f       	add	r28, r16
     440:	d1 1f       	adc	r29, r17
uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     442:	24 e8       	ldi	r18, 0x84	; 132
{
	if (i2c_start(address | I2C_WRITE)) return 1;
	
	for (uint16_t i = 0; i < length; i++)
	{
		if (i2c_write(data[i])) return 1;
     444:	91 91       	ld	r25, Z+
}

uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     446:	90 93 73 00 	sts	0x0073, r25
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     44a:	20 93 74 00 	sts	0x0074, r18
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     44e:	90 91 74 00 	lds	r25, 0x0074
     452:	97 ff       	sbrs	r25, 7
     454:	fc cf       	rjmp	.-8      	; 0x44e <i2c_transmit+0x2a>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     456:	90 91 71 00 	lds	r25, 0x0071
     45a:	98 7f       	andi	r25, 0xF8	; 248
     45c:	98 32       	cpi	r25, 0x28	; 40
     45e:	59 f4       	brne	.+22     	; 0x476 <i2c_transmit+0x52>

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_WRITE)) return 1;
	
	for (uint16_t i = 0; i < length; i++)
     460:	ec 17       	cp	r30, r28
     462:	fd 07       	cpc	r31, r29
     464:	79 f7       	brne	.-34     	; 0x444 <i2c_transmit+0x20>
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     466:	94 e9       	ldi	r25, 0x94	; 148
     468:	90 93 74 00 	sts	0x0074, r25
	}
	
	i2c_stop();
	
	return 0;
}
     46c:	df 91       	pop	r29
     46e:	cf 91       	pop	r28
     470:	1f 91       	pop	r17
     472:	0f 91       	pop	r16
     474:	08 95       	ret
	return TWDR;
}

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_WRITE)) return 1;
     476:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	i2c_stop();
	
	return 0;
}
     478:	df 91       	pop	r29
     47a:	cf 91       	pop	r28
     47c:	1f 91       	pop	r17
     47e:	0f 91       	pop	r16
     480:	08 95       	ret

00000482 <i2c_receive>:

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
     482:	0f 93       	push	r16
     484:	1f 93       	push	r17
     486:	cf 93       	push	r28
     488:	df 93       	push	r29
     48a:	8b 01       	movw	r16, r22
     48c:	ea 01       	movw	r28, r20
	if (i2c_start(address | I2C_READ)) return 1;
     48e:	81 60       	ori	r24, 0x01	; 1
     490:	0e 94 ca 01 	call	0x394	; 0x394 <i2c_start>
     494:	81 11       	cpse	r24, r1
     496:	25 c0       	rjmp	.+74     	; 0x4e2 <i2c_receive+0x60>
	
	for (uint16_t i = 0; i < (length-1); i++)
     498:	de 01       	movw	r26, r28
     49a:	11 97       	sbiw	r26, 0x01	; 1
     49c:	41 f1       	breq	.+80     	; 0x4ee <i2c_receive+0x6c>
     49e:	f8 01       	movw	r30, r16
     4a0:	a0 0f       	add	r26, r16
     4a2:	b1 1f       	adc	r27, r17

uint8_t i2c_read_ack(void)
{
	
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA); 
     4a4:	24 ec       	ldi	r18, 0xC4	; 196
     4a6:	20 93 74 00 	sts	0x0074, r18
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     4aa:	90 91 74 00 	lds	r25, 0x0074
     4ae:	97 ff       	sbrs	r25, 7
     4b0:	fc cf       	rjmp	.-8      	; 0x4aa <i2c_receive+0x28>
	// return received data from TWDR
	return TWDR;
     4b2:	90 91 73 00 	lds	r25, 0x0073
{
	if (i2c_start(address | I2C_READ)) return 1;
	
	for (uint16_t i = 0; i < (length-1); i++)
	{
		data[i] = i2c_read_ack();
     4b6:	91 93       	st	Z+, r25

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_READ)) return 1;
	
	for (uint16_t i = 0; i < (length-1); i++)
     4b8:	ae 17       	cp	r26, r30
     4ba:	bf 07       	cpc	r27, r31
     4bc:	a1 f7       	brne	.-24     	; 0x4a6 <i2c_receive+0x24>

uint8_t i2c_read_nack(void)
{
	
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
     4be:	94 e8       	ldi	r25, 0x84	; 132
     4c0:	90 93 74 00 	sts	0x0074, r25
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     4c4:	90 91 74 00 	lds	r25, 0x0074
     4c8:	97 ff       	sbrs	r25, 7
     4ca:	fc cf       	rjmp	.-8      	; 0x4c4 <i2c_receive+0x42>
	// return received data from TWDR
	return TWDR;
     4cc:	90 91 73 00 	lds	r25, 0x0073
	
	for (uint16_t i = 0; i < (length-1); i++)
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     4d0:	9c 93       	st	X, r25
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     4d2:	94 e9       	ldi	r25, 0x94	; 148
     4d4:	90 93 74 00 	sts	0x0074, r25
	data[(length-1)] = i2c_read_nack();
	
	i2c_stop();
	
	return 0;
}
     4d8:	df 91       	pop	r29
     4da:	cf 91       	pop	r28
     4dc:	1f 91       	pop	r17
     4de:	0f 91       	pop	r16
     4e0:	08 95       	ret
	return 0;
}

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_READ)) return 1;
     4e2:	81 e0       	ldi	r24, 0x01	; 1
	data[(length-1)] = i2c_read_nack();
	
	i2c_stop();
	
	return 0;
}
     4e4:	df 91       	pop	r29
     4e6:	cf 91       	pop	r28
     4e8:	1f 91       	pop	r17
     4ea:	0f 91       	pop	r16
     4ec:	08 95       	ret
     4ee:	d8 01       	movw	r26, r16
     4f0:	e6 cf       	rjmp	.-52     	; 0x4be <i2c_receive+0x3c>

000004f2 <i2c_writeReg>:

uint8_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     4f2:	ff 92       	push	r15
     4f4:	0f 93       	push	r16
     4f6:	1f 93       	push	r17
     4f8:	cf 93       	push	r28
     4fa:	df 93       	push	r29
     4fc:	16 2f       	mov	r17, r22
     4fe:	f4 2e       	mov	r15, r20
     500:	05 2f       	mov	r16, r21
     502:	e9 01       	movw	r28, r18
	if (i2c_start(devaddr | 0x00)) return 1;
     504:	0e 94 ca 01 	call	0x394	; 0x394 <i2c_start>
     508:	81 11       	cpse	r24, r1
     50a:	2c c0       	rjmp	.+88     	; 0x564 <i2c_writeReg+0x72>
}

uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     50c:	10 93 73 00 	sts	0x0073, r17
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     510:	94 e8       	ldi	r25, 0x84	; 132
     512:	90 93 74 00 	sts	0x0074, r25
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     516:	90 91 74 00 	lds	r25, 0x0074
     51a:	97 ff       	sbrs	r25, 7
     51c:	fc cf       	rjmp	.-8      	; 0x516 <i2c_writeReg+0x24>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     51e:	90 91 71 00 	lds	r25, 0x0071
{
	if (i2c_start(devaddr | 0x00)) return 1;

	i2c_write(regaddr);

	for (uint16_t i = 0; i < length; i++)
     522:	20 97       	sbiw	r28, 0x00	; 0
     524:	b1 f0       	breq	.+44     	; 0x552 <i2c_writeReg+0x60>
     526:	ef 2d       	mov	r30, r15
     528:	f0 2f       	mov	r31, r16
     52a:	ce 0f       	add	r28, r30
     52c:	df 1f       	adc	r29, r31
uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     52e:	44 e8       	ldi	r20, 0x84	; 132

	i2c_write(regaddr);

	for (uint16_t i = 0; i < length; i++)
	{
		if (i2c_write(data[i])) return 1;
     530:	91 91       	ld	r25, Z+
}

uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     532:	90 93 73 00 	sts	0x0073, r25
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     536:	40 93 74 00 	sts	0x0074, r20
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     53a:	90 91 74 00 	lds	r25, 0x0074
     53e:	97 ff       	sbrs	r25, 7
     540:	fc cf       	rjmp	.-8      	; 0x53a <i2c_writeReg+0x48>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     542:	90 91 71 00 	lds	r25, 0x0071
     546:	98 7f       	andi	r25, 0xF8	; 248
     548:	98 32       	cpi	r25, 0x28	; 40
     54a:	61 f4       	brne	.+24     	; 0x564 <i2c_writeReg+0x72>
{
	if (i2c_start(devaddr | 0x00)) return 1;

	i2c_write(regaddr);

	for (uint16_t i = 0; i < length; i++)
     54c:	ec 17       	cp	r30, r28
     54e:	fd 07       	cpc	r31, r29
     550:	79 f7       	brne	.-34     	; 0x530 <i2c_writeReg+0x3e>
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     552:	94 e9       	ldi	r25, 0x94	; 148
     554:	90 93 74 00 	sts	0x0074, r25
	}

	i2c_stop();

	return 0;
}
     558:	df 91       	pop	r29
     55a:	cf 91       	pop	r28
     55c:	1f 91       	pop	r17
     55e:	0f 91       	pop	r16
     560:	ff 90       	pop	r15
     562:	08 95       	ret
	return 0;
}

uint8_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
	if (i2c_start(devaddr | 0x00)) return 1;
     564:	81 e0       	ldi	r24, 0x01	; 1
	}

	i2c_stop();

	return 0;
}
     566:	df 91       	pop	r29
     568:	cf 91       	pop	r28
     56a:	1f 91       	pop	r17
     56c:	0f 91       	pop	r16
     56e:	ff 90       	pop	r15
     570:	08 95       	ret

00000572 <i2c_readReg>:

uint8_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     572:	ef 92       	push	r14
     574:	ff 92       	push	r15
     576:	0f 93       	push	r16
     578:	1f 93       	push	r17
     57a:	cf 93       	push	r28
     57c:	df 93       	push	r29
     57e:	18 2f       	mov	r17, r24
     580:	06 2f       	mov	r16, r22
     582:	7a 01       	movw	r14, r20
     584:	e9 01       	movw	r28, r18
	if (i2c_start(devaddr)) return 1;
     586:	0e 94 ca 01 	call	0x394	; 0x394 <i2c_start>
     58a:	81 11       	cpse	r24, r1
     58c:	38 c0       	rjmp	.+112    	; 0x5fe <i2c_readReg+0x8c>
}

uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     58e:	00 93 73 00 	sts	0x0073, r16
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     592:	84 e8       	ldi	r24, 0x84	; 132
     594:	80 93 74 00 	sts	0x0074, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     598:	80 91 74 00 	lds	r24, 0x0074
     59c:	87 ff       	sbrs	r24, 7
     59e:	fc cf       	rjmp	.-8      	; 0x598 <i2c_readReg+0x26>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     5a0:	80 91 71 00 	lds	r24, 0x0071
{
	if (i2c_start(devaddr)) return 1;

	i2c_write(regaddr);

	if (i2c_start(devaddr | 0x01)) return 1;
     5a4:	81 2f       	mov	r24, r17
     5a6:	81 60       	ori	r24, 0x01	; 1
     5a8:	0e 94 ca 01 	call	0x394	; 0x394 <i2c_start>
     5ac:	81 11       	cpse	r24, r1
     5ae:	27 c0       	rjmp	.+78     	; 0x5fe <i2c_readReg+0x8c>

	for (uint16_t i = 0; i < (length-1); i++)
     5b0:	de 01       	movw	r26, r28
     5b2:	11 97       	sbiw	r26, 0x01	; 1
     5b4:	61 f1       	breq	.+88     	; 0x60e <i2c_readReg+0x9c>
     5b6:	f7 01       	movw	r30, r14
     5b8:	ae 0d       	add	r26, r14
     5ba:	bf 1d       	adc	r27, r15

uint8_t i2c_read_ack(void)
{
	
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA); 
     5bc:	24 ec       	ldi	r18, 0xC4	; 196
     5be:	20 93 74 00 	sts	0x0074, r18
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     5c2:	90 91 74 00 	lds	r25, 0x0074
     5c6:	97 ff       	sbrs	r25, 7
     5c8:	fc cf       	rjmp	.-8      	; 0x5c2 <i2c_readReg+0x50>
	// return received data from TWDR
	return TWDR;
     5ca:	90 91 73 00 	lds	r25, 0x0073

	if (i2c_start(devaddr | 0x01)) return 1;

	for (uint16_t i = 0; i < (length-1); i++)
	{
		data[i] = i2c_read_ack();
     5ce:	91 93       	st	Z+, r25

	i2c_write(regaddr);

	if (i2c_start(devaddr | 0x01)) return 1;

	for (uint16_t i = 0; i < (length-1); i++)
     5d0:	ea 17       	cp	r30, r26
     5d2:	fb 07       	cpc	r31, r27
     5d4:	a1 f7       	brne	.-24     	; 0x5be <i2c_readReg+0x4c>

uint8_t i2c_read_nack(void)
{
	
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
     5d6:	94 e8       	ldi	r25, 0x84	; 132
     5d8:	90 93 74 00 	sts	0x0074, r25
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     5dc:	90 91 74 00 	lds	r25, 0x0074
     5e0:	97 ff       	sbrs	r25, 7
     5e2:	fc cf       	rjmp	.-8      	; 0x5dc <i2c_readReg+0x6a>
	// return received data from TWDR
	return TWDR;
     5e4:	90 91 73 00 	lds	r25, 0x0073

	for (uint16_t i = 0; i < (length-1); i++)
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     5e8:	9c 93       	st	X, r25
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     5ea:	94 e9       	ldi	r25, 0x94	; 148
     5ec:	90 93 74 00 	sts	0x0074, r25
	data[(length-1)] = i2c_read_nack();

	i2c_stop();

	return 0;
}
     5f0:	df 91       	pop	r29
     5f2:	cf 91       	pop	r28
     5f4:	1f 91       	pop	r17
     5f6:	0f 91       	pop	r16
     5f8:	ff 90       	pop	r15
     5fa:	ef 90       	pop	r14
     5fc:	08 95       	ret
	return 0;
}

uint8_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
	if (i2c_start(devaddr)) return 1;
     5fe:	81 e0       	ldi	r24, 0x01	; 1
	data[(length-1)] = i2c_read_nack();

	i2c_stop();

	return 0;
}
     600:	df 91       	pop	r29
     602:	cf 91       	pop	r28
     604:	1f 91       	pop	r17
     606:	0f 91       	pop	r16
     608:	ff 90       	pop	r15
     60a:	ef 90       	pop	r14
     60c:	08 95       	ret
     60e:	d7 01       	movw	r26, r14
     610:	e2 cf       	rjmp	.-60     	; 0x5d6 <i2c_readReg+0x64>

00000612 <i2c_stop>:

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     612:	84 e9       	ldi	r24, 0x94	; 148
     614:	80 93 74 00 	sts	0x0074, r24
     618:	08 95       	ret

0000061a <enable_adc>:
#include "./adc.h"


void enable_adc(){
	DDRF = 0x00;
     61a:	10 92 61 00 	sts	0x0061, r1
	PORTF = 0x00;
     61e:	10 92 62 00 	sts	0x0062, r1
	//internally wire REFSn bits in the ADMUX register to connect VREF 
		//to internal 2.56v reference --> 0.0025 v/step
	//ADMUX = (1 << REFS0) | (1 << REFS1); //2.56v
	ADMUX = (1 << REFS0); //AVCC
     622:	80 e4       	ldi	r24, 0x40	; 64
     624:	87 b9       	out	0x07, r24	; 7
	//Single ended input, gain is not allowed
	
	//Default Right Adjusted

	//Set ADEN in ADSCRA to enable ADC
	ADCSRA = (1 << ADEN);
     626:	80 e8       	ldi	r24, 0x80	; 128
     628:	86 b9       	out	0x06, r24	; 6
	//Set the ADC Clock frequency prescaler to 128 --> 125kHz
	ADCSRA |= (1 << ADPS0) | (1 << ADPS1) | (1 << ADPS2);
     62a:	86 b1       	in	r24, 0x06	; 6
     62c:	87 60       	ori	r24, 0x07	; 7
     62e:	86 b9       	out	0x06, r24	; 6
	//Set free running mode
	//ADCSRA |= (1 << ADFR);
	//Enable the ADC Interrupt Flag
	ADCSRA |= (1 << ADIE);
     630:	33 9a       	sbi	0x06, 3	; 6
	//Start first conversion by setting ADSC in ADCSRA
	ADCSRA |= (1 << ADSC);
     632:	36 9a       	sbi	0x06, 6	; 6
     634:	08 95       	ret

00000636 <read_adc>:

}
int read_adc(int pin){
     636:	fc 01       	movw	r30, r24
	int data;
	if (pin > 7){
     638:	08 97       	sbiw	r24, 0x08	; 8
     63a:	fc f4       	brge	.+62     	; 0x67a <read_adc+0x44>
     63c:	40 e0       	ldi	r20, 0x00	; 0
     63e:	50 e0       	ldi	r21, 0x00	; 0
		return -1;
	}
	int i;
	//clear all the mux bits
	for (i = 0; i < 5; ++i){
		ADMUX &= ~(1 << i);
     640:	61 e0       	ldi	r22, 0x01	; 1
     642:	70 e0       	ldi	r23, 0x00	; 0
     644:	97 b1       	in	r25, 0x07	; 7
     646:	9b 01       	movw	r18, r22
     648:	04 2e       	mov	r0, r20
     64a:	01 c0       	rjmp	.+2      	; 0x64e <read_adc+0x18>
     64c:	22 0f       	add	r18, r18
     64e:	0a 94       	dec	r0
     650:	ea f7       	brpl	.-6      	; 0x64c <read_adc+0x16>
     652:	20 95       	com	r18
     654:	29 23       	and	r18, r25
     656:	27 b9       	out	0x07, r18	; 7
	if (pin > 7){
		return -1;
	}
	int i;
	//clear all the mux bits
	for (i = 0; i < 5; ++i){
     658:	4f 5f       	subi	r20, 0xFF	; 255
     65a:	5f 4f       	sbci	r21, 0xFF	; 255
     65c:	45 30       	cpi	r20, 0x05	; 5
     65e:	51 05       	cpc	r21, r1
     660:	89 f7       	brne	.-30     	; 0x644 <read_adc+0xe>
		ADMUX &= ~(1 << i);
	}
	//set the new mux bit
	ADMUX |= pin;
     662:	97 b1       	in	r25, 0x07	; 7
     664:	89 2f       	mov	r24, r25
     666:	8e 2b       	or	r24, r30
     668:	87 b9       	out	0x07, r24	; 7
	ADCSRA |= (1 << ADSC);
     66a:	36 9a       	sbi	0x06, 6	; 6
	//Wait until ADC registers complete the conversion
	while (!(ADCSRA & (1 << ADIF)));
     66c:	34 9b       	sbis	0x06, 4	; 6
     66e:	fe cf       	rjmp	.-4      	; 0x66c <read_adc+0x36>
	data = ADCL;
     670:	84 b1       	in	r24, 0x04	; 4
	data |= (ADCH << 8);
     672:	25 b1       	in	r18, 0x05	; 5
     674:	90 e0       	ldi	r25, 0x00	; 0
     676:	92 2b       	or	r25, r18
     678:	08 95       	ret

}
int read_adc(int pin){
	int data;
	if (pin > 7){
		return -1;
     67a:	8f ef       	ldi	r24, 0xFF	; 255
     67c:	9f ef       	ldi	r25, 0xFF	; 255
	//Wait until ADC registers complete the conversion
	while (!(ADCSRA & (1 << ADIF)));
	data = ADCL;
	data |= (ADCH << 8);
	return data;
}
     67e:	08 95       	ret

00000680 <get_voltage>:
double get_voltage(int adc){
	if (adc < 0 || adc > 7){
     680:	88 30       	cpi	r24, 0x08	; 8
     682:	91 05       	cpc	r25, r1
     684:	20 f0       	brcs	.+8      	; 0x68e <get_voltage+0xe>
		return 0;
     686:	60 e0       	ldi	r22, 0x00	; 0
     688:	70 e0       	ldi	r23, 0x00	; 0
     68a:	cb 01       	movw	r24, r22
	}
	return (double)VREF/(1024.0) * (double)read_adc(adc);
}
     68c:	08 95       	ret
}
double get_voltage(int adc){
	if (adc < 0 || adc > 7){
		return 0;
	}
	return (double)VREF/(1024.0) * (double)read_adc(adc);
     68e:	0e 94 1b 03 	call	0x636	; 0x636 <read_adc>
     692:	bc 01       	movw	r22, r24
     694:	99 0f       	add	r25, r25
     696:	88 0b       	sbc	r24, r24
     698:	99 0b       	sbc	r25, r25
     69a:	0e 94 18 09 	call	0x1230	; 0x1230 <__floatsisf>
     69e:	20 e0       	ldi	r18, 0x00	; 0
     6a0:	30 e0       	ldi	r19, 0x00	; 0
     6a2:	40 ea       	ldi	r20, 0xA0	; 160
     6a4:	5b e3       	ldi	r21, 0x3B	; 59
     6a6:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__mulsf3>
     6aa:	08 95       	ret

000006ac <strobe_lcd>:
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     6ac:	e2 e6       	ldi	r30, 0x62	; 98
     6ae:	f0 e0       	ldi	r31, 0x00	; 0
     6b0:	80 81       	ld	r24, Z
     6b2:	88 60       	ori	r24, 0x08	; 8
     6b4:	80 83       	st	Z, r24
    PORTF &= ~0x08;
     6b6:	80 81       	ld	r24, Z
     6b8:	87 7f       	andi	r24, 0xF7	; 247
     6ba:	80 83       	st	Z, r24
     6bc:	08 95       	ret

000006be <clear_display>:
}

void clear_display(void){
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     6be:	77 9b       	sbis	0x0e, 7	; 14
     6c0:	fe cf       	rjmp	.-4      	; 0x6be <clear_display>
    SPDR = 0x00;    //command, not data
     6c2:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     6c4:	77 9b       	sbis	0x0e, 7	; 14
     6c6:	fe cf       	rjmp	.-4      	; 0x6c4 <clear_display+0x6>
    SPDR = 0x01;    //clear display command
     6c8:	81 e0       	ldi	r24, 0x01	; 1
     6ca:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     6cc:	77 9b       	sbis	0x0e, 7	; 14
     6ce:	fe cf       	rjmp	.-4      	; 0x6cc <clear_display+0xe>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     6d0:	80 91 62 00 	lds	r24, 0x0062
     6d4:	88 60       	ori	r24, 0x08	; 8
     6d6:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     6da:	80 91 62 00 	lds	r24, 0x0062
     6de:	87 7f       	andi	r24, 0xF7	; 247
     6e0:	80 93 62 00 	sts	0x0062, r24
     6e4:	8f e9       	ldi	r24, 0x9F	; 159
     6e6:	98 e2       	ldi	r25, 0x28	; 40
     6e8:	01 97       	sbiw	r24, 0x01	; 1
     6ea:	f1 f7       	brne	.-4      	; 0x6e8 <clear_display+0x2a>
     6ec:	00 c0       	rjmp	.+0      	; 0x6ee <clear_display+0x30>
     6ee:	00 00       	nop
     6f0:	08 95       	ret

000006f2 <home_line2>:
    strobe_lcd();   //strobe the LCD enable pin
    _delay_ms(2.6);   //obligatory waiting for slow LCD
}

void home_line2(void){
    SPDR = 0x00;    //command, not data
     6f2:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     6f4:	77 9b       	sbis	0x0e, 7	; 14
     6f6:	fe cf       	rjmp	.-4      	; 0x6f4 <home_line2+0x2>
    SPDR = 0xC0;   // cursor go home on line 2
     6f8:	80 ec       	ldi	r24, 0xC0	; 192
     6fa:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     6fc:	77 9b       	sbis	0x0e, 7	; 14
     6fe:	fe cf       	rjmp	.-4      	; 0x6fc <home_line2+0xa>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     700:	80 91 62 00 	lds	r24, 0x0062
     704:	88 60       	ori	r24, 0x08	; 8
     706:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     70a:	80 91 62 00 	lds	r24, 0x0062
     70e:	87 7f       	andi	r24, 0xF7	; 247
     710:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     714:	85 ec       	ldi	r24, 0xC5	; 197
     716:	8a 95       	dec	r24
     718:	f1 f7       	brne	.-4      	; 0x716 <home_line2+0x24>
     71a:	00 00       	nop
     71c:	08 95       	ret

0000071e <char2lcd>:

//sends a char to the LCD
void char2lcd(unsigned char a_char){
    //sends a char to the LCD
    //usage: char2lcd('H');  // send an H to the LCD
    SPDR = 0x01;   //set SR for data xfer with LSB=1
     71e:	91 e0       	ldi	r25, 0x01	; 1
     720:	9f b9       	out	0x0f, r25	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     722:	77 9b       	sbis	0x0e, 7	; 14
     724:	fe cf       	rjmp	.-4      	; 0x722 <char2lcd+0x4>
    SPDR = a_char; //send the char to the SPI port
     726:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     728:	77 9b       	sbis	0x0e, 7	; 14
     72a:	fe cf       	rjmp	.-4      	; 0x728 <char2lcd+0xa>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     72c:	80 91 62 00 	lds	r24, 0x0062
     730:	88 60       	ori	r24, 0x08	; 8
     732:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     736:	80 91 62 00 	lds	r24, 0x0062
     73a:	87 7f       	andi	r24, 0xF7	; 247
     73c:	80 93 62 00 	sts	0x0062, r24
     740:	85 ec       	ldi	r24, 0xC5	; 197
     742:	8a 95       	dec	r24
     744:	f1 f7       	brne	.-4      	; 0x742 <char2lcd+0x24>
     746:	00 00       	nop
     748:	08 95       	ret

0000074a <string2lcd>:
    strobe_lcd();  //toggle the enable bit
    _delay_us(37);
}

//sends a string in FLASH to LCD
void string2lcd(unsigned char *lcd_str){
     74a:	cf 93       	push	r28
     74c:	df 93       	push	r29
     74e:	fc 01       	movw	r30, r24
     750:	dc 01       	movw	r26, r24
    int count;
    for (count=0; count<=(strlen((char*)lcd_str)-1); count++){
     752:	40 e0       	ldi	r20, 0x00	; 0
     754:	50 e0       	ldi	r21, 0x00	; 0
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        SPDR = 0x01; //set SR for data
     756:	61 e0       	ldi	r22, 0x01	; 1

//sends a string in FLASH to LCD
void string2lcd(unsigned char *lcd_str){
    int count;
    for (count=0; count<=(strlen((char*)lcd_str)-1); count++){
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     758:	77 9b       	sbis	0x0e, 7	; 14
     75a:	fe cf       	rjmp	.-4      	; 0x758 <string2lcd+0xe>
        SPDR = 0x01; //set SR for data
     75c:	6f b9       	out	0x0f, r22	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     75e:	77 9b       	sbis	0x0e, 7	; 14
     760:	fe cf       	rjmp	.-4      	; 0x75e <string2lcd+0x14>
        SPDR = lcd_str[count]; 
     762:	8d 91       	ld	r24, X+
     764:	8f b9       	out	0x0f, r24	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     766:	77 9b       	sbis	0x0e, 7	; 14
     768:	fe cf       	rjmp	.-4      	; 0x766 <string2lcd+0x1c>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     76a:	90 91 62 00 	lds	r25, 0x0062
     76e:	98 60       	ori	r25, 0x08	; 8
     770:	90 93 62 00 	sts	0x0062, r25
    PORTF &= ~0x08;
     774:	90 91 62 00 	lds	r25, 0x0062
     778:	97 7f       	andi	r25, 0xF7	; 247
     77a:	90 93 62 00 	sts	0x0062, r25
     77e:	85 ec       	ldi	r24, 0xC5	; 197
     780:	8a 95       	dec	r24
     782:	f1 f7       	brne	.-4      	; 0x780 <string2lcd+0x36>
     784:	00 00       	nop
}

//sends a string in FLASH to LCD
void string2lcd(unsigned char *lcd_str){
    int count;
    for (count=0; count<=(strlen((char*)lcd_str)-1); count++){
     786:	4f 5f       	subi	r20, 0xFF	; 255
     788:	5f 4f       	sbci	r21, 0xFF	; 255
     78a:	ef 01       	movw	r28, r30
     78c:	09 90       	ld	r0, Y+
     78e:	00 20       	and	r0, r0
     790:	e9 f7       	brne	.-6      	; 0x78c <string2lcd+0x42>
     792:	9e 01       	movw	r18, r28
     794:	2e 1b       	sub	r18, r30
     796:	3f 0b       	sbc	r19, r31
     798:	22 50       	subi	r18, 0x02	; 2
     79a:	31 09       	sbc	r19, r1
     79c:	24 17       	cp	r18, r20
     79e:	35 07       	cpc	r19, r21
     7a0:	d8 f6       	brcc	.-74     	; 0x758 <string2lcd+0xe>
        SPDR = lcd_str[count]; 
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        strobe_lcd();
        _delay_us(37);  // Max delay for this function is 48us
    }
}   
     7a2:	df 91       	pop	r29
     7a4:	cf 91       	pop	r28
     7a6:	08 95       	ret

000007a8 <spi_init>:

/* Run this code before attempting to write to the LCD.*/
void spi_init(void){
    DDRF |= 0x08;  //port F bit 3 is enable for LCD
     7a8:	e1 e6       	ldi	r30, 0x61	; 97
     7aa:	f0 e0       	ldi	r31, 0x00	; 0
     7ac:	80 81       	ld	r24, Z
     7ae:	88 60       	ori	r24, 0x08	; 8
     7b0:	80 83       	st	Z, r24
    PORTB |= 0x00; //port B initalization for SPI
     7b2:	88 b3       	in	r24, 0x18	; 24
     7b4:	88 bb       	out	0x18, r24	; 24
    DDRB |= 0x07;  //Turn on SS, MOSI, SCLK 
     7b6:	87 b3       	in	r24, 0x17	; 23
     7b8:	87 60       	ori	r24, 0x07	; 7
     7ba:	87 bb       	out	0x17, r24	; 23
    //Master mode, Clock=clk/2, Cycle half phase, Low polarity, MSB first  
    SPCR = 0x50;
     7bc:	80 e5       	ldi	r24, 0x50	; 80
     7be:	8d b9       	out	0x0d, r24	; 13
    SPSR = 0x01;
     7c0:	81 e0       	ldi	r24, 0x01	; 1
     7c2:	8e b9       	out	0x0e, r24	; 14
     7c4:	08 95       	ret

000007c6 <lcd_init>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7c6:	8f e5       	ldi	r24, 0x5F	; 95
     7c8:	9a ee       	ldi	r25, 0xEA	; 234
     7ca:	01 97       	sbiw	r24, 0x01	; 1
     7cc:	f1 f7       	brne	.-4      	; 0x7ca <lcd_init+0x4>
     7ce:	00 c0       	rjmp	.+0      	; 0x7d0 <lcd_init+0xa>
     7d0:	00 00       	nop
     7d2:	23 e0       	ldi	r18, 0x03	; 3
     7d4:	30 e0       	ldi	r19, 0x00	; 0
    //initalize the LCD to receive data
    _delay_ms(15);   
    for(i=0; i<=2; i++){ //do funky initalize sequence 3 times
        SPDR = 0x00;
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        SPDR = 0x30;
     7d6:	90 e3       	ldi	r25, 0x30	; 48
void lcd_init(void){
    int i;
    //initalize the LCD to receive data
    _delay_ms(15);   
    for(i=0; i<=2; i++){ //do funky initalize sequence 3 times
        SPDR = 0x00;
     7d8:	1f b8       	out	0x0f, r1	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     7da:	77 9b       	sbis	0x0e, 7	; 14
     7dc:	fe cf       	rjmp	.-4      	; 0x7da <lcd_init+0x14>
        SPDR = 0x30;
     7de:	9f b9       	out	0x0f, r25	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     7e0:	77 9b       	sbis	0x0e, 7	; 14
     7e2:	fe cf       	rjmp	.-4      	; 0x7e0 <lcd_init+0x1a>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     7e4:	80 91 62 00 	lds	r24, 0x0062
     7e8:	88 60       	ori	r24, 0x08	; 8
     7ea:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     7ee:	80 91 62 00 	lds	r24, 0x0062
     7f2:	87 7f       	andi	r24, 0xF7	; 247
     7f4:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7f8:	85 ec       	ldi	r24, 0xC5	; 197
     7fa:	8a 95       	dec	r24
     7fc:	f1 f7       	brne	.-4      	; 0x7fa <lcd_init+0x34>
     7fe:	00 00       	nop
     800:	21 50       	subi	r18, 0x01	; 1
     802:	31 09       	sbc	r19, r1
//initialize the LCD to receive data
void lcd_init(void){
    int i;
    //initalize the LCD to receive data
    _delay_ms(15);   
    for(i=0; i<=2; i++){ //do funky initalize sequence 3 times
     804:	49 f7       	brne	.-46     	; 0x7d8 <lcd_init+0x12>
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        strobe_lcd();
        _delay_us(37);
    }

    SPDR = 0x00;
     806:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     808:	77 9b       	sbis	0x0e, 7	; 14
     80a:	fe cf       	rjmp	.-4      	; 0x808 <lcd_init+0x42>
    SPDR = 0x38;
     80c:	88 e3       	ldi	r24, 0x38	; 56
     80e:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     810:	77 9b       	sbis	0x0e, 7	; 14
     812:	fe cf       	rjmp	.-4      	; 0x810 <lcd_init+0x4a>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     814:	80 91 62 00 	lds	r24, 0x0062
     818:	88 60       	ori	r24, 0x08	; 8
     81a:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     81e:	80 91 62 00 	lds	r24, 0x0062
     822:	87 7f       	andi	r24, 0xF7	; 247
     824:	80 93 62 00 	sts	0x0062, r24
     828:	95 ec       	ldi	r25, 0xC5	; 197
     82a:	9a 95       	dec	r25
     82c:	f1 f7       	brne	.-4      	; 0x82a <lcd_init+0x64>
     82e:	00 00       	nop
    SPDR = 0x38;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_us(37);

    SPDR = 0x00;
     830:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     832:	77 9b       	sbis	0x0e, 7	; 14
     834:	fe cf       	rjmp	.-4      	; 0x832 <lcd_init+0x6c>
    SPDR = 0x08;
     836:	88 e0       	ldi	r24, 0x08	; 8
     838:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     83a:	77 9b       	sbis	0x0e, 7	; 14
     83c:	fe cf       	rjmp	.-4      	; 0x83a <lcd_init+0x74>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     83e:	80 91 62 00 	lds	r24, 0x0062
     842:	88 60       	ori	r24, 0x08	; 8
     844:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     848:	80 91 62 00 	lds	r24, 0x0062
     84c:	87 7f       	andi	r24, 0xF7	; 247
     84e:	80 93 62 00 	sts	0x0062, r24
     852:	85 ec       	ldi	r24, 0xC5	; 197
     854:	8a 95       	dec	r24
     856:	f1 f7       	brne	.-4      	; 0x854 <lcd_init+0x8e>
     858:	00 00       	nop
    SPDR = 0x08;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_us(37);

    SPDR = 0x00;
     85a:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     85c:	77 9b       	sbis	0x0e, 7	; 14
     85e:	fe cf       	rjmp	.-4      	; 0x85c <lcd_init+0x96>
    SPDR = 0x01;
     860:	81 e0       	ldi	r24, 0x01	; 1
     862:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     864:	77 9b       	sbis	0x0e, 7	; 14
     866:	fe cf       	rjmp	.-4      	; 0x864 <lcd_init+0x9e>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     868:	80 91 62 00 	lds	r24, 0x0062
     86c:	88 60       	ori	r24, 0x08	; 8
     86e:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     872:	80 91 62 00 	lds	r24, 0x0062
     876:	87 7f       	andi	r24, 0xF7	; 247
     878:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     87c:	8f ef       	ldi	r24, 0xFF	; 255
     87e:	98 e1       	ldi	r25, 0x18	; 24
     880:	01 97       	sbiw	r24, 0x01	; 1
     882:	f1 f7       	brne	.-4      	; 0x880 <lcd_init+0xba>
     884:	00 c0       	rjmp	.+0      	; 0x886 <lcd_init+0xc0>
     886:	00 00       	nop
    SPDR = 0x01;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_ms(1.6);

    SPDR = 0x00;
     888:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     88a:	77 9b       	sbis	0x0e, 7	; 14
     88c:	fe cf       	rjmp	.-4      	; 0x88a <lcd_init+0xc4>
    SPDR = 0x06;
     88e:	86 e0       	ldi	r24, 0x06	; 6
     890:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     892:	77 9b       	sbis	0x0e, 7	; 14
     894:	fe cf       	rjmp	.-4      	; 0x892 <lcd_init+0xcc>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     896:	80 91 62 00 	lds	r24, 0x0062
     89a:	88 60       	ori	r24, 0x08	; 8
     89c:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     8a0:	80 91 62 00 	lds	r24, 0x0062
     8a4:	87 7f       	andi	r24, 0xF7	; 247
     8a6:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8aa:	95 ec       	ldi	r25, 0xC5	; 197
     8ac:	9a 95       	dec	r25
     8ae:	f1 f7       	brne	.-4      	; 0x8ac <lcd_init+0xe6>
     8b0:	00 00       	nop
    SPDR = 0x06;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_us(37);

    SPDR = 0x00;
     8b2:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     8b4:	77 9b       	sbis	0x0e, 7	; 14
     8b6:	fe cf       	rjmp	.-4      	; 0x8b4 <lcd_init+0xee>
    SPDR = 0x0E;
     8b8:	8e e0       	ldi	r24, 0x0E	; 14
     8ba:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     8bc:	77 9b       	sbis	0x0e, 7	; 14
     8be:	fe cf       	rjmp	.-4      	; 0x8bc <lcd_init+0xf6>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     8c0:	80 91 62 00 	lds	r24, 0x0062
     8c4:	88 60       	ori	r24, 0x08	; 8
     8c6:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     8ca:	80 91 62 00 	lds	r24, 0x0062
     8ce:	87 7f       	andi	r24, 0xF7	; 247
     8d0:	80 93 62 00 	sts	0x0062, r24
     8d4:	85 ec       	ldi	r24, 0xC5	; 197
     8d6:	8a 95       	dec	r24
     8d8:	f1 f7       	brne	.-4      	; 0x8d6 <lcd_init+0x110>
     8da:	00 00       	nop
     8dc:	08 95       	ret

000008de <USART1_Init>:
#include "uart.h"


void USART1_Init( unsigned int ubrr ) {
    /* Set baud rate */
    UBRR1H = (unsigned char)(ubrr>>8);
     8de:	90 93 98 00 	sts	0x0098, r25
    UBRR1L = (unsigned char)ubrr;
     8e2:	80 93 99 00 	sts	0x0099, r24
    /* Enable receiver and transmitter */ 
    UCSR1B = (1<<RXEN1)|(1<<TXEN1);
     8e6:	88 e1       	ldi	r24, 0x18	; 24
     8e8:	80 93 9a 00 	sts	0x009A, r24
    /* Set frame format: 8data, 2stop bit */ 
    UCSR1C = (3<<UCSZ10);
     8ec:	86 e0       	ldi	r24, 0x06	; 6
     8ee:	80 93 9d 00 	sts	0x009D, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8f2:	2f ef       	ldi	r18, 0xFF	; 255
     8f4:	81 ee       	ldi	r24, 0xE1	; 225
     8f6:	94 e0       	ldi	r25, 0x04	; 4
     8f8:	21 50       	subi	r18, 0x01	; 1
     8fa:	80 40       	sbci	r24, 0x00	; 0
     8fc:	90 40       	sbci	r25, 0x00	; 0
     8fe:	e1 f7       	brne	.-8      	; 0x8f8 <USART1_Init+0x1a>
     900:	00 c0       	rjmp	.+0      	; 0x902 <USART1_Init+0x24>
     902:	00 00       	nop
     904:	08 95       	ret

00000906 <USART1_Transmit>:
    _delay_ms(100);
}
void USART1_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR1A & (1<<UDRE1)) );
     906:	90 91 9b 00 	lds	r25, 0x009B
     90a:	95 ff       	sbrs	r25, 5
     90c:	fc cf       	rjmp	.-8      	; 0x906 <USART1_Transmit>
    /* Put data into buffer, sends the data */ 
    UDR1 = data;
     90e:	80 93 9c 00 	sts	0x009C, r24
     912:	08 95       	ret

00000914 <USART1_send_string>:
}

void USART1_send_string(unsigned char *data){
    int i = 0;
    while (data[i] != '\0'){
     914:	fc 01       	movw	r30, r24
     916:	20 81       	ld	r18, Z
     918:	22 23       	and	r18, r18
     91a:	51 f0       	breq	.+20     	; 0x930 <USART1_send_string+0x1c>
     91c:	31 96       	adiw	r30, 0x01	; 1
    UCSR1C = (3<<UCSZ10);
    _delay_ms(100);
}
void USART1_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR1A & (1<<UDRE1)) );
     91e:	90 91 9b 00 	lds	r25, 0x009B
     922:	95 ff       	sbrs	r25, 5
     924:	fc cf       	rjmp	.-8      	; 0x91e <USART1_send_string+0xa>
    /* Put data into buffer, sends the data */ 
    UDR1 = data;
     926:	20 93 9c 00 	sts	0x009C, r18
}

void USART1_send_string(unsigned char *data){
    int i = 0;
    while (data[i] != '\0'){
     92a:	21 91       	ld	r18, Z+
     92c:	21 11       	cpse	r18, r1
     92e:	f7 cf       	rjmp	.-18     	; 0x91e <USART1_send_string+0xa>
     930:	08 95       	ret

00000932 <USART1_Receive>:
    
    // return 255;
    /**********
    * This is the original
    ***********/
    while (!(UCSR1A & (1<<RXC1)));
     932:	80 91 9b 00 	lds	r24, 0x009B
     936:	87 ff       	sbrs	r24, 7
     938:	fc cf       	rjmp	.-8      	; 0x932 <USART1_Receive>
    return UDR1;
     93a:	80 91 9c 00 	lds	r24, 0x009C
}
     93e:	08 95       	ret

00000940 <USART1_Receive_String>:

void USART1_Receive_String(unsigned char *str){
     940:	fc 01       	movw	r30, r24
     942:	dc 01       	movw	r26, r24
    int i = 0;
     944:	20 e0       	ldi	r18, 0x00	; 0
     946:	30 e0       	ldi	r19, 0x00	; 0
    char c;

    while ((c = USART1_Receive()) != END_STRING){ //END_STRING == ~ or 0x7E
        if (c == 255 || i > MAX_STRING_SIZE - 1){
            str[0] = 50;
     948:	82 e3       	ldi	r24, 0x32	; 50
            str[1] = 50;
            str[2] = 50;
            str[3] = END_STRING;
     94a:	4e e7       	ldi	r20, 0x7E	; 126
    
    // return 255;
    /**********
    * This is the original
    ***********/
    while (!(UCSR1A & (1<<RXC1)));
     94c:	90 91 9b 00 	lds	r25, 0x009B
     950:	97 ff       	sbrs	r25, 7
     952:	fc cf       	rjmp	.-8      	; 0x94c <USART1_Receive_String+0xc>
    return UDR1;
     954:	90 91 9c 00 	lds	r25, 0x009C

void USART1_Receive_String(unsigned char *str){
    int i = 0;
    char c;

    while ((c = USART1_Receive()) != END_STRING){ //END_STRING == ~ or 0x7E
     958:	9e 37       	cpi	r25, 0x7E	; 126
     95a:	61 f0       	breq	.+24     	; 0x974 <USART1_Receive_String+0x34>
        if (c == 255 || i > MAX_STRING_SIZE - 1){
     95c:	25 30       	cpi	r18, 0x05	; 5
     95e:	31 05       	cpc	r19, r1
     960:	2c f0       	brlt	.+10     	; 0x96c <USART1_Receive_String+0x2c>
            str[0] = 50;
     962:	80 83       	st	Z, r24
            str[1] = 50;
     964:	81 83       	std	Z+1, r24	; 0x01
            str[2] = 50;
     966:	82 83       	std	Z+2, r24	; 0x02
            str[3] = END_STRING;
     968:	43 83       	std	Z+3, r20	; 0x03
            str[4] = '\0';
     96a:	14 82       	std	Z+4, r1	; 0x04
        }
        str[i] = c;
     96c:	9d 93       	st	X+, r25
        ++i;
     96e:	2f 5f       	subi	r18, 0xFF	; 255
     970:	3f 4f       	sbci	r19, 0xFF	; 255
     972:	ec cf       	rjmp	.-40     	; 0x94c <USART1_Receive_String+0xc>
    }
}
     974:	08 95       	ret

00000976 <USART1_flush>:

void USART1_flush(){
     976:	ef e4       	ldi	r30, 0x4F	; 79
     978:	f1 e0       	ldi	r31, 0x01	; 1
     97a:	96 e4       	ldi	r25, 0x46	; 70
    UCSR1C = (3<<UCSZ10);
    _delay_ms(100);
}
void USART1_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR1A & (1<<UDRE1)) );
     97c:	80 91 9b 00 	lds	r24, 0x009B
     980:	85 ff       	sbrs	r24, 5
     982:	fc cf       	rjmp	.-8      	; 0x97c <USART1_flush+0x6>
    /* Put data into buffer, sends the data */ 
    UDR1 = data;
     984:	90 93 9c 00 	sts	0x009C, r25
}

void USART1_send_string(unsigned char *data){
    int i = 0;
    while (data[i] != '\0'){
     988:	91 91       	ld	r25, Z+
     98a:	91 11       	cpse	r25, r1
     98c:	f7 cf       	rjmp	.-18     	; 0x97c <USART1_flush+0x6>
}

void USART1_flush(){
    unsigned char dummy;
    USART1_send_string((unsigned char *)"Flushing UART1");
    while (UCSR1A & (1 << RXC1)){
     98e:	80 91 9b 00 	lds	r24, 0x009B
     992:	87 ff       	sbrs	r24, 7
     994:	0c c0       	rjmp	.+24     	; 0x9ae <USART1_flush+0x38>
        dummy = UDR1;
     996:	90 91 9c 00 	lds	r25, 0x009C
    UCSR1C = (3<<UCSZ10);
    _delay_ms(100);
}
void USART1_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR1A & (1<<UDRE1)) );
     99a:	80 91 9b 00 	lds	r24, 0x009B
     99e:	85 ff       	sbrs	r24, 5
     9a0:	fc cf       	rjmp	.-8      	; 0x99a <USART1_flush+0x24>
    /* Put data into buffer, sends the data */ 
    UDR1 = data;
     9a2:	90 93 9c 00 	sts	0x009C, r25
}

void USART1_flush(){
    unsigned char dummy;
    USART1_send_string((unsigned char *)"Flushing UART1");
    while (UCSR1A & (1 << RXC1)){
     9a6:	80 91 9b 00 	lds	r24, 0x009B
     9aa:	87 fd       	sbrc	r24, 7
     9ac:	f4 cf       	rjmp	.-24     	; 0x996 <USART1_flush+0x20>
     9ae:	08 95       	ret

000009b0 <USART0_Init>:
}


void USART0_Init( unsigned int ubrr ) {
    /* Set baud rate */
    UBRR0H = (unsigned char)(ubrr>>8);
     9b0:	90 93 90 00 	sts	0x0090, r25
    UBRR0L = (unsigned char)ubrr;
     9b4:	89 b9       	out	0x09, r24	; 9
    /* Enable receiver and transmitter */ 
    UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     9b6:	88 e1       	ldi	r24, 0x18	; 24
     9b8:	8a b9       	out	0x0a, r24	; 10
    /* Set frame format: 8data, 2stop bit */ 
    UCSR0C = (1 << USBS0) | (3<<UCSZ00);
     9ba:	8e e0       	ldi	r24, 0x0E	; 14
     9bc:	80 93 95 00 	sts	0x0095, r24
     9c0:	2f ef       	ldi	r18, 0xFF	; 255
     9c2:	81 ee       	ldi	r24, 0xE1	; 225
     9c4:	94 e0       	ldi	r25, 0x04	; 4
     9c6:	21 50       	subi	r18, 0x01	; 1
     9c8:	80 40       	sbci	r24, 0x00	; 0
     9ca:	90 40       	sbci	r25, 0x00	; 0
     9cc:	e1 f7       	brne	.-8      	; 0x9c6 <USART0_Init+0x16>
     9ce:	00 c0       	rjmp	.+0      	; 0x9d0 <USART0_Init+0x20>
     9d0:	00 00       	nop
     9d2:	08 95       	ret

000009d4 <USART0_Transmit>:
    _delay_ms(100);
}
void USART0_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR0A & (1<<UDRE0)) );
     9d4:	5d 9b       	sbis	0x0b, 5	; 11
     9d6:	fe cf       	rjmp	.-4      	; 0x9d4 <USART0_Transmit>
    /* Put data into buffer, sends the data */ 
    UDR0 = data;
     9d8:	8c b9       	out	0x0c, r24	; 12
     9da:	08 95       	ret

000009dc <USART0_send_string>:
}

void USART0_send_string(unsigned char *data){
     9dc:	fc 01       	movw	r30, r24
    int i = 0;
    while (data[i] != '\0'){
     9de:	90 81       	ld	r25, Z
     9e0:	99 23       	and	r25, r25
     9e2:	39 f0       	breq	.+14     	; 0x9f2 <USART0_send_string+0x16>
     9e4:	31 96       	adiw	r30, 0x01	; 1
    UCSR0C = (1 << USBS0) | (3<<UCSZ00);
    _delay_ms(100);
}
void USART0_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR0A & (1<<UDRE0)) );
     9e6:	5d 9b       	sbis	0x0b, 5	; 11
     9e8:	fe cf       	rjmp	.-4      	; 0x9e6 <USART0_send_string+0xa>
    /* Put data into buffer, sends the data */ 
    UDR0 = data;
     9ea:	9c b9       	out	0x0c, r25	; 12
}

void USART0_send_string(unsigned char *data){
    int i = 0;
    while (data[i] != '\0'){
     9ec:	91 91       	ld	r25, Z+
     9ee:	91 11       	cpse	r25, r1
     9f0:	fa cf       	rjmp	.-12     	; 0x9e6 <USART0_send_string+0xa>
     9f2:	08 95       	ret

000009f4 <USART0_Receive>:
        USART0_Transmit(data[i]);
        ++i;
    }
}

unsigned char USART0_Receive(void){
     9f4:	80 e8       	ldi	r24, 0x80	; 128
     9f6:	9d e8       	ldi	r25, 0x8D	; 141
     9f8:	ab e5       	ldi	r26, 0x5B	; 91
     9fa:	b0 e0       	ldi	r27, 0x00	; 0
     9fc:	04 c0       	rjmp	.+8      	; 0xa06 <USART0_Receive+0x12>
     9fe:	01 97       	sbiw	r24, 0x01	; 1
     a00:	a1 09       	sbc	r26, r1
     a02:	b1 09       	sbc	r27, r1
    do {
        if((UCSR0A & (1<<RXC0))){
            /* Get and return received data from buffer */ 
            return UDR0;
        }
    } while (--timeout);
     a04:	21 f0       	breq	.+8      	; 0xa0e <USART0_Receive+0x1a>

unsigned char USART0_Receive(void){
    unsigned long timeout = 6000000;    //This happens to be about 3 seconds
    /* Wait for data to be received or for timeout*/ 
    do {
        if((UCSR0A & (1<<RXC0))){
     a06:	5f 9b       	sbis	0x0b, 7	; 11
     a08:	fa cf       	rjmp	.-12     	; 0x9fe <USART0_Receive+0xa>
            /* Get and return received data from buffer */ 
            return UDR0;
     a0a:	8c b1       	in	r24, 0x0c	; 12
     a0c:	08 95       	ret
        }
    } while (--timeout);
    return 255;
     a0e:	8f ef       	ldi	r24, 0xFF	; 255
    /********
    * This is the original
    ************/
    //while (!(UCSR0A & (1<<RXC0)));
    //return UDR0;
}
     a10:	08 95       	ret

00000a12 <USART0_Receive_String>:

void USART0_Receive_String(unsigned char *str){
     a12:	dc 01       	movw	r26, r24
     a14:	fc 01       	movw	r30, r24
     a16:	9c 01       	movw	r18, r24
     a18:	2b 5f       	subi	r18, 0xFB	; 251
     a1a:	3f 4f       	sbci	r19, 0xFF	; 255
     a1c:	40 e8       	ldi	r20, 0x80	; 128
     a1e:	5d e8       	ldi	r21, 0x8D	; 141
     a20:	6b e5       	ldi	r22, 0x5B	; 91
     a22:	70 e0       	ldi	r23, 0x00	; 0
     a24:	05 c0       	rjmp	.+10     	; 0xa30 <USART0_Receive_String+0x1e>
     a26:	41 50       	subi	r20, 0x01	; 1
     a28:	51 09       	sbc	r21, r1
     a2a:	61 09       	sbc	r22, r1
     a2c:	71 09       	sbc	r23, r1
    do {
        if((UCSR0A & (1<<RXC0))){
            /* Get and return received data from buffer */ 
            return UDR0;
        }
    } while (--timeout);
     a2e:	61 f0       	breq	.+24     	; 0xa48 <USART0_Receive_String+0x36>

unsigned char USART0_Receive(void){
    unsigned long timeout = 6000000;    //This happens to be about 3 seconds
    /* Wait for data to be received or for timeout*/ 
    do {
        if((UCSR0A & (1<<RXC0))){
     a30:	5f 9b       	sbis	0x0b, 7	; 11
     a32:	f9 cf       	rjmp	.-14     	; 0xa26 <USART0_Receive_String+0x14>
            /* Get and return received data from buffer */ 
            return UDR0;
     a34:	9c b1       	in	r25, 0x0c	; 12

void USART0_Receive_String(unsigned char *str){
    int i = 0;
    unsigned char c;

    while ((c = (unsigned char)USART0_Receive()) != END_STRING){ //END_STRING == ~ or 0x7E
     a36:	9e 37       	cpi	r25, 0x7E	; 126
     a38:	b1 f0       	breq	.+44     	; 0xa66 <USART0_Receive_String+0x54>
        if (c == 255 || i > MAX_STRING_SIZE - 1){
     a3a:	9f 3f       	cpi	r25, 0xFF	; 255
     a3c:	29 f0       	breq	.+10     	; 0xa48 <USART0_Receive_String+0x36>
     a3e:	e2 17       	cp	r30, r18
     a40:	f3 07       	cpc	r31, r19
     a42:	11 f0       	breq	.+4      	; 0xa48 <USART0_Receive_String+0x36>
            str[2] = 50;
            str[3] = END_STRING;
            str[4] = '\0';
            return;
        }
        str[i] = c;
     a44:	91 93       	st	Z+, r25
     a46:	ea cf       	rjmp	.-44     	; 0xa1c <USART0_Receive_String+0xa>
    int i = 0;
    unsigned char c;

    while ((c = (unsigned char)USART0_Receive()) != END_STRING){ //END_STRING == ~ or 0x7E
        if (c == 255 || i > MAX_STRING_SIZE - 1){
            str[0] = 50;
     a48:	82 e3       	ldi	r24, 0x32	; 50
     a4a:	8c 93       	st	X, r24
            str[1] = 50;
     a4c:	11 96       	adiw	r26, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	11 97       	sbiw	r26, 0x01	; 1
            str[2] = 50;
     a52:	12 96       	adiw	r26, 0x02	; 2
     a54:	8c 93       	st	X, r24
     a56:	12 97       	sbiw	r26, 0x02	; 2
            str[3] = END_STRING;
     a58:	8e e7       	ldi	r24, 0x7E	; 126
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	8c 93       	st	X, r24
     a5e:	13 97       	sbiw	r26, 0x03	; 3
            str[4] = '\0';
     a60:	14 96       	adiw	r26, 0x04	; 4
     a62:	1c 92       	st	X, r1
            return;
     a64:	08 95       	ret
     a66:	08 95       	ret

00000a68 <USART0_flush>:
    }
}

void USART0_flush(){
    unsigned char dummy;
    while (UCSR0A & (1 << RXC0)){
     a68:	5f 9b       	sbis	0x0b, 7	; 11
     a6a:	03 c0       	rjmp	.+6      	; 0xa72 <USART0_flush+0xa>
        dummy = UDR0;
     a6c:	8c b1       	in	r24, 0x0c	; 12
    }
}

void USART0_flush(){
    unsigned char dummy;
    while (UCSR0A & (1 << RXC0)){
     a6e:	5f 99       	sbic	0x0b, 7	; 11
     a70:	fd cf       	rjmp	.-6      	; 0xa6c <USART0_flush+0x4>
     a72:	08 95       	ret

00000a74 <init_esc>:
void init_motors(){
    set_16bitPWM1();
    init_esc();
}

void init_esc(){
     a74:	83 e0       	ldi	r24, 0x03	; 3
     a76:	90 e0       	ldi	r25, 0x00	; 0
    int i;
    for (i = 0; i < 3; ++i){
        PORTB |= (1 << 4);
     a78:	c4 9a       	sbi	0x18, 4	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a7a:	ef e6       	ldi	r30, 0x6F	; 111
     a7c:	f7 e1       	ldi	r31, 0x17	; 23
     a7e:	31 97       	sbiw	r30, 0x01	; 1
     a80:	f1 f7       	brne	.-4      	; 0xa7e <init_esc+0xa>
     a82:	00 c0       	rjmp	.+0      	; 0xa84 <init_esc+0x10>
     a84:	00 00       	nop
        _delay_us(STOP);
        PORTB &= ~(1 << 4);
     a86:	c4 98       	cbi	0x18, 4	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a88:	ff ef       	ldi	r31, 0xFF	; 255
     a8a:	23 ed       	ldi	r18, 0xD3	; 211
     a8c:	30 e3       	ldi	r19, 0x30	; 48
     a8e:	f1 50       	subi	r31, 0x01	; 1
     a90:	20 40       	sbci	r18, 0x00	; 0
     a92:	30 40       	sbci	r19, 0x00	; 0
     a94:	e1 f7       	brne	.-8      	; 0xa8e <init_esc+0x1a>
     a96:	00 c0       	rjmp	.+0      	; 0xa98 <init_esc+0x24>
     a98:	00 00       	nop
     a9a:	01 97       	sbiw	r24, 0x01	; 1
    init_esc();
}

void init_esc(){
    int i;
    for (i = 0; i < 3; ++i){
     a9c:	69 f7       	brne	.-38     	; 0xa78 <init_esc+0x4>
        PORTB |= (1 << 4);
        _delay_us(STOP);
        PORTB &= ~(1 << 4);
        _delay_ms(1000);
    }
}
     a9e:	08 95       	ret

00000aa0 <set_16bitPWM1>:

void set_16bitPWM1(){
    //16-bit fast pwm non-inverting on PB5
    TCCR1A |= (1 << COM1A1); //inverting
     aa0:	8f b5       	in	r24, 0x2f	; 47
     aa2:	80 68       	ori	r24, 0x80	; 128
     aa4:	8f bd       	out	0x2f, r24	; 47

    //16-bit fast pwm non-inverting on PB6
    TCCR1A |= (1 << COM1B1); //non-inverting
     aa6:	8f b5       	in	r24, 0x2f	; 47
     aa8:	80 62       	ori	r24, 0x20	; 32
     aaa:	8f bd       	out	0x2f, r24	; 47

    //16-bit fast pwm non-inverting on PB7
    TCCR1A |= (1 << COM1C1); //non-inverting
     aac:	8f b5       	in	r24, 0x2f	; 47
     aae:	88 60       	ori	r24, 0x08	; 8
     ab0:	8f bd       	out	0x2f, r24	; 47

    //Fast PWM w/ TOP ICR1
    TCCR1A |= (1 << WGM11); 
     ab2:	8f b5       	in	r24, 0x2f	; 47
     ab4:	82 60       	ori	r24, 0x02	; 2
     ab6:	8f bd       	out	0x2f, r24	; 47
    TCCR1B |= (1 << WGM13) | (1 << WGM12);
     ab8:	8e b5       	in	r24, 0x2e	; 46
     aba:	88 61       	ori	r24, 0x18	; 24
     abc:	8e bd       	out	0x2e, r24	; 46
    switch (PRESCALER){
        case 1:
            TCCR1B |= (1 << CS10); //244.140625 Hz
            break;
        case 8:
            TCCR1B |= (1 << CS11); //30.517578 Hz
     abe:	8e b5       	in	r24, 0x2e	; 46
     ac0:	82 60       	ori	r24, 0x02	; 2
     ac2:	8e bd       	out	0x2e, r24	; 46
}

void TIM16_WriteTCNT1( unsigned int i ) {
    unsigned char sreg;
    /* Save global interrupt flag */ 
    sreg = SREG;
     ac4:	8f b7       	in	r24, 0x3f	; 63
    /* Disable interrupts */ 
    cli();
     ac6:	f8 94       	cli
    /* Set TCNTn to i */
    TCNT1 = i;
     ac8:	21 e0       	ldi	r18, 0x01	; 1
     aca:	30 e0       	ldi	r19, 0x00	; 0
     acc:	3d bd       	out	0x2d, r19	; 45
     ace:	2c bd       	out	0x2c, r18	; 44
    sei();
     ad0:	78 94       	sei
    /* Restore global interrupt flag */ 
    SREG = sreg;
     ad2:	8f bf       	out	0x3f, r24	; 63
            break;
    }
    

    TIM16_WriteTCNT1(1);
    ICR1 = (unsigned int) 65535;
     ad4:	8f ef       	ldi	r24, 0xFF	; 255
     ad6:	9f ef       	ldi	r25, 0xFF	; 255
     ad8:	97 bd       	out	0x27, r25	; 39
     ada:	86 bd       	out	0x26, r24	; 38
     adc:	2f ef       	ldi	r18, 0xFF	; 255
     ade:	81 ee       	ldi	r24, 0xE1	; 225
     ae0:	94 e0       	ldi	r25, 0x04	; 4
     ae2:	21 50       	subi	r18, 0x01	; 1
     ae4:	80 40       	sbci	r24, 0x00	; 0
     ae6:	90 40       	sbci	r25, 0x00	; 0
     ae8:	e1 f7       	brne	.-8      	; 0xae2 <set_16bitPWM1+0x42>
     aea:	00 c0       	rjmp	.+0      	; 0xaec <set_16bitPWM1+0x4c>
     aec:	00 00       	nop
     aee:	08 95       	ret

00000af0 <init_motors>:
#include "motors.h"

void init_motors(){
    set_16bitPWM1();
     af0:	0e 94 50 05 	call	0xaa0	; 0xaa0 <set_16bitPWM1>
     af4:	83 e0       	ldi	r24, 0x03	; 3
     af6:	90 e0       	ldi	r25, 0x00	; 0
}

void init_esc(){
    int i;
    for (i = 0; i < 3; ++i){
        PORTB |= (1 << 4);
     af8:	c4 9a       	sbi	0x18, 4	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     afa:	ef e6       	ldi	r30, 0x6F	; 111
     afc:	f7 e1       	ldi	r31, 0x17	; 23
     afe:	31 97       	sbiw	r30, 0x01	; 1
     b00:	f1 f7       	brne	.-4      	; 0xafe <init_motors+0xe>
     b02:	00 c0       	rjmp	.+0      	; 0xb04 <init_motors+0x14>
     b04:	00 00       	nop
        _delay_us(STOP);
        PORTB &= ~(1 << 4);
     b06:	c4 98       	cbi	0x18, 4	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b08:	ff ef       	ldi	r31, 0xFF	; 255
     b0a:	23 ed       	ldi	r18, 0xD3	; 211
     b0c:	30 e3       	ldi	r19, 0x30	; 48
     b0e:	f1 50       	subi	r31, 0x01	; 1
     b10:	20 40       	sbci	r18, 0x00	; 0
     b12:	30 40       	sbci	r19, 0x00	; 0
     b14:	e1 f7       	brne	.-8      	; 0xb0e <init_motors+0x1e>
     b16:	00 c0       	rjmp	.+0      	; 0xb18 <init_motors+0x28>
     b18:	00 00       	nop
     b1a:	01 97       	sbiw	r24, 0x01	; 1
    init_esc();
}

void init_esc(){
    int i;
    for (i = 0; i < 3; ++i){
     b1c:	69 f7       	brne	.-38     	; 0xaf8 <init_motors+0x8>
#include "motors.h"

void init_motors(){
    set_16bitPWM1();
    init_esc();
}
     b1e:	08 95       	ret

00000b20 <TIM16_WriteTCNT1>:
    TIM16_WriteTCNT1(1);
    ICR1 = (unsigned int) 65535;
    _delay_ms(100);
}

void TIM16_WriteTCNT1( unsigned int i ) {
     b20:	9c 01       	movw	r18, r24
    unsigned char sreg;
    /* Save global interrupt flag */ 
    sreg = SREG;
     b22:	9f b7       	in	r25, 0x3f	; 63
    /* Disable interrupts */ 
    cli();
     b24:	f8 94       	cli
    /* Set TCNTn to i */
    TCNT1 = i;
     b26:	3d bd       	out	0x2d, r19	; 45
     b28:	2c bd       	out	0x2c, r18	; 44
    sei();
     b2a:	78 94       	sei
    /* Restore global interrupt flag */ 
    SREG = sreg;
     b2c:	9f bf       	out	0x3f, r25	; 63
     b2e:	08 95       	ret

00000b30 <move>:
    OCR1B = Right motor PB6
    maybe OCR1C = Z motor? PB7

    NOTE: Does not activate AfroESC with Simonk firmware given less than 6
*/
void move(float left, float right, float z){
     b30:	4f 92       	push	r4
     b32:	5f 92       	push	r5
     b34:	6f 92       	push	r6
     b36:	7f 92       	push	r7
     b38:	8f 92       	push	r8
     b3a:	9f 92       	push	r9
     b3c:	af 92       	push	r10
     b3e:	bf 92       	push	r11
     b40:	cf 92       	push	r12
     b42:	df 92       	push	r13
     b44:	ef 92       	push	r14
     b46:	ff 92       	push	r15
     b48:	0f 93       	push	r16
     b4a:	1f 93       	push	r17
     b4c:	cf 93       	push	r28
     b4e:	df 93       	push	r29
     b50:	2b 01       	movw	r4, r22
     b52:	3c 01       	movw	r6, r24
     b54:	49 01       	movw	r8, r18
     b56:	5a 01       	movw	r10, r20
     b58:	67 01       	movw	r12, r14
     b5a:	78 01       	movw	r14, r16
    
    if (left < (MIN_INPUT + SATURATE_DIFFERENCE)){
     b5c:	20 e0       	ldi	r18, 0x00	; 0
     b5e:	30 e0       	ldi	r19, 0x00	; 0
     b60:	40 ef       	ldi	r20, 0xF0	; 240
     b62:	51 e4       	ldi	r21, 0x41	; 65
     b64:	0e 94 69 08 	call	0x10d2	; 0x10d2 <__cmpsf2>
     b68:	87 fd       	sbrc	r24, 7
     b6a:	64 c0       	rjmp	.+200    	; 0xc34 <move+0x104>
        left = MIN_INPUT + SATURATE_DIFFERENCE;
    }
    if (left > (MAX_INPUT - SATURATE_DIFFERENCE)){
     b6c:	20 e0       	ldi	r18, 0x00	; 0
     b6e:	30 e0       	ldi	r19, 0x00	; 0
     b70:	4c e8       	ldi	r20, 0x8C	; 140
     b72:	52 e4       	ldi	r21, 0x42	; 66
     b74:	c3 01       	movw	r24, r6
     b76:	b2 01       	movw	r22, r4
     b78:	0e 94 ef 09 	call	0x13de	; 0x13de <__gesf2>
     b7c:	18 16       	cp	r1, r24
     b7e:	0c f0       	brlt	.+2      	; 0xb82 <move+0x52>
     b80:	67 c0       	rjmp	.+206    	; 0xc50 <move+0x120>
     b82:	08 ef       	ldi	r16, 0xF8	; 248
     b84:	1c e0       	ldi	r17, 0x0C	; 12
        left = MAX_INPUT - SATURATE_DIFFERENCE;
    }
    if (right < (MIN_INPUT + SATURATE_DIFFERENCE)){
     b86:	20 e0       	ldi	r18, 0x00	; 0
     b88:	30 e0       	ldi	r19, 0x00	; 0
     b8a:	40 ef       	ldi	r20, 0xF0	; 240
     b8c:	51 e4       	ldi	r21, 0x41	; 65
     b8e:	c5 01       	movw	r24, r10
     b90:	b4 01       	movw	r22, r8
     b92:	0e 94 69 08 	call	0x10d2	; 0x10d2 <__cmpsf2>
     b96:	87 fd       	sbrc	r24, 7
     b98:	58 c0       	rjmp	.+176    	; 0xc4a <move+0x11a>
        right = MIN_INPUT + SATURATE_DIFFERENCE;
    }
    if (right > (MAX_INPUT - SATURATE_DIFFERENCE)){
     b9a:	20 e0       	ldi	r18, 0x00	; 0
     b9c:	30 e0       	ldi	r19, 0x00	; 0
     b9e:	4c e8       	ldi	r20, 0x8C	; 140
     ba0:	52 e4       	ldi	r21, 0x42	; 66
     ba2:	c5 01       	movw	r24, r10
     ba4:	b4 01       	movw	r22, r8
     ba6:	0e 94 ef 09 	call	0x13de	; 0x13de <__gesf2>
     baa:	18 16       	cp	r1, r24
     bac:	0c f0       	brlt	.+2      	; 0xbb0 <move+0x80>
     bae:	6d c0       	rjmp	.+218    	; 0xc8a <move+0x15a>
     bb0:	c8 ef       	ldi	r28, 0xF8	; 248
     bb2:	dc e0       	ldi	r29, 0x0C	; 12
        right = MAX_INPUT - SATURATE_DIFFERENCE;
    }
    if (z < (MIN_INPUT + SATURATE_DIFFERENCE)){
     bb4:	20 e0       	ldi	r18, 0x00	; 0
     bb6:	30 e0       	ldi	r19, 0x00	; 0
     bb8:	40 ef       	ldi	r20, 0xF0	; 240
     bba:	51 e4       	ldi	r21, 0x41	; 65
     bbc:	c7 01       	movw	r24, r14
     bbe:	b6 01       	movw	r22, r12
     bc0:	0e 94 69 08 	call	0x10d2	; 0x10d2 <__cmpsf2>
     bc4:	87 fd       	sbrc	r24, 7
     bc6:	39 c0       	rjmp	.+114    	; 0xc3a <move+0x10a>
        z = MIN_INPUT + SATURATE_DIFFERENCE;
    }
    if (z > (MAX_INPUT - SATURATE_DIFFERENCE)){
     bc8:	20 e0       	ldi	r18, 0x00	; 0
     bca:	30 e0       	ldi	r19, 0x00	; 0
     bcc:	4c e8       	ldi	r20, 0x8C	; 140
     bce:	52 e4       	ldi	r21, 0x42	; 66
     bd0:	c7 01       	movw	r24, r14
     bd2:	b6 01       	movw	r22, r12
     bd4:	0e 94 ef 09 	call	0x13de	; 0x13de <__gesf2>
     bd8:	18 16       	cp	r1, r24
     bda:	0c f0       	brlt	.+2      	; 0xbde <move+0xae>
     bdc:	4b c0       	rjmp	.+150    	; 0xc74 <move+0x144>
     bde:	83 e3       	ldi	r24, 0x33	; 51
     be0:	c8 2e       	mov	r12, r24
     be2:	dc 2c       	mov	r13, r12
     be4:	ec 2c       	mov	r14, r12
     be6:	8f e3       	ldi	r24, 0x3F	; 63
     be8:	f8 2e       	mov	r15, r24

    unsigned int left_speed, right_speed, z_speed;
    left_speed = (unsigned int)((left - MIN_INPUT)/((double)STEP) + MIN_SPEED);
    right_speed = (unsigned int)((right - MIN_INPUT)/((double)STEP) + MIN_SPEED);
    //This needs to be redone to account for a different speed controller
    z_speed = (unsigned int)(ICR1 * (z/((double)MAX_INPUT))); 
     bea:	66 b5       	in	r22, 0x26	; 38
     bec:	77 b5       	in	r23, 0x27	; 39
     bee:	80 e0       	ldi	r24, 0x00	; 0
     bf0:	90 e0       	ldi	r25, 0x00	; 0
     bf2:	0e 94 16 09 	call	0x122c	; 0x122c <__floatunsisf>
     bf6:	a7 01       	movw	r20, r14
     bf8:	96 01       	movw	r18, r12
     bfa:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__mulsf3>
     bfe:	0e 94 e7 08 	call	0x11ce	; 0x11ce <__fixunssfsi>
    OCR1A = left_speed;
     c02:	1b bd       	out	0x2b, r17	; 43
     c04:	0a bd       	out	0x2a, r16	; 42
    OCR1B = right_speed;
     c06:	d9 bd       	out	0x29, r29	; 41
     c08:	c8 bd       	out	0x28, r28	; 40
    OCR1C = z_speed;
     c0a:	70 93 79 00 	sts	0x0079, r23
     c0e:	60 93 78 00 	sts	0x0078, r22

}
     c12:	df 91       	pop	r29
     c14:	cf 91       	pop	r28
     c16:	1f 91       	pop	r17
     c18:	0f 91       	pop	r16
     c1a:	ff 90       	pop	r15
     c1c:	ef 90       	pop	r14
     c1e:	df 90       	pop	r13
     c20:	cf 90       	pop	r12
     c22:	bf 90       	pop	r11
     c24:	af 90       	pop	r10
     c26:	9f 90       	pop	r9
     c28:	8f 90       	pop	r8
     c2a:	7f 90       	pop	r7
     c2c:	6f 90       	pop	r6
     c2e:	5f 90       	pop	r5
     c30:	4f 90       	pop	r4
     c32:	08 95       	ret
     c34:	08 e7       	ldi	r16, 0x78	; 120
     c36:	1a e0       	ldi	r17, 0x0A	; 10
     c38:	a6 cf       	rjmp	.-180    	; 0xb86 <move+0x56>
     c3a:	9a e9       	ldi	r25, 0x9A	; 154
     c3c:	c9 2e       	mov	r12, r25
     c3e:	99 e9       	ldi	r25, 0x99	; 153
     c40:	d9 2e       	mov	r13, r25
     c42:	ed 2c       	mov	r14, r13
     c44:	9e e3       	ldi	r25, 0x3E	; 62
     c46:	f9 2e       	mov	r15, r25
     c48:	d0 cf       	rjmp	.-96     	; 0xbea <move+0xba>
     c4a:	c8 e7       	ldi	r28, 0x78	; 120
     c4c:	da e0       	ldi	r29, 0x0A	; 10
     c4e:	b2 cf       	rjmp	.-156    	; 0xbb4 <move+0x84>
     c50:	20 e0       	ldi	r18, 0x00	; 0
     c52:	30 e0       	ldi	r19, 0x00	; 0
     c54:	40 e8       	ldi	r20, 0x80	; 128
     c56:	51 e4       	ldi	r21, 0x41	; 65
     c58:	c3 01       	movw	r24, r6
     c5a:	b2 01       	movw	r22, r4
     c5c:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__mulsf3>
     c60:	20 e0       	ldi	r18, 0x00	; 0
     c62:	30 e8       	ldi	r19, 0x80	; 128
     c64:	49 e0       	ldi	r20, 0x09	; 9
     c66:	55 e4       	ldi	r21, 0x45	; 69
     c68:	0e 94 8b 07 	call	0xf16	; 0xf16 <__addsf3>
     c6c:	0e 94 e7 08 	call	0x11ce	; 0x11ce <__fixunssfsi>
     c70:	8b 01       	movw	r16, r22
     c72:	89 cf       	rjmp	.-238    	; 0xb86 <move+0x56>
     c74:	20 e0       	ldi	r18, 0x00	; 0
     c76:	30 e0       	ldi	r19, 0x00	; 0
     c78:	48 ec       	ldi	r20, 0xC8	; 200
     c7a:	52 e4       	ldi	r21, 0x42	; 66
     c7c:	c7 01       	movw	r24, r14
     c7e:	b6 01       	movw	r22, r12
     c80:	0e 94 6e 08 	call	0x10dc	; 0x10dc <__divsf3>
     c84:	6b 01       	movw	r12, r22
     c86:	7c 01       	movw	r14, r24
     c88:	b0 cf       	rjmp	.-160    	; 0xbea <move+0xba>
     c8a:	20 e0       	ldi	r18, 0x00	; 0
     c8c:	30 e0       	ldi	r19, 0x00	; 0
     c8e:	40 e8       	ldi	r20, 0x80	; 128
     c90:	51 e4       	ldi	r21, 0x41	; 65
     c92:	c5 01       	movw	r24, r10
     c94:	b4 01       	movw	r22, r8
     c96:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__mulsf3>
     c9a:	20 e0       	ldi	r18, 0x00	; 0
     c9c:	30 e8       	ldi	r19, 0x80	; 128
     c9e:	49 e0       	ldi	r20, 0x09	; 9
     ca0:	55 e4       	ldi	r21, 0x45	; 69
     ca2:	0e 94 8b 07 	call	0xf16	; 0xf16 <__addsf3>
     ca6:	0e 94 e7 08 	call	0x11ce	; 0x11ce <__fixunssfsi>
     caa:	eb 01       	movw	r28, r22
     cac:	83 cf       	rjmp	.-250    	; 0xbb4 <move+0x84>

00000cae <init_HMC5883L>:
#include "magnometer.h"

void init_HMC5883L(void){

    i2c_start(HMC5883L_WRITE);
     cae:	8c e3       	ldi	r24, 0x3C	; 60
     cb0:	0e 94 ca 01 	call	0x394	; 0x394 <i2c_start>
    i2c_write(0x00); // set pointer to CRA
     cb4:	80 e0       	ldi	r24, 0x00	; 0
     cb6:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <i2c_write>
    i2c_write(0x70); // write 0x70 to CRA
     cba:	80 e7       	ldi	r24, 0x70	; 112
     cbc:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <i2c_write>
    i2c_stop();
     cc0:	0e 94 09 03 	call	0x612	; 0x612 <i2c_stop>

    i2c_start(HMC5883L_WRITE);
     cc4:	8c e3       	ldi	r24, 0x3C	; 60
     cc6:	0e 94 ca 01 	call	0x394	; 0x394 <i2c_start>
    i2c_write(0x01); // set pointer to CRB
     cca:	81 e0       	ldi	r24, 0x01	; 1
     ccc:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <i2c_write>
    i2c_write(0xA0);
     cd0:	80 ea       	ldi	r24, 0xA0	; 160
     cd2:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <i2c_write>
    i2c_stop();
     cd6:	0e 94 09 03 	call	0x612	; 0x612 <i2c_stop>

    i2c_start(HMC5883L_WRITE);
     cda:	8c e3       	ldi	r24, 0x3C	; 60
     cdc:	0e 94 ca 01 	call	0x394	; 0x394 <i2c_start>
    i2c_write(0x02); // set pointer to measurement mode
     ce0:	82 e0       	ldi	r24, 0x02	; 2
     ce2:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <i2c_write>
    i2c_write(0x00); // continous measurement
     ce6:	80 e0       	ldi	r24, 0x00	; 0
     ce8:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <i2c_write>
    i2c_stop();
     cec:	0c 94 09 03 	jmp	0x612	; 0x612 <i2c_stop>

00000cf0 <getHeading>:
}
float getHeading(int16_t *x, int16_t *y, int16_t *z){
     cf0:	cf 92       	push	r12
     cf2:	df 92       	push	r13
     cf4:	ef 92       	push	r14
     cf6:	ff 92       	push	r15
     cf8:	0f 93       	push	r16
     cfa:	1f 93       	push	r17
     cfc:	cf 93       	push	r28
     cfe:	df 93       	push	r29
     d00:	8c 01       	movw	r16, r24
     d02:	eb 01       	movw	r28, r22
     d04:	7a 01       	movw	r14, r20

    float headingDegrees;
    
    i2c_start(HMC5883L_WRITE);
     d06:	8c e3       	ldi	r24, 0x3C	; 60
     d08:	0e 94 ca 01 	call	0x394	; 0x394 <i2c_start>
    i2c_write(0x03); // set pointer to X axis MSB
     d0c:	83 e0       	ldi	r24, 0x03	; 3
     d0e:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <i2c_write>
    i2c_stop();
     d12:	0e 94 09 03 	call	0x612	; 0x612 <i2c_stop>

    i2c_start(HMC5883L_READ);
     d16:	8d e3       	ldi	r24, 0x3D	; 61
     d18:	0e 94 ca 01 	call	0x394	; 0x394 <i2c_start>

    *x = ((uint8_t)i2c_read_ack())<<8;
     d1c:	0e 94 fe 01 	call	0x3fc	; 0x3fc <i2c_read_ack>
     d20:	f8 01       	movw	r30, r16
     d22:	10 82       	st	Z, r1
     d24:	81 83       	std	Z+1, r24	; 0x01
    *x |= i2c_read_ack();
     d26:	0e 94 fe 01 	call	0x3fc	; 0x3fc <i2c_read_ack>
     d2a:	f8 01       	movw	r30, r16
     d2c:	20 81       	ld	r18, Z
     d2e:	31 81       	ldd	r19, Z+1	; 0x01
     d30:	28 2b       	or	r18, r24
     d32:	31 83       	std	Z+1, r19	; 0x01
     d34:	20 83       	st	Z, r18

    *z = ((uint8_t)i2c_read_ack())<<8;
     d36:	0e 94 fe 01 	call	0x3fc	; 0x3fc <i2c_read_ack>
     d3a:	f7 01       	movw	r30, r14
     d3c:	10 82       	st	Z, r1
     d3e:	81 83       	std	Z+1, r24	; 0x01
    *z |= i2c_read_ack();
     d40:	0e 94 fe 01 	call	0x3fc	; 0x3fc <i2c_read_ack>
     d44:	f7 01       	movw	r30, r14
     d46:	20 81       	ld	r18, Z
     d48:	31 81       	ldd	r19, Z+1	; 0x01
     d4a:	28 2b       	or	r18, r24
     d4c:	31 83       	std	Z+1, r19	; 0x01
     d4e:	20 83       	st	Z, r18

    *y = ((uint8_t)i2c_read_ack())<<8;
     d50:	0e 94 fe 01 	call	0x3fc	; 0x3fc <i2c_read_ack>
     d54:	18 82       	st	Y, r1
     d56:	89 83       	std	Y+1, r24	; 0x01
    *y |= i2c_read_nack();
     d58:	0e 94 08 02 	call	0x410	; 0x410 <i2c_read_nack>
     d5c:	28 81       	ld	r18, Y
     d5e:	39 81       	ldd	r19, Y+1	; 0x01
     d60:	28 2b       	or	r18, r24
     d62:	39 83       	std	Y+1, r19	; 0x01
     d64:	28 83       	st	Y, r18

    i2c_stop();
     d66:	0e 94 09 03 	call	0x612	; 0x612 <i2c_stop>

    headingDegrees = atan2((double)*y,(double)*x) * 180 / 3.141592654 + 180;
     d6a:	f8 01       	movw	r30, r16
     d6c:	60 81       	ld	r22, Z
     d6e:	71 81       	ldd	r23, Z+1	; 0x01
     d70:	07 2e       	mov	r0, r23
     d72:	00 0c       	add	r0, r0
     d74:	88 0b       	sbc	r24, r24
     d76:	99 0b       	sbc	r25, r25
     d78:	0e 94 18 09 	call	0x1230	; 0x1230 <__floatsisf>
     d7c:	6b 01       	movw	r12, r22
     d7e:	7c 01       	movw	r14, r24
     d80:	68 81       	ld	r22, Y
     d82:	79 81       	ldd	r23, Y+1	; 0x01
     d84:	07 2e       	mov	r0, r23
     d86:	00 0c       	add	r0, r0
     d88:	88 0b       	sbc	r24, r24
     d8a:	99 0b       	sbc	r25, r25
     d8c:	0e 94 18 09 	call	0x1230	; 0x1230 <__floatsisf>
     d90:	a7 01       	movw	r20, r14
     d92:	96 01       	movw	r18, r12
     d94:	0e 94 0a 08 	call	0x1014	; 0x1014 <atan2>
     d98:	20 e0       	ldi	r18, 0x00	; 0
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	44 e3       	ldi	r20, 0x34	; 52
     d9e:	53 e4       	ldi	r21, 0x43	; 67
     da0:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__mulsf3>
     da4:	2b ed       	ldi	r18, 0xDB	; 219
     da6:	3f e0       	ldi	r19, 0x0F	; 15
     da8:	49 e4       	ldi	r20, 0x49	; 73
     daa:	50 e4       	ldi	r21, 0x40	; 64
     dac:	0e 94 6e 08 	call	0x10dc	; 0x10dc <__divsf3>
     db0:	20 e0       	ldi	r18, 0x00	; 0
     db2:	30 e0       	ldi	r19, 0x00	; 0
     db4:	44 e3       	ldi	r20, 0x34	; 52
     db6:	53 e4       	ldi	r21, 0x43	; 67
     db8:	0e 94 8b 07 	call	0xf16	; 0xf16 <__addsf3>

    return headingDegrees;
}
     dbc:	df 91       	pop	r29
     dbe:	cf 91       	pop	r28
     dc0:	1f 91       	pop	r17
     dc2:	0f 91       	pop	r16
     dc4:	ff 90       	pop	r15
     dc6:	ef 90       	pop	r14
     dc8:	df 90       	pop	r13
     dca:	cf 90       	pop	r12
     dcc:	08 95       	ret

00000dce <get_distance>:
     dce:	60 e0       	ldi	r22, 0x00	; 0
     dd0:	70 e0       	ldi	r23, 0x00	; 0
     dd2:	cb 01       	movw	r24, r22
     dd4:	08 95       	ret

00000dd6 <print_distance>:
    return 0;
}

double print_distance(unsigned int pin){
    return 0;
}
     dd6:	60 e0       	ldi	r22, 0x00	; 0
     dd8:	70 e0       	ldi	r23, 0x00	; 0
     dda:	cb 01       	movw	r24, r22
     ddc:	08 95       	ret

00000dde <enable_laser_sensor>:
void enable_laser_sensor(){
    //disable analog comparator interrupt, clear ACSR:ACIE
    ACSR &= ~(1 << ACIE);
     dde:	43 98       	cbi	0x08, 3	; 8

    //enable analog comparator multiplexer, set SFIOR:ACME
    SFIOR |= (1 << ACME);
     de0:	80 b5       	in	r24, 0x20	; 32
     de2:	88 60       	ori	r24, 0x08	; 8
     de4:	80 bd       	out	0x20, r24	; 32

    //set AIN1 to laser sensor pin
    ADMUX &= 0b11111000; //clear the admux input pin bits
     de6:	87 b1       	in	r24, 0x07	; 7
     de8:	88 7f       	andi	r24, 0xF8	; 248
     dea:	87 b9       	out	0x07, r24	; 7
    ADMUX |= LASER_SENSOR;  //set the new bits
     dec:	38 9a       	sbi	0x07, 0	; 7
    
    //enable analog comparator, clear ACSR:ACD
    ACSR &= ~(1 << ACD);
     dee:	47 98       	cbi	0x08, 7	; 8
    
    //set comparator interrupt on rising output edge, set ACSR:ACIS1, set ACSR:ACIS0
    ACSR |= (1 << ACIS1) | (1 << ACIS0);
     df0:	88 b1       	in	r24, 0x08	; 8
     df2:	83 60       	ori	r24, 0x03	; 3
     df4:	88 b9       	out	0x08, r24	; 8
    
    //enable analog comparator interrupt, set ACSR:ACIE
    ACSR |= (1 << ACIE);
     df6:	43 9a       	sbi	0x08, 3	; 8
     df8:	08 95       	ret

00000dfa <disable_laser_sensor>:
    
    //Be sure to handle the interrupt until ACSR:ACO goes low
}
void disable_laser_sensor(){
    //disable analog comparator interrupt, clear ACSR:ACIE
    ACSR &= ~(1 << ACIE);
     dfa:	43 98       	cbi	0x08, 3	; 8

    //disable analog comparator, set ACSR:ACD
    ACSR |= (1 << ACD);
     dfc:	47 9a       	sbi	0x08, 7	; 8

    //disable analog comparator multiplexor, clear SFIOR:ACME
    SFIOR &= ~(1 << ACME);
     dfe:	80 b5       	in	r24, 0x20	; 32
     e00:	87 7f       	andi	r24, 0xF7	; 247
     e02:	80 bd       	out	0x20, r24	; 32
     e04:	08 95       	ret

00000e06 <laser_off>:
}

void laser_off(){
    PORTB |= (1 << LASER);
     e06:	c0 9a       	sbi	0x18, 0	; 24
     e08:	08 95       	ret

00000e0a <laser_on>:
}
void laser_on(){
    PORTB &= ~(1 << LASER);
     e0a:	c0 98       	cbi	0x18, 0	; 24
     e0c:	08 95       	ret

00000e0e <get_depth_mpa>:

#include "pressuresensor.h"

double get_depth_mpa(){
	return 1.2 * (get_voltage(PSENSOR_PIN) - PSENSOR_MIN)/(4.5-PSENSOR_MIN);
     e0e:	80 e0       	ldi	r24, 0x00	; 0
     e10:	90 e0       	ldi	r25, 0x00	; 0
     e12:	0e 94 40 03 	call	0x680	; 0x680 <get_voltage>
     e16:	20 e0       	ldi	r18, 0x00	; 0
     e18:	30 e0       	ldi	r19, 0x00	; 0
     e1a:	40 e0       	ldi	r20, 0x00	; 0
     e1c:	5f e3       	ldi	r21, 0x3F	; 63
     e1e:	0e 94 8a 07 	call	0xf14	; 0xf14 <__subsf3>
     e22:	2a e9       	ldi	r18, 0x9A	; 154
     e24:	39 e9       	ldi	r19, 0x99	; 153
     e26:	49 e9       	ldi	r20, 0x99	; 153
     e28:	5f e3       	ldi	r21, 0x3F	; 63
     e2a:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__mulsf3>
     e2e:	20 e0       	ldi	r18, 0x00	; 0
     e30:	30 e0       	ldi	r19, 0x00	; 0
     e32:	40 e8       	ldi	r20, 0x80	; 128
     e34:	5e e3       	ldi	r21, 0x3E	; 62
     e36:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__mulsf3>
}
     e3a:	08 95       	ret

00000e3c <get_depth_feet>:
     e3c:	80 e0       	ldi	r24, 0x00	; 0
     e3e:	90 e0       	ldi	r25, 0x00	; 0
     e40:	0e 94 40 03 	call	0x680	; 0x680 <get_voltage>
     e44:	20 e0       	ldi	r18, 0x00	; 0
     e46:	30 e0       	ldi	r19, 0x00	; 0
     e48:	40 e0       	ldi	r20, 0x00	; 0
     e4a:	5f e3       	ldi	r21, 0x3F	; 63
     e4c:	0e 94 8a 07 	call	0xf14	; 0xf14 <__subsf3>
     e50:	2a e9       	ldi	r18, 0x9A	; 154
     e52:	39 e9       	ldi	r19, 0x99	; 153
     e54:	49 e9       	ldi	r20, 0x99	; 153
     e56:	5f e3       	ldi	r21, 0x3F	; 63
     e58:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__mulsf3>
     e5c:	20 e0       	ldi	r18, 0x00	; 0
     e5e:	30 e0       	ldi	r19, 0x00	; 0
     e60:	40 e8       	ldi	r20, 0x80	; 128
     e62:	5e e3       	ldi	r21, 0x3E	; 62
     e64:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__mulsf3>
     e68:	29 ef       	ldi	r18, 0xF9	; 249
     e6a:	37 e4       	ldi	r19, 0x47	; 71
     e6c:	47 ea       	ldi	r20, 0xA7	; 167
     e6e:	53 e4       	ldi	r21, 0x43	; 67
     e70:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__mulsf3>
     e74:	08 95       	ret

00000e76 <main>:
void forward();
void reverse();



int main(){
     e76:	cf 93       	push	r28
     e78:	df 93       	push	r29
     e7a:	00 d0       	rcall	.+0      	; 0xe7c <main+0x6>
     e7c:	00 d0       	rcall	.+0      	; 0xe7e <main+0x8>
     e7e:	1f 92       	push	r1
     e80:	cd b7       	in	r28, 0x3d	; 61
     e82:	de b7       	in	r29, 0x3e	; 62
    
    USART0_Init(MYUBRR);
     e84:	87 e6       	ldi	r24, 0x67	; 103
     e86:	90 e0       	ldi	r25, 0x00	; 0
     e88:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <USART0_Init>
    //enable_adc();
    //init_HMC5883L();
    //init_motors();
    spi_init();
     e8c:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <spi_init>
    lcd_init();
     e90:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <lcd_init>
    clear_display();
     e94:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>

    unsigned char data[MAX_STRING_SIZE];
    int i;
    for (i = 0; i < MAX_STRING_SIZE; ++i){
        data[i] = '\0';
     e98:	19 82       	std	Y+1, r1	; 0x01
     e9a:	1a 82       	std	Y+2, r1	; 0x02
     e9c:	1b 82       	std	Y+3, r1	; 0x03
     e9e:	1d 82       	std	Y+5, r1	; 0x05
    }
    data[MAX_STRING_SIZE - 2] = '~';
     ea0:	8e e7       	ldi	r24, 0x7E	; 126
     ea2:	8c 83       	std	Y+4, r24	; 0x04

    string2lcd((unsigned char *)"Ready");
     ea4:	8a e1       	ldi	r24, 0x1A	; 26
     ea6:	91 e0       	ldi	r25, 0x01	; 1
     ea8:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
     eac:	12 c0       	rjmp	.+36     	; 0xed2 <main+0x5c>
        USART0_Receive_String(data);
        //USART0_send_string(data);
        clear_display();
        string2lcd(data);
        if (strcmp((char *)data,"eee~") == 0){
            clear_display();
     eae:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
            string2lcd((unsigned char *)"Path 1");
     eb2:	85 e2       	ldi	r24, 0x25	; 37
     eb4:	91 e0       	ldi	r25, 0x01	; 1
     eb6:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
            USART0_send_string((unsigned char*)"Confirm Path1. Executing.");
     eba:	8c e2       	ldi	r24, 0x2C	; 44
     ebc:	91 e0       	ldi	r25, 0x01	; 1
     ebe:	0e 94 ee 04 	call	0x9dc	; 0x9dc <USART0_send_string>
            path1();
     ec2:	0e 94 76 00 	call	0xec	; 0xec <path1>
     ec6:	8f e3       	ldi	r24, 0x3F	; 63
     ec8:	9c e9       	ldi	r25, 0x9C	; 156
     eca:	01 97       	sbiw	r24, 0x01	; 1
     ecc:	f1 f7       	brne	.-4      	; 0xeca <main+0x54>
     ece:	00 c0       	rjmp	.+0      	; 0xed0 <main+0x5a>
     ed0:	00 00       	nop
    }
    data[MAX_STRING_SIZE - 2] = '~';

    string2lcd((unsigned char *)"Ready");
    while (1){
        USART0_Receive_String(data);
     ed2:	ce 01       	movw	r24, r28
     ed4:	01 96       	adiw	r24, 0x01	; 1
     ed6:	0e 94 09 05 	call	0xa12	; 0xa12 <USART0_Receive_String>
        //USART0_send_string(data);
        clear_display();
     eda:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
        string2lcd(data);
     ede:	ce 01       	movw	r24, r28
     ee0:	01 96       	adiw	r24, 0x01	; 1
     ee2:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
        if (strcmp((char *)data,"eee~") == 0){
     ee6:	60 e2       	ldi	r22, 0x20	; 32
     ee8:	71 e0       	ldi	r23, 0x01	; 1
     eea:	ce 01       	movw	r24, r28
     eec:	01 96       	adiw	r24, 0x01	; 1
     eee:	0e 94 95 0a 	call	0x152a	; 0x152a <strcmp>
     ef2:	89 2b       	or	r24, r25
     ef4:	e1 f2       	breq	.-72     	; 0xeae <main+0x38>
            USART0_send_string((unsigned char*)"Confirm Path1. Executing.");
            path1();
        }
        else{
            //USART0_send_string((unsigned char *)"Moving: ");
            USART0_send_string(data);
     ef6:	ce 01       	movw	r24, r28
     ef8:	01 96       	adiw	r24, 0x01	; 1
     efa:	0e 94 ee 04 	call	0x9dc	; 0x9dc <USART0_send_string>
            clear_display();
     efe:	0e 94 5f 03 	call	0x6be	; 0x6be <clear_display>
            string2lcd((unsigned char*)"Moving ");
     f02:	86 e4       	ldi	r24, 0x46	; 70
     f04:	91 e0       	ldi	r25, 0x01	; 1
     f06:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
            string2lcd(data);
     f0a:	ce 01       	movw	r24, r28
     f0c:	01 96       	adiw	r24, 0x01	; 1
     f0e:	0e 94 a5 03 	call	0x74a	; 0x74a <string2lcd>
     f12:	d9 cf       	rjmp	.-78     	; 0xec6 <main+0x50>

00000f14 <__subsf3>:
     f14:	50 58       	subi	r21, 0x80	; 128

00000f16 <__addsf3>:
     f16:	bb 27       	eor	r27, r27
     f18:	aa 27       	eor	r26, r26
     f1a:	0e 94 a2 07 	call	0xf44	; 0xf44 <__addsf3x>
     f1e:	0c 94 b5 09 	jmp	0x136a	; 0x136a <__fp_round>
     f22:	0e 94 a7 09 	call	0x134e	; 0x134e <__fp_pscA>
     f26:	38 f0       	brcs	.+14     	; 0xf36 <__addsf3+0x20>
     f28:	0e 94 ae 09 	call	0x135c	; 0x135c <__fp_pscB>
     f2c:	20 f0       	brcs	.+8      	; 0xf36 <__addsf3+0x20>
     f2e:	39 f4       	brne	.+14     	; 0xf3e <__addsf3+0x28>
     f30:	9f 3f       	cpi	r25, 0xFF	; 255
     f32:	19 f4       	brne	.+6      	; 0xf3a <__addsf3+0x24>
     f34:	26 f4       	brtc	.+8      	; 0xf3e <__addsf3+0x28>
     f36:	0c 94 7d 09 	jmp	0x12fa	; 0x12fa <__fp_nan>
     f3a:	0e f4       	brtc	.+2      	; 0xf3e <__addsf3+0x28>
     f3c:	e0 95       	com	r30
     f3e:	e7 fb       	bst	r30, 7
     f40:	0c 94 77 09 	jmp	0x12ee	; 0x12ee <__fp_inf>

00000f44 <__addsf3x>:
     f44:	e9 2f       	mov	r30, r25
     f46:	0e 94 c6 09 	call	0x138c	; 0x138c <__fp_split3>
     f4a:	58 f3       	brcs	.-42     	; 0xf22 <__addsf3+0xc>
     f4c:	ba 17       	cp	r27, r26
     f4e:	62 07       	cpc	r22, r18
     f50:	73 07       	cpc	r23, r19
     f52:	84 07       	cpc	r24, r20
     f54:	95 07       	cpc	r25, r21
     f56:	20 f0       	brcs	.+8      	; 0xf60 <__addsf3x+0x1c>
     f58:	79 f4       	brne	.+30     	; 0xf78 <__addsf3x+0x34>
     f5a:	a6 f5       	brtc	.+104    	; 0xfc4 <__addsf3x+0x80>
     f5c:	0c 94 e8 09 	jmp	0x13d0	; 0x13d0 <__fp_zero>
     f60:	0e f4       	brtc	.+2      	; 0xf64 <__addsf3x+0x20>
     f62:	e0 95       	com	r30
     f64:	0b 2e       	mov	r0, r27
     f66:	ba 2f       	mov	r27, r26
     f68:	a0 2d       	mov	r26, r0
     f6a:	0b 01       	movw	r0, r22
     f6c:	b9 01       	movw	r22, r18
     f6e:	90 01       	movw	r18, r0
     f70:	0c 01       	movw	r0, r24
     f72:	ca 01       	movw	r24, r20
     f74:	a0 01       	movw	r20, r0
     f76:	11 24       	eor	r1, r1
     f78:	ff 27       	eor	r31, r31
     f7a:	59 1b       	sub	r21, r25
     f7c:	99 f0       	breq	.+38     	; 0xfa4 <__addsf3x+0x60>
     f7e:	59 3f       	cpi	r21, 0xF9	; 249
     f80:	50 f4       	brcc	.+20     	; 0xf96 <__addsf3x+0x52>
     f82:	50 3e       	cpi	r21, 0xE0	; 224
     f84:	68 f1       	brcs	.+90     	; 0xfe0 <__addsf3x+0x9c>
     f86:	1a 16       	cp	r1, r26
     f88:	f0 40       	sbci	r31, 0x00	; 0
     f8a:	a2 2f       	mov	r26, r18
     f8c:	23 2f       	mov	r18, r19
     f8e:	34 2f       	mov	r19, r20
     f90:	44 27       	eor	r20, r20
     f92:	58 5f       	subi	r21, 0xF8	; 248
     f94:	f3 cf       	rjmp	.-26     	; 0xf7c <__addsf3x+0x38>
     f96:	46 95       	lsr	r20
     f98:	37 95       	ror	r19
     f9a:	27 95       	ror	r18
     f9c:	a7 95       	ror	r26
     f9e:	f0 40       	sbci	r31, 0x00	; 0
     fa0:	53 95       	inc	r21
     fa2:	c9 f7       	brne	.-14     	; 0xf96 <__addsf3x+0x52>
     fa4:	7e f4       	brtc	.+30     	; 0xfc4 <__addsf3x+0x80>
     fa6:	1f 16       	cp	r1, r31
     fa8:	ba 0b       	sbc	r27, r26
     faa:	62 0b       	sbc	r22, r18
     fac:	73 0b       	sbc	r23, r19
     fae:	84 0b       	sbc	r24, r20
     fb0:	ba f0       	brmi	.+46     	; 0xfe0 <__addsf3x+0x9c>
     fb2:	91 50       	subi	r25, 0x01	; 1
     fb4:	a1 f0       	breq	.+40     	; 0xfde <__addsf3x+0x9a>
     fb6:	ff 0f       	add	r31, r31
     fb8:	bb 1f       	adc	r27, r27
     fba:	66 1f       	adc	r22, r22
     fbc:	77 1f       	adc	r23, r23
     fbe:	88 1f       	adc	r24, r24
     fc0:	c2 f7       	brpl	.-16     	; 0xfb2 <__addsf3x+0x6e>
     fc2:	0e c0       	rjmp	.+28     	; 0xfe0 <__addsf3x+0x9c>
     fc4:	ba 0f       	add	r27, r26
     fc6:	62 1f       	adc	r22, r18
     fc8:	73 1f       	adc	r23, r19
     fca:	84 1f       	adc	r24, r20
     fcc:	48 f4       	brcc	.+18     	; 0xfe0 <__addsf3x+0x9c>
     fce:	87 95       	ror	r24
     fd0:	77 95       	ror	r23
     fd2:	67 95       	ror	r22
     fd4:	b7 95       	ror	r27
     fd6:	f7 95       	ror	r31
     fd8:	9e 3f       	cpi	r25, 0xFE	; 254
     fda:	08 f0       	brcs	.+2      	; 0xfde <__addsf3x+0x9a>
     fdc:	b0 cf       	rjmp	.-160    	; 0xf3e <__addsf3+0x28>
     fde:	93 95       	inc	r25
     fe0:	88 0f       	add	r24, r24
     fe2:	08 f0       	brcs	.+2      	; 0xfe6 <__addsf3x+0xa2>
     fe4:	99 27       	eor	r25, r25
     fe6:	ee 0f       	add	r30, r30
     fe8:	97 95       	ror	r25
     fea:	87 95       	ror	r24
     fec:	08 95       	ret
     fee:	0e 94 a7 09 	call	0x134e	; 0x134e <__fp_pscA>
     ff2:	60 f0       	brcs	.+24     	; 0x100c <__addsf3x+0xc8>
     ff4:	80 e8       	ldi	r24, 0x80	; 128
     ff6:	91 e0       	ldi	r25, 0x01	; 1
     ff8:	09 f4       	brne	.+2      	; 0xffc <__addsf3x+0xb8>
     ffa:	9e ef       	ldi	r25, 0xFE	; 254
     ffc:	0e 94 ae 09 	call	0x135c	; 0x135c <__fp_pscB>
    1000:	28 f0       	brcs	.+10     	; 0x100c <__addsf3x+0xc8>
    1002:	40 e8       	ldi	r20, 0x80	; 128
    1004:	51 e0       	ldi	r21, 0x01	; 1
    1006:	71 f4       	brne	.+28     	; 0x1024 <atan2+0x10>
    1008:	5e ef       	ldi	r21, 0xFE	; 254
    100a:	0c c0       	rjmp	.+24     	; 0x1024 <atan2+0x10>
    100c:	0c 94 7d 09 	jmp	0x12fa	; 0x12fa <__fp_nan>
    1010:	0c 94 e8 09 	jmp	0x13d0	; 0x13d0 <__fp_zero>

00001014 <atan2>:
    1014:	e9 2f       	mov	r30, r25
    1016:	e0 78       	andi	r30, 0x80	; 128
    1018:	0e 94 c6 09 	call	0x138c	; 0x138c <__fp_split3>
    101c:	40 f3       	brcs	.-48     	; 0xfee <__addsf3x+0xaa>
    101e:	09 2e       	mov	r0, r25
    1020:	05 2a       	or	r0, r21
    1022:	b1 f3       	breq	.-20     	; 0x1010 <__addsf3x+0xcc>
    1024:	26 17       	cp	r18, r22
    1026:	37 07       	cpc	r19, r23
    1028:	48 07       	cpc	r20, r24
    102a:	59 07       	cpc	r21, r25
    102c:	38 f0       	brcs	.+14     	; 0x103c <atan2+0x28>
    102e:	0e 2e       	mov	r0, r30
    1030:	07 f8       	bld	r0, 7
    1032:	e0 25       	eor	r30, r0
    1034:	69 f0       	breq	.+26     	; 0x1050 <atan2+0x3c>
    1036:	e0 25       	eor	r30, r0
    1038:	e0 64       	ori	r30, 0x40	; 64
    103a:	0a c0       	rjmp	.+20     	; 0x1050 <atan2+0x3c>
    103c:	ef 63       	ori	r30, 0x3F	; 63
    103e:	07 f8       	bld	r0, 7
    1040:	00 94       	com	r0
    1042:	07 fa       	bst	r0, 7
    1044:	db 01       	movw	r26, r22
    1046:	b9 01       	movw	r22, r18
    1048:	9d 01       	movw	r18, r26
    104a:	dc 01       	movw	r26, r24
    104c:	ca 01       	movw	r24, r20
    104e:	ad 01       	movw	r20, r26
    1050:	ef 93       	push	r30
    1052:	0e 94 85 08 	call	0x110a	; 0x110a <__divsf3_pse>
    1056:	0e 94 b5 09 	call	0x136a	; 0x136a <__fp_round>
    105a:	0e 94 3a 08 	call	0x1074	; 0x1074 <atan>
    105e:	5f 91       	pop	r21
    1060:	55 23       	and	r21, r21
    1062:	39 f0       	breq	.+14     	; 0x1072 <atan2+0x5e>
    1064:	2b ed       	ldi	r18, 0xDB	; 219
    1066:	3f e0       	ldi	r19, 0x0F	; 15
    1068:	49 e4       	ldi	r20, 0x49	; 73
    106a:	50 fd       	sbrc	r21, 0
    106c:	49 ec       	ldi	r20, 0xC9	; 201
    106e:	0c 94 8b 07 	jmp	0xf16	; 0xf16 <__addsf3>
    1072:	08 95       	ret

00001074 <atan>:
    1074:	df 93       	push	r29
    1076:	dd 27       	eor	r29, r29
    1078:	b9 2f       	mov	r27, r25
    107a:	bf 77       	andi	r27, 0x7F	; 127
    107c:	40 e8       	ldi	r20, 0x80	; 128
    107e:	5f e3       	ldi	r21, 0x3F	; 63
    1080:	16 16       	cp	r1, r22
    1082:	17 06       	cpc	r1, r23
    1084:	48 07       	cpc	r20, r24
    1086:	5b 07       	cpc	r21, r27
    1088:	18 f4       	brcc	.+6      	; 0x1090 <atan+0x1c>
    108a:	d9 2f       	mov	r29, r25
    108c:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <inverse>
    1090:	9f 93       	push	r25
    1092:	8f 93       	push	r24
    1094:	7f 93       	push	r23
    1096:	6f 93       	push	r22
    1098:	0e 94 69 0a 	call	0x14d2	; 0x14d2 <square>
    109c:	ec e8       	ldi	r30, 0x8C	; 140
    109e:	f0 e0       	ldi	r31, 0x00	; 0
    10a0:	0e 94 80 09 	call	0x1300	; 0x1300 <__fp_powser>
    10a4:	0e 94 b5 09 	call	0x136a	; 0x136a <__fp_round>
    10a8:	2f 91       	pop	r18
    10aa:	3f 91       	pop	r19
    10ac:	4f 91       	pop	r20
    10ae:	5f 91       	pop	r21
    10b0:	0e 94 0f 0a 	call	0x141e	; 0x141e <__mulsf3x>
    10b4:	dd 23       	and	r29, r29
    10b6:	51 f0       	breq	.+20     	; 0x10cc <atan+0x58>
    10b8:	90 58       	subi	r25, 0x80	; 128
    10ba:	a2 ea       	ldi	r26, 0xA2	; 162
    10bc:	2a ed       	ldi	r18, 0xDA	; 218
    10be:	3f e0       	ldi	r19, 0x0F	; 15
    10c0:	49 ec       	ldi	r20, 0xC9	; 201
    10c2:	5f e3       	ldi	r21, 0x3F	; 63
    10c4:	d0 78       	andi	r29, 0x80	; 128
    10c6:	5d 27       	eor	r21, r29
    10c8:	0e 94 a2 07 	call	0xf44	; 0xf44 <__addsf3x>
    10cc:	df 91       	pop	r29
    10ce:	0c 94 b5 09 	jmp	0x136a	; 0x136a <__fp_round>

000010d2 <__cmpsf2>:
    10d2:	0e 94 53 09 	call	0x12a6	; 0x12a6 <__fp_cmp>
    10d6:	08 f4       	brcc	.+2      	; 0x10da <__cmpsf2+0x8>
    10d8:	81 e0       	ldi	r24, 0x01	; 1
    10da:	08 95       	ret

000010dc <__divsf3>:
    10dc:	0e 94 82 08 	call	0x1104	; 0x1104 <__divsf3x>
    10e0:	0c 94 b5 09 	jmp	0x136a	; 0x136a <__fp_round>
    10e4:	0e 94 ae 09 	call	0x135c	; 0x135c <__fp_pscB>
    10e8:	58 f0       	brcs	.+22     	; 0x1100 <__stack+0x1>
    10ea:	0e 94 a7 09 	call	0x134e	; 0x134e <__fp_pscA>
    10ee:	40 f0       	brcs	.+16     	; 0x1100 <__stack+0x1>
    10f0:	29 f4       	brne	.+10     	; 0x10fc <__divsf3+0x20>
    10f2:	5f 3f       	cpi	r21, 0xFF	; 255
    10f4:	29 f0       	breq	.+10     	; 0x1100 <__stack+0x1>
    10f6:	0c 94 77 09 	jmp	0x12ee	; 0x12ee <__fp_inf>
    10fa:	51 11       	cpse	r21, r1
    10fc:	0c 94 e9 09 	jmp	0x13d2	; 0x13d2 <__fp_szero>
    1100:	0c 94 7d 09 	jmp	0x12fa	; 0x12fa <__fp_nan>

00001104 <__divsf3x>:
    1104:	0e 94 c6 09 	call	0x138c	; 0x138c <__fp_split3>
    1108:	68 f3       	brcs	.-38     	; 0x10e4 <__divsf3+0x8>

0000110a <__divsf3_pse>:
    110a:	99 23       	and	r25, r25
    110c:	b1 f3       	breq	.-20     	; 0x10fa <__divsf3+0x1e>
    110e:	55 23       	and	r21, r21
    1110:	91 f3       	breq	.-28     	; 0x10f6 <__divsf3+0x1a>
    1112:	95 1b       	sub	r25, r21
    1114:	55 0b       	sbc	r21, r21
    1116:	bb 27       	eor	r27, r27
    1118:	aa 27       	eor	r26, r26
    111a:	62 17       	cp	r22, r18
    111c:	73 07       	cpc	r23, r19
    111e:	84 07       	cpc	r24, r20
    1120:	38 f0       	brcs	.+14     	; 0x1130 <__divsf3_pse+0x26>
    1122:	9f 5f       	subi	r25, 0xFF	; 255
    1124:	5f 4f       	sbci	r21, 0xFF	; 255
    1126:	22 0f       	add	r18, r18
    1128:	33 1f       	adc	r19, r19
    112a:	44 1f       	adc	r20, r20
    112c:	aa 1f       	adc	r26, r26
    112e:	a9 f3       	breq	.-22     	; 0x111a <__divsf3_pse+0x10>
    1130:	35 d0       	rcall	.+106    	; 0x119c <__divsf3_pse+0x92>
    1132:	0e 2e       	mov	r0, r30
    1134:	3a f0       	brmi	.+14     	; 0x1144 <__divsf3_pse+0x3a>
    1136:	e0 e8       	ldi	r30, 0x80	; 128
    1138:	32 d0       	rcall	.+100    	; 0x119e <__divsf3_pse+0x94>
    113a:	91 50       	subi	r25, 0x01	; 1
    113c:	50 40       	sbci	r21, 0x00	; 0
    113e:	e6 95       	lsr	r30
    1140:	00 1c       	adc	r0, r0
    1142:	ca f7       	brpl	.-14     	; 0x1136 <__divsf3_pse+0x2c>
    1144:	2b d0       	rcall	.+86     	; 0x119c <__divsf3_pse+0x92>
    1146:	fe 2f       	mov	r31, r30
    1148:	29 d0       	rcall	.+82     	; 0x119c <__divsf3_pse+0x92>
    114a:	66 0f       	add	r22, r22
    114c:	77 1f       	adc	r23, r23
    114e:	88 1f       	adc	r24, r24
    1150:	bb 1f       	adc	r27, r27
    1152:	26 17       	cp	r18, r22
    1154:	37 07       	cpc	r19, r23
    1156:	48 07       	cpc	r20, r24
    1158:	ab 07       	cpc	r26, r27
    115a:	b0 e8       	ldi	r27, 0x80	; 128
    115c:	09 f0       	breq	.+2      	; 0x1160 <__divsf3_pse+0x56>
    115e:	bb 0b       	sbc	r27, r27
    1160:	80 2d       	mov	r24, r0
    1162:	bf 01       	movw	r22, r30
    1164:	ff 27       	eor	r31, r31
    1166:	93 58       	subi	r25, 0x83	; 131
    1168:	5f 4f       	sbci	r21, 0xFF	; 255
    116a:	3a f0       	brmi	.+14     	; 0x117a <__divsf3_pse+0x70>
    116c:	9e 3f       	cpi	r25, 0xFE	; 254
    116e:	51 05       	cpc	r21, r1
    1170:	78 f0       	brcs	.+30     	; 0x1190 <__divsf3_pse+0x86>
    1172:	0c 94 77 09 	jmp	0x12ee	; 0x12ee <__fp_inf>
    1176:	0c 94 e9 09 	jmp	0x13d2	; 0x13d2 <__fp_szero>
    117a:	5f 3f       	cpi	r21, 0xFF	; 255
    117c:	e4 f3       	brlt	.-8      	; 0x1176 <__divsf3_pse+0x6c>
    117e:	98 3e       	cpi	r25, 0xE8	; 232
    1180:	d4 f3       	brlt	.-12     	; 0x1176 <__divsf3_pse+0x6c>
    1182:	86 95       	lsr	r24
    1184:	77 95       	ror	r23
    1186:	67 95       	ror	r22
    1188:	b7 95       	ror	r27
    118a:	f7 95       	ror	r31
    118c:	9f 5f       	subi	r25, 0xFF	; 255
    118e:	c9 f7       	brne	.-14     	; 0x1182 <__divsf3_pse+0x78>
    1190:	88 0f       	add	r24, r24
    1192:	91 1d       	adc	r25, r1
    1194:	96 95       	lsr	r25
    1196:	87 95       	ror	r24
    1198:	97 f9       	bld	r25, 7
    119a:	08 95       	ret
    119c:	e1 e0       	ldi	r30, 0x01	; 1
    119e:	66 0f       	add	r22, r22
    11a0:	77 1f       	adc	r23, r23
    11a2:	88 1f       	adc	r24, r24
    11a4:	bb 1f       	adc	r27, r27
    11a6:	62 17       	cp	r22, r18
    11a8:	73 07       	cpc	r23, r19
    11aa:	84 07       	cpc	r24, r20
    11ac:	ba 07       	cpc	r27, r26
    11ae:	20 f0       	brcs	.+8      	; 0x11b8 <__divsf3_pse+0xae>
    11b0:	62 1b       	sub	r22, r18
    11b2:	73 0b       	sbc	r23, r19
    11b4:	84 0b       	sbc	r24, r20
    11b6:	ba 0b       	sbc	r27, r26
    11b8:	ee 1f       	adc	r30, r30
    11ba:	88 f7       	brcc	.-30     	; 0x119e <__divsf3_pse+0x94>
    11bc:	e0 95       	com	r30
    11be:	08 95       	ret

000011c0 <__fixsfsi>:
    11c0:	0e 94 e7 08 	call	0x11ce	; 0x11ce <__fixunssfsi>
    11c4:	68 94       	set
    11c6:	b1 11       	cpse	r27, r1
    11c8:	0c 94 e9 09 	jmp	0x13d2	; 0x13d2 <__fp_szero>
    11cc:	08 95       	ret

000011ce <__fixunssfsi>:
    11ce:	0e 94 ce 09 	call	0x139c	; 0x139c <__fp_splitA>
    11d2:	88 f0       	brcs	.+34     	; 0x11f6 <__fixunssfsi+0x28>
    11d4:	9f 57       	subi	r25, 0x7F	; 127
    11d6:	98 f0       	brcs	.+38     	; 0x11fe <__fixunssfsi+0x30>
    11d8:	b9 2f       	mov	r27, r25
    11da:	99 27       	eor	r25, r25
    11dc:	b7 51       	subi	r27, 0x17	; 23
    11de:	b0 f0       	brcs	.+44     	; 0x120c <__fixunssfsi+0x3e>
    11e0:	e1 f0       	breq	.+56     	; 0x121a <__fixunssfsi+0x4c>
    11e2:	66 0f       	add	r22, r22
    11e4:	77 1f       	adc	r23, r23
    11e6:	88 1f       	adc	r24, r24
    11e8:	99 1f       	adc	r25, r25
    11ea:	1a f0       	brmi	.+6      	; 0x11f2 <__fixunssfsi+0x24>
    11ec:	ba 95       	dec	r27
    11ee:	c9 f7       	brne	.-14     	; 0x11e2 <__fixunssfsi+0x14>
    11f0:	14 c0       	rjmp	.+40     	; 0x121a <__fixunssfsi+0x4c>
    11f2:	b1 30       	cpi	r27, 0x01	; 1
    11f4:	91 f0       	breq	.+36     	; 0x121a <__fixunssfsi+0x4c>
    11f6:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <__fp_zero>
    11fa:	b1 e0       	ldi	r27, 0x01	; 1
    11fc:	08 95       	ret
    11fe:	0c 94 e8 09 	jmp	0x13d0	; 0x13d0 <__fp_zero>
    1202:	67 2f       	mov	r22, r23
    1204:	78 2f       	mov	r23, r24
    1206:	88 27       	eor	r24, r24
    1208:	b8 5f       	subi	r27, 0xF8	; 248
    120a:	39 f0       	breq	.+14     	; 0x121a <__fixunssfsi+0x4c>
    120c:	b9 3f       	cpi	r27, 0xF9	; 249
    120e:	cc f3       	brlt	.-14     	; 0x1202 <__fixunssfsi+0x34>
    1210:	86 95       	lsr	r24
    1212:	77 95       	ror	r23
    1214:	67 95       	ror	r22
    1216:	b3 95       	inc	r27
    1218:	d9 f7       	brne	.-10     	; 0x1210 <__fixunssfsi+0x42>
    121a:	3e f4       	brtc	.+14     	; 0x122a <__fixunssfsi+0x5c>
    121c:	90 95       	com	r25
    121e:	80 95       	com	r24
    1220:	70 95       	com	r23
    1222:	61 95       	neg	r22
    1224:	7f 4f       	sbci	r23, 0xFF	; 255
    1226:	8f 4f       	sbci	r24, 0xFF	; 255
    1228:	9f 4f       	sbci	r25, 0xFF	; 255
    122a:	08 95       	ret

0000122c <__floatunsisf>:
    122c:	e8 94       	clt
    122e:	09 c0       	rjmp	.+18     	; 0x1242 <__floatsisf+0x12>

00001230 <__floatsisf>:
    1230:	97 fb       	bst	r25, 7
    1232:	3e f4       	brtc	.+14     	; 0x1242 <__floatsisf+0x12>
    1234:	90 95       	com	r25
    1236:	80 95       	com	r24
    1238:	70 95       	com	r23
    123a:	61 95       	neg	r22
    123c:	7f 4f       	sbci	r23, 0xFF	; 255
    123e:	8f 4f       	sbci	r24, 0xFF	; 255
    1240:	9f 4f       	sbci	r25, 0xFF	; 255
    1242:	99 23       	and	r25, r25
    1244:	a9 f0       	breq	.+42     	; 0x1270 <__floatsisf+0x40>
    1246:	f9 2f       	mov	r31, r25
    1248:	96 e9       	ldi	r25, 0x96	; 150
    124a:	bb 27       	eor	r27, r27
    124c:	93 95       	inc	r25
    124e:	f6 95       	lsr	r31
    1250:	87 95       	ror	r24
    1252:	77 95       	ror	r23
    1254:	67 95       	ror	r22
    1256:	b7 95       	ror	r27
    1258:	f1 11       	cpse	r31, r1
    125a:	f8 cf       	rjmp	.-16     	; 0x124c <__floatsisf+0x1c>
    125c:	fa f4       	brpl	.+62     	; 0x129c <__floatsisf+0x6c>
    125e:	bb 0f       	add	r27, r27
    1260:	11 f4       	brne	.+4      	; 0x1266 <__floatsisf+0x36>
    1262:	60 ff       	sbrs	r22, 0
    1264:	1b c0       	rjmp	.+54     	; 0x129c <__floatsisf+0x6c>
    1266:	6f 5f       	subi	r22, 0xFF	; 255
    1268:	7f 4f       	sbci	r23, 0xFF	; 255
    126a:	8f 4f       	sbci	r24, 0xFF	; 255
    126c:	9f 4f       	sbci	r25, 0xFF	; 255
    126e:	16 c0       	rjmp	.+44     	; 0x129c <__floatsisf+0x6c>
    1270:	88 23       	and	r24, r24
    1272:	11 f0       	breq	.+4      	; 0x1278 <__floatsisf+0x48>
    1274:	96 e9       	ldi	r25, 0x96	; 150
    1276:	11 c0       	rjmp	.+34     	; 0x129a <__floatsisf+0x6a>
    1278:	77 23       	and	r23, r23
    127a:	21 f0       	breq	.+8      	; 0x1284 <__floatsisf+0x54>
    127c:	9e e8       	ldi	r25, 0x8E	; 142
    127e:	87 2f       	mov	r24, r23
    1280:	76 2f       	mov	r23, r22
    1282:	05 c0       	rjmp	.+10     	; 0x128e <__floatsisf+0x5e>
    1284:	66 23       	and	r22, r22
    1286:	71 f0       	breq	.+28     	; 0x12a4 <__floatsisf+0x74>
    1288:	96 e8       	ldi	r25, 0x86	; 134
    128a:	86 2f       	mov	r24, r22
    128c:	70 e0       	ldi	r23, 0x00	; 0
    128e:	60 e0       	ldi	r22, 0x00	; 0
    1290:	2a f0       	brmi	.+10     	; 0x129c <__floatsisf+0x6c>
    1292:	9a 95       	dec	r25
    1294:	66 0f       	add	r22, r22
    1296:	77 1f       	adc	r23, r23
    1298:	88 1f       	adc	r24, r24
    129a:	da f7       	brpl	.-10     	; 0x1292 <__floatsisf+0x62>
    129c:	88 0f       	add	r24, r24
    129e:	96 95       	lsr	r25
    12a0:	87 95       	ror	r24
    12a2:	97 f9       	bld	r25, 7
    12a4:	08 95       	ret

000012a6 <__fp_cmp>:
    12a6:	99 0f       	add	r25, r25
    12a8:	00 08       	sbc	r0, r0
    12aa:	55 0f       	add	r21, r21
    12ac:	aa 0b       	sbc	r26, r26
    12ae:	e0 e8       	ldi	r30, 0x80	; 128
    12b0:	fe ef       	ldi	r31, 0xFE	; 254
    12b2:	16 16       	cp	r1, r22
    12b4:	17 06       	cpc	r1, r23
    12b6:	e8 07       	cpc	r30, r24
    12b8:	f9 07       	cpc	r31, r25
    12ba:	c0 f0       	brcs	.+48     	; 0x12ec <__fp_cmp+0x46>
    12bc:	12 16       	cp	r1, r18
    12be:	13 06       	cpc	r1, r19
    12c0:	e4 07       	cpc	r30, r20
    12c2:	f5 07       	cpc	r31, r21
    12c4:	98 f0       	brcs	.+38     	; 0x12ec <__fp_cmp+0x46>
    12c6:	62 1b       	sub	r22, r18
    12c8:	73 0b       	sbc	r23, r19
    12ca:	84 0b       	sbc	r24, r20
    12cc:	95 0b       	sbc	r25, r21
    12ce:	39 f4       	brne	.+14     	; 0x12de <__fp_cmp+0x38>
    12d0:	0a 26       	eor	r0, r26
    12d2:	61 f0       	breq	.+24     	; 0x12ec <__fp_cmp+0x46>
    12d4:	23 2b       	or	r18, r19
    12d6:	24 2b       	or	r18, r20
    12d8:	25 2b       	or	r18, r21
    12da:	21 f4       	brne	.+8      	; 0x12e4 <__fp_cmp+0x3e>
    12dc:	08 95       	ret
    12de:	0a 26       	eor	r0, r26
    12e0:	09 f4       	brne	.+2      	; 0x12e4 <__fp_cmp+0x3e>
    12e2:	a1 40       	sbci	r26, 0x01	; 1
    12e4:	a6 95       	lsr	r26
    12e6:	8f ef       	ldi	r24, 0xFF	; 255
    12e8:	81 1d       	adc	r24, r1
    12ea:	81 1d       	adc	r24, r1
    12ec:	08 95       	ret

000012ee <__fp_inf>:
    12ee:	97 f9       	bld	r25, 7
    12f0:	9f 67       	ori	r25, 0x7F	; 127
    12f2:	80 e8       	ldi	r24, 0x80	; 128
    12f4:	70 e0       	ldi	r23, 0x00	; 0
    12f6:	60 e0       	ldi	r22, 0x00	; 0
    12f8:	08 95       	ret

000012fa <__fp_nan>:
    12fa:	9f ef       	ldi	r25, 0xFF	; 255
    12fc:	80 ec       	ldi	r24, 0xC0	; 192
    12fe:	08 95       	ret

00001300 <__fp_powser>:
    1300:	df 93       	push	r29
    1302:	cf 93       	push	r28
    1304:	1f 93       	push	r17
    1306:	0f 93       	push	r16
    1308:	ff 92       	push	r15
    130a:	ef 92       	push	r14
    130c:	df 92       	push	r13
    130e:	7b 01       	movw	r14, r22
    1310:	8c 01       	movw	r16, r24
    1312:	68 94       	set
    1314:	06 c0       	rjmp	.+12     	; 0x1322 <__fp_powser+0x22>
    1316:	da 2e       	mov	r13, r26
    1318:	ef 01       	movw	r28, r30
    131a:	0e 94 0f 0a 	call	0x141e	; 0x141e <__mulsf3x>
    131e:	fe 01       	movw	r30, r28
    1320:	e8 94       	clt
    1322:	a5 91       	lpm	r26, Z+
    1324:	25 91       	lpm	r18, Z+
    1326:	35 91       	lpm	r19, Z+
    1328:	45 91       	lpm	r20, Z+
    132a:	55 91       	lpm	r21, Z+
    132c:	a6 f3       	brts	.-24     	; 0x1316 <__fp_powser+0x16>
    132e:	ef 01       	movw	r28, r30
    1330:	0e 94 a2 07 	call	0xf44	; 0xf44 <__addsf3x>
    1334:	fe 01       	movw	r30, r28
    1336:	97 01       	movw	r18, r14
    1338:	a8 01       	movw	r20, r16
    133a:	da 94       	dec	r13
    133c:	69 f7       	brne	.-38     	; 0x1318 <__fp_powser+0x18>
    133e:	df 90       	pop	r13
    1340:	ef 90       	pop	r14
    1342:	ff 90       	pop	r15
    1344:	0f 91       	pop	r16
    1346:	1f 91       	pop	r17
    1348:	cf 91       	pop	r28
    134a:	df 91       	pop	r29
    134c:	08 95       	ret

0000134e <__fp_pscA>:
    134e:	00 24       	eor	r0, r0
    1350:	0a 94       	dec	r0
    1352:	16 16       	cp	r1, r22
    1354:	17 06       	cpc	r1, r23
    1356:	18 06       	cpc	r1, r24
    1358:	09 06       	cpc	r0, r25
    135a:	08 95       	ret

0000135c <__fp_pscB>:
    135c:	00 24       	eor	r0, r0
    135e:	0a 94       	dec	r0
    1360:	12 16       	cp	r1, r18
    1362:	13 06       	cpc	r1, r19
    1364:	14 06       	cpc	r1, r20
    1366:	05 06       	cpc	r0, r21
    1368:	08 95       	ret

0000136a <__fp_round>:
    136a:	09 2e       	mov	r0, r25
    136c:	03 94       	inc	r0
    136e:	00 0c       	add	r0, r0
    1370:	11 f4       	brne	.+4      	; 0x1376 <__fp_round+0xc>
    1372:	88 23       	and	r24, r24
    1374:	52 f0       	brmi	.+20     	; 0x138a <__fp_round+0x20>
    1376:	bb 0f       	add	r27, r27
    1378:	40 f4       	brcc	.+16     	; 0x138a <__fp_round+0x20>
    137a:	bf 2b       	or	r27, r31
    137c:	11 f4       	brne	.+4      	; 0x1382 <__fp_round+0x18>
    137e:	60 ff       	sbrs	r22, 0
    1380:	04 c0       	rjmp	.+8      	; 0x138a <__fp_round+0x20>
    1382:	6f 5f       	subi	r22, 0xFF	; 255
    1384:	7f 4f       	sbci	r23, 0xFF	; 255
    1386:	8f 4f       	sbci	r24, 0xFF	; 255
    1388:	9f 4f       	sbci	r25, 0xFF	; 255
    138a:	08 95       	ret

0000138c <__fp_split3>:
    138c:	57 fd       	sbrc	r21, 7
    138e:	90 58       	subi	r25, 0x80	; 128
    1390:	44 0f       	add	r20, r20
    1392:	55 1f       	adc	r21, r21
    1394:	59 f0       	breq	.+22     	; 0x13ac <__fp_splitA+0x10>
    1396:	5f 3f       	cpi	r21, 0xFF	; 255
    1398:	71 f0       	breq	.+28     	; 0x13b6 <__fp_splitA+0x1a>
    139a:	47 95       	ror	r20

0000139c <__fp_splitA>:
    139c:	88 0f       	add	r24, r24
    139e:	97 fb       	bst	r25, 7
    13a0:	99 1f       	adc	r25, r25
    13a2:	61 f0       	breq	.+24     	; 0x13bc <__fp_splitA+0x20>
    13a4:	9f 3f       	cpi	r25, 0xFF	; 255
    13a6:	79 f0       	breq	.+30     	; 0x13c6 <__fp_splitA+0x2a>
    13a8:	87 95       	ror	r24
    13aa:	08 95       	ret
    13ac:	12 16       	cp	r1, r18
    13ae:	13 06       	cpc	r1, r19
    13b0:	14 06       	cpc	r1, r20
    13b2:	55 1f       	adc	r21, r21
    13b4:	f2 cf       	rjmp	.-28     	; 0x139a <__fp_split3+0xe>
    13b6:	46 95       	lsr	r20
    13b8:	f1 df       	rcall	.-30     	; 0x139c <__fp_splitA>
    13ba:	08 c0       	rjmp	.+16     	; 0x13cc <__fp_splitA+0x30>
    13bc:	16 16       	cp	r1, r22
    13be:	17 06       	cpc	r1, r23
    13c0:	18 06       	cpc	r1, r24
    13c2:	99 1f       	adc	r25, r25
    13c4:	f1 cf       	rjmp	.-30     	; 0x13a8 <__fp_splitA+0xc>
    13c6:	86 95       	lsr	r24
    13c8:	71 05       	cpc	r23, r1
    13ca:	61 05       	cpc	r22, r1
    13cc:	08 94       	sec
    13ce:	08 95       	ret

000013d0 <__fp_zero>:
    13d0:	e8 94       	clt

000013d2 <__fp_szero>:
    13d2:	bb 27       	eor	r27, r27
    13d4:	66 27       	eor	r22, r22
    13d6:	77 27       	eor	r23, r23
    13d8:	cb 01       	movw	r24, r22
    13da:	97 f9       	bld	r25, 7
    13dc:	08 95       	ret

000013de <__gesf2>:
    13de:	0e 94 53 09 	call	0x12a6	; 0x12a6 <__fp_cmp>
    13e2:	08 f4       	brcc	.+2      	; 0x13e6 <__gesf2+0x8>
    13e4:	8f ef       	ldi	r24, 0xFF	; 255
    13e6:	08 95       	ret

000013e8 <inverse>:
    13e8:	9b 01       	movw	r18, r22
    13ea:	ac 01       	movw	r20, r24
    13ec:	60 e0       	ldi	r22, 0x00	; 0
    13ee:	70 e0       	ldi	r23, 0x00	; 0
    13f0:	80 e8       	ldi	r24, 0x80	; 128
    13f2:	9f e3       	ldi	r25, 0x3F	; 63
    13f4:	0c 94 6e 08 	jmp	0x10dc	; 0x10dc <__divsf3>

000013f8 <__mulsf3>:
    13f8:	0e 94 0f 0a 	call	0x141e	; 0x141e <__mulsf3x>
    13fc:	0c 94 b5 09 	jmp	0x136a	; 0x136a <__fp_round>
    1400:	0e 94 a7 09 	call	0x134e	; 0x134e <__fp_pscA>
    1404:	38 f0       	brcs	.+14     	; 0x1414 <__mulsf3+0x1c>
    1406:	0e 94 ae 09 	call	0x135c	; 0x135c <__fp_pscB>
    140a:	20 f0       	brcs	.+8      	; 0x1414 <__mulsf3+0x1c>
    140c:	95 23       	and	r25, r21
    140e:	11 f0       	breq	.+4      	; 0x1414 <__mulsf3+0x1c>
    1410:	0c 94 77 09 	jmp	0x12ee	; 0x12ee <__fp_inf>
    1414:	0c 94 7d 09 	jmp	0x12fa	; 0x12fa <__fp_nan>
    1418:	11 24       	eor	r1, r1
    141a:	0c 94 e9 09 	jmp	0x13d2	; 0x13d2 <__fp_szero>

0000141e <__mulsf3x>:
    141e:	0e 94 c6 09 	call	0x138c	; 0x138c <__fp_split3>
    1422:	70 f3       	brcs	.-36     	; 0x1400 <__mulsf3+0x8>

00001424 <__mulsf3_pse>:
    1424:	95 9f       	mul	r25, r21
    1426:	c1 f3       	breq	.-16     	; 0x1418 <__mulsf3+0x20>
    1428:	95 0f       	add	r25, r21
    142a:	50 e0       	ldi	r21, 0x00	; 0
    142c:	55 1f       	adc	r21, r21
    142e:	62 9f       	mul	r22, r18
    1430:	f0 01       	movw	r30, r0
    1432:	72 9f       	mul	r23, r18
    1434:	bb 27       	eor	r27, r27
    1436:	f0 0d       	add	r31, r0
    1438:	b1 1d       	adc	r27, r1
    143a:	63 9f       	mul	r22, r19
    143c:	aa 27       	eor	r26, r26
    143e:	f0 0d       	add	r31, r0
    1440:	b1 1d       	adc	r27, r1
    1442:	aa 1f       	adc	r26, r26
    1444:	64 9f       	mul	r22, r20
    1446:	66 27       	eor	r22, r22
    1448:	b0 0d       	add	r27, r0
    144a:	a1 1d       	adc	r26, r1
    144c:	66 1f       	adc	r22, r22
    144e:	82 9f       	mul	r24, r18
    1450:	22 27       	eor	r18, r18
    1452:	b0 0d       	add	r27, r0
    1454:	a1 1d       	adc	r26, r1
    1456:	62 1f       	adc	r22, r18
    1458:	73 9f       	mul	r23, r19
    145a:	b0 0d       	add	r27, r0
    145c:	a1 1d       	adc	r26, r1
    145e:	62 1f       	adc	r22, r18
    1460:	83 9f       	mul	r24, r19
    1462:	a0 0d       	add	r26, r0
    1464:	61 1d       	adc	r22, r1
    1466:	22 1f       	adc	r18, r18
    1468:	74 9f       	mul	r23, r20
    146a:	33 27       	eor	r19, r19
    146c:	a0 0d       	add	r26, r0
    146e:	61 1d       	adc	r22, r1
    1470:	23 1f       	adc	r18, r19
    1472:	84 9f       	mul	r24, r20
    1474:	60 0d       	add	r22, r0
    1476:	21 1d       	adc	r18, r1
    1478:	82 2f       	mov	r24, r18
    147a:	76 2f       	mov	r23, r22
    147c:	6a 2f       	mov	r22, r26
    147e:	11 24       	eor	r1, r1
    1480:	9f 57       	subi	r25, 0x7F	; 127
    1482:	50 40       	sbci	r21, 0x00	; 0
    1484:	9a f0       	brmi	.+38     	; 0x14ac <__mulsf3_pse+0x88>
    1486:	f1 f0       	breq	.+60     	; 0x14c4 <__mulsf3_pse+0xa0>
    1488:	88 23       	and	r24, r24
    148a:	4a f0       	brmi	.+18     	; 0x149e <__mulsf3_pse+0x7a>
    148c:	ee 0f       	add	r30, r30
    148e:	ff 1f       	adc	r31, r31
    1490:	bb 1f       	adc	r27, r27
    1492:	66 1f       	adc	r22, r22
    1494:	77 1f       	adc	r23, r23
    1496:	88 1f       	adc	r24, r24
    1498:	91 50       	subi	r25, 0x01	; 1
    149a:	50 40       	sbci	r21, 0x00	; 0
    149c:	a9 f7       	brne	.-22     	; 0x1488 <__mulsf3_pse+0x64>
    149e:	9e 3f       	cpi	r25, 0xFE	; 254
    14a0:	51 05       	cpc	r21, r1
    14a2:	80 f0       	brcs	.+32     	; 0x14c4 <__mulsf3_pse+0xa0>
    14a4:	0c 94 77 09 	jmp	0x12ee	; 0x12ee <__fp_inf>
    14a8:	0c 94 e9 09 	jmp	0x13d2	; 0x13d2 <__fp_szero>
    14ac:	5f 3f       	cpi	r21, 0xFF	; 255
    14ae:	e4 f3       	brlt	.-8      	; 0x14a8 <__mulsf3_pse+0x84>
    14b0:	98 3e       	cpi	r25, 0xE8	; 232
    14b2:	d4 f3       	brlt	.-12     	; 0x14a8 <__mulsf3_pse+0x84>
    14b4:	86 95       	lsr	r24
    14b6:	77 95       	ror	r23
    14b8:	67 95       	ror	r22
    14ba:	b7 95       	ror	r27
    14bc:	f7 95       	ror	r31
    14be:	e7 95       	ror	r30
    14c0:	9f 5f       	subi	r25, 0xFF	; 255
    14c2:	c1 f7       	brne	.-16     	; 0x14b4 <__mulsf3_pse+0x90>
    14c4:	fe 2b       	or	r31, r30
    14c6:	88 0f       	add	r24, r24
    14c8:	91 1d       	adc	r25, r1
    14ca:	96 95       	lsr	r25
    14cc:	87 95       	ror	r24
    14ce:	97 f9       	bld	r25, 7
    14d0:	08 95       	ret

000014d2 <square>:
    14d2:	9b 01       	movw	r18, r22
    14d4:	ac 01       	movw	r20, r24
    14d6:	0c 94 fc 09 	jmp	0x13f8	; 0x13f8 <__mulsf3>

000014da <__divmodhi4>:
    14da:	97 fb       	bst	r25, 7
    14dc:	07 2e       	mov	r0, r23
    14de:	16 f4       	brtc	.+4      	; 0x14e4 <__divmodhi4+0xa>
    14e0:	00 94       	com	r0
    14e2:	07 d0       	rcall	.+14     	; 0x14f2 <__divmodhi4_neg1>
    14e4:	77 fd       	sbrc	r23, 7
    14e6:	09 d0       	rcall	.+18     	; 0x14fa <__divmodhi4_neg2>
    14e8:	0e 94 81 0a 	call	0x1502	; 0x1502 <__udivmodhi4>
    14ec:	07 fc       	sbrc	r0, 7
    14ee:	05 d0       	rcall	.+10     	; 0x14fa <__divmodhi4_neg2>
    14f0:	3e f4       	brtc	.+14     	; 0x1500 <__divmodhi4_exit>

000014f2 <__divmodhi4_neg1>:
    14f2:	90 95       	com	r25
    14f4:	81 95       	neg	r24
    14f6:	9f 4f       	sbci	r25, 0xFF	; 255
    14f8:	08 95       	ret

000014fa <__divmodhi4_neg2>:
    14fa:	70 95       	com	r23
    14fc:	61 95       	neg	r22
    14fe:	7f 4f       	sbci	r23, 0xFF	; 255

00001500 <__divmodhi4_exit>:
    1500:	08 95       	ret

00001502 <__udivmodhi4>:
    1502:	aa 1b       	sub	r26, r26
    1504:	bb 1b       	sub	r27, r27
    1506:	51 e1       	ldi	r21, 0x11	; 17
    1508:	07 c0       	rjmp	.+14     	; 0x1518 <__udivmodhi4_ep>

0000150a <__udivmodhi4_loop>:
    150a:	aa 1f       	adc	r26, r26
    150c:	bb 1f       	adc	r27, r27
    150e:	a6 17       	cp	r26, r22
    1510:	b7 07       	cpc	r27, r23
    1512:	10 f0       	brcs	.+4      	; 0x1518 <__udivmodhi4_ep>
    1514:	a6 1b       	sub	r26, r22
    1516:	b7 0b       	sbc	r27, r23

00001518 <__udivmodhi4_ep>:
    1518:	88 1f       	adc	r24, r24
    151a:	99 1f       	adc	r25, r25
    151c:	5a 95       	dec	r21
    151e:	a9 f7       	brne	.-22     	; 0x150a <__udivmodhi4_loop>
    1520:	80 95       	com	r24
    1522:	90 95       	com	r25
    1524:	bc 01       	movw	r22, r24
    1526:	cd 01       	movw	r24, r26
    1528:	08 95       	ret

0000152a <strcmp>:
    152a:	fb 01       	movw	r30, r22
    152c:	dc 01       	movw	r26, r24
    152e:	8d 91       	ld	r24, X+
    1530:	01 90       	ld	r0, Z+
    1532:	80 19       	sub	r24, r0
    1534:	01 10       	cpse	r0, r1
    1536:	d9 f3       	breq	.-10     	; 0x152e <strcmp+0x4>
    1538:	99 0b       	sbc	r25, r25
    153a:	08 95       	ret

0000153c <_exit>:
    153c:	f8 94       	cli

0000153e <__stop_program>:
    153e:	ff cf       	rjmp	.-2      	; 0x153e <__stop_program>
