create account in xilinx and intall vivado
now open vivado and create project
select location where the project should save
select project type as RTL project
now we are adding files because now we are adding given file
skip constraints and select board type as basys3
now right click simulation sources and add resources and select given file test base
now click RTL design for elaborate design
now run simulation
untitled window will open there we can see signal for elaborate view right click and give full view
