Here&#8217;s what a MIPS CPU does when it decides to take an exception: 
<P></P>
<P>1. It sets up EPC to point to the restart location. </P>
<P>2. It sets SR(EXL),which forces the CPU into kernel (high-privilege) mode and disables interrupts. </P>
<P>3. <SPAN class=cloze>[...]</SPAN> 
<P><SPAN class=cloze></SPAN>4. The CPU then starts fetching instructions from the exception entry point, and everything else is up to software<SPAN style="FONT-FAMILY: Minion-Regular-0-1000-20; FONT-SIZE: 14pt; mso-font-kerning: 0pt; mso-bidi-font-family: Minion-Regular-0-1000-20" lang=EN-US>.</SPAN>