
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+268 (git sha1 47ca09a01, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v
Storing AST representation for module `$abstract\picorv32'.
Storing AST representation for module `$abstract\picorv32_regs'.
Storing AST representation for module `$abstract\picorv32_pcpi_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_fast_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_div'.
Storing AST representation for module `$abstract\picorv32_axi'.
Storing AST representation for module `$abstract\picorv32_axi_adapter'.
Storing AST representation for module `$abstract\picorv32_wb'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv
Parsing SystemVerilog input from `/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv
Storing AST representation for module `$abstract\dotproduct'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

4. Executing ATTRMAP pass (move or copy attributes).

5. Executing SYNTH_ECP5 pass.

5.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

5.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111

5.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111
Generating RTLIL representation for module `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32'.

5.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dotproduct'.
Generating RTLIL representation for module `\dotproduct'.
Warning: Replacing memory \b with list of registers. See /home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:63
Warning: Replacing memory \a with list of registers. See /home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:63

5.4.4. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:     \dotproduct

5.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.

5.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.

5.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Used module:     \dotproduct

5.4.8. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Used module:     \dotproduct
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\dotproduct'.
Removing unused module `$abstract\picorv32_wb'.
Removing unused module `$abstract\picorv32_axi_adapter'.
Removing unused module `$abstract\picorv32_axi'.
Removing unused module `$abstract\picorv32_pcpi_div'.
Removing unused module `$abstract\picorv32_pcpi_fast_mul'.
Removing unused module `$abstract\picorv32_pcpi_mul'.
Removing unused module `$abstract\picorv32_regs'.
Removing unused module `$abstract\picorv32'.
Removed 10 unused modules.

5.5. Executing PROC pass (convert processes to netlists).

5.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3328'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:206$3236'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:206$3236'.
Found and cleaned up 16 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$3028'.
Found and cleaned up 6 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:546$2664'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:546$2664'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7568$2538'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7549$2537'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7534$2536'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7732$1570'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7714$1560'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7696$1550'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7678$1540'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5861$1213'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5853$1212'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5837$1197'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5829$1196'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5813$1181'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5805$1180'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5789$1165'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5781$1164'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5459$1144'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5451$1143'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5443$1142'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5435$1141'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5427$1140'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5419$1139'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4459$895'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Cleaned up 71 empty switches.

5.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3366 in module picorv32_pcpi_mul.
Marked 4 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285 in module picorv32_pcpi_div.
Marked 5 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244 in module dotproduct.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:78$3240 in module dotproduct.
Marked 41 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$3019 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$3007 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$3002 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 8 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2967 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2702 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 48 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2697 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 4 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2635 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Removed 2 dead cases from process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2632 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2632 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2627 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2553 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8061$1702 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8047$1694 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8033$1686 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8019$1678 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8005$1670 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7991$1662 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7977$1654 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7963$1646 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7949$1638 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7935$1630 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7921$1622 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7907$1614 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7893$1606 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7879$1598 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7865$1590 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7851$1582 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7744$1572 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7727$1562 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7709$1552 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7691$1542 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7673$1532 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7607$1521 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7586$1511 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483 in module colorlight_i5.
Marked 65 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5971$1257 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5954$1250 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5937$1243 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5920$1236 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5903$1229 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5869$1227 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5756$1162 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5739$1161 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5722$1160 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5705$1159 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5688$1158 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5671$1157 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5654$1156 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5620$1154 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5603$1153 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5586$1152 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5569$1151 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5552$1150 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5535$1149 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5518$1148 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5501$1147 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5467$1145 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3984$532 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3821$502 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3658$472 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3495$442 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2881$371 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2736$366 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2708$354 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2678$343 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2508$303 in module colorlight_i5.
Removed a total of 2 dead cases.

5.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 105 redundant assignments.
Promoted 1072 assignments to connections.

5.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2350$2529'.
  Set init value: \wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2345$2528'.
  Set init value: \wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2342$2527'.
  Set init value: \wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2327$2526'.
  Set init value: \wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2319$2525'.
  Set init value: \wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2316$2524'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2315$2523'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2314$2522'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2313$2521'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2306$2520'.
  Set init value: \wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2305$2519'.
  Set init value: \wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2303$2518'.
  Set init value: \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2302$2517'.
  Set init value: \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2301$2516'.
  Set init value: \wishbone_bridge_cmd_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2300$2515'.
  Set init value: \wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2299$2514'.
  Set init value: \wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2295$2513'.
  Set init value: \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2294$2512'.
  Set init value: \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2293$2511'.
  Set init value: \wishbone_bridge_cmd_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2292$2510'.
  Set init value: \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2291$2509'.
  Set init value: \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2290$2508'.
  Set init value: \wishbone_bridge_cmd_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2289$2507'.
  Set init value: \wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2288$2506'.
  Set init value: \wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2287$2505'.
  Set init value: \wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2281$2503'.
  Set init value: \wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2276$2502'.
  Set init value: \wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2274$2501'.
  Set init value: \tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2267$2500'.
  Set init value: \tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2266$2499'.
  Set init value: \t_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2265$2498'.
  Set init value: \t_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2264$2497'.
  Set init value: \t_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2263$2496'.
  Set init value: \t_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2262$2495'.
  Set init value: \t_self1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2261$2494'.
  Set init value: \t_self0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2256$2493'.
  Set init value: \storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2254$2491'.
  Set init value: \start_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2252$2490'.
  Set init value: \start_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2251$2489'.
  Set init value: \start = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2249$2488'.
  Set init value: \spiflash_phy_storage = 8'00000001
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2248$2487'.
  Set init value: \spiflash_phy_sr_out_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2247$2486'.
  Set init value: \spiflash_phy_sr_out_load = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2246$2485'.
  Set init value: \spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2245$2484'.
  Set init value: \spiflash_phy_sr_out_cnt_litespiphy_next_value0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2244$2483'.
  Set init value: \spiflash_phy_sr_out_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2243$2482'.
  Set init value: \spiflash_phy_sr_out = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2242$2481'.
  Set init value: \spiflash_phy_sr_in_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2241$2480'.
  Set init value: \spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2240$2479'.
  Set init value: \spiflash_phy_sr_in_cnt_litespiphy_next_value1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2239$2478'.
  Set init value: \spiflash_phy_sr_in_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2238$2477'.
  Set init value: \spiflash_phy_sr_in = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2236$2476'.
  Set init value: \spiflash_phy_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2230$2473'.
  Set init value: \spiflash_phy_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2223$2472'.
  Set init value: \spiflash_phy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2221$2471'.
  Set init value: \spiflash_phy_posedge_reg = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2216$2469'.
  Set init value: \spiflash_phy_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2215$2468'.
  Set init value: \spiflash_phy_dq_oe_litespiphy_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2214$2467'.
  Set init value: \spiflash_phy_dq_oe_litespiphy_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2213$2466'.
  Set init value: \spiflash_phy_dq_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2212$2465'.
  Set init value: \spiflash_phy_dq_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2209$2464'.
  Set init value: \spiflash_phy_div = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2206$2463'.
  Set init value: \spiflash_phy_count = 4'1011
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2205$2462'.
  Set init value: \spiflash_phy_cnt = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2204$2461'.
  Set init value: \spiflash_phy_clk_reg = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2203$2460'.
  Set init value: \spiflash_phy_clk = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2201$2459'.
  Set init value: \socbushandler_slaves = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2195$2458'.
  Set init value: \socbushandler_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2190$2457'.
  Set init value: \socbushandler_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2188$2456'.
  Set init value: \socbushandler_master = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2186$2455'.
  Set init value: \socbushandler_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2184$2454'.
  Set init value: \socbushandler_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2172$2453'.
  Set init value: \self6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2171$2452'.
  Set init value: \self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2170$2451'.
  Set init value: \self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2169$2450'.
  Set init value: \self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2168$2449'.
  Set init value: \self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2167$2448'.
  Set init value: \self1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2166$2447'.
  Set init value: \self0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2164$2446'.
  Set init value: \sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2163$2445'.
  Set init value: \sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2160$2444'.
  Set init value: \sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2159$2443'.
  Set init value: \sdram_twtrcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2157$2442'.
  Set init value: \sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2156$2441'.
  Set init value: \sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2152$2440'.
  Set init value: \sdram_timer_count1 = 10'1110101001
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2150$2439'.
  Set init value: \sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2149$2438'.
  Set init value: \sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2145$2436'.
  Set init value: \sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2144$2435'.
  Set init value: \sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2143$2434'.
  Set init value: \sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2142$2433'.
  Set init value: \sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2134$2430'.
  Set init value: \sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2132$2429'.
  Set init value: \sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2123$2428'.
  Set init value: \sdram_sequencer_trigger = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2121$2427'.
  Set init value: \sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2120$2426'.
  Set init value: \sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2118$2425'.
  Set init value: \sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2114$2424'.
  Set init value: \sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2112$2423'.
  Set init value: \sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2111$2422'.
  Set init value: \sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2109$2421'.
  Set init value: \sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2107$2420'.
  Set init value: \sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2101$2417'.
  Set init value: \sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2100$2416'.
  Set init value: \sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2099$2415'.
  Set init value: \sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2098$2414'.
  Set init value: \sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2097$2413'.
  Set init value: \sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2095$2412'.
  Set init value: \sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2093$2411'.
  Set init value: \sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2092$2410'.
  Set init value: \sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2091$2409'.
  Set init value: \sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2090$2408'.
  Set init value: \sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2089$2407'.
  Set init value: \sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2088$2406'.
  Set init value: \sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2087$2405'.
  Set init value: \sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2086$2404'.
  Set init value: \sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2085$2403'.
  Set init value: \sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2084$2402'.
  Set init value: \sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2047$2395'.
  Set init value: \sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2045$2393'.
  Set init value: \sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2036$2384'.
  Set init value: \sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2035$2383'.
  Set init value: \sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2033$2382'.
  Set init value: \sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2031$2381'.
  Set init value: \sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2028$2380'.
  Set init value: \sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2026$2379'.
  Set init value: \sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2024$2378'.
  Set init value: \sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2022$2377'.
  Set init value: \sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2021$2376'.
  Set init value: \sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2020$2375'.
  Set init value: \sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2007$2373'.
  Set init value: \sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2005$2372'.
  Set init value: \sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2003$2371'.
  Set init value: \sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2002$2370'.
  Set init value: \sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2000$2369'.
  Set init value: \sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1998$2368'.
  Set init value: \sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1994$2366'.
  Set init value: \sdram_command_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1993$2365'.
  Set init value: \sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1992$2364'.
  Set init value: \sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1990$2362'.
  Set init value: \sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1988$2361'.
  Set init value: \sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1987$2360'.
  Set init value: \sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1986$2359'.
  Set init value: \sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1985$2358'.
  Set init value: \sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1982$2355'.
  Set init value: \sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1981$2354'.
  Set init value: \sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1980$2353'.
  Set init value: \sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1979$2352'.
  Set init value: \sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1977$2351'.
  Set init value: \sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1976$2350'.
  Set init value: \sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1974$2349'.
  Set init value: \sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1973$2348'.
  Set init value: \sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1971$2347'.
  Set init value: \sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1969$2346'.
  Set init value: \sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1968$2345'.
  Set init value: \sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1967$2344'.
  Set init value: \sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1963$2343'.
  Set init value: \sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1955$2338'.
  Set init value: \sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1953$2337'.
  Set init value: \sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1950$2335'.
  Set init value: \sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1949$2334'.
  Set init value: \sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1945$2333'.
  Set init value: \sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1937$2332'.
  Set init value: \sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1935$2331'.
  Set init value: \sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1934$2330'.
  Set init value: \sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1932$2329'.
  Set init value: \sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1931$2328'.
  Set init value: \sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1929$2327'.
  Set init value: \sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1928$2326'.
  Set init value: \sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1897$2323'.
  Set init value: \sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1896$2322'.
  Set init value: \sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1894$2321'.
  Set init value: \sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1893$2320'.
  Set init value: \sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1892$2319'.
  Set init value: \sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1890$2318'.
  Set init value: \sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1887$2317'.
  Set init value: \sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1882$2315'.
  Set init value: \sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1879$2314'.
  Set init value: \sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1878$2313'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1876$2312'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1875$2311'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1874$2310'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1873$2309'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1866$2308'.
  Set init value: \sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1856$2307'.
  Set init value: \sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1855$2306'.
  Set init value: \sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1854$2305'.
  Set init value: \sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1853$2304'.
  Set init value: \sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1852$2303'.
  Set init value: \sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1851$2302'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1850$2301'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1849$2300'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1848$2299'.
  Set init value: \sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1846$2298'.
  Set init value: \sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1845$2297'.
  Set init value: \sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1841$2296'.
  Set init value: \sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1839$2295'.
  Set init value: \sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1838$2294'.
  Set init value: \sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1836$2293'.
  Set init value: \sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1835$2292'.
  Set init value: \sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1833$2291'.
  Set init value: \sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1832$2290'.
  Set init value: \sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1801$2287'.
  Set init value: \sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1800$2286'.
  Set init value: \sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1798$2285'.
  Set init value: \sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1797$2284'.
  Set init value: \sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1796$2283'.
  Set init value: \sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1794$2282'.
  Set init value: \sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1791$2281'.
  Set init value: \sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1786$2279'.
  Set init value: \sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1783$2278'.
  Set init value: \sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1782$2277'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1780$2276'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1779$2275'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1778$2274'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1777$2273'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1770$2272'.
  Set init value: \sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1760$2271'.
  Set init value: \sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1759$2270'.
  Set init value: \sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1758$2269'.
  Set init value: \sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1757$2268'.
  Set init value: \sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1756$2267'.
  Set init value: \sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1755$2266'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1754$2265'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1753$2264'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1752$2263'.
  Set init value: \sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1750$2262'.
  Set init value: \sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1749$2261'.
  Set init value: \sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1745$2260'.
  Set init value: \sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1743$2259'.
  Set init value: \sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1742$2258'.
  Set init value: \sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1740$2257'.
  Set init value: \sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1739$2256'.
  Set init value: \sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1737$2255'.
  Set init value: \sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1736$2254'.
  Set init value: \sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1705$2251'.
  Set init value: \sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1704$2250'.
  Set init value: \sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1702$2249'.
  Set init value: \sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1701$2248'.
  Set init value: \sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1700$2247'.
  Set init value: \sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1698$2246'.
  Set init value: \sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1695$2245'.
  Set init value: \sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1690$2243'.
  Set init value: \sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1687$2242'.
  Set init value: \sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1686$2241'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1684$2240'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1683$2239'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1682$2238'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1681$2237'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1674$2236'.
  Set init value: \sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1664$2235'.
  Set init value: \sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1663$2234'.
  Set init value: \sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1662$2233'.
  Set init value: \sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1661$2232'.
  Set init value: \sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1660$2231'.
  Set init value: \sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1659$2230'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1658$2229'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1657$2228'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1656$2227'.
  Set init value: \sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1654$2226'.
  Set init value: \sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1653$2225'.
  Set init value: \sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1649$2224'.
  Set init value: \sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1647$2223'.
  Set init value: \sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1646$2222'.
  Set init value: \sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1644$2221'.
  Set init value: \sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1643$2220'.
  Set init value: \sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1641$2219'.
  Set init value: \sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1640$2218'.
  Set init value: \sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1609$2215'.
  Set init value: \sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1608$2214'.
  Set init value: \sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1606$2213'.
  Set init value: \sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1605$2212'.
  Set init value: \sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1604$2211'.
  Set init value: \sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1602$2210'.
  Set init value: \sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1599$2209'.
  Set init value: \sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1594$2207'.
  Set init value: \sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1591$2206'.
  Set init value: \sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1590$2205'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1588$2204'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1587$2203'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1586$2202'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1585$2201'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1578$2200'.
  Set init value: \sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1568$2199'.
  Set init value: \sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1567$2198'.
  Set init value: \sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1566$2197'.
  Set init value: \sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1565$2196'.
  Set init value: \sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1564$2195'.
  Set init value: \sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1563$2194'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1562$2193'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1561$2192'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1560$2191'.
  Set init value: \sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1558$2190'.
  Set init value: \sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1557$2189'.
  Set init value: \sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1556$2188'.
  Set init value: \sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1555$2187'.
  Set init value: \sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1554$2186'.
  Set init value: \sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1553$2185'.
  Set init value: \sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1550$2184'.
  Set init value: \rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1549$2183'.
  Set init value: \rhs_self9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1548$2182'.
  Set init value: \rhs_self8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1547$2181'.
  Set init value: \rhs_self7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1546$2180'.
  Set init value: \rhs_self6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1545$2179'.
  Set init value: \rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1544$2178'.
  Set init value: \rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1543$2177'.
  Set init value: \rhs_self31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1542$2176'.
  Set init value: \rhs_self30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1541$2175'.
  Set init value: \rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1540$2174'.
  Set init value: \rhs_self29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1539$2173'.
  Set init value: \rhs_self28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1538$2172'.
  Set init value: \rhs_self27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1537$2171'.
  Set init value: \rhs_self26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1536$2170'.
  Set init value: \rhs_self25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1535$2169'.
  Set init value: \rhs_self24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1534$2168'.
  Set init value: \rhs_self23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1533$2167'.
  Set init value: \rhs_self22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1532$2166'.
  Set init value: \rhs_self21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1531$2165'.
  Set init value: \rhs_self20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1530$2164'.
  Set init value: \rhs_self2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1529$2163'.
  Set init value: \rhs_self19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1528$2162'.
  Set init value: \rhs_self18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1527$2161'.
  Set init value: \rhs_self17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1526$2160'.
  Set init value: \rhs_self16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1525$2159'.
  Set init value: \rhs_self15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1524$2158'.
  Set init value: \rhs_self14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1523$2157'.
  Set init value: \rhs_self13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1522$2156'.
  Set init value: \rhs_self12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1521$2155'.
  Set init value: \rhs_self11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1520$2154'.
  Set init value: \rhs_self10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1519$2153'.
  Set init value: \rhs_self1 = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1518$2152'.
  Set init value: \rhs_self0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1514$2151'.
  Set init value: \result_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1512$2150'.
  Set init value: \regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1511$2149'.
  Set init value: \regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1510$2148'.
  Set init value: \re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1509$2147'.
  Set init value: \rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1444$2144'.
  Set init value: \port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1442$2143'.
  Set init value: \port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1441$2142'.
  Set init value: \port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1440$2141'.
  Set init value: \nnz_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1438$2140'.
  Set init value: \nnz_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1437$2139'.
  Set init value: \mode = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1436$2138'.
  Set init value: \mmap_wait = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1435$2137'.
  Set init value: \mmap_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1433$2136'.
  Set init value: \mmap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1431$2135'.
  Set init value: \mmap_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1430$2134'.
  Set init value: \mmap_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1429$2133'.
  Set init value: \mmap_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1428$2132'.
  Set init value: \mmap_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1424$2129'.
  Set init value: \mmap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1420$2128'.
  Set init value: \mmap_request = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1419$2127'.
  Set init value: \mmap_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1416$2125'.
  Set init value: \mmap_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1415$2124'.
  Set init value: \mmap_count = 9'100000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1414$2123'.
  Set init value: \mmap_byte_count_litespimmap_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1413$2122'.
  Set init value: \mmap_byte_count_litespimmap_next_value1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1412$2121'.
  Set init value: \mmap_byte_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1406$2119'.
  Set init value: \mmap_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1402$2118'.
  Set init value: \mmap_bus_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1401$2117'.
  Set init value: \mmap_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1400$2116'.
  Set init value: \mmap_burst_cs_litespimmap_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1399$2115'.
  Set init value: \mmap_burst_cs_litespimmap_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1398$2114'.
  Set init value: \mmap_burst_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1397$2113'.
  Set init value: \mmap_burst_adr_litespimmap_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1396$2112'.
  Set init value: \mmap_burst_adr_litespimmap_next_value2 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1395$2111'.
  Set init value: \mmap_burst_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1376$2108'.
  Set init value: \master_tx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1374$2107'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1373$2106'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1372$2105'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1371$2104'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1370$2103'.
  Set init value: \master_tx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1369$2102'.
  Set init value: \master_tx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1359$2101'.
  Set init value: \master_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1358$2100'.
  Set init value: \master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1344$2099'.
  Set init value: \master_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1342$2098'.
  Set init value: \master_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1329$2097'.
  Set init value: \master_rx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1327$2096'.
  Set init value: \master_rx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1326$2095'.
  Set init value: \master_rx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1325$2094'.
  Set init value: \master_rx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1319$2093'.
  Set init value: \master_phyconfig_storage = 24'000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1318$2092'.
  Set init value: \master_phyconfig_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1315$2091'.
  Set init value: \master_cs_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1314$2090'.
  Set init value: \master_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1311$2089'.
  Set init value: \leds = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1214$2088'.
  Set init value: \interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1213$2087'.
  Set init value: \interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1210$2086'.
  Set init value: \interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1209$2085'.
  Set init value: \interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1207$2084'.
  Set init value: \interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1200$2083'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1189$2082'.
  Set init value: \data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1188$2081'.
  Set init value: \data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1182$2080'.
  Set init value: \cycles_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1173$2079'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1171$2078'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1166$2077'.
  Set init value: \csr_bankarray_interface6_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1161$2076'.
  Set init value: \csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1156$2075'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1151$2074'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1146$2073'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1141$2072'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1136$2071'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1133$2070'.
  Set init value: \csr_bankarray_csrbank6_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1131$2069'.
  Set init value: \csr_bankarray_csrbank6_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1129$2068'.
  Set init value: \csr_bankarray_csrbank6_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1127$2067'.
  Set init value: \csr_bankarray_csrbank6_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1124$2066'.
  Set init value: \csr_bankarray_csrbank6_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1122$2065'.
  Set init value: \csr_bankarray_csrbank6_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1120$2064'.
  Set init value: \csr_bankarray_csrbank6_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1118$2063'.
  Set init value: \csr_bankarray_csrbank6_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1116$2062'.
  Set init value: \csr_bankarray_csrbank6_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1114$2061'.
  Set init value: \csr_bankarray_csrbank6_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1112$2060'.
  Set init value: \csr_bankarray_csrbank6_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1110$2059'.
  Set init value: \csr_bankarray_csrbank6_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1108$2058'.
  Set init value: \csr_bankarray_csrbank6_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1106$2057'.
  Set init value: \csr_bankarray_csrbank6_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1104$2056'.
  Set init value: \csr_bankarray_csrbank5_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1102$2055'.
  Set init value: \csr_bankarray_csrbank5_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1100$2054'.
  Set init value: \csr_bankarray_csrbank5_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1098$2053'.
  Set init value: \csr_bankarray_csrbank5_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1095$2052'.
  Set init value: \csr_bankarray_csrbank5_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1093$2051'.
  Set init value: \csr_bankarray_csrbank5_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1091$2050'.
  Set init value: \csr_bankarray_csrbank5_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1089$2049'.
  Set init value: \csr_bankarray_csrbank5_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1087$2048'.
  Set init value: \csr_bankarray_csrbank5_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1085$2047'.
  Set init value: \csr_bankarray_csrbank5_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1083$2046'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1081$2045'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1079$2044'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1077$2043'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1075$2042'.
  Set init value: \csr_bankarray_csrbank5_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1073$2041'.
  Set init value: \csr_bankarray_csrbank5_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1070$2040'.
  Set init value: \csr_bankarray_csrbank4_phy_clk_divisor0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1068$2039'.
  Set init value: \csr_bankarray_csrbank4_phy_clk_divisor0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1066$2038'.
  Set init value: \csr_bankarray_csrbank4_mmap_dummy_bits0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1064$2037'.
  Set init value: \csr_bankarray_csrbank4_mmap_dummy_bits0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1062$2036'.
  Set init value: \csr_bankarray_csrbank4_master_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1060$2035'.
  Set init value: \csr_bankarray_csrbank4_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1058$2034'.
  Set init value: \csr_bankarray_csrbank4_master_phyconfig0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1056$2033'.
  Set init value: \csr_bankarray_csrbank4_master_phyconfig0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1054$2032'.
  Set init value: \csr_bankarray_csrbank4_master_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1052$2031'.
  Set init value: \csr_bankarray_csrbank4_master_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1049$2030'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1047$2029'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1045$2028'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1043$2027'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1041$2026'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1039$2025'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1037$2024'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1035$2023'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1033$2022'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1031$2021'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1029$2020'.
  Set init value: \csr_bankarray_csrbank3_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1027$2019'.
  Set init value: \csr_bankarray_csrbank3_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1024$2018'.
  Set init value: \csr_bankarray_csrbank2_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1022$2017'.
  Set init value: \csr_bankarray_csrbank2_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1020$2016'.
  Set init value: \csr_bankarray_csrbank1_start0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1018$2015'.
  Set init value: \csr_bankarray_csrbank1_start0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1015$2014'.
  Set init value: \csr_bankarray_csrbank1_result1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1013$2013'.
  Set init value: \csr_bankarray_csrbank1_result1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1011$2012'.
  Set init value: \csr_bankarray_csrbank1_result0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1009$2011'.
  Set init value: \csr_bankarray_csrbank1_result0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1007$2010'.
  Set init value: \csr_bankarray_csrbank1_nnz0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1005$2009'.
  Set init value: \csr_bankarray_csrbank1_nnz0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1003$2008'.
  Set init value: \csr_bankarray_csrbank1_cycles_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1001$2007'.
  Set init value: \csr_bankarray_csrbank1_cycles_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:999$2006'.
  Set init value: \csr_bankarray_csrbank1_busy_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:997$2005'.
  Set init value: \csr_bankarray_csrbank1_busy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:995$2004'.
  Set init value: \csr_bankarray_csrbank1_bias0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:993$2003'.
  Set init value: \csr_bankarray_csrbank1_bias0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:991$2002'.
  Set init value: \csr_bankarray_csrbank1_b90_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:989$2001'.
  Set init value: \csr_bankarray_csrbank1_b90_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:987$2000'.
  Set init value: \csr_bankarray_csrbank1_b80_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:985$1999'.
  Set init value: \csr_bankarray_csrbank1_b80_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:983$1998'.
  Set init value: \csr_bankarray_csrbank1_b70_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:981$1997'.
  Set init value: \csr_bankarray_csrbank1_b70_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:979$1996'.
  Set init value: \csr_bankarray_csrbank1_b60_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:977$1995'.
  Set init value: \csr_bankarray_csrbank1_b60_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:975$1994'.
  Set init value: \csr_bankarray_csrbank1_b50_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:973$1993'.
  Set init value: \csr_bankarray_csrbank1_b50_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:971$1992'.
  Set init value: \csr_bankarray_csrbank1_b40_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:969$1991'.
  Set init value: \csr_bankarray_csrbank1_b40_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:967$1990'.
  Set init value: \csr_bankarray_csrbank1_b30_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:965$1989'.
  Set init value: \csr_bankarray_csrbank1_b30_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:963$1988'.
  Set init value: \csr_bankarray_csrbank1_b20_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:961$1987'.
  Set init value: \csr_bankarray_csrbank1_b20_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:959$1986'.
  Set init value: \csr_bankarray_csrbank1_b10_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:957$1985'.
  Set init value: \csr_bankarray_csrbank1_b10_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:955$1984'.
  Set init value: \csr_bankarray_csrbank1_b00_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:953$1983'.
  Set init value: \csr_bankarray_csrbank1_b00_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:951$1982'.
  Set init value: \csr_bankarray_csrbank1_a90_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:949$1981'.
  Set init value: \csr_bankarray_csrbank1_a90_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:947$1980'.
  Set init value: \csr_bankarray_csrbank1_a80_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:945$1979'.
  Set init value: \csr_bankarray_csrbank1_a80_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:943$1978'.
  Set init value: \csr_bankarray_csrbank1_a70_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:941$1977'.
  Set init value: \csr_bankarray_csrbank1_a70_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:939$1976'.
  Set init value: \csr_bankarray_csrbank1_a60_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:937$1975'.
  Set init value: \csr_bankarray_csrbank1_a60_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:935$1974'.
  Set init value: \csr_bankarray_csrbank1_a50_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:933$1973'.
  Set init value: \csr_bankarray_csrbank1_a50_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:931$1972'.
  Set init value: \csr_bankarray_csrbank1_a40_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:929$1971'.
  Set init value: \csr_bankarray_csrbank1_a40_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:927$1970'.
  Set init value: \csr_bankarray_csrbank1_a30_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:925$1969'.
  Set init value: \csr_bankarray_csrbank1_a30_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:923$1968'.
  Set init value: \csr_bankarray_csrbank1_a20_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:921$1967'.
  Set init value: \csr_bankarray_csrbank1_a20_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:919$1966'.
  Set init value: \csr_bankarray_csrbank1_a10_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:917$1965'.
  Set init value: \csr_bankarray_csrbank1_a10_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:915$1964'.
  Set init value: \csr_bankarray_csrbank1_a00_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:913$1963'.
  Set init value: \csr_bankarray_csrbank1_a00_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:910$1962'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:908$1961'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:906$1960'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:904$1959'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:902$1958'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:900$1957'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:884$1956'.
  Set init value: \crossbar_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:883$1955'.
  Set init value: \count = 25'1110010011100001110000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:879$1954'.
  Set init value: \chaser = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:874$1953'.
  Set init value: \busy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:873$1952'.
  Set init value: \basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:872$1951'.
  Set init value: \basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:859$1950'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:856$1949'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:849$1948'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:831$1944'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:826$1943'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:824$1942'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:816$1941'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:815$1940'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:810$1939'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:809$1938'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:808$1937'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:806$1936'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:802$1935'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:799$1934'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:792$1933'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:774$1931'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:769$1930'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:767$1929'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:759$1928'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:758$1927'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:753$1926'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:752$1925'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:751$1924'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:749$1923'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:748$1922'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:747$1921'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:745$1920'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:741$1919'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:740$1918'.
  Set init value: \basesoc_tx_mux_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:738$1917'.
  Set init value: \basesoc_tx_mux_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:737$1916'.
  Set init value: \basesoc_tx_mux_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:736$1915'.
  Set init value: \basesoc_tx_mux_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:735$1914'.
  Set init value: \basesoc_tx_mux_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:734$1913'.
  Set init value: \basesoc_tx_mux_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:733$1912'.
  Set init value: \basesoc_tx_mux_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:730$1911'.
  Set init value: \basesoc_tx_mux_endpoint1_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:722$1910'.
  Set init value: \basesoc_tx_mux_endpoint0_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:715$1909'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:714$1908'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:713$1907'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:712$1906'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:711$1905'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:710$1904'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:709$1903'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:708$1902'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:705$1901'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:704$1900'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:699$1899'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:698$1898'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:697$1897'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:696$1896'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:695$1895'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:692$1894'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:691$1893'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:690$1892'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:687$1891'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:686$1890'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:685$1889'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:684$1888'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:682$1887'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:681$1886'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:680$1885'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:679$1884'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:678$1883'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:677$1882'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:676$1881'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:675$1880'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:674$1879'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:673$1878'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:672$1877'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:670$1876'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:667$1873'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:665$1872'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:664$1871'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:662$1870'.
  Set init value: \basesoc_rx_demux_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:657$1869'.
  Set init value: \basesoc_rx_demux_endpoint1_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:655$1868'.
  Set init value: \basesoc_rx_demux_endpoint1_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:654$1867'.
  Set init value: \basesoc_rx_demux_endpoint1_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:653$1866'.
  Set init value: \basesoc_rx_demux_endpoint1_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:652$1865'.
  Set init value: \basesoc_rx_demux_endpoint0_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:650$1864'.
  Set init value: \basesoc_rx_demux_endpoint0_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:649$1863'.
  Set init value: \basesoc_rx_demux_endpoint0_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:648$1862'.
  Set init value: \basesoc_rx_demux_endpoint0_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:647$1861'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:646$1860'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:645$1859'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:644$1858'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:643$1857'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:642$1856'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:641$1855'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:640$1854'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:639$1853'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:638$1852'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:637$1851'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:636$1850'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:634$1849'.
  Set init value: \basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:621$1847'.
  Set init value: \basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:609$1845'.
  Set init value: \basesoc_picorv32_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:608$1844'.
  Set init value: \basesoc_picorv32_idbus_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:606$1843'.
  Set init value: \basesoc_picorv32_idbus_sel = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:587$1842'.
  Set init value: \basesoc_litespiphy_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:586$1841'.
  Set init value: \basesoc_litespiphy_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:585$1840'.
  Set init value: \basesoc_litespimmap_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:584$1839'.
  Set init value: \basesoc_litespimmap_next_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:583$1838'.
  Set init value: \basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:582$1837'.
  Set init value: \basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:569$1836'.
  Set init value: \basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:568$1835'.
  Set init value: \basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:567$1834'.
  Set init value: \basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:566$1833'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:565$1832'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:564$1831'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:563$1830'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:562$1829'.
  Set init value: \basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:561$1828'.
  Set init value: \basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:556$1823'.
  Set init value: \basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:555$1822'.
  Set init value: \basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:554$1821'.
  Set init value: \basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:553$1820'.
  Set init value: \basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:552$1819'.
  Set init value: \basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:551$1818'.
  Set init value: \basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:550$1817'.
  Set init value: \basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:549$1816'.
  Set init value: \basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:548$1815'.
  Set init value: \basesoc_interface1_we_next_value_ce3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:547$1814'.
  Set init value: \basesoc_interface1_we_next_value3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:546$1813'.
  Set init value: \basesoc_interface1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:545$1812'.
  Set init value: \basesoc_interface1_re_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:544$1811'.
  Set init value: \basesoc_interface1_re_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:543$1810'.
  Set init value: \basesoc_interface1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:542$1809'.
  Set init value: \basesoc_interface1_dat_w_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:541$1808'.
  Set init value: \basesoc_interface1_dat_w_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:540$1807'.
  Set init value: \basesoc_interface1_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:538$1806'.
  Set init value: \basesoc_interface1_adr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:537$1805'.
  Set init value: \basesoc_interface1_adr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:536$1804'.
  Set init value: \basesoc_interface1_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:530$1802'.
  Set init value: \basesoc_interface0_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:525$1801'.
  Set init value: \basesoc_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:524$1800'.
  Set init value: \basesoc_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:523$1799'.
  Set init value: \basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:522$1798'.
  Set init value: \basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:521$1797'.
  Set init value: \basesoc_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:520$1796'.
  Set init value: \basesoc_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:514$1795'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:513$1794'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:501$1792'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:476$1790'.
  Set init value: \b9_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:475$1789'.
  Set init value: \b9_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:474$1788'.
  Set init value: \b8_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:473$1787'.
  Set init value: \b8_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:472$1786'.
  Set init value: \b7_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:471$1785'.
  Set init value: \b7_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:470$1784'.
  Set init value: \b6_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:469$1783'.
  Set init value: \b6_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:468$1782'.
  Set init value: \b5_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:467$1781'.
  Set init value: \b5_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:466$1780'.
  Set init value: \b4_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:465$1779'.
  Set init value: \b4_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:464$1778'.
  Set init value: \b3_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:463$1777'.
  Set init value: \b3_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:462$1776'.
  Set init value: \b2_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:461$1775'.
  Set init value: \b2_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:460$1774'.
  Set init value: \b1_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:459$1773'.
  Set init value: \b1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:458$1772'.
  Set init value: \b0_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:457$1771'.
  Set init value: \b0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:456$1770'.
  Set init value: \adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:445$1769'.
  Set init value: \a9_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:444$1768'.
  Set init value: \a9_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:443$1767'.
  Set init value: \a8_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:442$1766'.
  Set init value: \a8_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:441$1765'.
  Set init value: \a7_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:440$1764'.
  Set init value: \a7_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:439$1763'.
  Set init value: \a6_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:438$1762'.
  Set init value: \a6_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:437$1761'.
  Set init value: \a5_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:436$1760'.
  Set init value: \a5_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:435$1759'.
  Set init value: \a4_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:434$1758'.
  Set init value: \a4_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:433$1757'.
  Set init value: \a3_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:432$1756'.
  Set init value: \a3_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:431$1755'.
  Set init value: \a2_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:430$1754'.
  Set init value: \a2_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:429$1753'.
  Set init value: \a1_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:428$1752'.
  Set init value: \a1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:427$1751'.
  Set init value: \a0_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:426$1750'.
  Set init value: \a0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:425$1749'.
  Set init value: \_c_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:424$1748'.
  Set init value: \_c_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2379$2535'.
  Set init value: \write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2378$2534'.
  Set init value: \word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2377$2533'.
  Set init value: \word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2376$2532'.
  Set init value: \wishbone_bridge_wdata_valid = 1'0

5.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
Found async reset \rst_ni in `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:78$3240'.

5.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~766 debug messages>

5.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3371'.
     1/3: $0\pcpi_ready[0:0]
     2/3: $0\pcpi_wr[0:0]
     3/3: $0\pcpi_rd[31:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3366'.
     1/7: $0\mul_finish[0:0]
     2/7: $0\mul_waiting[0:0]
     3/7: $0\mul_counter[6:0]
     4/7: $0\rdx[63:0]
     5/7: $0\rd[63:0]
     6/7: $0\rs2[63:0]
     7/7: $0\rs1[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3328'.
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3322'.
     1/4: $0\instr_mulhu[0:0]
     2/4: $0\instr_mulhsu[0:0]
     3/4: $0\instr_mulh[0:0]
     4/4: $0\instr_mul[0:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
     1/9: $0\pcpi_rd[31:0]
     2/9: $0\pcpi_wr[0:0]
     3/9: $0\pcpi_ready[0:0]
     4/9: $0\outsign[0:0]
     5/9: $0\running[0:0]
     6/9: $0\quotient_msk[31:0]
     7/9: $0\quotient[31:0]
     8/9: $0\divisor[62:0]
     9/9: $0\dividend[31:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3275'.
     1/4: $0\instr_remu[0:0]
     2/4: $0\instr_rem[0:0]
     3/4: $0\instr_divu[0:0]
     4/4: $0\instr_div[0:0]
Creating decoders for process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
     1/18: $3$mem2reg_rd$\b$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3238_DATA[31:0]$3261
     2/18: $3$mem2reg_rd$\a$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3237_DATA[31:0]$3260
     3/18: $2$mem2reg_rd$\b$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3238_DATA[31:0]$3257
     4/18: $2$mem2reg_rd$\b$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3238_ADDR[3:0]$3256
     5/18: $2$mem2reg_rd$\a$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3237_DATA[31:0]$3255
     6/18: $2$mem2reg_rd$\a$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3237_ADDR[3:0]$3254
     7/18: $1$mem2reg_rd$\b$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3238_DATA[31:0]$3253
     8/18: $1$mem2reg_rd$\b$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3238_ADDR[3:0]$3252
     9/18: $1$mem2reg_rd$\a$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3237_DATA[31:0]$3251
    10/18: $1$mem2reg_rd$\a$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3237_ADDR[3:0]$3250
    11/18: $0\cycle_cnt_reg[31:0]
    12/18: $0\cycle_cnt[31:0]
    13/18: $0\idx[3:0]
    14/18: $0\result_reg[63:0]
    15/18: $0\acc[63:0]
    16/18: $0\state[1:0]
    17/18: $0\result_valid_o[0:0]
    18/18: $0\busy_o[0:0]
Creating decoders for process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:78$3240'.
     1/1: $0\start_d[0:0]
Creating decoders for process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
     1/86: $23\next_irq_pending[2:2]
     2/86: $22\next_irq_pending[2:2]
     3/86: $21\next_irq_pending[2:2]
     4/86: $20\next_irq_pending[2:2]
     5/86: $19\next_irq_pending[2:2]
     6/86: $18\next_irq_pending[2:2]
     7/86: $17\next_irq_pending[2:2]
     8/86: $16\next_irq_pending[0:0]
     9/86: $15\next_irq_pending[0:0]
    10/86: $14\next_irq_pending[31:0] [0]
    11/86: $14\next_irq_pending[31:0] [31:1]
    12/86: $2\next_irq_pending[31:0] [31:2]
    13/86: $3\set_mem_do_rdata[0:0]
    14/86: $2\next_irq_pending[31:0] [1]
    15/86: $3\set_mem_do_wdata[0:0]
    16/86: $2\next_irq_pending[31:0] [0]
    17/86: $4\set_mem_do_rinst[0:0]
    18/86: $3\set_mem_do_rinst[0:0]
    19/86: $4\set_mem_do_wdata[0:0]
    20/86: $12\next_irq_pending[1:1]
    21/86: $11\next_irq_pending[1:1]
    22/86: $10\next_irq_pending[1:1]
    23/86: $4\set_mem_do_rdata[0:0]
    24/86: $8\next_irq_pending[1:1]
    25/86: $7\next_irq_pending[1:1]
    26/86: $6\next_irq_pending[1:1]
    27/86: $5\next_irq_pending[1:1]
    28/86: $4\next_irq_pending[1:1]
    29/86: $13\next_irq_pending[1:1]
    30/86: $5\set_mem_do_rinst[0:0]
    31/86: $9\next_irq_pending[1:1]
    32/86: $3\next_irq_pending[31:0]
    33/86: $3\current_pc[31:0]
    34/86: $2\current_pc[31:0]
    35/86: $2\set_mem_do_wdata[0:0]
    36/86: $2\set_mem_do_rdata[0:0]
    37/86: $2\set_mem_do_rinst[0:0]
    38/86: $1\next_irq_pending[31:0]
    39/86: $1\current_pc[31:0]
    40/86: $1\set_mem_do_wdata[0:0]
    41/86: $1\set_mem_do_rdata[0:0]
    42/86: $1\set_mem_do_rinst[0:0]
    43/86: $0\trace_data[35:0]
    44/86: $0\count_cycle[63:0]
    45/86: $0\pcpi_timeout[0:0]
    46/86: $0\trace_valid[0:0]
    47/86: $0\do_waitirq[0:0]
    48/86: $0\decoder_pseudo_trigger[0:0]
    49/86: $0\decoder_trigger[0:0]
    50/86: $0\alu_wait_2[0:0]
    51/86: $0\alu_wait[0:0]
    52/86: $0\reg_out[31:0]
    53/86: $0\reg_sh[4:0]
    54/86: $0\trap[0:0]
    55/86: $0\pcpi_timeout_counter[3:0]
    56/86: $0\latched_rd[5:0]
    57/86: $0\latched_is_lb[0:0]
    58/86: $0\latched_is_lh[0:0]
    59/86: $0\latched_is_lu[0:0]
    60/86: $0\latched_trace[0:0]
    61/86: $0\latched_compr[0:0]
    62/86: $0\latched_branch[0:0]
    63/86: $0\latched_stalu[0:0]
    64/86: $0\latched_store[0:0]
    65/86: $0\irq_state[1:0]
    66/86: $0\cpu_state[7:0]
    67/86: $0\dbg_rs2val_valid[0:0]
    68/86: $0\dbg_rs1val_valid[0:0]
    69/86: $0\dbg_rs2val[31:0]
    70/86: $0\dbg_rs1val[31:0]
    71/86: $0\mem_do_wdata[0:0]
    72/86: $0\mem_do_rdata[0:0]
    73/86: $0\mem_do_rinst[0:0]
    74/86: $0\mem_do_prefetch[0:0]
    75/86: $0\mem_wordsize[1:0]
    76/86: $0\timer[31:0]
    77/86: $0\irq_mask[31:0]
    78/86: $0\irq_active[0:0]
    79/86: $0\irq_delay[0:0]
    80/86: $0\reg_op2[31:0]
    81/86: $0\reg_op1[31:0]
    82/86: $0\reg_next_pc[31:0]
    83/86: $0\reg_pc[31:0]
    84/86: $0\count_instr[63:0]
    85/86: $0\pcpi_valid[0:0]
    86/86: $0\eoi[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$3028'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$3019'.
     1/3: $1$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3027
     2/3: $1$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_DATA[31:0]$3026
     3/3: $1$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_ADDR[5:0]$3025
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$3007'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$3002'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$3001'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2979'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2967'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
     1/77: $0\decoded_rs1[5:0] [5]
     2/77: $0\decoded_imm_j[31:0] [10]
     3/77: $0\decoded_imm_j[31:0] [7]
     4/77: $0\decoded_imm_j[31:0] [6]
     5/77: $0\decoded_imm_j[31:0] [3:1]
     6/77: $0\decoded_imm_j[31:0] [5]
     7/77: $0\decoded_imm_j[31:0] [9:8]
     8/77: $0\decoded_imm_j[31:0] [31:20]
     9/77: $0\decoded_imm_j[31:0] [4]
    10/77: $0\decoded_imm_j[31:0] [11]
    11/77: $0\decoded_imm_j[31:0] [0]
    12/77: $0\decoded_rs1[5:0] [4:0]
    13/77: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/77: $0\is_alu_reg_reg[0:0]
    15/77: $0\is_alu_reg_imm[0:0]
    16/77: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/77: $0\is_sll_srl_sra[0:0]
    18/77: $0\is_sb_sh_sw[0:0]
    19/77: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/77: $0\is_slli_srli_srai[0:0]
    21/77: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/77: $0\compressed_instr[0:0]
    23/77: $0\is_compare[0:0]
    24/77: $0\decoded_imm[31:0]
    25/77: $0\decoded_rs2[4:0]
    26/77: $0\decoded_imm_j[31:0] [19:12]
    27/77: $0\decoded_rd[5:0]
    28/77: $0\instr_timer[0:0]
    29/77: $0\instr_waitirq[0:0]
    30/77: $0\instr_maskirq[0:0]
    31/77: $0\instr_retirq[0:0]
    32/77: $0\instr_setq[0:0]
    33/77: $0\instr_getq[0:0]
    34/77: $0\instr_fence[0:0]
    35/77: $0\instr_ecall_ebreak[0:0]
    36/77: $0\instr_rdinstrh[0:0]
    37/77: $0\instr_rdinstr[0:0]
    38/77: $0\instr_rdcycleh[0:0]
    39/77: $0\instr_rdcycle[0:0]
    40/77: $0\instr_and[0:0]
    41/77: $0\instr_or[0:0]
    42/77: $0\instr_sra[0:0]
    43/77: $0\instr_srl[0:0]
    44/77: $0\instr_xor[0:0]
    45/77: $0\instr_sltu[0:0]
    46/77: $0\instr_slt[0:0]
    47/77: $0\instr_sll[0:0]
    48/77: $0\instr_sub[0:0]
    49/77: $0\instr_add[0:0]
    50/77: $0\instr_srai[0:0]
    51/77: $0\instr_srli[0:0]
    52/77: $0\instr_slli[0:0]
    53/77: $0\instr_andi[0:0]
    54/77: $0\instr_ori[0:0]
    55/77: $0\instr_xori[0:0]
    56/77: $0\instr_sltiu[0:0]
    57/77: $0\instr_slti[0:0]
    58/77: $0\instr_addi[0:0]
    59/77: $0\instr_sw[0:0]
    60/77: $0\instr_sh[0:0]
    61/77: $0\instr_sb[0:0]
    62/77: $0\instr_lhu[0:0]
    63/77: $0\instr_lbu[0:0]
    64/77: $0\instr_lw[0:0]
    65/77: $0\instr_lh[0:0]
    66/77: $0\instr_lb[0:0]
    67/77: $0\instr_bgeu[0:0]
    68/77: $0\instr_bltu[0:0]
    69/77: $0\instr_bge[0:0]
    70/77: $0\instr_blt[0:0]
    71/77: $0\instr_bne[0:0]
    72/77: $0\instr_beq[0:0]
    73/77: $0\instr_jalr[0:0]
    74/77: $0\instr_jal[0:0]
    75/77: $0\instr_auipc[0:0]
    76/77: $0\instr_lui[0:0]
    77/77: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2702'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2697'.
     1/48: $48\new_ascii_instr[63:0]
     2/48: $47\new_ascii_instr[63:0]
     3/48: $46\new_ascii_instr[63:0]
     4/48: $45\new_ascii_instr[63:0]
     5/48: $44\new_ascii_instr[63:0]
     6/48: $43\new_ascii_instr[63:0]
     7/48: $42\new_ascii_instr[63:0]
     8/48: $41\new_ascii_instr[63:0]
     9/48: $40\new_ascii_instr[63:0]
    10/48: $39\new_ascii_instr[63:0]
    11/48: $38\new_ascii_instr[63:0]
    12/48: $37\new_ascii_instr[63:0]
    13/48: $36\new_ascii_instr[63:0]
    14/48: $35\new_ascii_instr[63:0]
    15/48: $34\new_ascii_instr[63:0]
    16/48: $33\new_ascii_instr[63:0]
    17/48: $32\new_ascii_instr[63:0]
    18/48: $31\new_ascii_instr[63:0]
    19/48: $30\new_ascii_instr[63:0]
    20/48: $29\new_ascii_instr[63:0]
    21/48: $28\new_ascii_instr[63:0]
    22/48: $27\new_ascii_instr[63:0]
    23/48: $26\new_ascii_instr[63:0]
    24/48: $25\new_ascii_instr[63:0]
    25/48: $24\new_ascii_instr[63:0]
    26/48: $23\new_ascii_instr[63:0]
    27/48: $22\new_ascii_instr[63:0]
    28/48: $21\new_ascii_instr[63:0]
    29/48: $20\new_ascii_instr[63:0]
    30/48: $19\new_ascii_instr[63:0]
    31/48: $18\new_ascii_instr[63:0]
    32/48: $17\new_ascii_instr[63:0]
    33/48: $16\new_ascii_instr[63:0]
    34/48: $15\new_ascii_instr[63:0]
    35/48: $14\new_ascii_instr[63:0]
    36/48: $13\new_ascii_instr[63:0]
    37/48: $12\new_ascii_instr[63:0]
    38/48: $11\new_ascii_instr[63:0]
    39/48: $10\new_ascii_instr[63:0]
    40/48: $9\new_ascii_instr[63:0]
    41/48: $8\new_ascii_instr[63:0]
    42/48: $7\new_ascii_instr[63:0]
    43/48: $6\new_ascii_instr[63:0]
    44/48: $5\new_ascii_instr[63:0]
    45/48: $4\new_ascii_instr[63:0]
    46/48: $3\new_ascii_instr[63:0]
    47/48: $2\new_ascii_instr[63:0]
    48/48: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_valid[0:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_addr[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3225'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2635'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2632'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2627'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2553'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2372$2531'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2371$2530'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2350$2529'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2345$2528'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2342$2527'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2327$2526'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2319$2525'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2316$2524'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2315$2523'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2314$2522'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2313$2521'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2306$2520'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2305$2519'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2303$2518'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2302$2517'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2301$2516'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2300$2515'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2299$2514'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2295$2513'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2294$2512'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2293$2511'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2292$2510'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2291$2509'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2290$2508'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2289$2507'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2288$2506'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2287$2505'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2283$2504'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2281$2503'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2276$2502'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2274$2501'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2267$2500'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2266$2499'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2265$2498'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2264$2497'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2263$2496'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2262$2495'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2261$2494'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2256$2493'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2255$2492'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2254$2491'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2252$2490'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2251$2489'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2249$2488'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2248$2487'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2247$2486'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2246$2485'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2245$2484'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2244$2483'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2243$2482'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2242$2481'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2241$2480'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2240$2479'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2239$2478'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2238$2477'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2236$2476'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2233$2475'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2232$2474'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2230$2473'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2223$2472'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2221$2471'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2217$2470'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2216$2469'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2215$2468'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2214$2467'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2213$2466'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2212$2465'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2209$2464'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2206$2463'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2205$2462'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2204$2461'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2203$2460'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2201$2459'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2195$2458'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2190$2457'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2188$2456'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2186$2455'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2184$2454'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2172$2453'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2171$2452'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2170$2451'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2169$2450'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2168$2449'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2167$2448'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2166$2447'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2164$2446'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2163$2445'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2160$2444'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2159$2443'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2157$2442'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2156$2441'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2152$2440'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2150$2439'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2149$2438'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2147$2437'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2145$2436'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2144$2435'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2143$2434'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2142$2433'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2141$2432'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2140$2431'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2134$2430'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2132$2429'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2123$2428'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2121$2427'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2120$2426'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2118$2425'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2114$2424'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2112$2423'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2111$2422'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2109$2421'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2107$2420'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2105$2419'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2104$2418'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2101$2417'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2100$2416'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2099$2415'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2098$2414'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2097$2413'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2095$2412'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2093$2411'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2092$2410'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2091$2409'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2090$2408'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2089$2407'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2088$2406'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2087$2405'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2086$2404'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2085$2403'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2084$2402'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2053$2401'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2052$2400'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2051$2399'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2050$2398'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2049$2397'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2048$2396'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2047$2395'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2046$2394'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2045$2393'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2044$2392'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2043$2391'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2042$2390'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2041$2389'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2040$2388'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2039$2387'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2038$2386'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2037$2385'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2036$2384'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2035$2383'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2033$2382'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2031$2381'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2028$2380'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2026$2379'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2024$2378'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2022$2377'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2021$2376'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2020$2375'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2019$2374'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2007$2373'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2005$2372'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2003$2371'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2002$2370'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2000$2369'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1998$2368'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1995$2367'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1994$2366'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1993$2365'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1992$2364'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1991$2363'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1990$2362'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1988$2361'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1987$2360'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1986$2359'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1985$2358'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1984$2357'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1983$2356'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1982$2355'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1981$2354'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1980$2353'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1979$2352'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1977$2351'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1976$2350'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1974$2349'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1973$2348'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1971$2347'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1969$2346'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1968$2345'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1967$2344'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1963$2343'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1959$2342'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1958$2341'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1957$2340'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1956$2339'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1955$2338'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1953$2337'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1951$2336'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1950$2335'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1949$2334'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1945$2333'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1937$2332'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1935$2331'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1934$2330'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1932$2329'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1931$2328'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1929$2327'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1928$2326'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1899$2325'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1898$2324'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1897$2323'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1896$2322'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1894$2321'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1893$2320'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1892$2319'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1890$2318'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1887$2317'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1884$2316'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1882$2315'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1879$2314'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1878$2313'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1876$2312'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1875$2311'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1874$2310'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1873$2309'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1866$2308'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1856$2307'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1855$2306'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1854$2305'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1853$2304'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1852$2303'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1851$2302'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1850$2301'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1849$2300'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1848$2299'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1846$2298'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1845$2297'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1841$2296'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1839$2295'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1838$2294'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1836$2293'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1835$2292'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1833$2291'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1832$2290'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1803$2289'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1802$2288'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1801$2287'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1800$2286'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1798$2285'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1797$2284'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1796$2283'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1794$2282'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1791$2281'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1788$2280'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1786$2279'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1783$2278'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1782$2277'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1780$2276'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1779$2275'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1778$2274'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1777$2273'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1770$2272'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1760$2271'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1759$2270'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1758$2269'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1757$2268'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1756$2267'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1755$2266'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1754$2265'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1753$2264'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1752$2263'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1750$2262'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1749$2261'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1745$2260'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1743$2259'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1742$2258'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1740$2257'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1739$2256'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1737$2255'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1736$2254'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1707$2253'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1706$2252'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1705$2251'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1704$2250'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1702$2249'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1701$2248'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1700$2247'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1698$2246'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1695$2245'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1692$2244'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1690$2243'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1687$2242'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1686$2241'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1684$2240'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1683$2239'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1682$2238'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1681$2237'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1674$2236'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1664$2235'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1663$2234'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1662$2233'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1661$2232'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1660$2231'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1659$2230'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1658$2229'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1657$2228'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1656$2227'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1654$2226'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1653$2225'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1649$2224'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1647$2223'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1646$2222'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1644$2221'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1643$2220'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1641$2219'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1640$2218'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1611$2217'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1610$2216'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1609$2215'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1608$2214'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1606$2213'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1605$2212'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1604$2211'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1602$2210'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1599$2209'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1596$2208'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1594$2207'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1591$2206'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1590$2205'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1588$2204'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1587$2203'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1586$2202'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1585$2201'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1578$2200'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1568$2199'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1567$2198'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1566$2197'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1565$2196'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1564$2195'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1563$2194'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1562$2193'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1561$2192'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1560$2191'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1558$2190'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1557$2189'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1556$2188'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1555$2187'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1554$2186'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1553$2185'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1550$2184'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1549$2183'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1548$2182'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1547$2181'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1546$2180'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1545$2179'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1544$2178'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1543$2177'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1542$2176'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1541$2175'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1540$2174'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1539$2173'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1538$2172'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1537$2171'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1536$2170'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1535$2169'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1534$2168'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1533$2167'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1532$2166'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1531$2165'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1530$2164'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1529$2163'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1528$2162'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1527$2161'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1526$2160'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1525$2159'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1524$2158'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1523$2157'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1522$2156'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1521$2155'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1520$2154'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1519$2153'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1518$2152'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1514$2151'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1512$2150'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1511$2149'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1510$2148'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1509$2147'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1499$2146'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1498$2145'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1444$2144'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1442$2143'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1441$2142'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1440$2141'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1438$2140'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1437$2139'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1436$2138'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1435$2137'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1433$2136'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1431$2135'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1430$2134'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1429$2133'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1428$2132'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1427$2131'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1426$2130'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1424$2129'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1420$2128'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1419$2127'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1418$2126'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1416$2125'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1415$2124'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1414$2123'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1413$2122'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1412$2121'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1408$2120'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1406$2119'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1402$2118'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1401$2117'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1400$2116'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1399$2115'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1398$2114'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1397$2113'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1396$2112'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1395$2111'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1378$2110'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1377$2109'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1376$2108'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1374$2107'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1373$2106'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1372$2105'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1371$2104'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1370$2103'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1369$2102'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1359$2101'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1358$2100'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1344$2099'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1342$2098'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1329$2097'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1327$2096'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1326$2095'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1325$2094'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1319$2093'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1318$2092'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1315$2091'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1314$2090'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1311$2089'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1214$2088'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1213$2087'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1210$2086'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1209$2085'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1207$2084'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1200$2083'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1189$2082'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1188$2081'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1182$2080'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1173$2079'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1171$2078'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1166$2077'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1161$2076'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1156$2075'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1151$2074'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1146$2073'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1141$2072'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1136$2071'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1133$2070'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1131$2069'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1129$2068'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1127$2067'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1124$2066'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1122$2065'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1120$2064'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1118$2063'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1116$2062'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1114$2061'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1112$2060'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1110$2059'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1108$2058'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1106$2057'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1104$2056'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1102$2055'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1100$2054'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1098$2053'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1095$2052'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1093$2051'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1091$2050'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1089$2049'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1087$2048'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1085$2047'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1083$2046'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1081$2045'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1079$2044'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1077$2043'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1075$2042'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1073$2041'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1070$2040'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1068$2039'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1066$2038'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1064$2037'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1062$2036'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1060$2035'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1058$2034'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1056$2033'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1054$2032'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1052$2031'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1049$2030'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1047$2029'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1045$2028'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1043$2027'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1041$2026'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1039$2025'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1037$2024'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1035$2023'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1033$2022'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1031$2021'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1029$2020'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1027$2019'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1024$2018'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1022$2017'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1020$2016'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1018$2015'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1015$2014'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1013$2013'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1011$2012'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1009$2011'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1007$2010'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1005$2009'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1003$2008'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1001$2007'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:999$2006'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:997$2005'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:995$2004'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:993$2003'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:991$2002'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:989$2001'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:987$2000'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:985$1999'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:983$1998'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:981$1997'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:979$1996'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:977$1995'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:975$1994'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:973$1993'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:971$1992'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:969$1991'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:967$1990'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:965$1989'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:963$1988'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:961$1987'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:959$1986'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:957$1985'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:955$1984'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:953$1983'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:951$1982'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:949$1981'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:947$1980'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:945$1979'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:943$1978'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:941$1977'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:939$1976'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:937$1975'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:935$1974'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:933$1973'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:931$1972'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:929$1971'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:927$1970'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:925$1969'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:923$1968'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:921$1967'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:919$1966'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:917$1965'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:915$1964'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:913$1963'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:910$1962'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:908$1961'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:906$1960'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:904$1959'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:902$1958'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:900$1957'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:884$1956'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:883$1955'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:879$1954'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:874$1953'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:873$1952'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:872$1951'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:859$1950'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:856$1949'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:849$1948'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:834$1947'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:833$1946'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:832$1945'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:831$1944'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:826$1943'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:824$1942'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:816$1941'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:815$1940'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:810$1939'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:809$1938'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:808$1937'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:806$1936'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:802$1935'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:799$1934'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:792$1933'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:775$1932'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:774$1931'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:769$1930'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:767$1929'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:759$1928'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:758$1927'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:753$1926'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:752$1925'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:751$1924'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:749$1923'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:748$1922'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:747$1921'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:745$1920'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:741$1919'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:740$1918'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:738$1917'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:737$1916'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:736$1915'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:735$1914'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:734$1913'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:733$1912'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:730$1911'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:722$1910'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:715$1909'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:714$1908'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:713$1907'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:712$1906'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:711$1905'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:710$1904'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:709$1903'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:708$1902'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:705$1901'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:704$1900'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:699$1899'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:698$1898'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:697$1897'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:696$1896'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:695$1895'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:692$1894'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:691$1893'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:690$1892'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:687$1891'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:686$1890'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:685$1889'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:684$1888'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:682$1887'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:681$1886'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:680$1885'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:679$1884'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:678$1883'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:677$1882'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:676$1881'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:675$1880'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:674$1879'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:673$1878'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:672$1877'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:670$1876'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:669$1875'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:668$1874'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:667$1873'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:665$1872'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:664$1871'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:662$1870'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:657$1869'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:655$1868'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:654$1867'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:653$1866'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:652$1865'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:650$1864'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:649$1863'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:648$1862'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:647$1861'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:646$1860'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:645$1859'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:644$1858'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:643$1857'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:642$1856'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:641$1855'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:640$1854'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:639$1853'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:638$1852'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:637$1851'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:636$1850'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:634$1849'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:628$1848'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:621$1847'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:620$1846'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:609$1845'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:608$1844'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:606$1843'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:587$1842'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:586$1841'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:585$1840'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:584$1839'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:583$1838'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:582$1837'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:569$1836'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:568$1835'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:567$1834'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:566$1833'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:565$1832'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:564$1831'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:563$1830'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:562$1829'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:561$1828'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:560$1827'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:559$1826'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:558$1825'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:557$1824'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:556$1823'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:555$1822'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:554$1821'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:553$1820'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:552$1819'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:551$1818'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:550$1817'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:549$1816'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:548$1815'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:547$1814'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:546$1813'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:545$1812'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:544$1811'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:543$1810'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:542$1809'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:541$1808'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:540$1807'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:538$1806'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:537$1805'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:536$1804'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:532$1803'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:530$1802'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:525$1801'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:524$1800'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:523$1799'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:522$1798'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:521$1797'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:520$1796'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:514$1795'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:513$1794'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:508$1793'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:501$1792'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:499$1791'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:476$1790'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:475$1789'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:474$1788'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:473$1787'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:472$1786'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:471$1785'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:470$1784'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:469$1783'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:468$1782'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:467$1781'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:466$1780'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:465$1779'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:464$1778'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:463$1777'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:462$1776'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:461$1775'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:460$1774'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:459$1773'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:458$1772'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:457$1771'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:456$1770'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:445$1769'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:444$1768'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:443$1767'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:442$1766'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:441$1765'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:440$1764'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:439$1763'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:438$1762'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:437$1761'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:436$1760'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:435$1759'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:434$1758'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:433$1757'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:432$1756'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:431$1755'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:430$1754'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:429$1753'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:428$1752'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:427$1751'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:426$1750'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:425$1749'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:424$1748'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8061$1702'.
     1/3: $1$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN[7:0]$1708
     2/3: $1$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_DATA[7:0]$1707
     3/3: $1$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_ADDR[8:0]$1706
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8047$1694'.
     1/3: $1$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN[7:0]$1700
     2/3: $1$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_DATA[7:0]$1699
     3/3: $1$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_ADDR[8:0]$1698
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8033$1686'.
     1/3: $1$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN[7:0]$1692
     2/3: $1$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_DATA[7:0]$1691
     3/3: $1$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_ADDR[8:0]$1690
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8019$1678'.
     1/3: $1$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN[7:0]$1684
     2/3: $1$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_DATA[7:0]$1683
     3/3: $1$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_ADDR[8:0]$1682
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8005$1670'.
     1/3: $1$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN[7:0]$1676
     2/3: $1$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_DATA[7:0]$1675
     3/3: $1$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_ADDR[8:0]$1674
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7991$1662'.
     1/3: $1$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN[7:0]$1668
     2/3: $1$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_DATA[7:0]$1667
     3/3: $1$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_ADDR[8:0]$1666
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7977$1654'.
     1/3: $1$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN[7:0]$1660
     2/3: $1$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_DATA[7:0]$1659
     3/3: $1$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_ADDR[8:0]$1658
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7963$1646'.
     1/3: $1$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN[7:0]$1652
     2/3: $1$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_DATA[7:0]$1651
     3/3: $1$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_ADDR[8:0]$1650
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7949$1638'.
     1/3: $1$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN[7:0]$1644
     2/3: $1$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_DATA[7:0]$1643
     3/3: $1$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_ADDR[8:0]$1642
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7935$1630'.
     1/3: $1$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN[7:0]$1636
     2/3: $1$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_DATA[7:0]$1635
     3/3: $1$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_ADDR[8:0]$1634
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7921$1622'.
     1/3: $1$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN[7:0]$1628
     2/3: $1$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_DATA[7:0]$1627
     3/3: $1$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_ADDR[8:0]$1626
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7907$1614'.
     1/3: $1$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN[7:0]$1620
     2/3: $1$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_DATA[7:0]$1619
     3/3: $1$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_ADDR[8:0]$1618
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7893$1606'.
     1/3: $1$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN[7:0]$1612
     2/3: $1$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_DATA[7:0]$1611
     3/3: $1$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_ADDR[8:0]$1610
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7879$1598'.
     1/3: $1$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN[7:0]$1604
     2/3: $1$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_DATA[7:0]$1603
     3/3: $1$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_ADDR[8:0]$1602
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7865$1590'.
     1/3: $1$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN[7:0]$1596
     2/3: $1$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_DATA[7:0]$1595
     3/3: $1$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_ADDR[8:0]$1594
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7851$1582'.
     1/3: $1$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN[7:0]$1588
     2/3: $1$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_DATA[7:0]$1587
     3/3: $1$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_ADDR[8:0]$1586
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7744$1572'.
     1/3: $1$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1578
     2/3: $1$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_DATA[21:0]$1577
     3/3: $1$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_ADDR[8:0]$1576
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2379$2535'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7727$1562'.
     1/3: $1$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1568
     2/3: $1$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_DATA[21:0]$1567
     3/3: $1$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_ADDR[2:0]$1566
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2378$2534'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7709$1552'.
     1/3: $1$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1558
     2/3: $1$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_DATA[21:0]$1557
     3/3: $1$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_ADDR[2:0]$1556
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2377$2533'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7691$1542'.
     1/3: $1$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1548
     2/3: $1$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_DATA[21:0]$1547
     3/3: $1$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_ADDR[2:0]$1546
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2376$2532'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7673$1532'.
     1/3: $1$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1538
     2/3: $1$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_DATA[21:0]$1537
     3/3: $1$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_ADDR[2:0]$1536
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7612$1529'.
     1/1: $0\storage_2_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7607$1521'.
     1/3: $1$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1527
     2/3: $1$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_DATA[9:0]$1526
     3/3: $1$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_ADDR[3:0]$1525
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7591$1519'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7586$1511'.
     1/3: $1$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1517
     2/3: $1$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_DATA[9:0]$1516
     3/3: $1$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_ADDR[3:0]$1515
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7572$1509'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
     1/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1507
     2/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_DATA[31:0]$1506
     3/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_ADDR[10:0]$1505
     4/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1504
     5/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_DATA[31:0]$1503
     6/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_ADDR[10:0]$1502
     7/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1501
     8/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_DATA[31:0]$1500
     9/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_ADDR[10:0]$1499
    10/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1498
    11/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_DATA[31:0]$1497
    12/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_ADDR[10:0]$1496
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7538$1481'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
     1/297: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/297: $0\basesoc_rx_phase[31:0]
     3/297: $0\basesoc_tx_phase[31:0]
     4/297: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/297: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/297: $0\basesoc_rx_tick[0:0]
     7/297: $0\spiflash_phy_cnt[7:0]
     8/297: $0\basesoc_timer_value[31:0]
     9/297: $0\basesoc_uart_rxfull_re[0:0]
    10/297: $0\basesoc_uart_txempty_re[0:0]
    11/297: $0\basesoc_uart_enable_re[0:0]
    12/297: $0\basesoc_uart_pending_re[0:0]
    13/297: $0\basesoc_uart_status_re[0:0]
    14/297: $0\basesoc_uart_rxempty_re[0:0]
    15/297: $0\basesoc_uart_txfull_re[0:0]
    16/297: $0\csr_bankarray_interface6_bank_bus_dat_r[31:0]
    17/297: $0\basesoc_timer_enable_re[0:0]
    18/297: $0\basesoc_timer_pending_re[0:0]
    19/297: $0\basesoc_timer_status_re[0:0]
    20/297: $0\basesoc_timer_value_re[0:0]
    21/297: $0\basesoc_timer_update_value_re[0:0]
    22/297: $0\basesoc_timer_en_re[0:0]
    23/297: $0\basesoc_timer_reload_re[0:0]
    24/297: $0\basesoc_timer_load_re[0:0]
    25/297: $0\csr_bankarray_interface5_bank_bus_dat_r[31:0]
    26/297: $0\master_status_re[0:0]
    27/297: $0\master_phyconfig_re[0:0]
    28/297: $0\master_cs_re[0:0]
    29/297: $0\mmap_re[0:0]
    30/297: $0\spiflash_phy_re[0:0]
    31/297: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    32/297: $0\sdram_rddata_re[0:0]
    33/297: $0\sdram_wrdata_re[0:0]
    34/297: $0\sdram_baddress_re[0:0]
    35/297: $0\sdram_address_re[0:0]
    36/297: $0\sdram_command_re[0:0]
    37/297: $0\sdram_re[0:0]
    38/297: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    39/297: $0\re[0:0]
    40/297: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    41/297: $0\csr_bankarray_sel_r[0:0]
    42/297: $0\cycles_re[0:0]
    43/297: $0\busy_re[0:0]
    44/297: $0\result_re[0:0]
    45/297: $0\nnz_re[0:0]
    46/297: $0\_c_re[0:0]
    47/297: $0\b9_re[0:0]
    48/297: $0\b8_re[0:0]
    49/297: $0\b7_re[0:0]
    50/297: $0\b6_re[0:0]
    51/297: $0\b5_re[0:0]
    52/297: $0\b4_re[0:0]
    53/297: $0\b3_re[0:0]
    54/297: $0\b2_re[0:0]
    55/297: $0\b1_re[0:0]
    56/297: $0\b0_re[0:0]
    57/297: $0\a9_re[0:0]
    58/297: $0\a8_re[0:0]
    59/297: $0\a7_re[0:0]
    60/297: $0\a6_re[0:0]
    61/297: $0\a5_re[0:0]
    62/297: $0\a4_re[0:0]
    63/297: $0\a3_re[0:0]
    64/297: $0\a2_re[0:0]
    65/297: $0\a1_re[0:0]
    66/297: $0\a0_re[0:0]
    67/297: $0\start_re[0:0]
    68/297: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    69/297: $0\basesoc_bus_errors_re[0:0]
    70/297: $0\basesoc_scratch_re[0:0]
    71/297: $0\basesoc_reset_re[0:0]
    72/297: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    73/297: $0\basesoc_wishbone2csr_state[1:0]
    74/297: $0\basesoc_fsm_state[1:0]
    75/297: $0\basesoc_litedramnativeportconverter_state[0:0]
    76/297: $0\basesoc_fullmemorywe_state[1:0]
    77/297: $0\basesoc_litedramcore_new_master_rdata_valid3[0:0]
    78/297: $0\basesoc_litedramcore_new_master_rdata_valid2[0:0]
    79/297: $0\basesoc_litedramcore_new_master_rdata_valid1[0:0]
    80/297: $0\basesoc_litedramcore_new_master_rdata_valid0[0:0]
    81/297: $0\basesoc_litedramcore_new_master_wdata_ready[0:0]
    82/297: $0\basesoc_litedramcore_multiplexer_state[2:0]
    83/297: $0\sdram_dfi_p0_wrdata_en[0:0]
    84/297: $0\sdram_dfi_p0_rddata_en[0:0]
    85/297: $0\sdram_dfi_p0_we_n[0:0]
    86/297: $0\sdram_dfi_p0_ras_n[0:0]
    87/297: $0\sdram_dfi_p0_cas_n[0:0]
    88/297: $0\sdram_dfi_p0_address[10:0]
    89/297: $0\sdram_dfi_p0_bank[1:0]
    90/297: $0\sdram_dfi_p0_cs_n[0:0]
    91/297: $0\basesoc_litedramcore_bankmachine3_state[2:0]
    92/297: $0\basesoc_litedramcore_bankmachine2_state[2:0]
    93/297: $0\basesoc_litedramcore_bankmachine1_state[2:0]
    94/297: $0\basesoc_litedramcore_bankmachine0_state[2:0]
    95/297: $0\basesoc_litedramcore_refresher_state[1:0]
    96/297: $0\sdram_sequencer_done1[0:0]
    97/297: $0\sdram_cmd_payload_we[0:0]
    98/297: $0\sdram_cmd_payload_ras[0:0]
    99/297: $0\sdram_cmd_payload_cas[0:0]
   100/297: $0\sdram_cmd_payload_ba[1:0]
   101/297: $0\sdram_cmd_payload_a[10:0]
   102/297: $0\sdram_postponer_req_o[0:0]
   103/297: $0\dfi_p0_rddata_valid[0:0]
   104/297: $0\rddata_en[2:0]
   105/297: $0\basesoc_litespiphy_state[1:0]
   106/297: $0\spiflash_phy_clk_reg[0:0]
   107/297: $0\spiflash_phy_posedge_reg[1:0]
   108/297: $0\basesoc_litespimmap_state[3:0]
   109/297: $0\basesoc_timer_zero_trigger_d[0:0]
   110/297: $0\basesoc_rs232phyrx_state[0:0]
   111/297: $0\basesoc_tx_tick[0:0]
   112/297: $0\basesoc_rx_rx_d[0:0]
   113/297: $0\basesoc_rs232phytx_state[0:0]
   114/297: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
   115/297: $0\basesoc_ram_bus_ram_bus_ack[0:0]
   116/297: $0\basesoc_basesoc_ram_bus_ack[0:0]
   117/297: $0\socbushandler_slaves[4:0]
   118/297: $0\wishbone_bridge_wdata_converter_converter_mux[1:0]
   119/297: $0\wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   120/297: $0\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   121/297: $0\sdram_timer_count1[9:0]
   122/297: $0\wishbone_bridge_rdata_converter_converter_source_last[0:0]
   123/297: $0\wishbone_bridge_rdata_converter_converter_source_first[0:0]
   124/297: $0\wishbone_bridge_rdata_converter_converter_demux[1:0]
   125/297: $0\wishbone_bridge_cmd_we[0:0]
   126/297: $0\wishbone_bridge_cmd_count[1:0]
   127/297: $0\wishbone_bridge_cmd_addr[18:0]
   128/297: $0\wishbone_bridge_aborted[0:0]
   129/297: $0\storage[0:0]
   130/297: $0\start_storage[0:0]
   131/297: $0\spiflash_phy_storage[7:0]
   132/297: $0\spiflash_phy_sr_out_cnt[5:0]
   133/297: $0\spiflash_phy_sr_out[31:0]
   134/297: $0\spiflash_phy_sr_in_cnt[5:0]
   135/297: $0\spiflash_phy_sr_in[31:0]
   136/297: $0\spiflash_phy_dq_oe[0:0]
   137/297: $0\spiflash_phy_div[7:0]
   138/297: $0\spiflash_phy_count[3:0]
   139/297: $0\spiflash_phy_clk[0:0]
   140/297: $0\socbushandler_count[19:0]
   141/297: $0\sdram_wrdata_storage[31:0]
   142/297: $0\sdram_twtrcon_ready[0:0]
   143/297: $0\sdram_twtrcon_count[2:0]
   144/297: $0\sdram_trrdcon_ready[0:0]
   145/297: $0\sdram_trrdcon_count[0:0]
   146/297: $0\sdram_time1[3:0]
   147/297: $0\sdram_time0[4:0]
   148/297: $0\sdram_tccdcon_ready[0:0]
   149/297: $0\sdram_tccdcon_count[0:0]
   150/297: $0\sdram_storage[3:0]
   151/297: $0\sdram_sequencer_trigger[2:0]
   152/297: $0\sdram_sequencer_count[0:0]
   153/297: $0\sdram_rddata_status[31:0]
   154/297: $0\sdram_postponer_count[0:0]
   155/297: $0\sdram_command_storage[7:0]
   156/297: $0\sdram_choose_req_grant[1:0]
   157/297: $0\sdram_choose_cmd_grant[1:0]
   158/297: $0\sdram_bankmachine3_twtpcon_ready[0:0]
   159/297: $0\sdram_bankmachine3_twtpcon_count[1:0]
   160/297: $0\sdram_bankmachine3_trccon_ready[0:0]
   161/297: $0\sdram_bankmachine3_trccon_count[1:0]
   162/297: $0\sdram_bankmachine3_trascon_ready[0:0]
   163/297: $0\sdram_bankmachine3_trascon_count[1:0]
   164/297: $0\sdram_bankmachine3_row_opened[0:0]
   165/297: $0\sdram_bankmachine3_row[10:0]
   166/297: $0\sdram_bankmachine3_produce[2:0]
   167/297: $0\sdram_bankmachine3_pipe_valid_source_valid[0:0]
   168/297: $0\sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   169/297: $0\sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   170/297: $0\sdram_bankmachine3_pipe_valid_source_last[0:0]
   171/297: $0\sdram_bankmachine3_pipe_valid_source_first[0:0]
   172/297: $0\sdram_bankmachine3_level[3:0]
   173/297: $0\sdram_bankmachine3_consume[2:0]
   174/297: $0\sdram_bankmachine2_twtpcon_ready[0:0]
   175/297: $0\sdram_bankmachine2_twtpcon_count[1:0]
   176/297: $0\sdram_bankmachine2_trccon_ready[0:0]
   177/297: $0\sdram_bankmachine2_trccon_count[1:0]
   178/297: $0\sdram_bankmachine2_trascon_ready[0:0]
   179/297: $0\sdram_bankmachine2_trascon_count[1:0]
   180/297: $0\sdram_bankmachine2_row_opened[0:0]
   181/297: $0\sdram_bankmachine2_row[10:0]
   182/297: $0\sdram_bankmachine2_produce[2:0]
   183/297: $0\sdram_bankmachine2_pipe_valid_source_valid[0:0]
   184/297: $0\sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   185/297: $0\sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   186/297: $0\sdram_bankmachine2_pipe_valid_source_last[0:0]
   187/297: $0\sdram_bankmachine2_pipe_valid_source_first[0:0]
   188/297: $0\sdram_bankmachine2_level[3:0]
   189/297: $0\sdram_bankmachine2_consume[2:0]
   190/297: $0\sdram_bankmachine1_twtpcon_ready[0:0]
   191/297: $0\sdram_bankmachine1_twtpcon_count[1:0]
   192/297: $0\sdram_bankmachine1_trccon_ready[0:0]
   193/297: $0\sdram_bankmachine1_trccon_count[1:0]
   194/297: $0\sdram_bankmachine1_trascon_ready[0:0]
   195/297: $0\sdram_bankmachine1_trascon_count[1:0]
   196/297: $0\sdram_bankmachine1_row_opened[0:0]
   197/297: $0\sdram_bankmachine1_row[10:0]
   198/297: $0\sdram_bankmachine1_produce[2:0]
   199/297: $0\sdram_bankmachine1_pipe_valid_source_valid[0:0]
   200/297: $0\sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   201/297: $0\sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   202/297: $0\sdram_bankmachine1_pipe_valid_source_last[0:0]
   203/297: $0\sdram_bankmachine1_pipe_valid_source_first[0:0]
   204/297: $0\sdram_bankmachine1_level[3:0]
   205/297: $0\sdram_bankmachine1_consume[2:0]
   206/297: $0\sdram_bankmachine0_twtpcon_ready[0:0]
   207/297: $0\sdram_bankmachine0_twtpcon_count[1:0]
   208/297: $0\sdram_bankmachine0_trccon_ready[0:0]
   209/297: $0\sdram_bankmachine0_trccon_count[1:0]
   210/297: $0\sdram_bankmachine0_trascon_ready[0:0]
   211/297: $0\sdram_bankmachine0_trascon_count[1:0]
   212/297: $0\sdram_bankmachine0_row_opened[0:0]
   213/297: $0\sdram_bankmachine0_row[10:0]
   214/297: $0\sdram_bankmachine0_produce[2:0]
   215/297: $0\sdram_bankmachine0_pipe_valid_source_valid[0:0]
   216/297: $0\sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   217/297: $0\sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   218/297: $0\sdram_bankmachine0_pipe_valid_source_last[0:0]
   219/297: $0\sdram_bankmachine0_pipe_valid_source_first[0:0]
   220/297: $0\sdram_bankmachine0_level[3:0]
   221/297: $0\sdram_bankmachine0_consume[2:0]
   222/297: $0\sdram_baddress_storage[1:0]
   223/297: $0\sdram_address_storage[10:0]
   224/297: $0\nnz_storage[7:0]
   225/297: $0\mode[0:0]
   226/297: $0\mmap_storage[7:0]
   227/297: $0\mmap_count[8:0]
   228/297: $0\mmap_byte_count[1:0]
   229/297: $0\mmap_burst_cs[0:0]
   230/297: $0\mmap_burst_adr[29:0]
   231/297: $0\master_tx_fifo_pipe_valid_source_valid[0:0]
   232/297: $0\master_tx_fifo_pipe_valid_source_payload_width[3:0]
   233/297: $0\master_tx_fifo_pipe_valid_source_payload_mask[7:0]
   234/297: $0\master_tx_fifo_pipe_valid_source_payload_len[5:0]
   235/297: $0\master_tx_fifo_pipe_valid_source_payload_data[31:0]
   236/297: $0\master_tx_fifo_pipe_valid_source_last[0:0]
   237/297: $0\master_tx_fifo_pipe_valid_source_first[0:0]
   238/297: $0\master_rx_fifo_pipe_valid_source_valid[0:0]
   239/297: $0\master_rx_fifo_pipe_valid_source_payload_data[31:0]
   240/297: $0\master_rx_fifo_pipe_valid_source_last[0:0]
   241/297: $0\master_rx_fifo_pipe_valid_source_first[0:0]
   242/297: $0\master_phyconfig_storage[23:0]
   243/297: $0\master_cs_storage[0:0]
   244/297: $0\count[24:0]
   245/297: $0\chaser[0:0]
   246/297: $0\basesoc_uart_tx_fifo_readable[0:0]
   247/297: $0\basesoc_uart_tx_fifo_produce[3:0]
   248/297: $0\basesoc_uart_tx_fifo_level0[4:0]
   249/297: $0\basesoc_uart_tx_fifo_consume[3:0]
   250/297: $0\basesoc_uart_rx_fifo_readable[0:0]
   251/297: $0\basesoc_uart_rx_fifo_produce[3:0]
   252/297: $0\basesoc_uart_rx_fifo_level0[4:0]
   253/297: $0\basesoc_uart_rx_fifo_consume[3:0]
   254/297: $0\basesoc_uart_pending_r[1:0]
   255/297: $0\basesoc_uart_enable_storage[1:0]
   256/297: $0\basesoc_tx_data[7:0]
   257/297: $0\basesoc_tx_count[3:0]
   258/297: $0\basesoc_timer_zero_pending[0:0]
   259/297: $0\basesoc_timer_value_status[31:0]
   260/297: $0\basesoc_timer_update_value_storage[0:0]
   261/297: $0\basesoc_timer_reload_storage[31:0]
   262/297: $0\basesoc_timer_pending_r[0:0]
   263/297: $0\basesoc_timer_load_storage[31:0]
   264/297: $0\basesoc_timer_enable_storage[0:0]
   265/297: $0\basesoc_timer_en_storage[0:0]
   266/297: $0\basesoc_scratch_storage[31:0]
   267/297: $0\basesoc_rx_data[7:0]
   268/297: $0\basesoc_rx_count[3:0]
   269/297: $0\basesoc_reset_storage[1:0]
   270/297: $0\basesoc_interface1_we[0:0]
   271/297: $0\basesoc_interface1_re[0:0]
   272/297: $0\basesoc_interface1_dat_w[31:0]
   273/297: $0\basesoc_interface1_adr[13:0]
   274/297: $0\basesoc_grant[0:0]
   275/297: $0\basesoc_bus_errors[31:0]
   276/297: $0\b9_storage[31:0]
   277/297: $0\b8_storage[31:0]
   278/297: $0\b7_storage[31:0]
   279/297: $0\b6_storage[31:0]
   280/297: $0\b5_storage[31:0]
   281/297: $0\b4_storage[31:0]
   282/297: $0\b3_storage[31:0]
   283/297: $0\b2_storage[31:0]
   284/297: $0\b1_storage[31:0]
   285/297: $0\b0_storage[31:0]
   286/297: $0\a9_storage[31:0]
   287/297: $0\a8_storage[31:0]
   288/297: $0\a7_storage[31:0]
   289/297: $0\a6_storage[31:0]
   290/297: $0\a5_storage[31:0]
   291/297: $0\a4_storage[31:0]
   292/297: $0\a3_storage[31:0]
   293/297: $0\a2_storage[31:0]
   294/297: $0\a1_storage[31:0]
   295/297: $0\a0_storage[31:0]
   296/297: $0\_c_storage[31:0]
   297/297: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5971$1257'.
     1/1: $0\self6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5954$1250'.
     1/1: $0\self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5937$1243'.
     1/1: $0\self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5920$1236'.
     1/1: $0\self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5903$1229'.
     1/1: $0\self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228'.
     1/1: $0\self1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5869$1227'.
     1/1: $0\self0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5861$1213'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5853$1212'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5837$1197'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5829$1196'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5813$1181'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5805$1180'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5789$1165'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5781$1164'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5756$1162'.
     1/1: $0\t_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5739$1161'.
     1/1: $0\t_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5722$1160'.
     1/1: $0\t_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5705$1159'.
     1/1: $0\rhs_self19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5688$1158'.
     1/1: $0\rhs_self18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5671$1157'.
     1/1: $0\rhs_self17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5654$1156'.
     1/1: $0\rhs_self16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155'.
     1/1: $0\rhs_self15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5620$1154'.
     1/1: $0\rhs_self14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5603$1153'.
     1/1: $0\t_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5586$1152'.
     1/1: $0\t_self1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5569$1151'.
     1/1: $0\t_self0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5552$1150'.
     1/1: $0\rhs_self13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5535$1149'.
     1/1: $0\rhs_self12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5518$1148'.
     1/1: $0\rhs_self11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5501$1147'.
     1/1: $0\rhs_self10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146'.
     1/1: $0\rhs_self9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5467$1145'.
     1/1: $0\rhs_self8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5459$1144'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5451$1143'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5443$1142'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5435$1141'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5427$1140'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5419$1139'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5351$1129'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5344$1128'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5332$1125'.
     1/2: $0\csr_bankarray_csrbank6_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5323$1122'.
     1/2: $0\csr_bankarray_csrbank6_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_txempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5314$1119'.
     1/2: $0\csr_bankarray_csrbank6_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5305$1116'.
     1/2: $0\csr_bankarray_csrbank6_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5296$1113'.
     1/2: $0\csr_bankarray_csrbank6_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5287$1110'.
     1/2: $0\csr_bankarray_csrbank6_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_rxempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5278$1107'.
     1/2: $0\csr_bankarray_csrbank6_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_txfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5269$1104'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5245$1100'.
     1/2: $0\csr_bankarray_csrbank5_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5236$1097'.
     1/2: $0\csr_bankarray_csrbank5_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5227$1094'.
     1/2: $0\csr_bankarray_csrbank5_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5218$1091'.
     1/2: $0\csr_bankarray_csrbank5_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_value_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5209$1088'.
     1/2: $0\csr_bankarray_csrbank5_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_update_value0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5200$1085'.
     1/2: $0\csr_bankarray_csrbank5_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5191$1082'.
     1/2: $0\csr_bankarray_csrbank5_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_reload0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5182$1079'.
     1/2: $0\csr_bankarray_csrbank5_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5173$1077'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5158$1074'.
     1/2: $0\csr_bankarray_csrbank4_master_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5149$1071'.
     1/2: $0\master_rxtx_we[0:0]
     2/2: $0\master_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5140$1068'.
     1/2: $0\csr_bankarray_csrbank4_master_phyconfig0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_phyconfig0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5131$1065'.
     1/2: $0\csr_bankarray_csrbank4_master_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5122$1062'.
     1/2: $0\csr_bankarray_csrbank4_mmap_dummy_bits0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_mmap_dummy_bits0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5113$1059'.
     1/2: $0\csr_bankarray_csrbank4_phy_clk_divisor0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_phy_clk_divisor0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5084$1055'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_rddata_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5075$1052'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5066$1049'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_baddress0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5057$1046'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_address0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_address0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5048$1043'.
     1/2: $0\sdram_command_issue_we[0:0]
     2/2: $0\sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5039$1040'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_command0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5030$1037'.
     1/2: $0\csr_bankarray_csrbank3_dfii_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5019$1033'.
     1/2: $0\csr_bankarray_csrbank2_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4973$1029'.
     1/1: $0\start[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4965$1026'.
     1/2: $0\csr_bankarray_csrbank1_cycles_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_cycles_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4956$1023'.
     1/2: $0\csr_bankarray_csrbank1_busy_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_busy_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4947$1020'.
     1/2: $0\csr_bankarray_csrbank1_result0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_result0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4938$1017'.
     1/2: $0\csr_bankarray_csrbank1_result1_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_result1_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4929$1014'.
     1/2: $0\csr_bankarray_csrbank1_nnz0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_nnz0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4920$1011'.
     1/2: $0\csr_bankarray_csrbank1_bias0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_bias0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4911$1008'.
     1/2: $0\csr_bankarray_csrbank1_b90_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_b90_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4902$1005'.
     1/2: $0\csr_bankarray_csrbank1_b80_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_b80_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4893$1002'.
     1/2: $0\csr_bankarray_csrbank1_b70_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_b70_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4884$999'.
     1/2: $0\csr_bankarray_csrbank1_b60_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_b60_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4875$996'.
     1/2: $0\csr_bankarray_csrbank1_b50_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_b50_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4866$993'.
     1/2: $0\csr_bankarray_csrbank1_b40_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_b40_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4857$990'.
     1/2: $0\csr_bankarray_csrbank1_b30_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_b30_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4848$987'.
     1/2: $0\csr_bankarray_csrbank1_b20_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_b20_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4839$984'.
     1/2: $0\csr_bankarray_csrbank1_b10_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_b10_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4830$981'.
     1/2: $0\csr_bankarray_csrbank1_b00_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_b00_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4821$978'.
     1/2: $0\csr_bankarray_csrbank1_a90_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_a90_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4812$975'.
     1/2: $0\csr_bankarray_csrbank1_a80_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_a80_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4803$972'.
     1/2: $0\csr_bankarray_csrbank1_a70_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_a70_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4794$969'.
     1/2: $0\csr_bankarray_csrbank1_a60_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_a60_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4785$966'.
     1/2: $0\csr_bankarray_csrbank1_a50_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_a50_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4776$963'.
     1/2: $0\csr_bankarray_csrbank1_a40_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_a40_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4767$960'.
     1/2: $0\csr_bankarray_csrbank1_a30_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_a30_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4758$957'.
     1/2: $0\csr_bankarray_csrbank1_a20_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_a20_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4749$954'.
     1/2: $0\csr_bankarray_csrbank1_a10_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_a10_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4740$951'.
     1/2: $0\csr_bankarray_csrbank1_a00_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_a00_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4731$948'.
     1/2: $0\csr_bankarray_csrbank1_start0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_start0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4718$946'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4710$943'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4701$940'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4692$937'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
     1/11: $0\basesoc_wishbone2csr_next_state[1:0]
     2/11: $0\basesoc_interface1_we_next_value_ce3[0:0]
     3/11: $0\basesoc_interface1_we_next_value3[0:0]
     4/11: $0\basesoc_interface1_re_next_value_ce2[0:0]
     5/11: $0\basesoc_interface1_re_next_value2[0:0]
     6/11: $0\basesoc_interface1_dat_w_next_value_ce0[0:0]
     7/11: $0\basesoc_interface1_dat_w_next_value0[31:0]
     8/11: $0\basesoc_interface1_adr_next_value_ce1[0:0]
     9/11: $0\basesoc_interface1_adr_next_value1[13:0]
    10/11: $0\basesoc_interface0_dat_r[31:0]
    11/11: $0\basesoc_interface0_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913'.
     1/7: $0\wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\basesoc_fsm_next_state[1:0]
     4/7: $0\wishbone_bridge_is_ongoing[0:0]
     5/7: $0\wishbone_bridge_cmd_valid[0:0]
     6/7: $0\interface_dat_r[127:0]
     7/7: $0\interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908'.
     1/1: $0\wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
     1/11: $0\basesoc_litedramnativeportconverter_next_state[0:0]
     2/11: $0\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2[0:0]
     3/11: $0\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2[0:0]
     4/11: $0\wishbone_bridge_cmd_ready[0:0]
     5/11: $0\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0[0:0]
     6/11: $0\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1:0]
     7/11: $0\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1[0:0]
     8/11: $0\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18:0]
     9/11: $0\port_cmd_valid[0:0]
    10/11: $0\port_cmd_payload_we[0:0]
    11/11: $0\port_cmd_payload_addr[20:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4459$895'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
     1/10: $0\basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\write_from_slave[0:0]
     3/10: $0\word_inc[0:0]
     4/10: $0\word_clr[0:0]
     5/10: $0\wb_sdram_ack[0:0]
     6/10: $0\tag_port_we[0:0]
     7/10: $0\tag_di_dirty[0:0]
     8/10: $0\interface_we[0:0]
     9/10: $0\interface_stb[0:0]
    10/10: $0\interface_cyc[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888'.
     1/1: $0\wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876'.
     1/2: $0\data_port_dat_w[127:0]
     2/2: $0\data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875'.
     1/2: $0\sdram_interface_wdata_we[3:0]
     2/2: $0\sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
     1/8: $0\basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\sdram_steerer_sel[1:0]
     3/8: $0\sdram_en1[0:0]
     4/8: $0\sdram_en0[0:0]
     5/8: $0\sdram_cmd_ready[0:0]
     6/8: $0\sdram_choose_req_want_writes[0:0]
     7/8: $0\sdram_choose_req_want_reads[0:0]
     8/8: $0\sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4211$719'.
     1/1: $0\sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4202$712'.
     1/1: $0\sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4193$705'.
     1/1: $0\sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4184$698'.
     1/1: $0\sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4178$697'.
     1/1: $0\sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4172$696'.
     1/1: $0\sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4166$695'.
     1/1: $0\sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4152$642'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4145$639'.
     1/1: $0\sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4139$638'.
     1/1: $0\sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4133$637'.
     1/1: $0\sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4119$584'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
     1/14: $0\basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\sdram_bankmachine3_row_open[0:0]
     3/14: $0\sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine3_row_close[0:0]
     5/14: $0\sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3984$532'.
     1/1: $0\sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3962$528'.
     1/1: $0\sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519'.
     1/1: $0\sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
     1/14: $0\basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\sdram_bankmachine2_row_open[0:0]
     3/14: $0\sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine2_row_close[0:0]
     5/14: $0\sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3821$502'.
     1/1: $0\sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3799$498'.
     1/1: $0\sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489'.
     1/1: $0\sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
     1/14: $0\basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\sdram_bankmachine1_row_open[0:0]
     3/14: $0\sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine1_row_close[0:0]
     5/14: $0\sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3658$472'.
     1/1: $0\sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3636$468'.
     1/1: $0\sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459'.
     1/1: $0\sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
     1/14: $0\basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\sdram_bankmachine0_row_open[0:0]
     3/14: $0\sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine0_row_close[0:0]
     5/14: $0\sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3495$442'.
     1/1: $0\sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3473$438'.
     1/1: $0\sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429'.
     1/1: $0\sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425'.
     1/4: $0\basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\sdram_sequencer_start0[0:0]
     3/4: $0\sdram_cmd_valid[0:0]
     4/4: $0\sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412'.
     1/4: $0\sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
     1/20: $0\sdram_master_p0_rddata_en[0:0]
     2/20: $0\sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\sdram_master_p0_wrdata_en[0:0]
     4/20: $0\sdram_master_p0_wrdata[31:0]
     5/20: $0\sdram_master_p0_act_n[0:0]
     6/20: $0\sdram_master_p0_reset_n[0:0]
     7/20: $0\sdram_master_p0_odt[0:0]
     8/20: $0\sdram_master_p0_cke[0:0]
     9/20: $0\sdram_master_p0_we_n[0:0]
    10/20: $0\sdram_master_p0_ras_n[0:0]
    11/20: $0\sdram_master_p0_cs_n[0:0]
    12/20: $0\sdram_master_p0_cas_n[0:0]
    13/20: $0\sdram_master_p0_bank[1:0]
    14/20: $0\sdram_master_p0_address[10:0]
    15/20: $0\sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\sdram_slave_p0_rddata[31:0]
    17/20: $0\sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\sdram_ext_dfi_p0_rddata[31:0]
    19/20: $0\sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\sdram_csr_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
     1/13: $0\basesoc_litespiphy_next_state[1:0]
     2/13: $0\spiflash_phy_sr_out_shift[0:0]
     3/13: $0\spiflash_phy_sr_out_load[0:0]
     4/13: $0\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0[0:0]
     5/13: $0\spiflash_phy_sr_out_cnt_litespiphy_next_value0[5:0]
     6/13: $0\spiflash_phy_sr_in_shift[0:0]
     7/13: $0\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1[0:0]
     8/13: $0\spiflash_phy_sr_in_cnt_litespiphy_next_value1[5:0]
     9/13: $0\spiflash_phy_source_valid[0:0]
    10/13: $0\spiflash_phy_sink_ready[0:0]
    11/13: $0\spiflash_phy_en[0:0]
    12/13: $0\spiflash_phy_dq_oe_litespiphy_next_value_ce2[0:0]
    13/13: $0\spiflash_phy_dq_oe_litespiphy_next_value2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3136$390'.
     1/1: $0\spiflash_phy_dq_o[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
     1/17: $0\mmap_request[0:0]
     2/17: $0\basesoc_litespimmap_next_state[3:0]
     3/17: $0\mmap_wait[0:0]
     4/17: $0\mmap_source_valid[0:0]
     5/17: $0\mmap_source_payload_width[3:0]
     6/17: $0\mmap_source_payload_mask[7:0]
     7/17: $0\mmap_source_payload_len[5:0]
     8/17: $0\mmap_source_payload_data[31:0]
     9/17: $0\mmap_sink_ready[0:0]
    10/17: $0\mmap_byte_count_litespimmap_next_value_ce1[0:0]
    11/17: $0\mmap_byte_count_litespimmap_next_value1[1:0]
    12/17: $0\mmap_bus_dat_r[31:0]
    13/17: $0\mmap_bus_ack[0:0]
    14/17: $0\mmap_burst_cs_litespimmap_next_value_ce0[0:0]
    15/17: $0\mmap_burst_cs_litespimmap_next_value0[0:0]
    16/17: $0\mmap_burst_adr_litespimmap_next_value_ce2[0:0]
    17/17: $0\mmap_burst_adr_litespimmap_next_value2[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2953$374'.
     1/1: $0\mmap_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
     1/9: $0\basesoc_rx_demux_sink_ready[0:0]
     2/9: $0\basesoc_rx_demux_endpoint1_source_valid[0:0]
     3/9: $0\basesoc_rx_demux_endpoint1_source_payload_data[31:0]
     4/9: $0\basesoc_rx_demux_endpoint1_source_last[0:0]
     5/9: $0\basesoc_rx_demux_endpoint1_source_first[0:0]
     6/9: $0\basesoc_rx_demux_endpoint0_source_valid[0:0]
     7/9: $0\basesoc_rx_demux_endpoint0_source_payload_data[31:0]
     8/9: $0\basesoc_rx_demux_endpoint0_source_last[0:0]
     9/9: $0\basesoc_rx_demux_endpoint0_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
     1/9: $0\basesoc_tx_mux_source_payload_mask[7:0]
     2/9: $0\basesoc_tx_mux_source_payload_width[3:0]
     3/9: $0\basesoc_tx_mux_source_payload_len[5:0]
     4/9: $0\basesoc_tx_mux_source_payload_data[31:0]
     5/9: $0\basesoc_tx_mux_source_last[0:0]
     6/9: $0\basesoc_tx_mux_source_first[0:0]
     7/9: $0\basesoc_tx_mux_source_valid[0:0]
     8/9: $0\basesoc_tx_mux_endpoint1_sink_ready[0:0]
     9/9: $0\basesoc_tx_mux_endpoint0_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2881$371'.
     1/1: $0\crossbar_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2736$366'.
     1/1: $0\leds[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2727$362'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2708$354'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2678$343'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2653$334'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2645$332'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_source_valid[0:0]
     3/8: $0\basesoc_rx_source_payload_data[7:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_tx_sink_ready[0:0]
     3/9: $0\basesoc_tx_enable[0:0]
     4/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2527$305'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2508$303'.
     1/2: $0\basesoc_picorv32_idbus_sel[3:0]
     2/2: $0\basesoc_picorv32_idbus_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288'.
     1/3: $0\socbushandler_shared_dat_r[31:0]
     2/3: $0\socbushandler_shared_ack[0:0]
     3/3: $0\socbushandler_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2442$270'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2386$258'.
     1/1: $0\rst[0:0]

5.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\picorv32_pcpi_mul.\i' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3328'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs1' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3328'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs2' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3328'.
No latch inferred for signal `\picorv32_pcpi_mul.\this_rs2' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3328'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rd' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3328'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdx' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3328'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdt' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3328'.
No latch inferred for signal `\picorv32_pcpi_mul.\j' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3328'.
No latch inferred for signal `\dotproduct.\a[0]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\a[1]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\a[2]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\a[3]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\a[4]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\a[5]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\a[6]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\a[7]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\a[8]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\a[9]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\b[0]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\b[1]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\b[2]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\b[3]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\b[4]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\b[5]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\b[6]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\b[7]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\b[8]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `\dotproduct.\b[9]' from process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_rs1' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$3028'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_rs2' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$3028'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$3028'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_write' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$3007'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_wrdata' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$3007'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\clear_prefetched_high_word' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$3002'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2979'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_0' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2979'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_ascii_state' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2967'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_opcode' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2702'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_ascii_instr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2702'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_imm' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2702'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rs1' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2702'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rs2' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2702'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rd' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2702'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\new_ascii_instr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2697'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_add_sub' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3225'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_shl' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3225'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_shr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3225'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_eq' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3225'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_ltu' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3225'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_lts' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3225'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_wdata' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2632'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_wstrb' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2632'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_rdata_word' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2632'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_wr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2553'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_rd' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2553'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_wait' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2553'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_ready' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2553'.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2372$2531'.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2371$2530'.
No latch inferred for signal `\colorlight_i5.\wb_sdram_err' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2283$2504'.
No latch inferred for signal `\colorlight_i5.\stdby' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2255$2492'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2233$2475'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2232$2474'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_en_int' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2217$2470'.
No latch inferred for signal `\colorlight_i5.\sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2147$2437'.
No latch inferred for signal `\colorlight_i5.\sdram_steerer1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2141$2432'.
No latch inferred for signal `\colorlight_i5.\sdram_steerer0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2140$2431'.
No latch inferred for signal `\colorlight_i5.\sdram_nop_ba' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2105$2419'.
No latch inferred for signal `\colorlight_i5.\sdram_nop_a' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2104$2418'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2053$2401'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2052$2400'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2051$2399'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2050$2398'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2049$2397'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2048$2396'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2046$2394'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2044$2392'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2043$2391'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2042$2390'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2041$2389'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2040$2388'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2039$2387'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2038$2386'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2037$2385'.
No latch inferred for signal `\colorlight_i5.\sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2019$2374'.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1995$2367'.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1991$2363'.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1984$2357'.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1983$2356'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1959$2342'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1958$2341'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1957$2340'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1956$2339'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1951$2336'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1899$2325'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1898$2324'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1884$2316'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1803$2289'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1802$2288'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1788$2280'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1707$2253'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1706$2252'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1692$2244'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1611$2217'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1610$2216'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1596$2208'.
No latch inferred for signal `\colorlight_i5.\port_rdata_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1499$2146'.
No latch inferred for signal `\colorlight_i5.\port_rdata_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1498$2145'.
No latch inferred for signal `\colorlight_i5.\mmap_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1427$2131'.
No latch inferred for signal `\colorlight_i5.\mmap_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1426$2130'.
No latch inferred for signal `\colorlight_i5.\mmap_dummy' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1418$2126'.
No latch inferred for signal `\colorlight_i5.\mmap_bus_err' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1408$2120'.
No latch inferred for signal `\colorlight_i5.\master_tx_fifo_sink_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1378$2110'.
No latch inferred for signal `\colorlight_i5.\master_tx_fifo_sink_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1377$2109'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:834$1947'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:833$1946'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:832$1945'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:775$1932'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:669$1875'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:668$1874'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:628$1848'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:620$1846'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:560$1827'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:559$1826'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:558$1825'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:557$1824'.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_err' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:532$1803'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:508$1793'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:499$1791'.
No latch inferred for signal `\colorlight_i5.\self6' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5971$1257'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self6` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5971$1257`.
No latch inferred for signal `\colorlight_i5.\self5' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5954$1250'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self5` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5954$1250`.
No latch inferred for signal `\colorlight_i5.\self4' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5937$1243'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self4` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5937$1243`.
No latch inferred for signal `\colorlight_i5.\self3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5920$1236'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self3` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5920$1236`.
No latch inferred for signal `\colorlight_i5.\self2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5903$1229'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5903$1229`.
No latch inferred for signal `\colorlight_i5.\self1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228`.
No latch inferred for signal `\colorlight_i5.\self0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5869$1227'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5869$1227`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5869$1227`.
No latch inferred for signal `\colorlight_i5.\rhs_self31' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5861$1213'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self31` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5861$1213`.
No latch inferred for signal `\colorlight_i5.\rhs_self30' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5853$1212'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self30` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5853$1212`.
No latch inferred for signal `\colorlight_i5.\rhs_self29' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211`.
No latch inferred for signal `\colorlight_i5.\rhs_self28' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5837$1197'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self28` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5837$1197`.
No latch inferred for signal `\colorlight_i5.\rhs_self27' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5829$1196'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self27` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5829$1196`.
No latch inferred for signal `\colorlight_i5.\rhs_self26' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195`.
No latch inferred for signal `\colorlight_i5.\rhs_self25' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5813$1181'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self25` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5813$1181`.
No latch inferred for signal `\colorlight_i5.\rhs_self24' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5805$1180'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self24` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5805$1180`.
No latch inferred for signal `\colorlight_i5.\rhs_self23' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179`.
No latch inferred for signal `\colorlight_i5.\rhs_self22' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5789$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self22` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5789$1165`.
No latch inferred for signal `\colorlight_i5.\rhs_self21' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5781$1164'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self21` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5781$1164`.
No latch inferred for signal `\colorlight_i5.\rhs_self20' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163`.
No latch inferred for signal `\colorlight_i5.\t_self5' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5756$1162'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self5` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5756$1162`.
No latch inferred for signal `\colorlight_i5.\t_self4' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5739$1161'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self4` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5739$1161`.
No latch inferred for signal `\colorlight_i5.\t_self3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5722$1160'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self3` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5722$1160`.
No latch inferred for signal `\colorlight_i5.\rhs_self19' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5705$1159'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self19` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5705$1159`.
No latch inferred for signal `\colorlight_i5.\rhs_self18' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5688$1158'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self18` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5688$1158`.
No latch inferred for signal `\colorlight_i5.\rhs_self17' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5671$1157'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self17` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5671$1157`.
No latch inferred for signal `\colorlight_i5.\rhs_self16' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5654$1156'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self16 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5654$1156`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self16 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5654$1156`.
No latch inferred for signal `\colorlight_i5.\rhs_self15' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155`.
No latch inferred for signal `\colorlight_i5.\rhs_self14' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5620$1154'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self14` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5620$1154`.
No latch inferred for signal `\colorlight_i5.\t_self2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5603$1153'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5603$1153`.
No latch inferred for signal `\colorlight_i5.\t_self1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5586$1152'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5586$1152`.
No latch inferred for signal `\colorlight_i5.\t_self0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5569$1151'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5569$1151`.
No latch inferred for signal `\colorlight_i5.\rhs_self13' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5552$1150'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self13` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5552$1150`.
No latch inferred for signal `\colorlight_i5.\rhs_self12' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5535$1149'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self12` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5535$1149`.
No latch inferred for signal `\colorlight_i5.\rhs_self11' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5518$1148'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self11` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5518$1148`.
No latch inferred for signal `\colorlight_i5.\rhs_self10' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5501$1147'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self10 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5501$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self10 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5501$1147`.
No latch inferred for signal `\colorlight_i5.\rhs_self9' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146`.
No latch inferred for signal `\colorlight_i5.\rhs_self8' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5467$1145'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self8` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5467$1145`.
No latch inferred for signal `\colorlight_i5.\rhs_self7' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5459$1144'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self7 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5459$1144`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self7 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5459$1144`.
No latch inferred for signal `\colorlight_i5.\rhs_self6' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5451$1143'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5451$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5451$1143`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5451$1143`.
No latch inferred for signal `\colorlight_i5.\rhs_self5' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5443$1142'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self5` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5443$1142`.
No latch inferred for signal `\colorlight_i5.\rhs_self4' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5435$1141'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self4` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5435$1141`.
No latch inferred for signal `\colorlight_i5.\rhs_self3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5427$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self3` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5427$1140`.
No latch inferred for signal `\colorlight_i5.\rhs_self2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5419$1139'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5419$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5419$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5419$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5419$1139`.
No latch inferred for signal `\colorlight_i5.\rhs_self1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138`.
No latch inferred for signal `\colorlight_i5.\rhs_self0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5351$1129'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5351$1129`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5351$1129`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5344$1128'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5344$1128`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5344$1128`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5332$1125'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5332$1125`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5332$1125'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5332$1125`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5323$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5323$1122`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5323$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5323$1122`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5314$1119'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5314$1119`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5314$1119'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5314$1119`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5305$1116'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5305$1116`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5305$1116'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5305$1116`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5296$1113'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5296$1113`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5296$1113'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5296$1113`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5287$1110'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5287$1110`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5287$1110'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5287$1110`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5278$1107'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5278$1107`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5278$1107'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5278$1107`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5269$1104'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5269$1104`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5269$1104'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5269$1104`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5245$1100'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5245$1100`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5245$1100'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5245$1100`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5236$1097'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5236$1097`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5236$1097'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5236$1097`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5227$1094'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5227$1094`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5227$1094'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5227$1094`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_value_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5218$1091'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_value_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5218$1091`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_value_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5218$1091'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_value_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5218$1091`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5209$1088'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5209$1088`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5209$1088'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5209$1088`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_en0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5200$1085'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_en0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5200$1085`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_en0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5200$1085'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_en0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5200$1085`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5191$1082'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5191$1082`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5191$1082'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5191$1082`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_load0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5182$1079'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_load0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5182$1079`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_load0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5182$1079'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_load0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5182$1079`.
No latch inferred for signal `\colorlight_i5.\master_status_status' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5173$1077'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_status_status [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5173$1077`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_status_status [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5173$1077`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5158$1074'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5158$1074`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5158$1074'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5158$1074`.
No latch inferred for signal `\colorlight_i5.\master_rxtx_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5149$1071'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_rxtx_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5149$1071`.
No latch inferred for signal `\colorlight_i5.\master_rxtx_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5149$1071'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_rxtx_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5149$1071`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5140$1068'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5140$1068`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5140$1068'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5140$1068`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5131$1065'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5131$1065`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5131$1065'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5131$1065`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5122$1062'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5122$1062`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5122$1062'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5122$1062`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5113$1059'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5113$1059`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5113$1059'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5113$1059`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5084$1055'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5084$1055`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5084$1055'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5084$1055`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5075$1052'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5075$1052`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5075$1052'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5075$1052`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5066$1049'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5066$1049`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5066$1049'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5066$1049`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5057$1046'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5057$1046`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5057$1046'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5057$1046`.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5048$1043'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5048$1043`.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5048$1043'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5048$1043`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5039$1040'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5039$1040`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5039$1040'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5039$1040`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5030$1037'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5030$1037`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5030$1037'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5030$1037`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_out0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5019$1033'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_out0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5019$1033`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_out0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5019$1033'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_out0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5019$1033`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031`.
No latch inferred for signal `\colorlight_i5.\start' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4973$1029'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\start` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4973$1029`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_cycles_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4965$1026'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_cycles_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4965$1026`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_cycles_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4965$1026'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_cycles_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4965$1026`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_busy_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4956$1023'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_busy_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4956$1023`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_busy_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4956$1023'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_busy_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4956$1023`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_result0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4947$1020'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_result0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4947$1020`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_result0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4947$1020'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_result0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4947$1020`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_result1_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4938$1017'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_result1_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4938$1017`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_result1_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4938$1017'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_result1_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4938$1017`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_nnz0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4929$1014'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_nnz0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4929$1014`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_nnz0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4929$1014'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_nnz0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4929$1014`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_bias0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4920$1011'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_bias0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4920$1011`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_bias0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4920$1011'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_bias0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4920$1011`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b90_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4911$1008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b90_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4911$1008`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b90_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4911$1008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b90_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4911$1008`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b80_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4902$1005'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b80_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4902$1005`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b80_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4902$1005'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b80_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4902$1005`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b70_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4893$1002'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b70_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4893$1002`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b70_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4893$1002'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b70_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4893$1002`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b60_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4884$999'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b60_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4884$999`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b60_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4884$999'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b60_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4884$999`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b50_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4875$996'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b50_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4875$996`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b50_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4875$996'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b50_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4875$996`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b40_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4866$993'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b40_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4866$993`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b40_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4866$993'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b40_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4866$993`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b30_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4857$990'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b30_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4857$990`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b30_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4857$990'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b30_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4857$990`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b20_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4848$987'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b20_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4848$987`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b20_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4848$987'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b20_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4848$987`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b10_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4839$984'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b10_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4839$984`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b10_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4839$984'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b10_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4839$984`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b00_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4830$981'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b00_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4830$981`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_b00_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4830$981'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_b00_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4830$981`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a90_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4821$978'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a90_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4821$978`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a90_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4821$978'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a90_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4821$978`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a80_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4812$975'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a80_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4812$975`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a80_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4812$975'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a80_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4812$975`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a70_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4803$972'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a70_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4803$972`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a70_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4803$972'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a70_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4803$972`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a60_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4794$969'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a60_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4794$969`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a60_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4794$969'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a60_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4794$969`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a50_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4785$966'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a50_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4785$966`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a50_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4785$966'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a50_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4785$966`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a40_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4776$963'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a40_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4776$963`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a40_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4776$963'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a40_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4776$963`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a30_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4767$960'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a30_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4767$960`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a30_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4767$960'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a30_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4767$960`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a20_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4758$957'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a20_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4758$957`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a20_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4758$957'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a20_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4758$957`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a10_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4749$954'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a10_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4749$954`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a10_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4749$954'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a10_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4749$954`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a00_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4740$951'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a00_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4740$951`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_a00_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4740$951'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_a00_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4740$951`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_start0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4731$948'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_start0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4731$948`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_start0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4731$948'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_start0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4731$948`.
No latch inferred for signal `\colorlight_i5.\basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4718$946'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4718$946`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4710$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4710$943`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4710$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4710$943`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4701$940'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4701$940`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4701$940'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4701$940`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4692$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4692$937`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4692$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4692$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_ack' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_ack` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_next_value2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_next_value2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_next_value_ce2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_next_value_ce2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_next_value3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_next_value3` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_next_value_ce3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_next_value_ce3` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_fsm_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
No latch inferred for signal `\colorlight_i5.\interface_ack' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_ack` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
No latch inferred for signal `\colorlight_i5.\interface_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
No latch inferred for signal `\colorlight_i5.\port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
No latch inferred for signal `\colorlight_i5.\port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
No latch inferred for signal `\colorlight_i5.\port_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4459$895'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4459$895`.
No latch inferred for signal `\colorlight_i5.\basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889`.
No latch inferred for signal `\colorlight_i5.\interface_cyc' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_cyc` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889`.
No latch inferred for signal `\colorlight_i5.\interface_stb' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_stb` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889`.
No latch inferred for signal `\colorlight_i5.\interface_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889`.
No latch inferred for signal `\colorlight_i5.\tag_di_dirty' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\tag_di_dirty` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889`.
No latch inferred for signal `\colorlight_i5.\tag_port_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\tag_port_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889`.
No latch inferred for signal `\colorlight_i5.\wb_sdram_ack' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_ack` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889`.
No latch inferred for signal `\colorlight_i5.\word_clr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\word_clr` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889`.
No latch inferred for signal `\colorlight_i5.\word_inc' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\word_inc` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889`.
No latch inferred for signal `\colorlight_i5.\write_from_slave' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\write_from_slave` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889`.
No latch inferred for signal `\colorlight_i5.\wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888`.
No latch inferred for signal `\colorlight_i5.\data_port_dat_w' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
No latch inferred for signal `\colorlight_i5.\data_port_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876`.
No latch inferred for signal `\colorlight_i5.\sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
No latch inferred for signal `\colorlight_i5.\sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
No latch inferred for signal `\colorlight_i5.\sdram_en0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_en0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
No latch inferred for signal `\colorlight_i5.\sdram_en1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_en1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
No latch inferred for signal `\colorlight_i5.\sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4211$719'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4211$719`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4202$712'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4202$712`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4193$705'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4193$705`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4184$698'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4184$698`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4178$697'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4178$697`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4172$696'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4172$696`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4166$695'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4166$695`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4152$642'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4152$642`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4152$642`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4152$642`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4152$642`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4145$639'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4145$639`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4139$638'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4139$638`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4133$637'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4133$637`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4119$584'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4119$584`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4119$584`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4119$584`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4119$584`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3984$532'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3984$532`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3984$532`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3984$532`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3962$528'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3962$528`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3821$502'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3821$502`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3821$502`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3821$502`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3799$498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3799$498`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3658$472'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3658$472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3658$472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3658$472`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3636$468'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3636$468`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3495$442'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3495$442`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3495$442`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3495$442`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3473$438'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3473$438`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_last` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425`.
No latch inferred for signal `\colorlight_i5.\sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespiphy_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value_ce2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value_ce2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_en' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_en` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_shift' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_shift` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_load' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_load` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_shift' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_shift` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_o' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3136$390'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_o` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3136$390`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespimmap_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value_ce2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value_ce2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_ack' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_ack` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_request' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_request` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_len' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_mask' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_width' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_wait' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_wait` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376`.
No latch inferred for signal `\colorlight_i5.\mmap_cs' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2953$374'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_cs` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2953$374`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_first` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_last` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_len' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_width' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372`.
No latch inferred for signal `\colorlight_i5.\crossbar_cs' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2881$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\crossbar_cs` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2881$371`.
No latch inferred for signal `\colorlight_i5.\leds' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2736$366'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\leds` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2736$366`.
No latch inferred for signal `\colorlight_i5.\basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2727$362'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2727$362`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2708$354'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2708$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2708$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2708$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2708$354`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2678$343'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2678$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2678$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2678$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2678$343`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2653$334'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2653$334`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2645$332'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2645$332`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2527$305'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2527$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2527$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2527$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2527$305`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_idbus_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2508$303'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2508$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2508$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2508$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2508$303`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_idbus_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2508$303'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2508$303`.
No latch inferred for signal `\colorlight_i5.\socbushandler_error' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_error` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_ack' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_ack` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_master' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2442$270'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2442$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2442$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2442$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2442$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2442$270`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_interrupt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259`.
No latch inferred for signal `\colorlight_i5.\rst' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2386$258'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rst` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2386$258`.

5.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\picorv32_pcpi_mul.\pcpi_rd' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3371'.
  created $dff cell `$procdff$10415' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_ready' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3371'.
  created $dff cell `$procdff$10416' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wr' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3371'.
  created $dff cell `$procdff$10417' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs1' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3366'.
  created $dff cell `$procdff$10418' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs2' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3366'.
  created $dff cell `$procdff$10419' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rd' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3366'.
  created $dff cell `$procdff$10420' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rdx' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3366'.
  created $dff cell `$procdff$10421' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_counter' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3366'.
  created $dff cell `$procdff$10422' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_waiting' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3366'.
  created $dff cell `$procdff$10423' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_finish' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3366'.
  created $dff cell `$procdff$10424' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3322'.
  created $dff cell `$procdff$10425' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait_q' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3322'.
  created $dff cell `$procdff$10426' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mul' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3322'.
  created $dff cell `$procdff$10427' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulh' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3322'.
  created $dff cell `$procdff$10428' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhsu' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3322'.
  created $dff cell `$procdff$10429' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhu' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3322'.
  created $dff cell `$procdff$10430' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_rd' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
  created $dff cell `$procdff$10431' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_ready' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
  created $dff cell `$procdff$10432' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wr' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
  created $dff cell `$procdff$10433' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\dividend' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
  created $dff cell `$procdff$10434' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\divisor' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
  created $dff cell `$procdff$10435' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
  created $dff cell `$procdff$10436' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient_msk' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
  created $dff cell `$procdff$10437' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\running' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
  created $dff cell `$procdff$10438' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\outsign' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
  created $dff cell `$procdff$10439' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3275'.
  created $dff cell `$procdff$10440' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_div' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3275'.
  created $dff cell `$procdff$10441' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_divu' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3275'.
  created $dff cell `$procdff$10442' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_rem' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3275'.
  created $dff cell `$procdff$10443' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_remu' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3275'.
  created $dff cell `$procdff$10444' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait_q' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3275'.
  created $dff cell `$procdff$10445' with positive edge clock.
Creating register for signal `\dotproduct.\busy_o' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10450' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.\result_valid_o' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10455' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.\state' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10460' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.\acc' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10465' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.\result_reg' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10470' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.\idx' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10475' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.\cycle_cnt' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10480' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.\cycle_cnt_reg' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10485' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.$mem2reg_rd$\a$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3237_ADDR' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10490' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.$mem2reg_rd$\a$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3237_DATA' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10495' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.$mem2reg_rd$\b$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3238_ADDR' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10500' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.$mem2reg_rd$\b$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3238_DATA' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
  created $adff cell `$procdff$10505' with positive edge clock and positive level reset.
Creating register for signal `\dotproduct.\start_d' using process `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:78$3240'.
  created $adff cell `$procdff$10510' with positive edge clock and positive level reset.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\eoi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10511' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10512' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trap' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10513' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trace_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10514' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trace_data' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10515' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\count_cycle' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10516' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\count_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10517' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10518' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_next_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10519' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_op1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10520' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_op2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10521' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_out' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10522' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_sh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10523' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_delay' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10524' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_active' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10525' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_mask' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10526' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_pending' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10527' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\timer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10528' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wordsize' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10529' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_prefetch' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10530' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_rinst' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10531' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_rdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10532' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10533' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_trigger' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10534' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_trigger_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10535' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_pseudo_trigger' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10536' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10537' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs1val' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10538' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs2val' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10539' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs1val_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10540' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs2val_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10541' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpu_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10542' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10543' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_rinst' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10544' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_rdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10545' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10546' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_store' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10547' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_stalu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10548' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_branch' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10549' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_compr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10550' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_trace' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10551' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10552' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10553' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10554' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10555' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\current_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10556' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_timeout_counter' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10557' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_timeout' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10558' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\next_irq_pending' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10559' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\do_waitirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10560' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10561' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_0_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10562' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_wait' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10563' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_wait_2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
  created $dff cell `$procdff$10564' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_ADDR' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$3019'.
  created $dff cell `$procdff$10565' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_DATA' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$3019'.
  created $dff cell `$procdff$10566' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$3019'.
  created $dff cell `$procdff$10567' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\clear_prefetched_high_word_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$3001'.
  created $dff cell `$procdff$10568' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_insn' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10569' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lui' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10570' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_auipc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10571' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_jal' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10572' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_jalr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10573' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_beq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10574' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bne' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10575' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_blt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10576' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bge' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10577' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10578' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bgeu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10579' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10580' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10581' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10582' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lbu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10583' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lhu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10584' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10585' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10586' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10587' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_addi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10588' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slti' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10589' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sltiu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10590' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_xori' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10591' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_ori' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10592' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_andi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10593' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slli' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10594' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srli' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10595' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srai' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10596' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_add' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10597' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sub' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10598' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sll' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10599' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10600' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10601' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_xor' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10602' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srl' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10603' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sra' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10604' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_or' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10605' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_and' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10606' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdcycle' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10607' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdcycleh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10608' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdinstr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10609' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdinstrh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10610' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_ecall_ebreak' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10611' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_fence' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10612' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_getq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10613' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_setq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10614' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_retirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10615' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_maskirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10616' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_waitirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10617' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_timer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10618' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10619' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10620' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10621' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10622' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_imm_j' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10623' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\compressed_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10624' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lui_auipc_jal' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10625' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10626' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_slli_srli_srai' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10627' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10628' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sb_sh_sw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10629' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sll_srl_sra' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10630' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10631' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_slti_blt_slt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10632' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10633' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10634' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lbu_lhu_lw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10635' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_alu_reg_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10636' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_alu_reg_reg' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10637' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_compare' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
  created $dff cell `$procdff$10638' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_addr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10639' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_ascii_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10640' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10641' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10642' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10643' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10644' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10645' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_next' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10646' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_valid_insn' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10647' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_ascii_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10648' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10649' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10650' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10651' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10652' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
  created $dff cell `$procdff$10653' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_addr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
  created $dff cell `$procdff$10654' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
  created $dff cell `$procdff$10655' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
  created $dff cell `$procdff$10656' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
  created $dff cell `$procdff$10657' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wstrb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
  created $dff cell `$procdff$10658' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
  created $dff cell `$procdff$10659' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_secondword' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
  created $dff cell `$procdff$10660' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\prefetched_high_word' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
  created $dff cell `$procdff$10661' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_16bit_buffer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
  created $dff cell `$procdff$10662' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\next_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2635'.
  created $dff cell `$procdff$10663' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_rdata_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2635'.
  created $dff cell `$procdff$10664' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_firstword_reg' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2627'.
  created $dff cell `$procdff$10665' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\last_mem_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2627'.
  created $dff cell `$procdff$10666' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8061$1702'.
  created $dff cell `$procdff$10667' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8061$1702'.
  created $dff cell `$procdff$10668' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8061$1702'.
  created $dff cell `$procdff$10669' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8061$1702'.
  created $dff cell `$procdff$10670' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8047$1694'.
  created $dff cell `$procdff$10671' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8047$1694'.
  created $dff cell `$procdff$10672' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8047$1694'.
  created $dff cell `$procdff$10673' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8047$1694'.
  created $dff cell `$procdff$10674' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8033$1686'.
  created $dff cell `$procdff$10675' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8033$1686'.
  created $dff cell `$procdff$10676' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8033$1686'.
  created $dff cell `$procdff$10677' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8033$1686'.
  created $dff cell `$procdff$10678' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8019$1678'.
  created $dff cell `$procdff$10679' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8019$1678'.
  created $dff cell `$procdff$10680' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8019$1678'.
  created $dff cell `$procdff$10681' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8019$1678'.
  created $dff cell `$procdff$10682' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8005$1670'.
  created $dff cell `$procdff$10683' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8005$1670'.
  created $dff cell `$procdff$10684' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8005$1670'.
  created $dff cell `$procdff$10685' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8005$1670'.
  created $dff cell `$procdff$10686' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7991$1662'.
  created $dff cell `$procdff$10687' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7991$1662'.
  created $dff cell `$procdff$10688' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7991$1662'.
  created $dff cell `$procdff$10689' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7991$1662'.
  created $dff cell `$procdff$10690' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7977$1654'.
  created $dff cell `$procdff$10691' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7977$1654'.
  created $dff cell `$procdff$10692' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7977$1654'.
  created $dff cell `$procdff$10693' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7977$1654'.
  created $dff cell `$procdff$10694' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7963$1646'.
  created $dff cell `$procdff$10695' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7963$1646'.
  created $dff cell `$procdff$10696' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7963$1646'.
  created $dff cell `$procdff$10697' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7963$1646'.
  created $dff cell `$procdff$10698' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7949$1638'.
  created $dff cell `$procdff$10699' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7949$1638'.
  created $dff cell `$procdff$10700' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7949$1638'.
  created $dff cell `$procdff$10701' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7949$1638'.
  created $dff cell `$procdff$10702' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7935$1630'.
  created $dff cell `$procdff$10703' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7935$1630'.
  created $dff cell `$procdff$10704' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7935$1630'.
  created $dff cell `$procdff$10705' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7935$1630'.
  created $dff cell `$procdff$10706' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7921$1622'.
  created $dff cell `$procdff$10707' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7921$1622'.
  created $dff cell `$procdff$10708' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7921$1622'.
  created $dff cell `$procdff$10709' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7921$1622'.
  created $dff cell `$procdff$10710' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7907$1614'.
  created $dff cell `$procdff$10711' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7907$1614'.
  created $dff cell `$procdff$10712' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7907$1614'.
  created $dff cell `$procdff$10713' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7907$1614'.
  created $dff cell `$procdff$10714' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7893$1606'.
  created $dff cell `$procdff$10715' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7893$1606'.
  created $dff cell `$procdff$10716' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7893$1606'.
  created $dff cell `$procdff$10717' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7893$1606'.
  created $dff cell `$procdff$10718' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7879$1598'.
  created $dff cell `$procdff$10719' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7879$1598'.
  created $dff cell `$procdff$10720' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7879$1598'.
  created $dff cell `$procdff$10721' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7879$1598'.
  created $dff cell `$procdff$10722' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7865$1590'.
  created $dff cell `$procdff$10723' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7865$1590'.
  created $dff cell `$procdff$10724' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7865$1590'.
  created $dff cell `$procdff$10725' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7865$1590'.
  created $dff cell `$procdff$10726' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7851$1582'.
  created $dff cell `$procdff$10727' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7851$1582'.
  created $dff cell `$procdff$10728' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7851$1582'.
  created $dff cell `$procdff$10729' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7851$1582'.
  created $dff cell `$procdff$10730' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7744$1572'.
  created $dff cell `$procdff$10731' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7744$1572'.
  created $dff cell `$procdff$10732' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7744$1572'.
  created $dff cell `$procdff$10733' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7744$1572'.
  created $dff cell `$procdff$10734' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_6_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7727$1562'.
  created $dff cell `$procdff$10735' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7727$1562'.
  created $dff cell `$procdff$10736' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7727$1562'.
  created $dff cell `$procdff$10737' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7727$1562'.
  created $dff cell `$procdff$10738' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7709$1552'.
  created $dff cell `$procdff$10739' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7709$1552'.
  created $dff cell `$procdff$10740' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7709$1552'.
  created $dff cell `$procdff$10741' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7709$1552'.
  created $dff cell `$procdff$10742' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7691$1542'.
  created $dff cell `$procdff$10743' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7691$1542'.
  created $dff cell `$procdff$10744' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7691$1542'.
  created $dff cell `$procdff$10745' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7691$1542'.
  created $dff cell `$procdff$10746' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7673$1532'.
  created $dff cell `$procdff$10747' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7673$1532'.
  created $dff cell `$procdff$10748' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7673$1532'.
  created $dff cell `$procdff$10749' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7673$1532'.
  created $dff cell `$procdff$10750' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7612$1529'.
  created $dff cell `$procdff$10751' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7607$1521'.
  created $dff cell `$procdff$10752' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7607$1521'.
  created $dff cell `$procdff$10753' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7607$1521'.
  created $dff cell `$procdff$10754' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7607$1521'.
  created $dff cell `$procdff$10755' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7591$1519'.
  created $dff cell `$procdff$10756' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7586$1511'.
  created $dff cell `$procdff$10757' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7586$1511'.
  created $dff cell `$procdff$10758' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7586$1511'.
  created $dff cell `$procdff$10759' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7586$1511'.
  created $dff cell `$procdff$10760' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7572$1509'.
  created $dff cell `$procdff$10761' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10762' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_write_block.we_index' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10763' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10764' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10765' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10766' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10767' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10768' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10769' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10770' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10771' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10772' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10773' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10774' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
  created $dff cell `$procdff$10775' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7538$1481'.
  created $dff cell `$procdff$10776' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10777' with positive edge clock.
Creating register for signal `\colorlight_i5.\_c_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10778' with positive edge clock.
Creating register for signal `\colorlight_i5.\_c_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10779' with positive edge clock.
Creating register for signal `\colorlight_i5.\a0_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10780' with positive edge clock.
Creating register for signal `\colorlight_i5.\a0_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10781' with positive edge clock.
Creating register for signal `\colorlight_i5.\a1_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10782' with positive edge clock.
Creating register for signal `\colorlight_i5.\a1_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10783' with positive edge clock.
Creating register for signal `\colorlight_i5.\a2_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10784' with positive edge clock.
Creating register for signal `\colorlight_i5.\a2_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10785' with positive edge clock.
Creating register for signal `\colorlight_i5.\a3_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10786' with positive edge clock.
Creating register for signal `\colorlight_i5.\a3_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10787' with positive edge clock.
Creating register for signal `\colorlight_i5.\a4_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10788' with positive edge clock.
Creating register for signal `\colorlight_i5.\a4_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10789' with positive edge clock.
Creating register for signal `\colorlight_i5.\a5_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10790' with positive edge clock.
Creating register for signal `\colorlight_i5.\a5_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10791' with positive edge clock.
Creating register for signal `\colorlight_i5.\a6_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10792' with positive edge clock.
Creating register for signal `\colorlight_i5.\a6_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10793' with positive edge clock.
Creating register for signal `\colorlight_i5.\a7_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10794' with positive edge clock.
Creating register for signal `\colorlight_i5.\a7_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10795' with positive edge clock.
Creating register for signal `\colorlight_i5.\a8_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10796' with positive edge clock.
Creating register for signal `\colorlight_i5.\a8_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10797' with positive edge clock.
Creating register for signal `\colorlight_i5.\a9_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10798' with positive edge clock.
Creating register for signal `\colorlight_i5.\a9_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10799' with positive edge clock.
Creating register for signal `\colorlight_i5.\adr_offset_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10800' with positive edge clock.
Creating register for signal `\colorlight_i5.\b0_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10801' with positive edge clock.
Creating register for signal `\colorlight_i5.\b0_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10802' with positive edge clock.
Creating register for signal `\colorlight_i5.\b1_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10803' with positive edge clock.
Creating register for signal `\colorlight_i5.\b1_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10804' with positive edge clock.
Creating register for signal `\colorlight_i5.\b2_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10805' with positive edge clock.
Creating register for signal `\colorlight_i5.\b2_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10806' with positive edge clock.
Creating register for signal `\colorlight_i5.\b3_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10807' with positive edge clock.
Creating register for signal `\colorlight_i5.\b3_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10808' with positive edge clock.
Creating register for signal `\colorlight_i5.\b4_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10809' with positive edge clock.
Creating register for signal `\colorlight_i5.\b4_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10810' with positive edge clock.
Creating register for signal `\colorlight_i5.\b5_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10811' with positive edge clock.
Creating register for signal `\colorlight_i5.\b5_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10812' with positive edge clock.
Creating register for signal `\colorlight_i5.\b6_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10813' with positive edge clock.
Creating register for signal `\colorlight_i5.\b6_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10814' with positive edge clock.
Creating register for signal `\colorlight_i5.\b7_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10815' with positive edge clock.
Creating register for signal `\colorlight_i5.\b7_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10816' with positive edge clock.
Creating register for signal `\colorlight_i5.\b8_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10817' with positive edge clock.
Creating register for signal `\colorlight_i5.\b8_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10818' with positive edge clock.
Creating register for signal `\colorlight_i5.\b9_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10819' with positive edge clock.
Creating register for signal `\colorlight_i5.\b9_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10820' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10821' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10822' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10823' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fsm_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10824' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10825' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_grant' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10826' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_adr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10827' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_dat_w' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10828' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10829' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10830' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10831' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10832' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10833' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10834' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10835' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10836' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10837' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10838' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10839' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10840' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_refresher_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10841' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10842' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespimmap_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10843' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespiphy_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10844' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10845' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10846' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10847' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10848' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10849' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10850' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_data' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10851' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10852' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10853' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10854' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10855' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10856' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10857' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10858' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10859' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10860' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10861' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10862' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10863' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10864' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10865' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10866' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10867' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10868' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10869' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10870' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10871' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10872' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10873' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10874' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10875' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_data' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10876' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10877' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10878' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10879' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10880' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10881' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10882' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10883' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10884' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10885' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10886' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10887' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10888' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10889' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10890' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10891' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10892' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10893' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10894' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10895' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10896' with positive edge clock.
Creating register for signal `\colorlight_i5.\busy_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10897' with positive edge clock.
Creating register for signal `\colorlight_i5.\chaser' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10898' with positive edge clock.
Creating register for signal `\colorlight_i5.\count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10899' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10900' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10901' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10902' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10903' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10904' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10905' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface6_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10906' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10907' with positive edge clock.
Creating register for signal `\colorlight_i5.\cycles_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10908' with positive edge clock.
Creating register for signal `\colorlight_i5.\dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10909' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_cs_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10910' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_cs_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10911' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_phyconfig_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10912' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_phyconfig_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10913' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10914' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10915' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10916' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10917' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_status_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10918' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10919' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10920' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10921' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_len' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10922' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_mask' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10923' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_width' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10924' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10925' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_burst_adr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10926' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_burst_cs' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10927' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_byte_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10928' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10929' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10930' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10931' with positive edge clock.
Creating register for signal `\colorlight_i5.\mode' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10932' with positive edge clock.
Creating register for signal `\colorlight_i5.\nnz_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10933' with positive edge clock.
Creating register for signal `\colorlight_i5.\nnz_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10934' with positive edge clock.
Creating register for signal `\colorlight_i5.\rddata_en' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10935' with positive edge clock.
Creating register for signal `\colorlight_i5.\re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10936' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10937' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10938' with positive edge clock.
Creating register for signal `\colorlight_i5.\result_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10939' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_address_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10940' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_address_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10941' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_baddress_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10942' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10943' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10944' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10945' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10946' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10947' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10948' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10949' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10950' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10951' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10952' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10953' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10954' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10955' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10956' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10957' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10958' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10959' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10960' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10961' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10962' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10963' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10964' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10965' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10966' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10967' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10968' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10969' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10970' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10971' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10972' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10973' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10974' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10975' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10976' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10977' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10978' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10979' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10980' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10981' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10982' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10983' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10984' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10985' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10986' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10987' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10988' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10989' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10990' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10991' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10992' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10993' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10994' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10995' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10996' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10997' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10998' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$10999' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11000' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11001' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11002' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11003' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11004' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11005' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11006' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11007' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11008' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11009' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11010' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11011' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11012' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11013' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11014' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_command_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11015' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_command_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11016' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11017' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11018' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11019' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11020' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11021' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11022' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11023' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11024' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_postponer_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11025' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11026' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_rddata_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11027' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_rddata_status' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11028' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11029' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11030' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11031' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_trigger' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11032' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11033' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11034' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11035' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_time0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11036' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_time1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11037' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_timer_count1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11038' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11039' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11040' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11041' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11042' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11043' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11044' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11045' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_slaves' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11046' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_clk' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11047' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_clk_reg' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11048' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_cnt' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11049' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11050' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_div' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11051' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_dq_oe' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11052' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_posedge_reg' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11053' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11054' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_in' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11055' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11056' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_out' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11057' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11058' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11059' with positive edge clock.
Creating register for signal `\colorlight_i5.\start_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11060' with positive edge clock.
Creating register for signal `\colorlight_i5.\start_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11061' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11062' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11063' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_addr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11064' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11065' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11066' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11067' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11068' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11069' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11070' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11071' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11072' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
  created $dff cell `$procdff$11073' with positive edge clock.

5.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3371'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3371'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3366'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3366'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3328'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3322'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3322'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
Removing empty process `picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3285'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3275'.
Removing empty process `picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3275'.
Found and cleaned up 7 empty switches in `\dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
Removing empty process `dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:90$3244'.
Removing empty process `dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:78$3240'.
Removing empty process `dotproduct.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:62$3239'.
Found and cleaned up 61 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$3044'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$3028'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$3019'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$3019'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$3007'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$3007'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$3002'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$3002'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$3001'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2979'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2979'.
Found and cleaned up 8 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2967'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2967'.
Found and cleaned up 22 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2704'.
Found and cleaned up 3 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2702'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2702'.
Found and cleaned up 5 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2698'.
Found and cleaned up 48 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2697'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2697'.
Found and cleaned up 16 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2673'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3225'.
Found and cleaned up 19 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2635'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2635'.
Found and cleaned up 3 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2632'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2632'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2627'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2627'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2553'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2553'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2372$2531'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2371$2530'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2350$2529'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2345$2528'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2342$2527'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2327$2526'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2319$2525'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2316$2524'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2315$2523'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2314$2522'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2313$2521'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2306$2520'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2305$2519'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2303$2518'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2302$2517'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2301$2516'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2300$2515'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2299$2514'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2295$2513'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2294$2512'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2293$2511'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2292$2510'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2291$2509'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2290$2508'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2289$2507'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2288$2506'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2287$2505'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2283$2504'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2281$2503'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2276$2502'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2274$2501'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2267$2500'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2266$2499'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2265$2498'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2264$2497'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2263$2496'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2262$2495'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2261$2494'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2256$2493'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2255$2492'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2254$2491'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2252$2490'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2251$2489'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2249$2488'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2248$2487'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2247$2486'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2246$2485'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2245$2484'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2244$2483'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2243$2482'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2242$2481'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2241$2480'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2240$2479'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2239$2478'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2238$2477'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2236$2476'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2233$2475'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2232$2474'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2230$2473'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2223$2472'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2221$2471'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2217$2470'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2216$2469'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2215$2468'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2214$2467'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2213$2466'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2212$2465'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2209$2464'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2206$2463'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2205$2462'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2204$2461'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2203$2460'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2201$2459'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2195$2458'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2190$2457'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2188$2456'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2186$2455'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2184$2454'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2172$2453'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2171$2452'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2170$2451'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2169$2450'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2168$2449'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2167$2448'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2166$2447'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2164$2446'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2163$2445'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2160$2444'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2159$2443'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2157$2442'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2156$2441'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2152$2440'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2150$2439'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2149$2438'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2147$2437'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2145$2436'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2144$2435'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2143$2434'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2142$2433'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2141$2432'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2140$2431'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2134$2430'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2132$2429'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2123$2428'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2121$2427'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2120$2426'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2118$2425'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2114$2424'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2112$2423'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2111$2422'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2109$2421'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2107$2420'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2105$2419'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2104$2418'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2101$2417'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2100$2416'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2099$2415'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2098$2414'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2097$2413'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2095$2412'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2093$2411'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2092$2410'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2091$2409'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2090$2408'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2089$2407'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2088$2406'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2087$2405'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2086$2404'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2085$2403'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2084$2402'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2053$2401'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2052$2400'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2051$2399'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2050$2398'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2049$2397'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2048$2396'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2047$2395'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2046$2394'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2045$2393'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2044$2392'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2043$2391'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2042$2390'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2041$2389'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2040$2388'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2039$2387'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2038$2386'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2037$2385'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2036$2384'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2035$2383'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2033$2382'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2031$2381'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2028$2380'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2026$2379'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2024$2378'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2022$2377'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2021$2376'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2020$2375'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2019$2374'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2007$2373'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2005$2372'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2003$2371'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2002$2370'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2000$2369'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1998$2368'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1995$2367'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1994$2366'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1993$2365'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1992$2364'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1991$2363'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1990$2362'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1988$2361'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1987$2360'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1986$2359'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1985$2358'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1984$2357'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1983$2356'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1982$2355'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1981$2354'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1980$2353'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1979$2352'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1977$2351'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1976$2350'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1974$2349'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1973$2348'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1971$2347'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1969$2346'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1968$2345'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1967$2344'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1963$2343'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1959$2342'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1958$2341'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1957$2340'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1956$2339'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1955$2338'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1953$2337'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1951$2336'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1950$2335'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1949$2334'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1945$2333'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1937$2332'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1935$2331'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1934$2330'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1932$2329'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1931$2328'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1929$2327'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1928$2326'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1899$2325'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1898$2324'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1897$2323'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1896$2322'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1894$2321'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1893$2320'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1892$2319'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1890$2318'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1887$2317'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1884$2316'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1882$2315'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1879$2314'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1878$2313'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1876$2312'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1875$2311'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1874$2310'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1873$2309'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1866$2308'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1856$2307'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1855$2306'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1854$2305'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1853$2304'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1852$2303'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1851$2302'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1850$2301'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1849$2300'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1848$2299'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1846$2298'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1845$2297'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1841$2296'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1839$2295'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1838$2294'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1836$2293'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1835$2292'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1833$2291'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1832$2290'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1803$2289'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1802$2288'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1801$2287'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1800$2286'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1798$2285'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1797$2284'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1796$2283'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1794$2282'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1791$2281'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1788$2280'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1786$2279'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1783$2278'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1782$2277'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1780$2276'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1779$2275'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1778$2274'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1777$2273'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1770$2272'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1760$2271'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1759$2270'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1758$2269'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1757$2268'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1756$2267'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1755$2266'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1754$2265'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1753$2264'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1752$2263'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1750$2262'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1749$2261'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1745$2260'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1743$2259'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1742$2258'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1740$2257'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1739$2256'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1737$2255'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1736$2254'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1707$2253'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1706$2252'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1705$2251'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1704$2250'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1702$2249'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1701$2248'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1700$2247'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1698$2246'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1695$2245'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1692$2244'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1690$2243'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1687$2242'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1686$2241'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1684$2240'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1683$2239'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1682$2238'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1681$2237'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1674$2236'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1664$2235'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1663$2234'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1662$2233'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1661$2232'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1660$2231'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1659$2230'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1658$2229'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1657$2228'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1656$2227'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1654$2226'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1653$2225'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1649$2224'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1647$2223'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1646$2222'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1644$2221'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1643$2220'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1641$2219'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1640$2218'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1611$2217'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1610$2216'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1609$2215'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1608$2214'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1606$2213'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1605$2212'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1604$2211'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1602$2210'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1599$2209'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1596$2208'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1594$2207'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1591$2206'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1590$2205'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1588$2204'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1587$2203'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1586$2202'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1585$2201'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1578$2200'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1568$2199'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1567$2198'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1566$2197'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1565$2196'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1564$2195'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1563$2194'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1562$2193'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1561$2192'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1560$2191'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1558$2190'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1557$2189'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1556$2188'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1555$2187'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1554$2186'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1553$2185'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1550$2184'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1549$2183'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1548$2182'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1547$2181'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1546$2180'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1545$2179'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1544$2178'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1543$2177'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1542$2176'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1541$2175'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1540$2174'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1539$2173'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1538$2172'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1537$2171'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1536$2170'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1535$2169'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1534$2168'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1533$2167'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1532$2166'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1531$2165'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1530$2164'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1529$2163'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1528$2162'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1527$2161'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1526$2160'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1525$2159'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1524$2158'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1523$2157'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1522$2156'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1521$2155'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1520$2154'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1519$2153'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1518$2152'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1514$2151'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1512$2150'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1511$2149'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1510$2148'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1509$2147'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1499$2146'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1498$2145'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1444$2144'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1442$2143'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1441$2142'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1440$2141'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1438$2140'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1437$2139'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1436$2138'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1435$2137'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1433$2136'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1431$2135'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1430$2134'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1429$2133'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1428$2132'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1427$2131'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1426$2130'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1424$2129'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1420$2128'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1419$2127'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1418$2126'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1416$2125'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1415$2124'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1414$2123'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1413$2122'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1412$2121'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1408$2120'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1406$2119'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1402$2118'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1401$2117'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1400$2116'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1399$2115'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1398$2114'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1397$2113'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1396$2112'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1395$2111'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1378$2110'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1377$2109'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1376$2108'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1374$2107'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1373$2106'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1372$2105'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1371$2104'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1370$2103'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1369$2102'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1359$2101'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1358$2100'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1344$2099'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1342$2098'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1329$2097'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1327$2096'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1326$2095'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1325$2094'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1319$2093'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1318$2092'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1315$2091'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1314$2090'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1311$2089'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1214$2088'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1213$2087'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1210$2086'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1209$2085'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1207$2084'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1200$2083'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1189$2082'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1188$2081'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1182$2080'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1173$2079'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1171$2078'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1166$2077'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1161$2076'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1156$2075'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1151$2074'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1146$2073'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1141$2072'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1136$2071'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1133$2070'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1131$2069'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1129$2068'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1127$2067'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1124$2066'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1122$2065'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1120$2064'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1118$2063'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1116$2062'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1114$2061'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1112$2060'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1110$2059'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1108$2058'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1106$2057'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1104$2056'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1102$2055'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1100$2054'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1098$2053'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1095$2052'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1093$2051'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1091$2050'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1089$2049'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1087$2048'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1085$2047'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1083$2046'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1081$2045'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1079$2044'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1077$2043'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1075$2042'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1073$2041'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1070$2040'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1068$2039'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1066$2038'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1064$2037'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1062$2036'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1060$2035'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1058$2034'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1056$2033'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1054$2032'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1052$2031'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1049$2030'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1047$2029'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1045$2028'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1043$2027'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1041$2026'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1039$2025'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1037$2024'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1035$2023'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1033$2022'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1031$2021'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1029$2020'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1027$2019'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1024$2018'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1022$2017'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1020$2016'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1018$2015'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1015$2014'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1013$2013'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1011$2012'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1009$2011'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1007$2010'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1005$2009'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1003$2008'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:1001$2007'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:999$2006'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:997$2005'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:995$2004'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:993$2003'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:991$2002'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:989$2001'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:987$2000'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:985$1999'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:983$1998'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:981$1997'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:979$1996'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:977$1995'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:975$1994'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:973$1993'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:971$1992'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:969$1991'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:967$1990'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:965$1989'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:963$1988'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:961$1987'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:959$1986'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:957$1985'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:955$1984'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:953$1983'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:951$1982'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:949$1981'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:947$1980'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:945$1979'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:943$1978'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:941$1977'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:939$1976'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:937$1975'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:935$1974'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:933$1973'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:931$1972'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:929$1971'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:927$1970'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:925$1969'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:923$1968'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:921$1967'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:919$1966'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:917$1965'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:915$1964'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:913$1963'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:910$1962'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:908$1961'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:906$1960'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:904$1959'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:902$1958'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:900$1957'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:884$1956'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:883$1955'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:879$1954'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:874$1953'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:873$1952'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:872$1951'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:859$1950'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:856$1949'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:849$1948'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:834$1947'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:833$1946'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:832$1945'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:831$1944'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:826$1943'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:824$1942'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:816$1941'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:815$1940'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:810$1939'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:809$1938'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:808$1937'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:806$1936'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:802$1935'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:799$1934'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:792$1933'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:775$1932'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:774$1931'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:769$1930'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:767$1929'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:759$1928'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:758$1927'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:753$1926'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:752$1925'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:751$1924'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:749$1923'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:748$1922'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:747$1921'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:745$1920'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:741$1919'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:740$1918'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:738$1917'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:737$1916'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:736$1915'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:735$1914'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:734$1913'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:733$1912'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:730$1911'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:722$1910'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:715$1909'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:714$1908'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:713$1907'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:712$1906'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:711$1905'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:710$1904'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:709$1903'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:708$1902'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:705$1901'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:704$1900'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:699$1899'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:698$1898'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:697$1897'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:696$1896'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:695$1895'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:692$1894'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:691$1893'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:690$1892'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:687$1891'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:686$1890'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:685$1889'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:684$1888'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:682$1887'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:681$1886'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:680$1885'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:679$1884'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:678$1883'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:677$1882'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:676$1881'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:675$1880'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:674$1879'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:673$1878'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:672$1877'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:670$1876'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:669$1875'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:668$1874'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:667$1873'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:665$1872'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:664$1871'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:662$1870'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:657$1869'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:655$1868'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:654$1867'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:653$1866'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:652$1865'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:650$1864'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:649$1863'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:648$1862'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:647$1861'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:646$1860'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:645$1859'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:644$1858'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:643$1857'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:642$1856'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:641$1855'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:640$1854'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:639$1853'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:638$1852'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:637$1851'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:636$1850'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:634$1849'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:628$1848'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:621$1847'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:620$1846'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:609$1845'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:608$1844'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:606$1843'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:587$1842'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:586$1841'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:585$1840'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:584$1839'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:583$1838'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:582$1837'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:569$1836'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:568$1835'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:567$1834'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:566$1833'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:565$1832'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:564$1831'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:563$1830'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:562$1829'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:561$1828'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:560$1827'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:559$1826'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:558$1825'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:557$1824'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:556$1823'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:555$1822'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:554$1821'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:553$1820'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:552$1819'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:551$1818'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:550$1817'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:549$1816'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:548$1815'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:547$1814'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:546$1813'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:545$1812'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:544$1811'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:543$1810'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:542$1809'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:541$1808'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:540$1807'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:538$1806'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:537$1805'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:536$1804'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:532$1803'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:530$1802'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:525$1801'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:524$1800'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:523$1799'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:522$1798'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:521$1797'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:520$1796'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:514$1795'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:513$1794'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:508$1793'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:501$1792'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:499$1791'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:476$1790'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:475$1789'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:474$1788'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:473$1787'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:472$1786'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:471$1785'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:470$1784'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:469$1783'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:468$1782'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:467$1781'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:466$1780'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:465$1779'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:464$1778'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:463$1777'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:462$1776'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:461$1775'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:460$1774'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:459$1773'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:458$1772'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:457$1771'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:456$1770'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:445$1769'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:444$1768'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:443$1767'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:442$1766'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:441$1765'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:440$1764'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:439$1763'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:438$1762'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:437$1761'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:436$1760'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:435$1759'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:434$1758'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:433$1757'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:432$1756'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:431$1755'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:430$1754'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:429$1753'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:428$1752'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:427$1751'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:426$1750'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:425$1749'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:424$1748'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8061$1702'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8061$1702'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8047$1694'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8047$1694'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8033$1686'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8033$1686'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8019$1678'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8019$1678'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8005$1670'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8005$1670'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7991$1662'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7991$1662'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7977$1654'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7977$1654'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7963$1646'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7963$1646'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7949$1638'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7949$1638'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7935$1630'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7935$1630'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7921$1622'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7921$1622'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7907$1614'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7907$1614'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7893$1606'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7893$1606'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7879$1598'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7879$1598'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7865$1590'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7865$1590'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7851$1582'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7851$1582'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7744$1572'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7744$1572'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2379$2535'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7727$1562'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7727$1562'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2378$2534'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7709$1552'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7709$1552'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2377$2533'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7691$1542'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7691$1542'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2376$2532'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7673$1532'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7673$1532'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7612$1529'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7612$1529'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7607$1521'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7607$1521'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7591$1519'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7591$1519'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7586$1511'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7586$1511'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7572$1509'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7553$1483'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7538$1481'.
Found and cleaned up 259 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5995$1264'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5971$1257'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5971$1257'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5954$1250'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5954$1250'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5937$1243'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5937$1243'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5920$1236'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5920$1236'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5903$1229'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5903$1229'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5886$1228'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5869$1227'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5869$1227'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5861$1213'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5853$1212'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5845$1211'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5837$1197'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5829$1196'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5821$1195'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5813$1181'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5805$1180'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5797$1179'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5789$1165'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5781$1164'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5773$1163'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5756$1162'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5756$1162'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5739$1161'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5739$1161'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5722$1160'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5722$1160'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5705$1159'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5705$1159'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5688$1158'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5688$1158'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5671$1157'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5671$1157'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5654$1156'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5654$1156'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5637$1155'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5620$1154'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5620$1154'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5603$1153'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5603$1153'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5586$1152'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5586$1152'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5569$1151'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5569$1151'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5552$1150'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5552$1150'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5535$1149'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5535$1149'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5518$1148'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5518$1148'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5501$1147'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5501$1147'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5484$1146'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5467$1145'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5467$1145'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5459$1144'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5451$1143'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5443$1142'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5435$1141'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5427$1140'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5419$1139'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5411$1138'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5403$1137'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5351$1129'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5344$1128'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5332$1125'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5332$1125'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5323$1122'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5323$1122'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5314$1119'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5314$1119'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5305$1116'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5305$1116'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5296$1113'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5296$1113'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5287$1110'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5287$1110'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5278$1107'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5278$1107'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5269$1104'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5269$1104'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5245$1100'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5245$1100'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5236$1097'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5236$1097'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5227$1094'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5227$1094'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5218$1091'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5218$1091'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5209$1088'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5209$1088'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5200$1085'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5200$1085'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5191$1082'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5191$1082'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5182$1079'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5182$1079'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5173$1077'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5158$1074'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5158$1074'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5149$1071'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5149$1071'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5140$1068'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5140$1068'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5131$1065'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5131$1065'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5122$1062'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5122$1062'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5113$1059'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5113$1059'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5084$1055'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5084$1055'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5075$1052'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5075$1052'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5066$1049'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5066$1049'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5057$1046'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5057$1046'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5048$1043'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5048$1043'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5039$1040'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5039$1040'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5030$1037'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5030$1037'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5019$1033'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5019$1033'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5010$1031'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4973$1029'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4973$1029'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4965$1026'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4965$1026'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4956$1023'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4956$1023'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4947$1020'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4947$1020'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4938$1017'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4938$1017'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4929$1014'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4929$1014'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4920$1011'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4920$1011'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4911$1008'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4911$1008'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4902$1005'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4902$1005'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4893$1002'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4893$1002'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4884$999'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4884$999'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4875$996'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4875$996'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4866$993'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4866$993'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4857$990'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4857$990'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4848$987'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4848$987'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4839$984'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4839$984'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4830$981'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4830$981'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4821$978'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4821$978'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4812$975'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4812$975'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4803$972'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4803$972'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4794$969'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4794$969'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4785$966'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4785$966'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4776$963'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4776$963'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4767$960'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4767$960'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4758$957'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4758$957'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4749$954'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4749$954'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4740$951'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4740$951'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4731$948'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4731$948'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4718$946'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4718$946'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4710$943'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4710$943'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4701$940'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4701$940'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4692$937'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4692$937'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4647$929'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4606$913'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4581$909'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4542$908'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4515$902'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4471$897'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4459$895'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4389$889'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4367$888'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4352$876'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4332$875'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4224$728'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4211$719'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4211$719'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4202$712'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4202$712'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4193$705'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4193$705'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4184$698'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4184$698'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4178$697'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4178$697'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4172$696'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4172$696'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4166$695'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4166$695'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4152$642'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4145$639'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4145$639'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4139$638'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4139$638'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4133$637'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4133$637'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4119$584'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4012$541'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3984$532'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3984$532'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3962$528'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3962$528'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3951$519'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3849$511'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3821$502'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3821$502'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3799$498'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3799$498'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3788$489'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3686$481'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3658$472'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3658$472'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3636$468'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3636$468'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3625$459'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3523$451'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3495$442'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3495$442'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3473$438'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3473$438'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3462$429'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3417$425'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3350$412'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3268$411'.
Found and cleaned up 11 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3162$402'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3136$390'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3136$390'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2960$376'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2953$374'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2953$374'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2925$373'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2892$372'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2881$371'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2881$371'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2736$366'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2736$366'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2727$362'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2727$362'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2708$354'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2708$354'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2678$343'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2678$343'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2653$334'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2653$334'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2645$332'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2645$332'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2579$321'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2537$318'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2527$305'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2508$303'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2508$303'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2492$288'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2442$270'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2424$264'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2393$259'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2386$258'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2386$258'.
Cleaned up 766 empty switches.

5.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_pcpi_mul.
<suppressed ~14 debug messages>
Optimizing module picorv32_pcpi_div.
<suppressed ~12 debug messages>
Optimizing module dotproduct.
<suppressed ~35 debug messages>
Optimizing module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
<suppressed ~648 debug messages>
Optimizing module colorlight_i5.
<suppressed ~467 debug messages>

5.6. Executing FLATTEN pass (flatten design).
Deleting now unused module picorv32_pcpi_mul.
Deleting now unused module picorv32_pcpi_div.
Deleting now unused module dotproduct.
Deleting now unused module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
<suppressed ~4 debug messages>

5.7. Executing TRIBUF pass.

5.8. Executing DEMINOUT pass (demote inout ports to input or output).

5.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~156 debug messages>

5.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1241 unused cells and 6590 unused wires.
<suppressed ~1445 debug messages>

5.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Warning: Wire colorlight_i5.\spiflash_phy_dq_i [0] is used but has no driver.
Found and reported 1 problems.

5.12. Executing OPT pass (performing simple optimizations).

5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~2613 debug messages>
Removed a total of 871 cells.

5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3389: \picorv32.genblk1.genblk1.pcpi_mul.mul_waiting -> 1'0
      Replacing known input bits on port A of cell $procmux$8637: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$8635: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$8632: \basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10304: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10302: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10299: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10350: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10348: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10345: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port B of cell $procmux$7290: \sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7288: \sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7306: \sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7304: \sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7336: \sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7334: \sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7364: \sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$7471: \sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7469: \sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7487: \sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7485: \sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7503: \sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7501: \sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7566: \sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7564: \sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7582: \sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7580: \sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7598: \sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7596: \sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7661: \sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7659: \sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7677: \sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7675: \sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7693: \sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7691: \sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7756: \sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7754: \sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7772: \sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7770: \sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7788: \sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7786: \sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$8057: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$8055: \basesoc_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$8053: \basesoc_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$8061: \basesoc_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$8059: \basesoc_grant -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3686.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3696.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3698.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3704.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3711.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3713.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3719.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3728.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3748.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3754.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3757.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3770.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3777.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3780.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3793.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3805.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3808.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3817.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3820.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3828.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3830.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3833.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3847.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3849.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3851.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3854.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3867.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3869.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3872.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3884.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3887.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3894.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3896.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3899.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3922.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3924.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3926.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3929.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3951.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3953.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3956.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3975.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3977.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3980.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3999.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4001.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4004.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4025.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4028.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4042.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4045.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4047.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4049.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4052.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4062.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4067.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4070.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4093.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4096.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4098.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4100.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4103.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4115.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4118.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4161.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4174.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4187.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$5344.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$5353.
    dead port 1/8 on $pmux $flatten\picorv32.$procmux$5368.
    dead port 2/8 on $pmux $flatten\picorv32.$procmux$5368.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6497.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6504.
    dead port 3/4 on $pmux $flatten\picorv32.$procmux$6530.
    dead port 1/2 on $mux $procmux$7925.
Removed 75 multiplexer ports.
<suppressed ~3074 debug messages>

5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $flatten\picorv32.$reduce_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:329$2561: { \picorv32.genblk1.genblk1.pcpi_mul.pcpi_ready \picorv32.genblk2.pcpi_div.pcpi_ready }
    New input vector for $reduce_or cell $flatten\picorv32.$reduce_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:328$2557: { \picorv32.genblk1.genblk1.pcpi_mul.pcpi_wait \picorv32.genblk2.pcpi_div.pcpi_wait }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3738: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y $auto$opt_reduce.cc:137:opt_pmux$11107 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3760: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y $flatten\picorv32.$procmux$3744_CMP $flatten\picorv32.$procmux$3743_CMP $auto$opt_reduce.cc:137:opt_pmux$11109 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3783: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y $auto$opt_reduce.cc:137:opt_pmux$11111 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4151: { $flatten\picorv32.$procmux$3740_CMP $auto$opt_reduce.cc:137:opt_pmux$11113 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4164: { $auto$opt_reduce.cc:137:opt_pmux$11115 $flatten\picorv32.$procmux$3739_CMP }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4177: { $flatten\picorv32.$procmux$3742_CMP $auto$opt_reduce.cc:137:opt_pmux$11117 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4418: { \picorv32.instr_trap \picorv32.is_rdcycle_rdcycleh_rdinstr_rdinstrh $auto$opt_reduce.cc:137:opt_pmux$11119 \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4462: { \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$11121 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4646: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y $flatten\picorv32.$procmux$3744_CMP $flatten\picorv32.$procmux$3743_CMP $flatten\picorv32.$procmux$3742_CMP $auto$opt_reduce.cc:137:opt_pmux$11123 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4669: { \picorv32.instr_trap $auto$opt_reduce.cc:137:opt_pmux$11125 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4756: { \picorv32.instr_trap $auto$opt_reduce.cc:137:opt_pmux$11129 $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3130_Y \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$11127 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4930: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y $flatten\picorv32.$procmux$3744_CMP $flatten\picorv32.$procmux$3743_CMP $flatten\picorv32.$procmux$3741_CMP }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4956: { \picorv32.instr_trap $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3130_Y $auto$opt_reduce.cc:137:opt_pmux$11133 $auto$opt_reduce.cc:137:opt_pmux$11131 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5142: { $auto$opt_reduce.cc:137:opt_pmux$11137 $auto$opt_reduce.cc:137:opt_pmux$11135 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5194: { \picorv32.is_lui_auipc_jal $auto$opt_reduce.cc:137:opt_pmux$11139 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5329:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022
      New ports: A=1'0, B=1'1, Y=$flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0]
      New connections: $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [31:1] = { $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2552_EN[31:0]$3022 [0] }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5339: $auto$opt_reduce.cc:137:opt_pmux$11141
    New ctrl vector for $pmux cell $procmux$10068: $auto$opt_reduce.cc:137:opt_pmux$11143
    New ctrl vector for $pmux cell $procmux$10114: $auto$opt_reduce.cc:137:opt_pmux$11145
    New ctrl vector for $pmux cell $procmux$10125: $auto$opt_reduce.cc:137:opt_pmux$11147
    New ctrl vector for $pmux cell $procmux$10132: $auto$opt_reduce.cc:137:opt_pmux$11149
    New ctrl vector for $pmux cell $procmux$10162: $auto$opt_reduce.cc:137:opt_pmux$11151
    New ctrl vector for $pmux cell $procmux$10170: $auto$opt_reduce.cc:137:opt_pmux$11153
    New ctrl vector for $pmux cell $procmux$10198: $auto$opt_reduce.cc:137:opt_pmux$11155
    New ctrl vector for $pmux cell $procmux$10207: { $procmux$10074_CMP $auto$opt_reduce.cc:137:opt_pmux$11157 }
    New ctrl vector for $pmux cell $procmux$10219: { $auto$opt_reduce.cc:137:opt_pmux$11159 $procmux$10069_CMP }
    New ctrl vector for $pmux cell $procmux$10226: { $auto$opt_reduce.cc:137:opt_pmux$11161 $procmux$10069_CMP }
    Consolidated identical input bits for $mux cell $procmux$6539:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN[7:0]$1705
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN[7:0]$1705 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN[7:0]$1705 [7:1] = { $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8063$256_EN[7:0]$1705 [0] }
    Consolidated identical input bits for $mux cell $procmux$6548:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN[7:0]$1697
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN[7:0]$1697 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN[7:0]$1697 [7:1] = { $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8049$255_EN[7:0]$1697 [0] }
    Consolidated identical input bits for $mux cell $procmux$6557:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN[7:0]$1689
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN[7:0]$1689 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN[7:0]$1689 [7:1] = { $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8035$254_EN[7:0]$1689 [0] }
    Consolidated identical input bits for $mux cell $procmux$6566:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN[7:0]$1681
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN[7:0]$1681 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN[7:0]$1681 [7:1] = { $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8021$253_EN[7:0]$1681 [0] }
    Consolidated identical input bits for $mux cell $procmux$6575:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN[7:0]$1673
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN[7:0]$1673 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN[7:0]$1673 [7:1] = { $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8007$252_EN[7:0]$1673 [0] }
    Consolidated identical input bits for $mux cell $procmux$6584:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN[7:0]$1665
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN[7:0]$1665 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN[7:0]$1665 [7:1] = { $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7993$251_EN[7:0]$1665 [0] }
    Consolidated identical input bits for $mux cell $procmux$6593:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN[7:0]$1657
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN[7:0]$1657 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN[7:0]$1657 [7:1] = { $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7979$250_EN[7:0]$1657 [0] }
    Consolidated identical input bits for $mux cell $procmux$6602:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN[7:0]$1649
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN[7:0]$1649 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN[7:0]$1649 [7:1] = { $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7965$249_EN[7:0]$1649 [0] }
    Consolidated identical input bits for $mux cell $procmux$6611:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN[7:0]$1641
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN[7:0]$1641 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN[7:0]$1641 [7:1] = { $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7951$248_EN[7:0]$1641 [0] }
    Consolidated identical input bits for $mux cell $procmux$6620:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN[7:0]$1633
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN[7:0]$1633 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN[7:0]$1633 [7:1] = { $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7937$247_EN[7:0]$1633 [0] }
    Consolidated identical input bits for $mux cell $procmux$6629:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN[7:0]$1625
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN[7:0]$1625 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN[7:0]$1625 [7:1] = { $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7923$246_EN[7:0]$1625 [0] }
    Consolidated identical input bits for $mux cell $procmux$6638:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN[7:0]$1617
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN[7:0]$1617 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN[7:0]$1617 [7:1] = { $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7909$245_EN[7:0]$1617 [0] }
    Consolidated identical input bits for $mux cell $procmux$6647:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN[7:0]$1609
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN[7:0]$1609 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN[7:0]$1609 [7:1] = { $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7895$244_EN[7:0]$1609 [0] }
    Consolidated identical input bits for $mux cell $procmux$6656:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN[7:0]$1601
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN[7:0]$1601 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN[7:0]$1601 [7:1] = { $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7881$243_EN[7:0]$1601 [0] }
    Consolidated identical input bits for $mux cell $procmux$6665:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN[7:0]$1593
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN[7:0]$1593 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN[7:0]$1593 [7:1] = { $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7867$242_EN[7:0]$1593 [0] }
    Consolidated identical input bits for $mux cell $procmux$6674:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN[7:0]$1585
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN[7:0]$1585 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN[7:0]$1585 [7:1] = { $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7853$241_EN[7:0]$1585 [0] }
    Consolidated identical input bits for $mux cell $procmux$6683:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0]
      New connections: $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [21:1] = { $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7746$240_EN[21:0]$1575 [0] }
    Consolidated identical input bits for $mux cell $procmux$6692:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0]
      New connections: $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [21:1] = { $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7729$239_EN[21:0]$1565 [0] }
    Consolidated identical input bits for $mux cell $procmux$6701:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0]
      New connections: $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [21:1] = { $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7711$238_EN[21:0]$1555 [0] }
    Consolidated identical input bits for $mux cell $procmux$6710:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0]
      New connections: $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [21:1] = { $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7693$237_EN[21:0]$1545 [0] }
    Consolidated identical input bits for $mux cell $procmux$6719:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0]
      New connections: $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [21:1] = { $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7675$236_EN[21:0]$1535 [0] }
    Consolidated identical input bits for $mux cell $procmux$6730:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524 [0]
      New connections: $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524 [9:1] = { $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7609$235_EN[9:0]$1524 [0] }
    Consolidated identical input bits for $mux cell $procmux$6741:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514 [0]
      New connections: $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514 [9:1] = { $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7588$234_EN[9:0]$1514 [0] }
    Consolidated identical input bits for $mux cell $procmux$6750:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1495
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1495 [24]
      New connections: { $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1495 [31:25] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1495 [23:0] } = { $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1495 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1495 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1495 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1495 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1495 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1495 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$233_EN[31:0]$1495 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6759:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492 [16]
      New connections: { $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492 [31:17] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6768:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489 [8]
      New connections: { $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489 [31:9] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$6777:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1486
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1486 [0]
      New connections: $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1486 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1486 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1486 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1486 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1486 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1486 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1486 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1486 [0] }
    New ctrl vector for $pmux cell $procmux$6846: { $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4695$938_Y $procmux$6853_CMP $procmux$6852_CMP $auto$opt_reduce.cc:137:opt_pmux$11163 $procmux$6849_CMP $procmux$6848_CMP $procmux$6847_CMP }
    New ctrl vector for $pmux cell $procmux$6915: { $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4695$938_Y $procmux$6853_CMP $procmux$6851_CMP $procmux$6850_CMP $procmux$6849_CMP $procmux$6848_CMP }
    New ctrl vector for $pmux cell $procmux$7247: { $procmux$10059_CMP $auto$opt_reduce.cc:137:opt_pmux$11165 }
    New ctrl vector for $pmux cell $procmux$8161: $auto$opt_reduce.cc:137:opt_pmux$11167
    New ctrl vector for $pmux cell $procmux$8166: $auto$opt_reduce.cc:137:opt_pmux$11169
    New ctrl vector for $pmux cell $procmux$8171: { $procmux$8164_CMP $auto$opt_reduce.cc:137:opt_pmux$11171 }
    New ctrl vector for $pmux cell $procmux$8176: { $procmux$8164_CMP $auto$opt_reduce.cc:137:opt_pmux$11173 }
    New ctrl vector for $pmux cell $procmux$8181: { $procmux$8164_CMP $auto$opt_reduce.cc:137:opt_pmux$11175 }
    New ctrl vector for $pmux cell $procmux$8186: { $procmux$8164_CMP $auto$opt_reduce.cc:137:opt_pmux$11177 }
    New ctrl vector for $pmux cell $procmux$8191: { $procmux$8164_CMP $auto$opt_reduce.cc:137:opt_pmux$11179 }
    New ctrl vector for $pmux cell $procmux$8546: $auto$opt_reduce.cc:137:opt_pmux$11181
    New ctrl vector for $pmux cell $procmux$8558: $auto$opt_reduce.cc:137:opt_pmux$11183
    New ctrl vector for $pmux cell $procmux$8562: $auto$opt_reduce.cc:137:opt_pmux$11185
    New ctrl vector for $pmux cell $procmux$8566: $auto$opt_reduce.cc:137:opt_pmux$11187
    New ctrl vector for $pmux cell $procmux$8578: $auto$opt_reduce.cc:137:opt_pmux$11189
    New ctrl vector for $pmux cell $procmux$8591: $auto$opt_reduce.cc:137:opt_pmux$11191
    New ctrl vector for $pmux cell $procmux$8611: $auto$opt_reduce.cc:137:opt_pmux$11193
    New ctrl vector for $pmux cell $procmux$8765: $auto$opt_reduce.cc:137:opt_pmux$11195
    New ctrl vector for $pmux cell $procmux$8769: $auto$opt_reduce.cc:137:opt_pmux$11197
    New ctrl vector for $pmux cell $procmux$8815: { $procmux$8806_CMP $auto$opt_reduce.cc:137:opt_pmux$11199 }
    New ctrl vector for $pmux cell $procmux$8828: $auto$opt_reduce.cc:137:opt_pmux$11201
    New ctrl vector for $pmux cell $procmux$8848: $auto$opt_reduce.cc:137:opt_pmux$11203
    New ctrl vector for $pmux cell $procmux$8855: $auto$opt_reduce.cc:137:opt_pmux$11205
    New ctrl vector for $pmux cell $procmux$8933: $auto$opt_reduce.cc:137:opt_pmux$11207
    New ctrl vector for $pmux cell $procmux$8952: $auto$opt_reduce.cc:137:opt_pmux$11209
    New ctrl vector for $pmux cell $procmux$8972: $auto$opt_reduce.cc:137:opt_pmux$11211
    New ctrl vector for $pmux cell $procmux$8994: { $procmux$8919_CMP $procmux$8911_CMP $auto$opt_reduce.cc:137:opt_pmux$11213 }
    New ctrl vector for $pmux cell $procmux$9018: { $procmux$8919_CMP $auto$opt_reduce.cc:137:opt_pmux$11215 }
    New ctrl vector for $pmux cell $procmux$9049: $auto$opt_reduce.cc:137:opt_pmux$11217
    New ctrl vector for $pmux cell $procmux$9069: $auto$opt_reduce.cc:137:opt_pmux$11219
    New ctrl vector for $pmux cell $procmux$9095: $auto$opt_reduce.cc:137:opt_pmux$11221
    New ctrl vector for $pmux cell $procmux$9154: $auto$opt_reduce.cc:137:opt_pmux$11223
    New ctrl vector for $pmux cell $procmux$9173: $auto$opt_reduce.cc:137:opt_pmux$11225
    New ctrl vector for $pmux cell $procmux$9193: $auto$opt_reduce.cc:137:opt_pmux$11227
    New ctrl vector for $pmux cell $procmux$9215: { $procmux$9140_CMP $procmux$9132_CMP $auto$opt_reduce.cc:137:opt_pmux$11229 }
    New ctrl vector for $pmux cell $procmux$9239: { $procmux$9140_CMP $auto$opt_reduce.cc:137:opt_pmux$11231 }
    New ctrl vector for $pmux cell $procmux$9270: $auto$opt_reduce.cc:137:opt_pmux$11233
    New ctrl vector for $pmux cell $procmux$9290: $auto$opt_reduce.cc:137:opt_pmux$11235
    New ctrl vector for $pmux cell $procmux$9316: $auto$opt_reduce.cc:137:opt_pmux$11237
    New ctrl vector for $pmux cell $procmux$9375: $auto$opt_reduce.cc:137:opt_pmux$11239
    New ctrl vector for $pmux cell $procmux$9394: $auto$opt_reduce.cc:137:opt_pmux$11241
    New ctrl vector for $pmux cell $procmux$9414: $auto$opt_reduce.cc:137:opt_pmux$11243
    New ctrl vector for $pmux cell $procmux$9436: { $procmux$9361_CMP $procmux$9353_CMP $auto$opt_reduce.cc:137:opt_pmux$11245 }
    New ctrl vector for $pmux cell $procmux$9460: { $procmux$9361_CMP $auto$opt_reduce.cc:137:opt_pmux$11247 }
    New ctrl vector for $pmux cell $procmux$9491: $auto$opt_reduce.cc:137:opt_pmux$11249
    New ctrl vector for $pmux cell $procmux$9511: $auto$opt_reduce.cc:137:opt_pmux$11251
    New ctrl vector for $pmux cell $procmux$9537: $auto$opt_reduce.cc:137:opt_pmux$11253
    New ctrl vector for $pmux cell $procmux$9596: $auto$opt_reduce.cc:137:opt_pmux$11255
    New ctrl vector for $pmux cell $procmux$9615: $auto$opt_reduce.cc:137:opt_pmux$11257
    New ctrl vector for $pmux cell $procmux$9635: $auto$opt_reduce.cc:137:opt_pmux$11259
    New ctrl vector for $pmux cell $procmux$9657: { $procmux$9582_CMP $procmux$9574_CMP $auto$opt_reduce.cc:137:opt_pmux$11261 }
    New ctrl vector for $pmux cell $procmux$9681: { $procmux$9582_CMP $auto$opt_reduce.cc:137:opt_pmux$11263 }
    New ctrl vector for $pmux cell $procmux$9712: $auto$opt_reduce.cc:137:opt_pmux$11265
    New ctrl vector for $pmux cell $procmux$9732: $auto$opt_reduce.cc:137:opt_pmux$11267
    New ctrl vector for $pmux cell $procmux$9758: $auto$opt_reduce.cc:137:opt_pmux$11269
    New ctrl vector for $pmux cell $procmux$9962: $auto$opt_reduce.cc:137:opt_pmux$11271
    New ctrl vector for $pmux cell $procmux$9969: { $procmux$10007_CMP $auto$opt_reduce.cc:137:opt_pmux$11273 }
    New ctrl vector for $pmux cell $procmux$9978: { $procmux$10007_CMP $auto$opt_reduce.cc:137:opt_pmux$11275 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$11120: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_lui_auipc_jal \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3130_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$11124: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$11128: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$11132: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_slli_srli_srai }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$11136: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_slli_srli_srai $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3130_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$11138: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
  Optimizing cells in module \colorlight_i5.
Performed a total of 120 changes.

5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~504 debug messages>
Removed a total of 168 cells.

5.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$11011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$11011 ($dff) from module colorlight_i5.

5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 3 unused cells and 1218 unused wires.
<suppressed ~142 debug messages>

5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7 debug messages>

5.12.9. Rerunning OPT passes. (Maybe there is more to do..)

5.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\picorv32.$procmux$6535: { \picorv32.genblk1.genblk1.pcpi_mul.pcpi_ready \picorv32.genblk2.pcpi_div.pcpi_ready } -> 2'11
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10114.
    dead port 2/2 on $mux $procmux$10114.
    dead port 1/2 on $mux $procmux$10198.
    dead port 2/2 on $mux $procmux$10198.
    dead port 1/3 on $pmux $procmux$10207.
    dead port 1/2 on $mux $procmux$8562.
    dead port 2/2 on $mux $procmux$8562.
    dead port 1/2 on $mux $procmux$8566.
Removed 8 multiplexer ports.
<suppressed ~2958 debug messages>

5.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\dotproduct.$procmux$3644: { $flatten\dotproduct.$procmux$3577_CMP $auto$opt_reduce.cc:137:opt_pmux$11277 }
    New ctrl vector for $pmux cell $flatten\dotproduct.$procmux$3653: { $flatten\dotproduct.$procmux$3577_CMP $auto$opt_reduce.cc:137:opt_pmux$11279 }
    New ctrl vector for $pmux cell $flatten\dotproduct.$procmux$3676: { $flatten\dotproduct.$procmux$3577_CMP $auto$opt_reduce.cc:137:opt_pmux$11281 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3760: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y $auto$opt_reduce.cc:137:opt_pmux$11283 $auto$opt_reduce.cc:137:opt_pmux$11109 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4268: $auto$opt_reduce.cc:137:opt_pmux$11285
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4285: { $flatten\picorv32.$procmux$3742_CMP $auto$opt_reduce.cc:137:opt_pmux$11287 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4715: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y $flatten\picorv32.$procmux$3744_CMP $flatten\picorv32.$procmux$3743_CMP $flatten\picorv32.$procmux$3742_CMP $flatten\picorv32.$procmux$3741_CMP $auto$opt_reduce.cc:137:opt_pmux$11289 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5280: $auto$opt_reduce.cc:137:opt_pmux$11291
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$6239: { $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:380$2602_Y $auto$opt_reduce.cc:137:opt_pmux$11293 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$6535: $auto$opt_reduce.cc:137:opt_pmux$11295
    New ctrl vector for $pmux cell $procmux$8191: $auto$opt_reduce.cc:137:opt_pmux$11167
  Optimizing cells in module \colorlight_i5.
Performed a total of 11 changes.

5.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

5.12.13. Executing OPT_DFF pass (perform DFF optimizations).

5.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 12 unused wires.
<suppressed ~6 debug messages>

5.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.16. Rerunning OPT passes. (Maybe there is more to do..)

5.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6535.
Removed 1 multiplexer ports.
<suppressed ~2906 debug messages>

5.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.12.20. Executing OPT_DFF pass (perform DFF optimizations).

5.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.23. Rerunning OPT passes. (Maybe there is more to do..)

5.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2903 debug messages>

5.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.12.27. Executing OPT_DFF pass (perform DFF optimizations).

5.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.30. Finished fast OPT passes. (There is nothing left to do.)

5.13. Executing FSM pass (extract and optimize FSM).

5.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespimmap_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespiphy_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.
Found FSM state register colorlight_i5.dotproduct.state.
Not marking colorlight_i5.mmap_byte_count as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Found FSM state register colorlight_i5.picorv32.cpu_state.
Not marking colorlight_i5.picorv32.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.picorv32.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register colorlight_i5.picorv32.mem_wordsize.
Not marking colorlight_i5.sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

5.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\dotproduct.state' from module `\colorlight_i5'.
  found $adff cell for state register: $flatten\dotproduct.$procdff$10460
  root of input selection tree: $flatten\dotproduct.$0\state[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$11277
  found ctrl input: $flatten\dotproduct.$procmux$3577_CMP
  found ctrl input: $flatten\dotproduct.$logic_and$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:113$3259_Y
  found state code: 2'01
  found ctrl input: $flatten\dotproduct.$eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:128$3266_Y
  found state code: 2'10
  found ctrl output: $flatten\dotproduct.$procmux$3623_CMP
  found ctrl output: $flatten\dotproduct.$procmux$3621_CMP
  found ctrl output: $flatten\dotproduct.$procmux$3577_CMP
  ctrl inputs: { $auto$opt_reduce.cc:137:opt_pmux$11277 $flatten\dotproduct.$logic_and$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:113$3259_Y $flatten\dotproduct.$eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:128$3266_Y }
  ctrl outputs: { $flatten\dotproduct.$procmux$3623_CMP $flatten\dotproduct.$procmux$3621_CMP $flatten\dotproduct.$procmux$3577_CMP $flatten\dotproduct.$0\state[1:0] }
  transition:       2'00 3'-0- ->       2'00 5'10000
  transition:       2'00 3'-1- ->       2'01 5'10001
  transition:       2'10 3'-0- ->       2'10 5'01010
  transition:       2'10 3'-1- ->       2'01 5'01001
  transition:       2'01 3'--0 ->       2'01 5'00101
  transition:       2'01 3'--1 ->       2'10 5'00110
Extracting FSM `\picorv32.cpu_state' from module `\colorlight_i5'.
  found $dff cell for state register: $flatten\picorv32.$procdff$10542
  root of input selection tree: $flatten\picorv32.$0\cpu_state[7:0]
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3213_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$3195_Y
  found ctrl input: $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2966_Y
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$11285
  found ctrl input: $flatten\picorv32.$procmux$3741_CMP
  found ctrl input: $flatten\picorv32.$procmux$3742_CMP
  found ctrl input: $flatten\picorv32.$procmux$3743_CMP
  found ctrl input: $flatten\picorv32.$procmux$3744_CMP
  found ctrl input: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3176_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$3180_Y
  found state code: 8'01000000
  found ctrl input: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$3158_Y
  found ctrl input: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \picorv32.mem_done
  found ctrl input: \picorv32.is_sll_srl_sra
  found ctrl input: \picorv32.is_sb_sh_sw
  found ctrl input: \picorv32.instr_trap
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: \picorv32.pcpi_int_ready
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$3112_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$3116_Y
  found state code: 8'10000000
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$11127
  found ctrl input: \picorv32.is_slli_srli_srai
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3130_Y
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$11125
  found state code: 8'00000001
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$3091_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$3099_Y
  found ctrl input: \picorv32.decoder_trigger
  found ctrl input: \picorv32.instr_jal
  found state code: 8'00100000
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3205_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3198_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3202_Y
  found ctrl output: $flatten\picorv32.$procmux$3746_CMP
  found ctrl output: $flatten\picorv32.$procmux$3744_CMP
  found ctrl output: $flatten\picorv32.$procmux$3743_CMP
  found ctrl output: $flatten\picorv32.$procmux$3742_CMP
  found ctrl output: $flatten\picorv32.$procmux$3741_CMP
  found ctrl output: $flatten\picorv32.$procmux$3740_CMP
  found ctrl output: $flatten\picorv32.$procmux$3739_CMP
  found ctrl output: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y
  ctrl inputs: { $auto$opt_reduce.cc:137:opt_pmux$11127 $auto$opt_reduce.cc:137:opt_pmux$11125 \picorv32.pcpi_int_ready \picorv32.mem_done \picorv32.instr_jal \picorv32.instr_trap \picorv32.decoder_trigger \picorv32.is_slli_srli_srai \picorv32.is_sb_sh_sw \picorv32.is_sll_srl_sra \picorv32.is_beq_bne_blt_bge_bltu_bgeu $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2966_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$3091_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$3099_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$3112_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$3116_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3130_Y $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$3158_Y $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3176_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$3180_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$3195_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3198_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3202_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3205_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3213_Y $auto$opt_reduce.cc:137:opt_pmux$11285 }
  ctrl outputs: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y $flatten\picorv32.$0\cpu_state[7:0] $flatten\picorv32.$procmux$3739_CMP $flatten\picorv32.$procmux$3740_CMP $flatten\picorv32.$procmux$3741_CMP $flatten\picorv32.$procmux$3742_CMP $flatten\picorv32.$procmux$3743_CMP $flatten\picorv32.$procmux$3744_CMP $flatten\picorv32.$procmux$3746_CMP }
  transition: 8'10000000 26'-----------0--------0---0- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------0---0- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10-00- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10-00- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'--------------------11000- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------11100- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11100- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'--------------------1-010- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------10110- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10110- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11110- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11110- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'----------------------0-1- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------0-1-1- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10101- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10101- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11101- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11101- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10111- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10111- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11111- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11111- -> 8'01000000 16'0010000000000001
  transition: 8'01000000 26'------0----000------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------0---0- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10-00- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'--------------------11000- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11100- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'--------------------1-010- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10110- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11110- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----------------------0-1- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------0-1-1- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10101- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11101- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10111- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11111- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11111- -> 8'01000000 16'1010000000000000
  transition: 8'00100000 26'00---0-000-0----0---0---0- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---0---0- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---0---0- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----0---0- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----0---0- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---0---0- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------0---0- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------0---0- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10-00- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10-00- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10-00- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10-00- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10-00- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10-00- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10-00- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10-00- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--------------------11000- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---11100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11100- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11100- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11100- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11100- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11100- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11100- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--------------------1-010- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---10110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10110- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10110- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10110- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10110- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11110- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11110- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11110- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11110- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'----------------------0-1- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---0-1-1- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---0-1-1- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---0-1-1- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----0-1-1- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----0-1-1- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---0-1-1- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------0-1-1- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------0-1-1- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10101- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10101- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10101- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10101- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11101- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11101- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11101- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11101- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10111- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10111- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10111- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10111- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11111- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11111- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11111- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11111- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00001000 26'----------00--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------0---0- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10-00- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'--------------------11000- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11100- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'--------------------1-010- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10110- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11110- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------------------0-1- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------0-1-1- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10101- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11101- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10111- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11111- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00000100 26'-----------0-----0--0---0- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--0---0- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------0---0- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10-00- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10-00- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10-00- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'--------------------11000- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--11100- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11100- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11100- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'--------------------1-010- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--10110- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11110- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'----------------------0-1- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--0-1-1- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--0-1-1- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10101- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11101- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10111- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11111- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11111- -> 8'01000000 16'0010000000010000
  transition: 8'00000010 26'-----------0------0-0---0- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------100---0- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------110---0- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------0---0- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10-00- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010-00- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110-00- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10-00- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'--------------------11000- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-11100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111100- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11100- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'--------------------1-010- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-10110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'----------------------0-1- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-0-1-1- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------100-1-1- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------110-1-1- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11111- -> 8'01000000 16'0010000000100000
  transition: 8'00000001 26'-----------0------0-0---0- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------100---0- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------110---0- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------0---0- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10-00- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010-00- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110-00- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10-00- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'--------------------11000- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-11100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111100- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11100- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'--------------------1-010- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-10110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'----------------------0-1- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-0-1-1- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------100-1-1- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------110-1-1- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------0-1-1- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11111- -> 8'01000000 16'0010000001000000
Extracting FSM `\picorv32.mem_wordsize' from module `\colorlight_i5'.
  found $dff cell for state register: $flatten\picorv32.$procdff$10529
  root of input selection tree: $flatten\picorv32.$0\mem_wordsize[1:0]
  found ctrl input: $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2966_Y
  found ctrl input: $flatten\picorv32.$procmux$3739_CMP
  found ctrl input: $flatten\picorv32.$procmux$3740_CMP
  found ctrl input: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3176_Y
  found ctrl input: \picorv32.mem_do_rdata
  found ctrl input: \picorv32.instr_lw
  found ctrl input: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$3185_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$3184_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \picorv32.mem_do_wdata
  found ctrl input: \picorv32.instr_sw
  found ctrl input: \picorv32.instr_sh
  found ctrl input: \picorv32.instr_sb
  found ctrl output: $flatten\picorv32.$procmux$6498_CMP
  found ctrl output: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3203_Y
  found ctrl output: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3196_Y
  ctrl inputs: { \picorv32.mem_do_rdata \picorv32.mem_do_wdata \picorv32.instr_lw \picorv32.instr_sb \picorv32.instr_sh \picorv32.instr_sw $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2966_Y $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3176_Y $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$3184_Y $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$3185_Y $flatten\picorv32.$procmux$3739_CMP $flatten\picorv32.$procmux$3740_CMP }
  ctrl outputs: { $flatten\picorv32.$0\mem_wordsize[1:0] $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3196_Y $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3203_Y $flatten\picorv32.$procmux$6498_CMP }
  transition:       2'00 13'------00---00 ->       2'00 5'00100
  transition:       2'00 13'------01----- ->       2'00 5'00100
  transition:       2'00 13'------0-0---1 ->       2'00 5'00100
  transition:       2'00 13'-0-0000-1---1 ->       2'00 5'00100
  transition:       2'00 13'-0-1--0-1---1 ->       2'10 5'10100
  transition:       2'00 13'-0--1-0-1---1 ->       2'01 5'01100
  transition:       2'00 13'-0---10-1---1 ->       2'00 5'00100
  transition:       2'00 13'-1----0-1---1 ->       2'00 5'00100
  transition:       2'00 13'------0-0--1- ->       2'00 5'00100
  transition:       2'00 13'0-0---0-1001- ->       2'00 5'00100
  transition:       2'00 13'0-----0-11-1- ->       2'10 5'10100
  transition:       2'00 13'0-----0-1-11- ->       2'01 5'01100
  transition:       2'00 13'0-1---0-1--1- ->       2'00 5'00100
  transition:       2'00 13'1-----0-1--1- ->       2'00 5'00100
  transition:       2'00 13'------1------ ->       2'00 5'00100
  transition:       2'10 13'------00---00 ->       2'10 5'10001
  transition:       2'10 13'------01----- ->       2'00 5'00001
  transition:       2'10 13'------0-0---1 ->       2'10 5'10001
  transition:       2'10 13'-0-0000-1---1 ->       2'10 5'10001
  transition:       2'10 13'-0-1--0-1---1 ->       2'10 5'10001
  transition:       2'10 13'-0--1-0-1---1 ->       2'01 5'01001
  transition:       2'10 13'-0---10-1---1 ->       2'00 5'00001
  transition:       2'10 13'-1----0-1---1 ->       2'10 5'10001
  transition:       2'10 13'------0-0--1- ->       2'10 5'10001
  transition:       2'10 13'0-0---0-1001- ->       2'10 5'10001
  transition:       2'10 13'0-----0-11-1- ->       2'10 5'10001
  transition:       2'10 13'0-----0-1-11- ->       2'01 5'01001
  transition:       2'10 13'0-1---0-1--1- ->       2'00 5'00001
  transition:       2'10 13'1-----0-1--1- ->       2'10 5'10001
  transition:       2'10 13'------1------ ->       2'10 5'10001
  transition:       2'01 13'------00---00 ->       2'01 5'01010
  transition:       2'01 13'------01----- ->       2'00 5'00010
  transition:       2'01 13'------0-0---1 ->       2'01 5'01010
  transition:       2'01 13'-0-0000-1---1 ->       2'01 5'01010
  transition:       2'01 13'-0-1--0-1---1 ->       2'10 5'10010
  transition:       2'01 13'-0--1-0-1---1 ->       2'01 5'01010
  transition:       2'01 13'-0---10-1---1 ->       2'00 5'00010
  transition:       2'01 13'-1----0-1---1 ->       2'01 5'01010
  transition:       2'01 13'------0-0--1- ->       2'01 5'01010
  transition:       2'01 13'0-0---0-1001- ->       2'01 5'01010
  transition:       2'01 13'0-----0-11-1- ->       2'10 5'10010
  transition:       2'01 13'0-----0-1-11- ->       2'01 5'01010
  transition:       2'01 13'0-1---0-1--1- ->       2'00 5'00010
  transition:       2'01 13'1-----0-1--1- ->       2'01 5'01010
  transition:       2'01 13'------1------ ->       2'01 5'01010

5.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\picorv32.mem_wordsize$11311' from module `\colorlight_i5'.
Optimizing FSM `$fsm$\picorv32.cpu_state$11301' from module `\colorlight_i5'.
  Merging pattern 26'-----------0--------11100- and 26'-----------0--------11101- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------10110- and 26'-----------0--------10111- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11110- and 26'-----------0--------11111- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11101- and 26'-----------0--------11100- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------10111- and 26'-----------0--------10110- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11111- and 26'-----------0--------11110- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------1110-- and 26'-----------0--------1111-- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------1111-- and 26'-----------0--------1110-- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (0 1 16'0010000000000001).
  Merging pattern 26'------0----000------11100- and 26'------0----000------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11100- and 26'----1-1----000------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11100- and 26'-----------001------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11100- and 26'-----------01-------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------10110- and 26'------0----000------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------10110- and 26'----1-1----000------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------10110- and 26'-----------001------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------10110- and 26'-----------01-------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11110- and 26'------0----000------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11110- and 26'----1-1----000------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11110- and 26'-----------001------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11110- and 26'-----------01-------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11101- and 26'------0----000------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11101- and 26'----1-1----000------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11101- and 26'-----------001------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11101- and 26'-----------01-------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------10111- and 26'------0----000------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------10111- and 26'----1-1----000------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------10111- and 26'-----------001------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------10111- and 26'-----------01-------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11111- and 26'------0----000------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11111- and 26'----1-1----000------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11111- and 26'-----------001------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11111- and 26'-----------01-------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------1110-- and 26'------0----000------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------1110-- and 26'----1-1----000------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------1110-- and 26'-----------001------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------1110-- and 26'-----------01-------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------1111-- and 26'------0----000------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------1111-- and 26'----1-1----000------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------1111-- and 26'-----------001------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------1111-- and 26'-----------01-------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----0-1----000------11100- and 26'----0-1----000------11101- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------10110- and 26'----0-1----000------10111- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11110- and 26'----0-1----000------11111- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11101- and 26'----0-1----000------11100- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------10111- and 26'----0-1----000------10110- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11111- and 26'----0-1----000------11110- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------1110-- and 26'----0-1----000------1111-- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------1111-- and 26'----0-1----000------1110-- from group (1 2 16'1001000000000000).
  Merging pattern 26'--0--1-----0--10----11100- and 26'--0--1-----0--10----11101- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----10110- and 26'--0--1-----0--10----10111- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11110- and 26'--0--1-----0--10----11111- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11101- and 26'--0--1-----0--10----11100- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----10111- and 26'--0--1-----0--10----10110- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11111- and 26'--0--1-----0--10----11110- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----1110-- and 26'--0--1-----0--10----1111-- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----1111-- and 26'--0--1-----0--10----1110-- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--11----11100- and 26'--0--1-----0--11----11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11100- and 26'--1--1-----0--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11100- and 26'-1---------0--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----10110- and 26'--0--1-----0--11----10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------10110- and 26'--1--1-----0--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------10110- and 26'-1---------0--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11110- and 26'--0--1-----0--11----11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11110- and 26'--1--1-----0--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11110- and 26'-1---------0--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11101- and 26'--0--1-----0--11----11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11101- and 26'--1--1-----0--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11101- and 26'-1---------0--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----10111- and 26'--0--1-----0--11----10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------10111- and 26'--1--1-----0--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------10111- and 26'-1---------0--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11111- and 26'--0--1-----0--11----11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11111- and 26'--1--1-----0--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11111- and 26'-1---------0--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----1110-- and 26'--0--1-----0--11----1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------1110-- and 26'--1--1-----0--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------1110-- and 26'-1---------0--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----1111-- and 26'--0--1-----0--11----1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------1111-- and 26'--1--1-----0--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------1111-- and 26'-1---------0--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--0-----11100- and 26'--0--1-----0--0-----11101- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----10110- and 26'--0--1-----0--0-----10111- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11110- and 26'--0--1-----0--0-----11111- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11101- and 26'--0--1-----0--0-----11100- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----10111- and 26'--0--1-----0--0-----10110- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11111- and 26'--0--1-----0--0-----11110- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----1110-- and 26'--0--1-----0--0-----1111-- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----1111-- and 26'--0--1-----0--0-----1110-- from group (2 2 16'0001000000000010).
  Merging pattern 26'00---0-000-0----0---11100- and 26'00---0-000-0----0---11101- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11100- and 26'1----------0--------11101- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---10110- and 26'00---0-000-0----0---10111- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------10110- and 26'1----------0--------10111- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11110- and 26'00---0-000-0----0---11111- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11110- and 26'1----------0--------11111- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11101- and 26'00---0-000-0----0---11100- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11101- and 26'1----------0--------11100- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---10111- and 26'00---0-000-0----0---10110- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------10111- and 26'1----------0--------10110- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11111- and 26'00---0-000-0----0---11110- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11111- and 26'1----------0--------11110- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---1110-- and 26'00---0-000-0----0---1111-- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------1110-- and 26'1----------0--------1111-- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---1111-- and 26'00---0-000-0----0---1110-- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------1111-- and 26'1----------0--------1110-- from group (2 3 16'0000010000000010).
  Merging pattern 26'00-----0-1-0----0---11100- and 26'00-----0-1-0----0---11101- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11100- and 26'-------1---0--------11101- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---10110- and 26'00-----0-1-0----0---10111- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------10110- and 26'-------1---0--------10111- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11110- and 26'00-----0-1-0----0---11111- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11110- and 26'-------1---0--------11111- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11101- and 26'00-----0-1-0----0---11100- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11101- and 26'-------1---0--------11100- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---10111- and 26'00-----0-1-0----0---10110- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------10111- and 26'-------1---0--------10110- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11111- and 26'00-----0-1-0----0---11110- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11111- and 26'-------1---0--------11110- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---1110-- and 26'00-----0-1-0----0---1111-- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------1110-- and 26'-------1---0--------1111-- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---1111-- and 26'00-----0-1-0----0---1110-- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------1111-- and 26'-------1---0--------1110-- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----01--0----0---11100- and 26'00-----01--0----0---11101- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---10110- and 26'00-----01--0----0---10111- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11110- and 26'00-----01--0----0---11111- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11101- and 26'00-----01--0----0---11100- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---10111- and 26'00-----01--0----0---10110- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11111- and 26'00-----01--0----0---11110- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---1110-- and 26'00-----01--0----0---1111-- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---1111-- and 26'00-----01--0----0---1110-- from group (2 5 16'0000000100000010).
  Merging pattern 26'-----------0----1---11100- and 26'-----------0----1---11101- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---10110- and 26'-----------0----1---10111- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11110- and 26'-----------0----1---11111- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11101- and 26'-----------0----1---11100- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---10111- and 26'-----------0----1---10110- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11111- and 26'-----------0----1---11110- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---1110-- and 26'-----------0----1---1111-- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---1111-- and 26'-----------0----1---1110-- from group (2 6 16'0000000010000010).
  Merging pattern 26'----------00--------11100- and 26'----------00--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11100- and 26'---1------10--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------10110- and 26'----------00--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------10110- and 26'---1------10--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11110- and 26'----------00--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11110- and 26'---1------10--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11101- and 26'----------00--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11101- and 26'---1------10--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------10111- and 26'----------00--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------10111- and 26'---1------10--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11111- and 26'----------00--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11111- and 26'---1------10--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------1110-- and 26'----------00--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------1110-- and 26'---1------10--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------1111-- and 26'----------00--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------1111-- and 26'---1------10--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---0------10--------11100- and 26'---0------10--------11101- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------10110- and 26'---0------10--------10111- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11110- and 26'---0------10--------11111- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11101- and 26'---0------10--------11100- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------10111- and 26'---0------10--------10110- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11111- and 26'---0------10--------11110- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------1110-- and 26'---0------10--------1111-- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------1111-- and 26'---0------10--------1110-- from group (3 3 16'0000010000001000).
  Merging pattern 26'-----------0-----1--11100- and 26'-----------0-----1--11101- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--10110- and 26'-----------0-----1--10111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11110- and 26'-----------0-----1--11111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11101- and 26'-----------0-----1--11100- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--10111- and 26'-----------0-----1--10110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11111- and 26'-----------0-----1--11110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--1110-- and 26'-----------0-----1--1111-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--1111-- and 26'-----------0-----1--1110-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----0--11100- and 26'-----------0-----0--11101- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--10110- and 26'-----------0-----0--10111- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11110- and 26'-----------0-----0--11111- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11101- and 26'-----------0-----0--11100- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--10111- and 26'-----------0-----0--10110- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11111- and 26'-----------0-----0--11110- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--1110-- and 26'-----------0-----0--1111-- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--1111-- and 26'-----------0-----0--1110-- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0------1111100- and 26'-----------0------1111101- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1110110- and 26'-----------0------1110111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111110- and 26'-----------0------1111111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111101- and 26'-----------0------1111100- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1110111- and 26'-----------0------1110110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111111- and 26'-----------0------1111110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------111110-- and 26'-----------0------111111-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------111111-- and 26'-----------0------111110-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1011100- and 26'-----------0------1011101- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11100- and 26'-----------0------0-11101- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1010110- and 26'-----------0------1010111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-10110- and 26'-----------0------0-10111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011110- and 26'-----------0------1011111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11110- and 26'-----------0------0-11111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011101- and 26'-----------0------1011100- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11101- and 26'-----------0------0-11100- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1010111- and 26'-----------0------1010110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-10111- and 26'-----------0------0-10110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011111- and 26'-----------0------1011110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11111- and 26'-----------0------0-11110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------101110-- and 26'-----------0------101111-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-1110-- and 26'-----------0------0-1111-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------101111-- and 26'-----------0------101110-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-1111-- and 26'-----------0------0-1110-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1111100- and 26'-----------0------1111101- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1110110- and 26'-----------0------1110111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111110- and 26'-----------0------1111111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111101- and 26'-----------0------1111100- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1110111- and 26'-----------0------1110110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111111- and 26'-----------0------1111110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------111110-- and 26'-----------0------111111-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------111111-- and 26'-----------0------111110-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1011100- and 26'-----------0------1011101- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11100- and 26'-----------0------0-11101- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1010110- and 26'-----------0------1010111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-10110- and 26'-----------0------0-10111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011110- and 26'-----------0------1011111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11110- and 26'-----------0------0-11111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011101- and 26'-----------0------1011100- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11101- and 26'-----------0------0-11100- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1010111- and 26'-----------0------1010110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-10111- and 26'-----------0------0-10110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011111- and 26'-----------0------1011110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11111- and 26'-----------0------0-11110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------101110-- and 26'-----------0------101111-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-1110-- and 26'-----------0------0-1111-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------101111-- and 26'-----------0------101110-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-1111-- and 26'-----------0------0-1110-- from group (6 6 16'0000000011000000).
  Removing unused input signal $auto$opt_reduce.cc:137:opt_pmux$11285.
Optimizing FSM `$fsm$\dotproduct.state$11296' from module `\colorlight_i5'.
  Removing unused input signal $auto$opt_reduce.cc:137:opt_pmux$11277.

5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 52 unused cells and 52 unused wires.
<suppressed ~53 debug messages>

5.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\dotproduct.state$11296' from module `\colorlight_i5'.
  Removing unused output signal $flatten\dotproduct.$0\state[1:0] [0].
  Removing unused output signal $flatten\dotproduct.$0\state[1:0] [1].
Optimizing FSM `$fsm$\picorv32.cpu_state$11301' from module `\colorlight_i5'.
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [0].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [1].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [2].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [3].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [4].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [5].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [6].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\picorv32.mem_wordsize$11311' from module `\colorlight_i5'.
  Removing unused output signal $flatten\picorv32.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $flatten\picorv32.$0\mem_wordsize[1:0] [1].

5.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\dotproduct.state$11296' from module `\colorlight_i5' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\picorv32.cpu_state$11301' from module `\colorlight_i5' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\picorv32.mem_wordsize$11311' from module `\colorlight_i5' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

5.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\dotproduct.state$11296' from module `colorlight_i5':
-------------------------------------

  Information on FSM $fsm$\dotproduct.state$11296 (\dotproduct.state):

  Number of input signals:    2
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $flatten\dotproduct.$eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:128$3266_Y
    1: $flatten\dotproduct.$logic_and$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:113$3259_Y

  Output signals:
    0: $flatten\dotproduct.$procmux$3577_CMP
    1: $flatten\dotproduct.$procmux$3621_CMP
    2: $flatten\dotproduct.$procmux$3623_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 3'100
      1:     0 2'1-   ->     2 3'100
      2:     1 2'0-   ->     1 3'010
      3:     1 2'1-   ->     2 3'010
      4:     2 2'-1   ->     1 3'001
      5:     2 2'-0   ->     2 3'001

-------------------------------------

FSM `$fsm$\picorv32.cpu_state$11301' from module `colorlight_i5':
-------------------------------------

  Information on FSM $fsm$\picorv32.cpu_state$11301 (\picorv32.cpu_state):

  Number of input signals:   25
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3213_Y
    1: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3205_Y
    2: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3202_Y
    3: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3198_Y
    4: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$3195_Y
    5: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$3180_Y
    6: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3176_Y
    7: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$3158_Y
    8: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3130_Y
    9: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$3116_Y
   10: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$3112_Y
   11: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$3099_Y
   12: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$3091_Y
   13: $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2966_Y
   14: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
   15: \picorv32.is_sll_srl_sra
   16: \picorv32.is_sb_sh_sw
   17: \picorv32.is_slli_srli_srai
   18: \picorv32.decoder_trigger
   19: \picorv32.instr_trap
   20: \picorv32.instr_jal
   21: \picorv32.mem_done
   22: \picorv32.pcpi_int_ready
   23: $auto$opt_reduce.cc:137:opt_pmux$11125
   24: $auto$opt_reduce.cc:137:opt_pmux$11127

  Output signals:
    0: $flatten\picorv32.$procmux$3746_CMP
    1: $flatten\picorv32.$procmux$3744_CMP
    2: $flatten\picorv32.$procmux$3743_CMP
    3: $flatten\picorv32.$procmux$3742_CMP
    4: $flatten\picorv32.$procmux$3741_CMP
    5: $flatten\picorv32.$procmux$3740_CMP
    6: $flatten\picorv32.$procmux$3739_CMP
    7: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y

  State encoding:
    0:  7'------1
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 25'--------------------11000   ->     0 8'00000001
      1:     0 25'-----------0--------10-00   ->     0 8'00000001
      2:     0 25'--------------------1-010   ->     0 8'00000001
      3:     0 25'-----------0--------0---0   ->     0 8'00000001
      4:     0 25'-----------0--------10101   ->     0 8'00000001
      5:     0 25'----------------------0-1   ->     0 8'00000001
      6:     0 25'-----------0--------0-1-1   ->     0 8'00000001
      7:     0 25'-----------0--------1011-   ->     0 8'00000001
      8:     0 25'-----------0--------111--   ->     0 8'00000001
      9:     0 25'-----------1--------10-00   ->     1 8'00000001
     10:     0 25'-----------1--------0---0   ->     1 8'00000001
     11:     0 25'-----------1--------10101   ->     1 8'00000001
     12:     0 25'-----------1--------0-1-1   ->     1 8'00000001
     13:     0 25'-----------1--------1011-   ->     1 8'00000001
     14:     0 25'-----------1--------111--   ->     1 8'00000001
     15:     1 25'--------------------11000   ->     0 8'10000000
     16:     1 25'--------------------1-010   ->     0 8'10000000
     17:     1 25'----------------------0-1   ->     0 8'10000000
     18:     1 25'------0----000------10-00   ->     1 8'10000000
     19:     1 25'----1-1----000------10-00   ->     1 8'10000000
     20:     1 25'-----------001------10-00   ->     1 8'10000000
     21:     1 25'-----------01-------10-00   ->     1 8'10000000
     22:     1 25'-----------1--------10-00   ->     1 8'10000000
     23:     1 25'------0----000------0---0   ->     1 8'10000000
     24:     1 25'----1-1----000------0---0   ->     1 8'10000000
     25:     1 25'-----------001------0---0   ->     1 8'10000000
     26:     1 25'-----------01-------0---0   ->     1 8'10000000
     27:     1 25'-----------1--------0---0   ->     1 8'10000000
     28:     1 25'------0----000------10101   ->     1 8'10000000
     29:     1 25'----1-1----000------10101   ->     1 8'10000000
     30:     1 25'-----------001------10101   ->     1 8'10000000
     31:     1 25'-----------01-------10101   ->     1 8'10000000
     32:     1 25'-----------1--------10101   ->     1 8'10000000
     33:     1 25'------0----000------0-1-1   ->     1 8'10000000
     34:     1 25'----1-1----000------0-1-1   ->     1 8'10000000
     35:     1 25'-----------001------0-1-1   ->     1 8'10000000
     36:     1 25'-----------01-------0-1-1   ->     1 8'10000000
     37:     1 25'-----------1--------0-1-1   ->     1 8'10000000
     38:     1 25'------0----000------1011-   ->     1 8'10000000
     39:     1 25'----1-1----000------1011-   ->     1 8'10000000
     40:     1 25'-----------001------1011-   ->     1 8'10000000
     41:     1 25'-----------01-------1011-   ->     1 8'10000000
     42:     1 25'-----------1--------1011-   ->     1 8'10000000
     43:     1 25'------0----000------111--   ->     1 8'10000000
     44:     1 25'----1-1----000------111--   ->     1 8'10000000
     45:     1 25'-----------001------111--   ->     1 8'10000000
     46:     1 25'-----------01-------111--   ->     1 8'10000000
     47:     1 25'-----------1--------111--   ->     1 8'10000000
     48:     1 25'----0-1----000------10-00   ->     2 8'10000000
     49:     1 25'----0-1----000------0---0   ->     2 8'10000000
     50:     1 25'----0-1----000------10101   ->     2 8'10000000
     51:     1 25'----0-1----000------0-1-1   ->     2 8'10000000
     52:     1 25'----0-1----000------1011-   ->     2 8'10000000
     53:     1 25'----0-1----000------111--   ->     2 8'10000000
     54:     2 25'--------------------11000   ->     0 8'00000010
     55:     2 25'--0--1-----0--10----10-00   ->     0 8'00000010
     56:     2 25'--------------------1-010   ->     0 8'00000010
     57:     2 25'--0--1-----0--10----0---0   ->     0 8'00000010
     58:     2 25'--0--1-----0--10----10101   ->     0 8'00000010
     59:     2 25'----------------------0-1   ->     0 8'00000010
     60:     2 25'--0--1-----0--10----0-1-1   ->     0 8'00000010
     61:     2 25'--0--1-----0--10----1011-   ->     0 8'00000010
     62:     2 25'--0--1-----0--10----111--   ->     0 8'00000010
     63:     2 25'--0--1-----0--11----10-00   ->     1 8'00000010
     64:     2 25'--1--1-----0--------10-00   ->     1 8'00000010
     65:     2 25'-1---------0--------10-00   ->     1 8'00000010
     66:     2 25'-----------1--------10-00   ->     1 8'00000010
     67:     2 25'--0--1-----0--11----0---0   ->     1 8'00000010
     68:     2 25'--1--1-----0--------0---0   ->     1 8'00000010
     69:     2 25'-1---------0--------0---0   ->     1 8'00000010
     70:     2 25'-----------1--------0---0   ->     1 8'00000010
     71:     2 25'--0--1-----0--11----10101   ->     1 8'00000010
     72:     2 25'--1--1-----0--------10101   ->     1 8'00000010
     73:     2 25'-1---------0--------10101   ->     1 8'00000010
     74:     2 25'-----------1--------10101   ->     1 8'00000010
     75:     2 25'--0--1-----0--11----0-1-1   ->     1 8'00000010
     76:     2 25'--1--1-----0--------0-1-1   ->     1 8'00000010
     77:     2 25'-1---------0--------0-1-1   ->     1 8'00000010
     78:     2 25'-----------1--------0-1-1   ->     1 8'00000010
     79:     2 25'--0--1-----0--11----1011-   ->     1 8'00000010
     80:     2 25'--1--1-----0--------1011-   ->     1 8'00000010
     81:     2 25'-1---------0--------1011-   ->     1 8'00000010
     82:     2 25'-----------1--------1011-   ->     1 8'00000010
     83:     2 25'--0--1-----0--11----111--   ->     1 8'00000010
     84:     2 25'--1--1-----0--------111--   ->     1 8'00000010
     85:     2 25'-1---------0--------111--   ->     1 8'00000010
     86:     2 25'-----------1--------111--   ->     1 8'00000010
     87:     2 25'--0--1-----0--0-----10-00   ->     2 8'00000010
     88:     2 25'--0--1-----0--0-----0---0   ->     2 8'00000010
     89:     2 25'--0--1-----0--0-----10101   ->     2 8'00000010
     90:     2 25'--0--1-----0--0-----0-1-1   ->     2 8'00000010
     91:     2 25'--0--1-----0--0-----1011-   ->     2 8'00000010
     92:     2 25'--0--1-----0--0-----111--   ->     2 8'00000010
     93:     2 25'00---0-000-0----0---10-00   ->     3 8'00000010
     94:     2 25'1----------0--------10-00   ->     3 8'00000010
     95:     2 25'00---0-000-0----0---0---0   ->     3 8'00000010
     96:     2 25'1----------0--------0---0   ->     3 8'00000010
     97:     2 25'00---0-000-0----0---10101   ->     3 8'00000010
     98:     2 25'1----------0--------10101   ->     3 8'00000010
     99:     2 25'00---0-000-0----0---0-1-1   ->     3 8'00000010
    100:     2 25'1----------0--------0-1-1   ->     3 8'00000010
    101:     2 25'00---0-000-0----0---1011-   ->     3 8'00000010
    102:     2 25'1----------0--------1011-   ->     3 8'00000010
    103:     2 25'00---0-000-0----0---111--   ->     3 8'00000010
    104:     2 25'1----------0--------111--   ->     3 8'00000010
    105:     2 25'00-----0-1-0----0---10-00   ->     4 8'00000010
    106:     2 25'-------1---0--------10-00   ->     4 8'00000010
    107:     2 25'00-----0-1-0----0---0---0   ->     4 8'00000010
    108:     2 25'-------1---0--------0---0   ->     4 8'00000010
    109:     2 25'00-----0-1-0----0---10101   ->     4 8'00000010
    110:     2 25'-------1---0--------10101   ->     4 8'00000010
    111:     2 25'00-----0-1-0----0---0-1-1   ->     4 8'00000010
    112:     2 25'-------1---0--------0-1-1   ->     4 8'00000010
    113:     2 25'00-----0-1-0----0---1011-   ->     4 8'00000010
    114:     2 25'-------1---0--------1011-   ->     4 8'00000010
    115:     2 25'00-----0-1-0----0---111--   ->     4 8'00000010
    116:     2 25'-------1---0--------111--   ->     4 8'00000010
    117:     2 25'00-----01--0----0---10-00   ->     5 8'00000010
    118:     2 25'00-----01--0----0---0---0   ->     5 8'00000010
    119:     2 25'00-----01--0----0---10101   ->     5 8'00000010
    120:     2 25'00-----01--0----0---0-1-1   ->     5 8'00000010
    121:     2 25'00-----01--0----0---1011-   ->     5 8'00000010
    122:     2 25'00-----01--0----0---111--   ->     5 8'00000010
    123:     2 25'-----------0----1---10-00   ->     6 8'00000010
    124:     2 25'-----------0----1---0---0   ->     6 8'00000010
    125:     2 25'-----------0----1---10101   ->     6 8'00000010
    126:     2 25'-----------0----1---0-1-1   ->     6 8'00000010
    127:     2 25'-----------0----1---1011-   ->     6 8'00000010
    128:     2 25'-----------0----1---111--   ->     6 8'00000010
    129:     3 25'--------------------11000   ->     0 8'00001000
    130:     3 25'--------------------1-010   ->     0 8'00001000
    131:     3 25'----------------------0-1   ->     0 8'00001000
    132:     3 25'----------00--------10-00   ->     1 8'00001000
    133:     3 25'---1------10--------10-00   ->     1 8'00001000
    134:     3 25'-----------1--------10-00   ->     1 8'00001000
    135:     3 25'----------00--------0---0   ->     1 8'00001000
    136:     3 25'---1------10--------0---0   ->     1 8'00001000
    137:     3 25'-----------1--------0---0   ->     1 8'00001000
    138:     3 25'----------00--------10101   ->     1 8'00001000
    139:     3 25'---1------10--------10101   ->     1 8'00001000
    140:     3 25'-----------1--------10101   ->     1 8'00001000
    141:     3 25'----------00--------0-1-1   ->     1 8'00001000
    142:     3 25'---1------10--------0-1-1   ->     1 8'00001000
    143:     3 25'-----------1--------0-1-1   ->     1 8'00001000
    144:     3 25'----------00--------1011-   ->     1 8'00001000
    145:     3 25'---1------10--------1011-   ->     1 8'00001000
    146:     3 25'-----------1--------1011-   ->     1 8'00001000
    147:     3 25'----------00--------111--   ->     1 8'00001000
    148:     3 25'---1------10--------111--   ->     1 8'00001000
    149:     3 25'-----------1--------111--   ->     1 8'00001000
    150:     3 25'---0------10--------10-00   ->     3 8'00001000
    151:     3 25'---0------10--------0---0   ->     3 8'00001000
    152:     3 25'---0------10--------10101   ->     3 8'00001000
    153:     3 25'---0------10--------0-1-1   ->     3 8'00001000
    154:     3 25'---0------10--------1011-   ->     3 8'00001000
    155:     3 25'---0------10--------111--   ->     3 8'00001000
    156:     4 25'--------------------11000   ->     0 8'00010000
    157:     4 25'--------------------1-010   ->     0 8'00010000
    158:     4 25'----------------------0-1   ->     0 8'00010000
    159:     4 25'-----------0-----1--10-00   ->     1 8'00010000
    160:     4 25'-----------1--------10-00   ->     1 8'00010000
    161:     4 25'-----------0-----1--0---0   ->     1 8'00010000
    162:     4 25'-----------1--------0---0   ->     1 8'00010000
    163:     4 25'-----------0-----1--10101   ->     1 8'00010000
    164:     4 25'-----------1--------10101   ->     1 8'00010000
    165:     4 25'-----------0-----1--0-1-1   ->     1 8'00010000
    166:     4 25'-----------1--------0-1-1   ->     1 8'00010000
    167:     4 25'-----------0-----1--1011-   ->     1 8'00010000
    168:     4 25'-----------1--------1011-   ->     1 8'00010000
    169:     4 25'-----------0-----1--111--   ->     1 8'00010000
    170:     4 25'-----------1--------111--   ->     1 8'00010000
    171:     4 25'-----------0-----0--10-00   ->     4 8'00010000
    172:     4 25'-----------0-----0--0---0   ->     4 8'00010000
    173:     4 25'-----------0-----0--10101   ->     4 8'00010000
    174:     4 25'-----------0-----0--0-1-1   ->     4 8'00010000
    175:     4 25'-----------0-----0--1011-   ->     4 8'00010000
    176:     4 25'-----------0-----0--111--   ->     4 8'00010000
    177:     5 25'--------------------11000   ->     0 8'00100000
    178:     5 25'--------------------1-010   ->     0 8'00100000
    179:     5 25'----------------------0-1   ->     0 8'00100000
    180:     5 25'-----------0------1110-00   ->     1 8'00100000
    181:     5 25'-----------1--------10-00   ->     1 8'00100000
    182:     5 25'-----------0------110---0   ->     1 8'00100000
    183:     5 25'-----------1--------0---0   ->     1 8'00100000
    184:     5 25'-----------0------1110101   ->     1 8'00100000
    185:     5 25'-----------1--------10101   ->     1 8'00100000
    186:     5 25'-----------0------110-1-1   ->     1 8'00100000
    187:     5 25'-----------1--------0-1-1   ->     1 8'00100000
    188:     5 25'-----------0------111011-   ->     1 8'00100000
    189:     5 25'-----------1--------1011-   ->     1 8'00100000
    190:     5 25'-----------0------11111--   ->     1 8'00100000
    191:     5 25'-----------1--------111--   ->     1 8'00100000
    192:     5 25'-----------0------1010-00   ->     5 8'00100000
    193:     5 25'-----------0------0-10-00   ->     5 8'00100000
    194:     5 25'-----------0------100---0   ->     5 8'00100000
    195:     5 25'-----------0------0-0---0   ->     5 8'00100000
    196:     5 25'-----------0------1010101   ->     5 8'00100000
    197:     5 25'-----------0------0-10101   ->     5 8'00100000
    198:     5 25'-----------0------100-1-1   ->     5 8'00100000
    199:     5 25'-----------0------0-0-1-1   ->     5 8'00100000
    200:     5 25'-----------0------101011-   ->     5 8'00100000
    201:     5 25'-----------0------0-1011-   ->     5 8'00100000
    202:     5 25'-----------0------10111--   ->     5 8'00100000
    203:     5 25'-----------0------0-111--   ->     5 8'00100000
    204:     6 25'--------------------11000   ->     0 8'01000000
    205:     6 25'--------------------1-010   ->     0 8'01000000
    206:     6 25'----------------------0-1   ->     0 8'01000000
    207:     6 25'-----------0------1110-00   ->     1 8'01000000
    208:     6 25'-----------1--------10-00   ->     1 8'01000000
    209:     6 25'-----------0------110---0   ->     1 8'01000000
    210:     6 25'-----------1--------0---0   ->     1 8'01000000
    211:     6 25'-----------0------1110101   ->     1 8'01000000
    212:     6 25'-----------1--------10101   ->     1 8'01000000
    213:     6 25'-----------0------110-1-1   ->     1 8'01000000
    214:     6 25'-----------1--------0-1-1   ->     1 8'01000000
    215:     6 25'-----------0------111011-   ->     1 8'01000000
    216:     6 25'-----------1--------1011-   ->     1 8'01000000
    217:     6 25'-----------0------11111--   ->     1 8'01000000
    218:     6 25'-----------1--------111--   ->     1 8'01000000
    219:     6 25'-----------0------1010-00   ->     6 8'01000000
    220:     6 25'-----------0------0-10-00   ->     6 8'01000000
    221:     6 25'-----------0------100---0   ->     6 8'01000000
    222:     6 25'-----------0------0-0---0   ->     6 8'01000000
    223:     6 25'-----------0------1010101   ->     6 8'01000000
    224:     6 25'-----------0------0-10101   ->     6 8'01000000
    225:     6 25'-----------0------100-1-1   ->     6 8'01000000
    226:     6 25'-----------0------0-0-1-1   ->     6 8'01000000
    227:     6 25'-----------0------101011-   ->     6 8'01000000
    228:     6 25'-----------0------0-1011-   ->     6 8'01000000
    229:     6 25'-----------0------10111--   ->     6 8'01000000
    230:     6 25'-----------0------0-111--   ->     6 8'01000000

-------------------------------------

FSM `$fsm$\picorv32.mem_wordsize$11311' from module `colorlight_i5':
-------------------------------------

  Information on FSM $fsm$\picorv32.mem_wordsize$11311 (\picorv32.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $flatten\picorv32.$procmux$3740_CMP
    1: $flatten\picorv32.$procmux$3739_CMP
    2: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$3185_Y
    3: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$3184_Y
    4: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3176_Y
    5: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$3008_Y
    6: $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2966_Y
    7: \picorv32.instr_sw
    8: \picorv32.instr_sh
    9: \picorv32.instr_sb
   10: \picorv32.instr_lw
   11: \picorv32.mem_do_wdata
   12: \picorv32.mem_do_rdata

  Output signals:
    0: $flatten\picorv32.$procmux$6498_CMP
    1: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3203_Y
    2: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3196_Y

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'------00---00   ->     0 3'100
      1:     0 13'------0-0---1   ->     0 3'100
      2:     0 13'-0-0000-1---1   ->     0 3'100
      3:     0 13'-0---10-1---1   ->     0 3'100
      4:     0 13'-1----0-1---1   ->     0 3'100
      5:     0 13'0-0---0-1001-   ->     0 3'100
      6:     0 13'------0-0--1-   ->     0 3'100
      7:     0 13'0-1---0-1--1-   ->     0 3'100
      8:     0 13'1-----0-1--1-   ->     0 3'100
      9:     0 13'------01-----   ->     0 3'100
     10:     0 13'------1------   ->     0 3'100
     11:     0 13'-0-1--0-1---1   ->     1 3'100
     12:     0 13'0-----0-11-1-   ->     1 3'100
     13:     0 13'-0--1-0-1---1   ->     2 3'100
     14:     0 13'0-----0-1-11-   ->     2 3'100
     15:     1 13'-0---10-1---1   ->     0 3'001
     16:     1 13'0-1---0-1--1-   ->     0 3'001
     17:     1 13'------01-----   ->     0 3'001
     18:     1 13'------00---00   ->     1 3'001
     19:     1 13'------0-0---1   ->     1 3'001
     20:     1 13'-0-0000-1---1   ->     1 3'001
     21:     1 13'-0-1--0-1---1   ->     1 3'001
     22:     1 13'-1----0-1---1   ->     1 3'001
     23:     1 13'0-0---0-1001-   ->     1 3'001
     24:     1 13'0-----0-11-1-   ->     1 3'001
     25:     1 13'------0-0--1-   ->     1 3'001
     26:     1 13'1-----0-1--1-   ->     1 3'001
     27:     1 13'------1------   ->     1 3'001
     28:     1 13'-0--1-0-1---1   ->     2 3'001
     29:     1 13'0-----0-1-11-   ->     2 3'001
     30:     2 13'-0---10-1---1   ->     0 3'010
     31:     2 13'0-1---0-1--1-   ->     0 3'010
     32:     2 13'------01-----   ->     0 3'010
     33:     2 13'-0-1--0-1---1   ->     1 3'010
     34:     2 13'0-----0-11-1-   ->     1 3'010
     35:     2 13'------00---00   ->     2 3'010
     36:     2 13'------0-0---1   ->     2 3'010
     37:     2 13'-0-0000-1---1   ->     2 3'010
     38:     2 13'-0--1-0-1---1   ->     2 3'010
     39:     2 13'-1----0-1---1   ->     2 3'010
     40:     2 13'0-0---0-1001-   ->     2 3'010
     41:     2 13'0-----0-1-11-   ->     2 3'010
     42:     2 13'------0-0--1-   ->     2 3'010
     43:     2 13'1-----0-1--1-   ->     2 3'010
     44:     2 13'------1------   ->     2 3'010

-------------------------------------

5.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\dotproduct.state$11296' from module `\colorlight_i5'.
Mapping FSM `$fsm$\picorv32.cpu_state$11301' from module `\colorlight_i5'.
Mapping FSM `$fsm$\picorv32.mem_wordsize$11311' from module `\colorlight_i5'.

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~19 debug messages>

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 4/7 on $pmux $flatten\picorv32.$procmux$4398.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4411.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4411.
    dead port 2/4 on $pmux $flatten\picorv32.$procmux$4458.
    dead port 3/6 on $pmux $flatten\picorv32.$procmux$4646.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4662.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4662.
    dead port 2/5 on $pmux $flatten\picorv32.$procmux$4930.
    dead port 1/4 on $pmux $flatten\picorv32.$procmux$4940.
    dead port 2/4 on $pmux $flatten\picorv32.$procmux$4940.
    dead port 3/4 on $pmux $flatten\picorv32.$procmux$4940.
    dead port 4/4 on $pmux $flatten\picorv32.$procmux$4940.
    dead port 1/3 on $pmux $flatten\picorv32.$procmux$5139.
Removed 13 multiplexer ports.
<suppressed ~2543 debug messages>

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$11116: { \picorv32.cpu_state [6:4] \picorv32.cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$11114: \picorv32.cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$11112: { \picorv32.cpu_state [6] \picorv32.cpu_state [4:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$11110: { \picorv32.cpu_state [6:2] \picorv32.cpu_state [0] }
  Optimizing cells in module \colorlight_i5.
Performed a total of 4 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$11073 ($dff) from module colorlight_i5 (D = $procmux$7162_Y, Q = \wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12150 ($sdff) from module colorlight_i5 (D = $procmux$7160_Y, Q = \wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$11072 ($dff) from module colorlight_i5 (D = $procmux$7169_Y, Q = \wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$11070 ($dff) from module colorlight_i5 (D = { $procmux$6787_Y $procmux$7145_Y $procmux$6799_Y $procmux$6808_Y }, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12157 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$ff.cc:266:slice$12157 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$ff.cc:266:slice$12157 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$12157 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$11067 ($dff) from module colorlight_i5 (D = $procmux$7203_Y, Q = \wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12170 ($sdff) from module colorlight_i5 (D = $procmux$7201_Y, Q = \wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$11066 ($dff) from module colorlight_i5 (D = $procmux$7207_Y, Q = \wishbone_bridge_cmd_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12172 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2, Q = \wishbone_bridge_cmd_we).
Adding SRST signal on $procdff$11065 ($dff) from module colorlight_i5 (D = $procmux$7211_Y, Q = \wishbone_bridge_cmd_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12174 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0, Q = \wishbone_bridge_cmd_count).
Adding SRST signal on $procdff$11064 ($dff) from module colorlight_i5 (D = $procmux$7215_Y, Q = \wishbone_bridge_cmd_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12176 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1, Q = \wishbone_bridge_cmd_addr).
Adding SRST signal on $procdff$11063 ($dff) from module colorlight_i5 (D = $or$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4618$915_Y, Q = \wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$11062 ($dff) from module colorlight_i5 (D = $procmux$7223_Y, Q = \storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12183 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \storage).
Adding SRST signal on $procdff$11061 ($dff) from module colorlight_i5 (D = $procmux$7227_Y, Q = \start_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12185 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \start_storage).
Adding SRST signal on $procdff$11060 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank1_start0_re, Q = \start_re, rval = 1'0).
Adding SRST signal on $procdff$11059 ($dff) from module colorlight_i5 (D = $procmux$7231_Y, Q = \spiflash_phy_storage, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$12188 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \spiflash_phy_storage).
Adding EN signal on $procdff$11058 ($dff) from module colorlight_i5 (D = \spiflash_phy_sr_out_cnt_litespiphy_next_value0, Q = \spiflash_phy_sr_out_cnt).
Adding SRST signal on $procdff$11057 ($dff) from module colorlight_i5 (D = $procmux$7239_Y, Q = \spiflash_phy_sr_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12191 ($sdff) from module colorlight_i5 (D = $procmux$7239_Y, Q = \spiflash_phy_sr_out).
Adding EN signal on $procdff$11056 ($dff) from module colorlight_i5 (D = \spiflash_phy_sr_in_cnt_litespiphy_next_value1, Q = \spiflash_phy_sr_in_cnt).
Adding SRST signal on $procdff$11055 ($dff) from module colorlight_i5 (D = $procmux$7252_Y, Q = \spiflash_phy_sr_in, rval = 0).
Adding SRST signal on $procdff$11053 ($dff) from module colorlight_i5 (D = { \spiflash_phy_posedge \spiflash_phy_posedge_reg [1] }, Q = \spiflash_phy_posedge_reg, rval = 2'00).
Adding SRST signal on $procdff$11051 ($dff) from module colorlight_i5 (D = $procmux$7260_Y, Q = \spiflash_phy_div, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12198 ($sdff) from module colorlight_i5 (D = \spiflash_phy_storage, Q = \spiflash_phy_div).
Adding SRST signal on $procdff$11050 ($dff) from module colorlight_i5 (D = $procmux$7265_Y, Q = \spiflash_phy_count, rval = 4'1011).
Adding EN signal on $auto$ff.cc:266:slice$12200 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6208$1325_Y, Q = \spiflash_phy_count).
Adding SRST signal on $procdff$11049 ($dff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6196$1322_Y, Q = \spiflash_phy_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$11048 ($dff) from module colorlight_i5 (D = \spiflash_phy_clk, Q = \spiflash_phy_clk_reg, rval = 1'0).
Adding SRST signal on $procdff$11047 ($dff) from module colorlight_i5 (D = $procmux$7273_Y, Q = \spiflash_phy_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12214 ($sdff) from module colorlight_i5 (D = $not$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3155$391_Y, Q = \spiflash_phy_clk).
Adding SRST signal on $procdff$11046 ($dff) from module colorlight_i5 (D = \socbushandler_master, Q = \socbushandler_slaves, rval = 5'00000).
Adding SRST signal on $procdff$11045 ($dff) from module colorlight_i5 (D = $procmux$7280_Y, Q = \socbushandler_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$12221 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5999$1266_Y, Q = \socbushandler_count).
Adding EN signal on $procdff$11044 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \sdram_wrdata_storage).
Adding SRST signal on $procdff$11042 ($dff) from module colorlight_i5 (D = $procmux$7290_Y, Q = \sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$11041 ($dff) from module colorlight_i5 (D = $procmux$7297_Y [1:0], Q = \sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$11041 ($dff) from module colorlight_i5 (D = $procmux$7300_Y [2], Q = \sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12234 ($sdff) from module colorlight_i5 (D = $procmux$7300_Y [2], Q = \sdram_twtrcon_count [2]).
Adding EN signal on $auto$ff.cc:266:slice$12231 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6767$1444_Y [1:0], Q = \sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$11040 ($dff) from module colorlight_i5 (D = $procmux$7309_Y, Q = \sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$11039 ($dff) from module colorlight_i5 (D = $procmux$7313_Y, Q = \sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12240 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6737$1438_Y, Q = \sdram_trrdcon_count).
Adding SRST signal on $procdff$11038 ($dff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6229$1328_Y, Q = \sdram_timer_count1, rval = 10'1110101001).
Adding SRST signal on $procdff$11037 ($dff) from module colorlight_i5 (D = $procmux$7323_Y, Q = \sdram_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12247 ($sdff) from module colorlight_i5 (D = $procmux$7323_Y, Q = \sdram_time1).
Adding SRST signal on $procdff$11036 ($dff) from module colorlight_i5 (D = $procmux$7330_Y, Q = \sdram_time0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$12251 ($sdff) from module colorlight_i5 (D = $procmux$7330_Y, Q = \sdram_time0).
Adding SRST signal on $procdff$11035 ($dff) from module colorlight_i5 (D = $procmux$7339_Y, Q = \sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$11034 ($dff) from module colorlight_i5 (D = $procmux$7343_Y, Q = \sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12256 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6752$1441_Y, Q = \sdram_tccdcon_count).
Adding SRST signal on $procdff$11033 ($dff) from module colorlight_i5 (D = $procmux$7350_Y, Q = \sdram_storage, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$12260 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [3:0], Q = \sdram_storage).
Adding SRST signal on $procdff$11032 ($dff) from module colorlight_i5 (D = $procmux$7357_Y, Q = \sdram_sequencer_trigger, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12262 ($sdff) from module colorlight_i5 (D = $procmux$7357_Y, Q = \sdram_sequencer_trigger).
Adding SRST signal on $procdff$11031 ($dff) from module colorlight_i5 (D = $procmux$7073_Y, Q = \sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$11030 ($dff) from module colorlight_i5 (D = $procmux$7366_Y, Q = \sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12269 ($sdff) from module colorlight_i5 (D = $procmux$7364_Y, Q = \sdram_sequencer_count).
Adding SRST signal on $procdff$11028 ($dff) from module colorlight_i5 (D = $procmux$7373_Y, Q = \sdram_rddata_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12273 ($sdff) from module colorlight_i5 (D = \sdram_csr_dfi_p0_rddata, Q = \sdram_rddata_status).
Adding SRST signal on $procdff$11026 ($dff) from module colorlight_i5 (D = $procmux$7112_Y, Q = \sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$11025 ($dff) from module colorlight_i5 (D = $procmux$7379_Y, Q = \sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12280 ($sdff) from module colorlight_i5 (D = $procmux$7377_Y, Q = \sdram_postponer_count).
Adding SRST signal on $procdff$11024 ($dff) from module colorlight_i5 (D = \sdram_twtrcon_valid, Q = \sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$11023 ($dff) from module colorlight_i5 (D = $not$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6725$1436_Y, Q = \sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$11022 ($dff) from module colorlight_i5 (D = $and$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5961$1252_Y, Q = \sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$11021 ($dff) from module colorlight_i5 (D = $not$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6724$1435_Y, Q = \sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$11019 ($dff) from module colorlight_i5 (D = $not$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6723$1434_Y, Q = \sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$11018 ($dff) from module colorlight_i5 (D = \rhs_self16, Q = \sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$11017 ($dff) from module colorlight_i5 (D = \self1, Q = \sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$11016 ($dff) from module colorlight_i5 (D = $procmux$7383_Y, Q = \sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12301 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \sdram_command_storage).
Adding SRST signal on $procdff$11014 ($dff) from module colorlight_i5 (D = $procmux$7077_Y, Q = \sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$11013 ($dff) from module colorlight_i5 (D = $procmux$7087_Y, Q = \sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$11012 ($dff) from module colorlight_i5 (D = $procmux$7094_Y, Q = \sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$11010 ($dff) from module colorlight_i5 (D = $procmux$7104_Y [9:0], Q = \sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$11010 ($dff) from module colorlight_i5 (D = $procmux$7106_Y [10], Q = \sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$11009 ($dff) from module colorlight_i5 (D = $procmux$7424_Y, Q = \sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12318 ($sdff) from module colorlight_i5 (D = $procmux$7395_Y, Q = \sdram_choose_req_grant).
Adding SRST signal on $procdff$11007 ($dff) from module colorlight_i5 (D = $procmux$7471_Y, Q = \sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$11006 ($dff) from module colorlight_i5 (D = $procmux$7481_Y, Q = \sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12335 ($sdff) from module colorlight_i5 (D = $procmux$7481_Y, Q = \sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$11005 ($dff) from module colorlight_i5 (D = $procmux$7487_Y, Q = \sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$11004 ($dff) from module colorlight_i5 (D = $procmux$7497_Y, Q = \sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12342 ($sdff) from module colorlight_i5 (D = $procmux$7497_Y, Q = \sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$11003 ($dff) from module colorlight_i5 (D = $procmux$7503_Y, Q = \sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$11002 ($dff) from module colorlight_i5 (D = $procmux$7510_Y [0], Q = \sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$11002 ($dff) from module colorlight_i5 (D = $procmux$7513_Y [1], Q = \sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12352 ($sdff) from module colorlight_i5 (D = $procmux$7513_Y [1], Q = \sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$12349 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6587$1426_Y [0], Q = \sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $procdff$11001 ($dff) from module colorlight_i5 (D = $procmux$7517_Y, Q = \sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12357 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$11000 ($dff) from module colorlight_i5 (D = $procmux$7527_Y, Q = \sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$12361 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine3_row).
Adding SRST signal on $procdff$10999 ($dff) from module colorlight_i5 (D = $procmux$7531_Y, Q = \sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12367 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6527$1409_Y, Q = \sdram_bankmachine3_produce).
Adding SRST signal on $procdff$10998 ($dff) from module colorlight_i5 (D = $procmux$7535_Y, Q = \sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12369 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_source_valid, Q = \sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$10997 ($dff) from module colorlight_i5 (D = $procmux$7539_Y, Q = \sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12371 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_rdport_dat_r [0], Q = \sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10996 ($dff) from module colorlight_i5 (D = $procmux$7543_Y, Q = \sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12373 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_rdport_dat_r [19:1], Q = \sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10993 ($dff) from module colorlight_i5 (D = $procmux$7556_Y, Q = \sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12375 ($sdff) from module colorlight_i5 (D = $procmux$7556_Y, Q = \sdram_bankmachine3_level).
Adding SRST signal on $procdff$10992 ($dff) from module colorlight_i5 (D = $procmux$7560_Y, Q = \sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12383 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6530$1410_Y, Q = \sdram_bankmachine3_consume).
Adding SRST signal on $procdff$10991 ($dff) from module colorlight_i5 (D = $procmux$7566_Y, Q = \sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10990 ($dff) from module colorlight_i5 (D = $procmux$7576_Y, Q = \sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12388 ($sdff) from module colorlight_i5 (D = $procmux$7576_Y, Q = \sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$10989 ($dff) from module colorlight_i5 (D = $procmux$7582_Y, Q = \sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10988 ($dff) from module colorlight_i5 (D = $procmux$7592_Y, Q = \sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12395 ($sdff) from module colorlight_i5 (D = $procmux$7592_Y, Q = \sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$10987 ($dff) from module colorlight_i5 (D = $procmux$7598_Y, Q = \sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10986 ($dff) from module colorlight_i5 (D = $procmux$7605_Y [0], Q = \sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10986 ($dff) from module colorlight_i5 (D = $procmux$7608_Y [1], Q = \sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12405 ($sdff) from module colorlight_i5 (D = $procmux$7608_Y [1], Q = \sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$12402 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6511$1404_Y [0], Q = \sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $procdff$10985 ($dff) from module colorlight_i5 (D = $procmux$7612_Y, Q = \sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12410 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$10984 ($dff) from module colorlight_i5 (D = $procmux$7622_Y, Q = \sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$12414 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine2_row).
Adding SRST signal on $procdff$10983 ($dff) from module colorlight_i5 (D = $procmux$7626_Y, Q = \sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12420 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6451$1387_Y, Q = \sdram_bankmachine2_produce).
Adding SRST signal on $procdff$10982 ($dff) from module colorlight_i5 (D = $procmux$7630_Y, Q = \sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12422 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_source_valid, Q = \sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$10981 ($dff) from module colorlight_i5 (D = $procmux$7634_Y, Q = \sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12424 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_rdport_dat_r [0], Q = \sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10980 ($dff) from module colorlight_i5 (D = $procmux$7638_Y, Q = \sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12426 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_rdport_dat_r [19:1], Q = \sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10977 ($dff) from module colorlight_i5 (D = $procmux$7651_Y, Q = \sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12428 ($sdff) from module colorlight_i5 (D = $procmux$7651_Y, Q = \sdram_bankmachine2_level).
Adding SRST signal on $procdff$10976 ($dff) from module colorlight_i5 (D = $procmux$7655_Y, Q = \sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12436 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6454$1388_Y, Q = \sdram_bankmachine2_consume).
Adding SRST signal on $procdff$10975 ($dff) from module colorlight_i5 (D = $procmux$7661_Y, Q = \sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10974 ($dff) from module colorlight_i5 (D = $procmux$7671_Y, Q = \sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12441 ($sdff) from module colorlight_i5 (D = $procmux$7671_Y, Q = \sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$10973 ($dff) from module colorlight_i5 (D = $procmux$7677_Y, Q = \sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10972 ($dff) from module colorlight_i5 (D = $procmux$7687_Y, Q = \sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12448 ($sdff) from module colorlight_i5 (D = $procmux$7687_Y, Q = \sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$10971 ($dff) from module colorlight_i5 (D = $procmux$7693_Y, Q = \sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10970 ($dff) from module colorlight_i5 (D = $procmux$7700_Y [0], Q = \sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10970 ($dff) from module colorlight_i5 (D = $procmux$7703_Y [1], Q = \sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12458 ($sdff) from module colorlight_i5 (D = $procmux$7703_Y [1], Q = \sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$12455 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6435$1382_Y [0], Q = \sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $procdff$10969 ($dff) from module colorlight_i5 (D = $procmux$7707_Y, Q = \sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12463 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$10968 ($dff) from module colorlight_i5 (D = $procmux$7717_Y, Q = \sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$12467 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine1_row).
Adding SRST signal on $procdff$10967 ($dff) from module colorlight_i5 (D = $procmux$7721_Y, Q = \sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12473 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6375$1365_Y, Q = \sdram_bankmachine1_produce).
Adding SRST signal on $procdff$10966 ($dff) from module colorlight_i5 (D = $procmux$7725_Y, Q = \sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12475 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_source_valid, Q = \sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$10965 ($dff) from module colorlight_i5 (D = $procmux$7729_Y, Q = \sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12477 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_rdport_dat_r [0], Q = \sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10964 ($dff) from module colorlight_i5 (D = $procmux$7733_Y, Q = \sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12479 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_rdport_dat_r [19:1], Q = \sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10961 ($dff) from module colorlight_i5 (D = $procmux$7746_Y, Q = \sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12481 ($sdff) from module colorlight_i5 (D = $procmux$7746_Y, Q = \sdram_bankmachine1_level).
Adding SRST signal on $procdff$10960 ($dff) from module colorlight_i5 (D = $procmux$7750_Y, Q = \sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12489 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6378$1366_Y, Q = \sdram_bankmachine1_consume).
Adding SRST signal on $procdff$10959 ($dff) from module colorlight_i5 (D = $procmux$7756_Y, Q = \sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10958 ($dff) from module colorlight_i5 (D = $procmux$7766_Y, Q = \sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12494 ($sdff) from module colorlight_i5 (D = $procmux$7766_Y, Q = \sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$10957 ($dff) from module colorlight_i5 (D = $procmux$7772_Y, Q = \sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10956 ($dff) from module colorlight_i5 (D = $procmux$7782_Y, Q = \sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12501 ($sdff) from module colorlight_i5 (D = $procmux$7782_Y, Q = \sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$10955 ($dff) from module colorlight_i5 (D = $procmux$7788_Y, Q = \sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10954 ($dff) from module colorlight_i5 (D = $procmux$7795_Y [0], Q = \sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10954 ($dff) from module colorlight_i5 (D = $procmux$7798_Y [1], Q = \sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12511 ($sdff) from module colorlight_i5 (D = $procmux$7798_Y [1], Q = \sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$12508 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6359$1360_Y [0], Q = \sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $procdff$10953 ($dff) from module colorlight_i5 (D = $procmux$7802_Y, Q = \sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12516 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$10952 ($dff) from module colorlight_i5 (D = $procmux$7812_Y, Q = \sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$12520 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine0_row).
Adding SRST signal on $procdff$10951 ($dff) from module colorlight_i5 (D = $procmux$7816_Y, Q = \sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12526 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6299$1343_Y, Q = \sdram_bankmachine0_produce).
Adding SRST signal on $procdff$10950 ($dff) from module colorlight_i5 (D = $procmux$7820_Y, Q = \sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12528 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_source_valid, Q = \sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$10949 ($dff) from module colorlight_i5 (D = $procmux$7824_Y, Q = \sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12530 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_rdport_dat_r [0], Q = \sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10948 ($dff) from module colorlight_i5 (D = $procmux$7828_Y, Q = \sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12532 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_rdport_dat_r [19:1], Q = \sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10945 ($dff) from module colorlight_i5 (D = $procmux$7841_Y, Q = \sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12534 ($sdff) from module colorlight_i5 (D = $procmux$7841_Y, Q = \sdram_bankmachine0_level).
Adding SRST signal on $procdff$10944 ($dff) from module colorlight_i5 (D = $procmux$7845_Y, Q = \sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12542 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6302$1344_Y, Q = \sdram_bankmachine0_consume).
Adding EN signal on $procdff$10943 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \sdram_baddress_storage).
Adding EN signal on $procdff$10941 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [10:0], Q = \sdram_address_storage).
Adding SRST signal on $procdff$10936 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank2_out0_re, Q = \re, rval = 1'0).
Adding SRST signal on $procdff$10935 ($dff) from module colorlight_i5 (D = { \rddata_en [1:0] \sdram_master_p0_rddata_en }, Q = \rddata_en, rval = 3'000).
Adding SRST signal on $procdff$10934 ($dff) from module colorlight_i5 (D = $procmux$7853_Y, Q = \nnz_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12548 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \nnz_storage).
Adding SRST signal on $procdff$10932 ($dff) from module colorlight_i5 (D = $procmux$7857_Y, Q = \mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12550 ($sdff) from module colorlight_i5 (D = 1'1, Q = \mode).
Adding SRST signal on $procdff$10931 ($dff) from module colorlight_i5 (D = $procmux$7861_Y, Q = \mmap_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12552 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \mmap_storage).
Adding SRST signal on $procdff$10929 ($dff) from module colorlight_i5 (D = $procmux$7866_Y, Q = \mmap_count, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$12554 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6137$1311_Y, Q = \mmap_count).
Adding EN signal on $procdff$10928 ($dff) from module colorlight_i5 (D = 2'00, Q = \mmap_byte_count).
Adding SRST signal on $procdff$10927 ($dff) from module colorlight_i5 (D = $procmux$7874_Y, Q = \mmap_burst_cs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12559 ($sdff) from module colorlight_i5 (D = \mmap_burst_cs_litespimmap_next_value0, Q = \mmap_burst_cs).
Adding EN signal on $procdff$10926 ($dff) from module colorlight_i5 (D = \mmap_burst_adr_litespimmap_next_value2, Q = \mmap_burst_adr).
Adding SRST signal on $procdff$10925 ($dff) from module colorlight_i5 (D = $procmux$7880_Y, Q = \master_tx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12562 ($sdff) from module colorlight_i5 (D = \master_rxtx_re, Q = \master_tx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10924 ($dff) from module colorlight_i5 (D = $procmux$7884_Y, Q = \master_tx_fifo_pipe_valid_source_payload_width, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12564 ($sdff) from module colorlight_i5 (D = \master_phyconfig_storage [11:8], Q = \master_tx_fifo_pipe_valid_source_payload_width).
Adding SRST signal on $procdff$10922 ($dff) from module colorlight_i5 (D = $procmux$7892_Y, Q = \master_tx_fifo_pipe_valid_source_payload_len, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$12566 ($sdff) from module colorlight_i5 (D = \master_phyconfig_storage [5:0], Q = \master_tx_fifo_pipe_valid_source_payload_len).
Adding SRST signal on $procdff$10921 ($dff) from module colorlight_i5 (D = $procmux$7896_Y, Q = \master_tx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12568 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \master_tx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10917 ($dff) from module colorlight_i5 (D = $procmux$7904_Y, Q = \master_rx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12570 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_valid, Q = \master_rx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10916 ($dff) from module colorlight_i5 (D = $procmux$7908_Y, Q = \master_rx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12572 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_payload_data, Q = \master_rx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10913 ($dff) from module colorlight_i5 (D = $procmux$7916_Y, Q = \master_phyconfig_storage, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12574 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [23:0], Q = \master_phyconfig_storage).
Adding SRST signal on $procdff$10911 ($dff) from module colorlight_i5 (D = $procmux$7920_Y, Q = \master_cs_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12576 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \master_cs_storage).
Adding SRST signal on $procdff$10909 ($dff) from module colorlight_i5 (D = \rddata_en [2], Q = \dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$10907 ($dff) from module colorlight_i5 (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$10906 ($dff) from module colorlight_i5 (D = $procmux$6846_Y, Q = \csr_bankarray_interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10905 ($dff) from module colorlight_i5 (D = $procmux$6873_Y, Q = \csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10904 ($dff) from module colorlight_i5 (D = $procmux$6894_Y, Q = \csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10903 ($dff) from module colorlight_i5 (D = $procmux$6915_Y, Q = \csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10902 ($dff) from module colorlight_i5 (D = $procmux$6927_Y [31:1], Q = \csr_bankarray_interface2_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10902 ($dff) from module colorlight_i5 (D = \storage, Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10901 ($dff) from module colorlight_i5 (D = $procmux$6985_Y, Q = \csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10900 ($dff) from module colorlight_i5 (D = $procmux$7021_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10899 ($dff) from module colorlight_i5 (D = $procmux$7925_Y, Q = \count, rval = 25'1110010011100001110000000).
Adding SRST signal on $procdff$10898 ($dff) from module colorlight_i5 (D = $procmux$7931_Y, Q = \chaser, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12593 ($sdff) from module colorlight_i5 (D = $not$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6107$1305_Y, Q = \chaser).
Adding SRST signal on $procdff$10896 ($dff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12595 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$10893 ($dff) from module colorlight_i5 (D = $procmux$7938_Y, Q = \basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12599 ($sdff) from module colorlight_i5 (D = $procmux$7938_Y, Q = \basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$10892 ($dff) from module colorlight_i5 (D = $procmux$7942_Y, Q = \basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12603 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6051$1282_Y, Q = \basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$10891 ($dff) from module colorlight_i5 (D = $procmux$7951_Y, Q = \basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$12605 ($sdff) from module colorlight_i5 (D = $procmux$7951_Y, Q = \basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$10890 ($dff) from module colorlight_i5 (D = $procmux$7955_Y, Q = \basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12613 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6054$1283_Y, Q = \basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$10886 ($dff) from module colorlight_i5 (D = $procmux$7962_Y, Q = \basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12615 ($sdff) from module colorlight_i5 (D = $procmux$7962_Y, Q = \basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$10885 ($dff) from module colorlight_i5 (D = $procmux$7966_Y, Q = \basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12619 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6073$1293_Y, Q = \basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$10884 ($dff) from module colorlight_i5 (D = $procmux$7975_Y, Q = \basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$12621 ($sdff) from module colorlight_i5 (D = $procmux$7975_Y, Q = \basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$10883 ($dff) from module colorlight_i5 (D = $procmux$7979_Y, Q = \basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12629 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6076$1294_Y, Q = \basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$10882 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank6_ev_pending_re, Q = \basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10881 ($dff) from module colorlight_i5 (D = $procmux$7983_Y, Q = \basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12632 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_pending_r).
Adding SRST signal on $procdff$10880 ($dff) from module colorlight_i5 (D = $procmux$7987_Y, Q = \basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12634 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_enable_storage).
Adding SRST signal on $procdff$10878 ($dff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6019$1277_Y [32], Q = \basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$10877 ($dff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6019$1277_Y [31:0], Q = \basesoc_tx_phase, rval = 8246337).
Adding EN signal on $procdff$10876 ($dff) from module colorlight_i5 (D = \basesoc_tx_data_rs232phytx_next_value2, Q = \basesoc_tx_data).
Adding EN signal on $procdff$10875 ($dff) from module colorlight_i5 (D = \basesoc_tx_count_rs232phytx_next_value0, Q = \basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$12643 ($dffe) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2554$319_Y, Q = \basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$10874 ($dff) from module colorlight_i5 (D = \basesoc_timer_zero_trigger, Q = \basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$10873 ($dff) from module colorlight_i5 (D = $procmux$7997_Y, Q = \basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12648 ($sdff) from module colorlight_i5 (D = $procmux$7997_Y, Q = \basesoc_timer_zero_pending).
Adding SRST signal on $procdff$10872 ($dff) from module colorlight_i5 (D = $procmux$8001_Y, Q = \basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12652 ($sdff) from module colorlight_i5 (D = \basesoc_timer_value, Q = \basesoc_timer_value_status).
Adding SRST signal on $procdff$10870 ($dff) from module colorlight_i5 (D = $procmux$6828_Y, Q = \basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$10869 ($dff) from module colorlight_i5 (D = $procmux$8005_Y, Q = \basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12655 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$10868 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_update_value0_re, Q = \basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$10866 ($dff) from module colorlight_i5 (D = $procmux$8009_Y, Q = \basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12658 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_reload_storage).
Adding SRST signal on $procdff$10864 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_ev_pending_re, Q = \basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10863 ($dff) from module colorlight_i5 (D = $procmux$8013_Y, Q = \basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12661 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_pending_r).
Adding SRST signal on $procdff$10862 ($dff) from module colorlight_i5 (D = $procmux$8017_Y, Q = \basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12663 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_load_storage).
Adding SRST signal on $procdff$10860 ($dff) from module colorlight_i5 (D = $procmux$8021_Y, Q = \basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12665 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_enable_storage).
Adding SRST signal on $procdff$10858 ($dff) from module colorlight_i5 (D = $procmux$8025_Y, Q = \basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12667 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_en_storage).
Adding SRST signal on $procdff$10856 ($dff) from module colorlight_i5 (D = $procmux$8029_Y, Q = \basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$12669 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_scratch_storage).
Adding SRST signal on $procdff$10854 ($dff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6034$1278_Y [32], Q = \basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$10853 ($dff) from module colorlight_i5 (D = \regs1, Q = \basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$10852 ($dff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6034$1278_Y [31:0], Q = \basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$10851 ($dff) from module colorlight_i5 (D = \basesoc_rx_data_rs232phyrx_next_value1, Q = \basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$12678 ($dffe) from module colorlight_i5 (D = { \regs1 \basesoc_rx_data [7:1] }, Q = \basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$10850 ($dff) from module colorlight_i5 (D = \basesoc_rx_count_rs232phyrx_next_value0, Q = \basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$12682 ($dffe) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2593$322_Y, Q = \basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$10849 ($dff) from module colorlight_i5 (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$10848 ($dff) from module colorlight_i5 (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$10847 ($dff) from module colorlight_i5 (D = $procmux$8037_Y, Q = \basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12688 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_reset_storage).
Adding SRST signal on $procdff$10846 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank0_reset0_re, Q = \basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$10845 ($dff) from module colorlight_i5 (D = $procmux$7149_Y, Q = \basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10844 ($dff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12692 ($sdff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state).
Adding SRST signal on $procdff$10843 ($dff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12708 ($sdff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state).
Adding SRST signal on $procdff$10842 ($dff) from module colorlight_i5 (D = \basesoc_litedramnativeportconverter_next_state, Q = \basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$10841 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12733 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$10840 ($dff) from module colorlight_i5 (D = $or$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6774$1457_Y, Q = \basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$10839 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid2, Q = \basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$10838 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid1, Q = \basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$10837 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid0, Q = \basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$10836 ($dff) from module colorlight_i5 (D = $or$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6775$1469_Y, Q = \basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$10835 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12748 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$10834 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12764 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$10833 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12784 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$10832 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12804 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$10831 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12824 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$10830 ($dff) from module colorlight_i5 (D = $procmux$8041_Y, Q = \basesoc_interface1_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12844 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_we_next_value3, Q = \basesoc_interface1_we).
Adding SRST signal on $procdff$10829 ($dff) from module colorlight_i5 (D = $procmux$8045_Y, Q = \basesoc_interface1_re, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12846 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_re_next_value2, Q = \basesoc_interface1_re).
Adding EN signal on $procdff$10828 ($dff) from module colorlight_i5 (D = \picorv32.mem_wdata, Q = \basesoc_interface1_dat_w).
Adding EN signal on $procdff$10827 ($dff) from module colorlight_i5 (D = \basesoc_interface1_adr_next_value1, Q = \basesoc_interface1_adr).
Adding SRST signal on $auto$ff.cc:266:slice$12849 ($dffe) from module colorlight_i5 (D = \picorv32.mem_addr [15:2], Q = \basesoc_interface1_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$10826 ($dff) from module colorlight_i5 (D = $procmux$8057_Y, Q = \basesoc_grant, rval = 1'0).
Adding SRST signal on $procdff$10825 ($dff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12856 ($sdff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$10824 ($dff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12866 ($sdff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state).
Adding SRST signal on $procdff$10822 ($dff) from module colorlight_i5 (D = $procmux$8068_Y, Q = \basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12876 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6006$1268_Y, Q = \basesoc_bus_errors).
Adding SRST signal on $procdff$10821 ($dff) from module colorlight_i5 (D = $procmux$7153_Y, Q = \basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10820 ($dff) from module colorlight_i5 (D = $procmux$8072_Y, Q = \b9_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12881 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b9_storage).
Adding SRST signal on $procdff$10818 ($dff) from module colorlight_i5 (D = $procmux$8076_Y, Q = \b8_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12883 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b8_storage).
Adding SRST signal on $procdff$10816 ($dff) from module colorlight_i5 (D = $procmux$8080_Y, Q = \b7_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12885 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b7_storage).
Adding SRST signal on $procdff$10814 ($dff) from module colorlight_i5 (D = $procmux$8084_Y, Q = \b6_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12887 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b6_storage).
Adding SRST signal on $procdff$10812 ($dff) from module colorlight_i5 (D = $procmux$8088_Y, Q = \b5_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12889 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b5_storage).
Adding SRST signal on $procdff$10810 ($dff) from module colorlight_i5 (D = $procmux$8092_Y, Q = \b4_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12891 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b4_storage).
Adding SRST signal on $procdff$10808 ($dff) from module colorlight_i5 (D = $procmux$8096_Y, Q = \b3_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12893 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b3_storage).
Adding SRST signal on $procdff$10806 ($dff) from module colorlight_i5 (D = $procmux$8100_Y, Q = \b2_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12895 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b2_storage).
Adding SRST signal on $procdff$10804 ($dff) from module colorlight_i5 (D = $procmux$8104_Y, Q = \b1_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12897 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b1_storage).
Adding SRST signal on $procdff$10802 ($dff) from module colorlight_i5 (D = $procmux$8108_Y, Q = \b0_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12899 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b0_storage).
Adding SRST signal on $procdff$10799 ($dff) from module colorlight_i5 (D = $procmux$8112_Y, Q = \a9_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12901 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a9_storage).
Adding SRST signal on $procdff$10797 ($dff) from module colorlight_i5 (D = $procmux$8116_Y, Q = \a8_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12903 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a8_storage).
Adding SRST signal on $procdff$10795 ($dff) from module colorlight_i5 (D = $procmux$8120_Y, Q = \a7_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12905 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a7_storage).
Adding SRST signal on $procdff$10793 ($dff) from module colorlight_i5 (D = $procmux$8124_Y, Q = \a6_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12907 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a6_storage).
Adding SRST signal on $procdff$10791 ($dff) from module colorlight_i5 (D = $procmux$8128_Y, Q = \a5_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12909 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a5_storage).
Adding SRST signal on $procdff$10789 ($dff) from module colorlight_i5 (D = $procmux$8132_Y, Q = \a4_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12911 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a4_storage).
Adding SRST signal on $procdff$10787 ($dff) from module colorlight_i5 (D = $procmux$8136_Y, Q = \a3_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12913 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a3_storage).
Adding SRST signal on $procdff$10785 ($dff) from module colorlight_i5 (D = $procmux$8140_Y, Q = \a2_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12915 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a2_storage).
Adding SRST signal on $procdff$10783 ($dff) from module colorlight_i5 (D = $procmux$8144_Y, Q = \a1_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12917 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a1_storage).
Adding SRST signal on $procdff$10781 ($dff) from module colorlight_i5 (D = $procmux$8148_Y, Q = \a0_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12919 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a0_storage).
Adding SRST signal on $procdff$10779 ($dff) from module colorlight_i5 (D = $procmux$8152_Y, Q = \_c_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12921 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \_c_storage).
Adding SRST signal on $procdff$10777 ($dff) from module colorlight_i5 (D = $procmux$8156_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12923 ($sdff) from module colorlight_i5 (D = \basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$10756 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7593$1520_DATA, Q = \storage_1_dat1).
Adding EN signal on $procdff$10751 ($dff) from module colorlight_i5 (D = $memrd$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7614$1530_DATA, Q = \storage_2_dat1).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10444 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3540_Y, Q = \picorv32.genblk2.pcpi_div.instr_remu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10443 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3545_Y, Q = \picorv32.genblk2.pcpi_div.instr_rem, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10442 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3551_Y, Q = \picorv32.genblk2.pcpi_div.instr_divu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10441 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3558_Y, Q = \picorv32.genblk2.pcpi_div.instr_div, rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10439 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2476$3303_Y, Q = \picorv32.genblk2.pcpi_div.outsign).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10438 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3495_Y, Q = \picorv32.genblk2.pcpi_div.running, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12936 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3495_Y, Q = \picorv32.genblk2.pcpi_div.running).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10437 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3504_Y, Q = \picorv32.genblk2.pcpi_div.quotient_msk).
Adding SRST signal on $auto$ff.cc:266:slice$12940 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3501_Y, Q = \picorv32.genblk2.pcpi_div.quotient_msk, rval = 32'10000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10436 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3515_Y, Q = \picorv32.genblk2.pcpi_div.quotient).
Adding SRST signal on $auto$ff.cc:266:slice$12948 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3512_Y, Q = \picorv32.genblk2.pcpi_div.quotient, rval = 0).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10435 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3524_Y, Q = \picorv32.genblk2.pcpi_div.divisor).
Adding SRST signal on $auto$ff.cc:266:slice$12958 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3521_Y [30:0], Q = \picorv32.genblk2.pcpi_div.divisor [30:0], rval = 31'0000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10434 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3535_Y, Q = \picorv32.genblk2.pcpi_div.dividend).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10432 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3468_Y, Q = \picorv32.genblk2.pcpi_div.pcpi_ready, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10430 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3433_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulhu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10429 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3438_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulhsu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10428 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3444_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulh, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10427 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3451_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mul, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10424 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3381_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_finish, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10423 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3392_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_waiting, rval = 1'1).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10422 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3398_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10421 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3404_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx).
Adding SRST signal on $auto$ff.cc:266:slice$12988 ($dffe) from module colorlight_i5 (D = { \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [60] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [56] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [52] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [48] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [44] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [40] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [36] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [32] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [28] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [24] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [20] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [16] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [12] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [8] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [4] }, Q = { \picorv32.genblk1.genblk1.pcpi_mul.rdx [60] \picorv32.genblk1.genblk1.pcpi_mul.rdx [56] \picorv32.genblk1.genblk1.pcpi_mul.rdx [52] \picorv32.genblk1.genblk1.pcpi_mul.rdx [48] \picorv32.genblk1.genblk1.pcpi_mul.rdx [44] \picorv32.genblk1.genblk1.pcpi_mul.rdx [40] \picorv32.genblk1.genblk1.pcpi_mul.rdx [36] \picorv32.genblk1.genblk1.pcpi_mul.rdx [32] \picorv32.genblk1.genblk1.pcpi_mul.rdx [28] \picorv32.genblk1.genblk1.pcpi_mul.rdx [24] \picorv32.genblk1.genblk1.pcpi_mul.rdx [20] \picorv32.genblk1.genblk1.pcpi_mul.rdx [16] \picorv32.genblk1.genblk1.pcpi_mul.rdx [12] \picorv32.genblk1.genblk1.pcpi_mul.rdx [8] \picorv32.genblk1.genblk1.pcpi_mul.rdx [4] }, rval = 15'000000000000000).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10420 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3410_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd).
Adding SRST signal on $auto$ff.cc:266:slice$12991 ($dffe) from module colorlight_i5 (D = \picorv32.genblk1.genblk1.pcpi_mul.next_rd, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10419 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3419_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2).
Adding SRST signal on $auto$ff.cc:266:slice$12993 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [0], Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [0], rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10418 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3428_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1).
Adding SRST signal on $auto$ff.cc:266:slice$12996 ($dffe) from module colorlight_i5 (D = \picorv32.reg_op1 [31], Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [63], rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10415 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2313$3374_Y [31:0], Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd).
Adding EN signal on $flatten\picorv32.$procdff$10664 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata, Q = \picorv32.mem_rdata_q).
Adding EN signal on $flatten\picorv32.$procdff$10659 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\mem_state[1:0], Q = \picorv32.mem_state).
Adding EN signal on $flatten\picorv32.$procdff$10658 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$6226_Y, Q = \picorv32.mem_wstrb).
Adding EN signal on $flatten\picorv32.$procdff$10657 ($dff) from module colorlight_i5 (D = \picorv32.mem_la_wdata, Q = \picorv32.mem_wdata).
Adding EN signal on $flatten\picorv32.$procdff$10656 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\mem_valid[0:0], Q = \picorv32.mem_valid).
Adding EN signal on $flatten\picorv32.$procdff$10654 ($dff) from module colorlight_i5 (D = \basesoc_picorv322, Q = \picorv32.mem_addr).
Adding SRST signal on $flatten\picorv32.$procdff$10638 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$reduce_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:864$2710_Y, Q = \picorv32.is_compare, rval = 1'0).
Adding EN signal on $flatten\picorv32.$procdff$10637 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:878$2730_Y, Q = \picorv32.is_alu_reg_reg).
Adding EN signal on $flatten\picorv32.$procdff$10636 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:877$2729_Y, Q = \picorv32.is_alu_reg_imm).
Adding SRST signal on $flatten\picorv32.$procdff$10634 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5600_Y, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13045 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:874$2726_Y, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $flatten\picorv32.$procdff$10631 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$reduce_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:860$2706_Y, Q = \picorv32.is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $flatten\picorv32.$procdff$10630 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1110$2962_Y, Q = \picorv32.is_sll_srl_sra).
Adding EN signal on $flatten\picorv32.$procdff$10629 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:876$2728_Y, Q = \picorv32.is_sb_sh_sw).
Adding EN signal on $flatten\picorv32.$procdff$10628 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1101$2951_Y, Q = \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $flatten\picorv32.$procdff$10627 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1095$2942_Y, Q = \picorv32.is_slli_srli_srai).
Adding EN signal on $flatten\picorv32.$procdff$10626 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:875$2727_Y, Q = \picorv32.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $flatten\picorv32.$procdff$10624 ($dff) from module colorlight_i5 (D = 1'0, Q = \picorv32.compressed_instr).
Adding EN signal on $flatten\picorv32.$procdff$10623 ($dff) from module colorlight_i5 (D = { \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [19:12] \picorv32.mem_rdata_latched [20] \picorv32.mem_rdata_latched [30:21] 1'0 }, Q = \picorv32.decoded_imm_j).
Adding EN signal on $flatten\picorv32.$procdff$10622 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646_Y, Q = \picorv32.decoded_imm).
Adding EN signal on $flatten\picorv32.$procdff$10621 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata_latched [24:20], Q = \picorv32.decoded_rs2).
Adding EN signal on $flatten\picorv32.$procdff$10620 ($dff) from module colorlight_i5 (D = { $flatten\picorv32.$procmux$5410_Y $flatten\picorv32.$procmux$5485_Y }, Q = \picorv32.decoded_rs1).
Adding SRST signal on $auto$ff.cc:266:slice$13057 ($dffe) from module colorlight_i5 (D = { $flatten\picorv32.$procmux$5408_Y \picorv32.mem_rdata_latched [19:15] }, Q = \picorv32.decoded_rs1, rval = 6'100000).
Adding EN signal on $flatten\picorv32.$procdff$10619 ($dff) from module colorlight_i5 (D = { 1'0 \picorv32.mem_rdata_latched [11:7] }, Q = \picorv32.decoded_rd).
Adding EN signal on $flatten\picorv32.$procdff$10618 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1093$2929_Y, Q = \picorv32.instr_timer).
Adding EN signal on $flatten\picorv32.$procdff$10617 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:872$2724_Y, Q = \picorv32.instr_waitirq).
Adding EN signal on $flatten\picorv32.$procdff$10616 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1092$2925_Y, Q = \picorv32.instr_maskirq).
Adding EN signal on $flatten\picorv32.$procdff$10615 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2720_Y, Q = \picorv32.instr_retirq).
Adding EN signal on $flatten\picorv32.$procdff$10614 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1091$2920_Y, Q = \picorv32.instr_setq).
Adding EN signal on $flatten\picorv32.$procdff$10613 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1090$2915_Y, Q = \picorv32.instr_getq).
Adding SRST signal on $flatten\picorv32.$procdff$10612 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5746_Y, Q = \picorv32.instr_fence, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13066 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1088$2912_Y, Q = \picorv32.instr_fence).
Adding EN signal on $flatten\picorv32.$procdff$10611 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1086$2906_Y, Q = \picorv32.instr_ecall_ebreak).
Adding EN signal on $flatten\picorv32.$procdff$10610 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1084$2899_Y, Q = \picorv32.instr_rdinstrh).
Adding EN signal on $flatten\picorv32.$procdff$10609 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1083$2895_Y, Q = \picorv32.instr_rdinstr).
Adding EN signal on $flatten\picorv32.$procdff$10608 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1081$2891_Y, Q = \picorv32.instr_rdcycleh).
Adding EN signal on $flatten\picorv32.$procdff$10607 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1079$2883_Y, Q = \picorv32.instr_rdcycle).
Adding SRST signal on $flatten\picorv32.$procdff$10606 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5760_Y, Q = \picorv32.instr_and, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13073 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1077$2875_Y, Q = \picorv32.instr_and).
Adding SRST signal on $flatten\picorv32.$procdff$10605 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5764_Y, Q = \picorv32.instr_or, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13075 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1076$2871_Y, Q = \picorv32.instr_or).
Adding SRST signal on $flatten\picorv32.$procdff$10604 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5768_Y, Q = \picorv32.instr_sra, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13077 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1075$2867_Y, Q = \picorv32.instr_sra).
Adding SRST signal on $flatten\picorv32.$procdff$10603 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5772_Y, Q = \picorv32.instr_srl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13079 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1074$2863_Y, Q = \picorv32.instr_srl).
Adding SRST signal on $flatten\picorv32.$procdff$10602 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5776_Y, Q = \picorv32.instr_xor, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13081 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1073$2859_Y, Q = \picorv32.instr_xor).
Adding SRST signal on $flatten\picorv32.$procdff$10601 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5780_Y, Q = \picorv32.instr_sltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13083 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1072$2855_Y, Q = \picorv32.instr_sltu).
Adding SRST signal on $flatten\picorv32.$procdff$10600 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5784_Y, Q = \picorv32.instr_slt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13085 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1071$2851_Y, Q = \picorv32.instr_slt).
Adding SRST signal on $flatten\picorv32.$procdff$10599 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5788_Y, Q = \picorv32.instr_sll, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13087 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1070$2847_Y, Q = \picorv32.instr_sll).
Adding SRST signal on $flatten\picorv32.$procdff$10598 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5792_Y, Q = \picorv32.instr_sub, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13089 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1069$2843_Y, Q = \picorv32.instr_sub).
Adding SRST signal on $flatten\picorv32.$procdff$10597 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5796_Y, Q = \picorv32.instr_add, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13091 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1068$2839_Y, Q = \picorv32.instr_add).
Adding EN signal on $flatten\picorv32.$procdff$10596 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1066$2835_Y, Q = \picorv32.instr_srai).
Adding EN signal on $flatten\picorv32.$procdff$10595 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1065$2831_Y, Q = \picorv32.instr_srli).
Adding EN signal on $flatten\picorv32.$procdff$10594 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1064$2827_Y, Q = \picorv32.instr_slli).
Adding SRST signal on $flatten\picorv32.$procdff$10593 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5806_Y, Q = \picorv32.instr_andi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13096 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1062$2823_Y, Q = \picorv32.instr_andi).
Adding SRST signal on $flatten\picorv32.$procdff$10592 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5810_Y, Q = \picorv32.instr_ori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13098 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1061$2821_Y, Q = \picorv32.instr_ori).
Adding SRST signal on $flatten\picorv32.$procdff$10591 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5814_Y, Q = \picorv32.instr_xori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13100 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1060$2819_Y, Q = \picorv32.instr_xori).
Adding SRST signal on $flatten\picorv32.$procdff$10590 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5818_Y, Q = \picorv32.instr_sltiu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13102 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1059$2817_Y, Q = \picorv32.instr_sltiu).
Adding SRST signal on $flatten\picorv32.$procdff$10589 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5822_Y, Q = \picorv32.instr_slti, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13104 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1058$2815_Y, Q = \picorv32.instr_slti).
Adding SRST signal on $flatten\picorv32.$procdff$10588 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5826_Y, Q = \picorv32.instr_addi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13106 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1057$2813_Y, Q = \picorv32.instr_addi).
Adding EN signal on $flatten\picorv32.$procdff$10587 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1055$2811_Y, Q = \picorv32.instr_sw).
Adding EN signal on $flatten\picorv32.$procdff$10586 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1054$2809_Y, Q = \picorv32.instr_sh).
Adding EN signal on $flatten\picorv32.$procdff$10585 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1053$2807_Y, Q = \picorv32.instr_sb).
Adding EN signal on $flatten\picorv32.$procdff$10584 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1051$2805_Y, Q = \picorv32.instr_lhu).
Adding EN signal on $flatten\picorv32.$procdff$10583 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1050$2803_Y, Q = \picorv32.instr_lbu).
Adding EN signal on $flatten\picorv32.$procdff$10582 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1049$2801_Y, Q = \picorv32.instr_lw).
Adding EN signal on $flatten\picorv32.$procdff$10581 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1048$2799_Y, Q = \picorv32.instr_lh).
Adding EN signal on $flatten\picorv32.$procdff$10580 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1047$2797_Y, Q = \picorv32.instr_lb).
Adding SRST signal on $flatten\picorv32.$procdff$10579 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5846_Y, Q = \picorv32.instr_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13116 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1045$2795_Y, Q = \picorv32.instr_bgeu).
Adding SRST signal on $flatten\picorv32.$procdff$10578 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5850_Y, Q = \picorv32.instr_bltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13118 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1044$2793_Y, Q = \picorv32.instr_bltu).
Adding SRST signal on $flatten\picorv32.$procdff$10577 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5854_Y, Q = \picorv32.instr_bge, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13120 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1043$2791_Y, Q = \picorv32.instr_bge).
Adding SRST signal on $flatten\picorv32.$procdff$10576 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5858_Y, Q = \picorv32.instr_blt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13122 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1042$2789_Y, Q = \picorv32.instr_blt).
Adding SRST signal on $flatten\picorv32.$procdff$10575 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5862_Y, Q = \picorv32.instr_bne, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13124 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1041$2787_Y, Q = \picorv32.instr_bne).
Adding SRST signal on $flatten\picorv32.$procdff$10574 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5866_Y, Q = \picorv32.instr_beq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13126 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1040$2785_Y, Q = \picorv32.instr_beq).
Adding EN signal on $flatten\picorv32.$procdff$10573 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:870$2717_Y, Q = \picorv32.instr_jalr).
Adding EN signal on $flatten\picorv32.$procdff$10572 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:869$2714_Y, Q = \picorv32.instr_jal).
Adding EN signal on $flatten\picorv32.$procdff$10571 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:868$2713_Y, Q = \picorv32.instr_auipc).
Adding EN signal on $flatten\picorv32.$procdff$10570 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:867$2712_Y, Q = \picorv32.instr_lui).
Adding EN signal on $flatten\picorv32.$procdff$10569 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata_q, Q = \picorv32.pcpi_insn).
Adding SRST signal on $flatten\picorv32.$procdff$10560 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4250_Y, Q = \picorv32.do_waitirq, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10558 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1429$3050_Y, Q = \picorv32.pcpi_timeout, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10557 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4491_Y, Q = \picorv32.pcpi_timeout_counter, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$13141 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3049_Y [3:0], Q = \picorv32.pcpi_timeout_counter).
Adding EN signal on $flatten\picorv32.$procdff$10555 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4506_Y [5], Q = \picorv32.latched_rd [5]).
Adding EN signal on $flatten\picorv32.$procdff$10555 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4506_Y [4:0], Q = \picorv32.latched_rd [4:0]).
Adding SRST signal on $flatten\picorv32.$procdff$10554 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4532_Y, Q = \picorv32.latched_is_lb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13165 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4532_Y, Q = \picorv32.latched_is_lb).
Adding SRST signal on $flatten\picorv32.$procdff$10553 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4545_Y, Q = \picorv32.latched_is_lh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13175 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4545_Y, Q = \picorv32.latched_is_lh).
Adding SRST signal on $flatten\picorv32.$procdff$10552 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4558_Y, Q = \picorv32.latched_is_lu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13185 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4558_Y, Q = \picorv32.latched_is_lu).
Adding EN signal on $flatten\picorv32.$procdff$10550 ($dff) from module colorlight_i5 (D = \picorv32.compressed_instr, Q = \picorv32.latched_compr).
Adding SRST signal on $flatten\picorv32.$procdff$10549 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4603_Y, Q = \picorv32.latched_branch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13202 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4603_Y, Q = \picorv32.latched_branch).
Adding SRST signal on $flatten\picorv32.$procdff$10548 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4639_Y, Q = \picorv32.latched_stalu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13210 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4639_Y, Q = \picorv32.latched_stalu).
Adding SRST signal on $flatten\picorv32.$procdff$10547 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4646_Y, Q = \picorv32.latched_store, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13218 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4646_Y, Q = \picorv32.latched_store).
Adding SRST signal on $flatten\picorv32.$procdff$10543 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4704_Y, Q = \picorv32.irq_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13228 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1540$3095_Y, Q = \picorv32.irq_state).
Adding SRST signal on $flatten\picorv32.$procdff$10536 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4264_Y, Q = \picorv32.decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10533 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4916_Y, Q = \picorv32.mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$13239 ($sdff) from module colorlight_i5 (D = 1'0, Q = \picorv32.mem_do_wdata).
Adding SRST signal on $flatten\picorv32.$procdff$10532 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4920_Y, Q = \picorv32.mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$13241 ($sdff) from module colorlight_i5 (D = 1'0, Q = \picorv32.mem_do_rdata).
Adding SRST signal on $flatten\picorv32.$procdff$10531 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4994_Y, Q = \picorv32.mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$13243 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4994_Y, Q = \picorv32.mem_do_rinst).
Adding SRST signal on $flatten\picorv32.$procdff$10530 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5019_Y, Q = \picorv32.mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13259 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1573$3109_Y, Q = \picorv32.mem_do_prefetch).
Adding SRST signal on $flatten\picorv32.$procdff$10528 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5067_Y, Q = \picorv32.timer, rval = 0).
Adding SRST signal on $flatten\picorv32.$procdff$10526 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5085_Y, Q = \picorv32.irq_mask, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$13272 ($sdff) from module colorlight_i5 (D = \picorv32.cpuregs_rs1, Q = \picorv32.irq_mask).
Adding SRST signal on $flatten\picorv32.$procdff$10525 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5104_Y, Q = \picorv32.irq_active, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13276 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5104_Y, Q = \picorv32.irq_active).
Adding SRST signal on $flatten\picorv32.$procdff$10524 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5129_Y, Q = \picorv32.irq_delay, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13286 ($sdff) from module colorlight_i5 (D = \picorv32.irq_active, Q = \picorv32.irq_delay).
Adding EN signal on $flatten\picorv32.$procdff$10521 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5142_Y, Q = \picorv32.reg_op2).
Adding EN signal on $flatten\picorv32.$procdff$10520 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5164_Y [30:0], Q = \picorv32.reg_op1 [30:0]).
Adding EN signal on $flatten\picorv32.$procdff$10520 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5164_Y [31], Q = \picorv32.reg_op1 [31]).
Adding SRST signal on $flatten\picorv32.$procdff$10519 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5227_Y, Q = \picorv32.reg_next_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$13339 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5225_Y, Q = \picorv32.reg_next_pc).
Adding SRST signal on $flatten\picorv32.$procdff$10518 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5239_Y, Q = \picorv32.reg_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$13341 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$3\current_pc[31:0], Q = \picorv32.reg_pc).
Adding SRST signal on $flatten\picorv32.$procdff$10517 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5259_Y, Q = \picorv32.count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13343 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$3105_Y, Q = \picorv32.count_instr).
Adding SRST signal on $flatten\picorv32.$procdff$10516 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$3051_Y, Q = \picorv32.count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\picorv32.$procdff$10513 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4485_Y, Q = \picorv32.trap, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10512 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5280_Y, Q = \picorv32.pcpi_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13353 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5276_Y, Q = \picorv32.pcpi_valid).
Adding EN signal on $flatten\dotproduct.$procdff$10485 ($adff) from module colorlight_i5 (D = $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:126$3264_Y, Q = \dotproduct.cycle_cnt_reg).
Adding EN signal on $flatten\dotproduct.$procdff$10480 ($adff) from module colorlight_i5 (D = $flatten\dotproduct.$0\cycle_cnt[31:0], Q = \dotproduct.cycle_cnt).
Adding EN signal on $flatten\dotproduct.$procdff$10475 ($adff) from module colorlight_i5 (D = $flatten\dotproduct.$0\idx[3:0], Q = \dotproduct.idx).
Adding EN signal on $flatten\dotproduct.$procdff$10470 ($adff) from module colorlight_i5 (D = $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:129$3267_Y, Q = \dotproduct.result_reg).
Adding EN signal on $flatten\dotproduct.$procdff$10465 ($adff) from module colorlight_i5 (D = $flatten\dotproduct.$0\acc[63:0], Q = \dotproduct.acc).
Adding EN signal on $flatten\dotproduct.$procdff$10450 ($adff) from module colorlight_i5 (D = $flatten\dotproduct.$0\busy_o[0:0], Q = \dotproduct.busy_o).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$13059 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$13054 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$13053 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12558 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12558 ($dffe) from module colorlight_i5.

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 608 unused cells and 653 unused wires.
<suppressed ~618 debug messages>

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~47 debug messages>

5.14.9. Rerunning OPT passes. (Maybe there is more to do..)

5.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1653 debug messages>

5.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12854: { $auto$rtlil.cc:3135:Not$12852 $procmux$8536_CMP $procmux$8535_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12556: { $procmux$10076_CMP $procmux$10075_CMP $procmux$10074_CMP $procmux$10073_CMP $procmux$10072_CMP $procmux$10071_CMP $procmux$10070_CMP $procmux$10069_CMP \sys_rst }
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

5.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~234 debug messages>
Removed a total of 78 cells.

5.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$13195 ($dffe) from module colorlight_i5.

5.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 80 unused wires.
<suppressed ~2 debug messages>

5.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

5.14.16. Rerunning OPT passes. (Maybe there is more to do..)

5.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1655 debug messages>

5.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.20. Executing OPT_DFF pass (perform DFF optimizations).

5.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.23. Rerunning OPT passes. (Maybe there is more to do..)

5.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1655 debug messages>

5.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.27. Executing OPT_DFF pass (perform DFF optimizations).

5.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.30. Finished fast OPT passes. (There is nothing left to do.)

5.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7569$1747 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7535$1746 (rom).
Removed top 1 address bits (of 15) from memory read port colorlight_i5.$memrd$\rom$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7539$1482 (rom).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13028 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13147 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13149 ($ne).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11426 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11430 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11434 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11452 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13170 ($ne).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11458 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11462 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11474 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11478 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11530 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3467$431 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3630$461 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3793$491 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3956$521 ($or).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11548 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12025 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11506 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11554 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12029 ($eq).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11510 ($eq).
Removed top 9 bits (of 28) from port Y of cell colorlight_i5.$sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4455$892 ($sub).
Removed top 9 bits (of 28) from port A of cell colorlight_i5.$sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4455$892 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4455$892 ($sub).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11558 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12017 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11596 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11602 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11606 ($eq).
Removed top 4 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11610 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13307 ($ne).
Removed top 4 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11418 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11618 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11562 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11570 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11574 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11578 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11622 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\dotproduct.$procmux$3574_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$flatten\dotproduct.$procmux$3573_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$flatten\dotproduct.$procmux$3572_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\dotproduct.$procmux$3571_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\dotproduct.$procmux$3569_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:134$3269 ($add).
Removed top 28 bits (of 32) from port Y of cell colorlight_i5.$flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:134$3269 ($add).
Removed top 32 bits (of 64) from port B of cell colorlight_i5.$flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:129$3267 ($add).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\dotproduct.$sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:128$3265 ($sub).
Removed top 23 bits (of 32) from port Y of cell colorlight_i5.$flatten\dotproduct.$sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:128$3265 ($sub).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:126$3264 ($add).
Converting cell colorlight_i5.$flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262 ($mul) from unsigned to signed.
Removed top 32 bits (of 64) from port A of cell colorlight_i5.$flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262 ($mul).
Removed top 32 bits (of 64) from port B of cell colorlight_i5.$flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262 ($mul).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12050 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12064 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12070 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12021 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12013 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12009 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11997 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11993 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11989 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11985 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\dotproduct.$procmux$3570_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\dotproduct.$procmux$3568_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11626 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11644 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11650 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11654 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6798_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6847_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$6846 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6848_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6849_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6850_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6851_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6852_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$6853_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$6927 ($mux).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6986_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6987_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6988_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6989_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6990_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6991_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6992_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6993_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6994_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6995_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6996_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$6997_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$6998_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$6999_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7000_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7001_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7002_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7003_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7004_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12338 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7414_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8163_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12355 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12391 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12408 ($ne).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$8405 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8536_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13303 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12444 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8593_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12461 ($ne).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$8628 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8630_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$8697 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8702_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12497 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8775_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8803_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8806_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8813_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12514 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8911_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8914_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8919_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13281 ($ne).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12711 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9132_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9135_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9140_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13254 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12773 ($ne).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13250 ($ne).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13248 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9353_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9356_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9361_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12793 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12813 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13225 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12833 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13223 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9574_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9577_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9582_CMP0 ($eq).
Removed top 11 bits (of 31) from FF cell colorlight_i5.$auto$ff.cc:266:slice$13390 ($dffe).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13207 ($ne).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11500 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9782_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13007 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13009 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13011 ($ne).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13015 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10007_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12089 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10057_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10058_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$10059_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10070_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10071_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10072_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10073_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10074_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10075_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$10076_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$10078 ($mux).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$procmux$10099 ($mux).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12099 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12101 ($eq).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$10132 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12118 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12122 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12126 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12132 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12136 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12237 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12254 ($ne).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12926 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12925 ($dffe).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$12584 ($sdff).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12580 ($sdff).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11981 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11973 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11969 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11965 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11961 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11361 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11956 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11355 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11351 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11944 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11932 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11920 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11908 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11896 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11879 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11875 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11867 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11863 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11855 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11851 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11843 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11839 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11831 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11819 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11815 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11806 ($eq).
Removed top 8 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11802 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11794 ($eq).
Removed top 8 bits (of 12) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11790 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11782 ($eq).
Removed top 9 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11778 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11746 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11758 ($eq).
Removed top 8 bits (of 12) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11742 ($eq).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11658 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11770 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12005 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$12001 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11737 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11725 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11729 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11721 ($eq).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11713 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11717 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11709 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11705 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11701 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11697 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11693 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11674 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11670 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11666 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11733 ($eq).
Removed top 8 bits (of 13) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11766 ($eq).
Removed top 31 bits (of 63) from port A of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3294 ($neg).
Removed top 31 bits (of 63) from mux cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3296 ($mux).
Removed top 31 bits (of 63) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3312 ($sub).
Removed top 31 bits (of 63) from port B of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3312 ($sub).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2227$3324 ($eq).
Removed top 6 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2227$3326 ($eq).
Removed top 1 bits (of 5) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3362 ($add).
Removed top 1 bits (of 5) from port A of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3362 ($add).
Removed top 26 bits (of 32) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3368 ($mux).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3370 ($sub).
Removed top 25 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3370 ($sub).
Removed top 32 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2313$3374 ($mux).
Removed cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3404 ($mux).
Removed top 1 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3428 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3434_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3439_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3445_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$procmux$6208_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13324 ($ne).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11414 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11410 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11404 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11399 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11395 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11391 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11387 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11383 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$procmux$6495_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11526 ($eq).
Removed top 2 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11522 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13364 ($ne).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11379 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11377 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11514 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11373 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1916$3189 ($or).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3174 ($sub).
Removed top 27 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3174 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3167 ($sub).
Removed top 27 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3167 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$ge$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$3159 ($ge).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$3105 ($add).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3102 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$3093 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$3056 ($sub).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$3051 ($add).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3049 ($sub).
Removed top 28 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3049 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$3010 ($add).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1093$2928 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1092$2924 ($eq).
Removed top 6 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1091$2919 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1090$2913 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1088$2910 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1066$2834 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1059$2816 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1049$2800 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1041$2786 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:878$2730 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:877$2729 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:876$2728 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:875$2727 ($eq).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:872$2723 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2719 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2718 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:868$2713 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:867$2712 ($eq).
Removed top 30 bits (of 32) from mux cell colorlight_i5.$flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:617$2693 ($mux).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$flatten\picorv32.$shl$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:419$2634 ($shl).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11369 ($eq).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5402$1135 ($or).
Removed top 31 bits (of 63) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3294 ($neg).
Removed top 1 bits (of 5) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3361 ($add).
Removed top 1 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3426 ($mux).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$230_EN[31:0]$1486.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$231_EN[31:0]$1489.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7557$232_EN[31:0]$1492.
Removed top 28 bits (of 32) from wire colorlight_i5.$flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:134$3269_Y.
Removed top 28 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3049_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3167_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3174_Y.
Removed top 1 bits (of 5) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3361_Y.
Removed top 1 bits (of 64) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3426_Y.
Removed top 1 bits (of 64) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3428_Y.
Removed top 32 bits (of 64) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2313$3374_Y.
Removed top 31 bits (of 63) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3294_Y.
Removed top 31 bits (of 63) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3312_Y.
Removed top 31 bits (of 63) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3296_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3310_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$10078_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$procmux$10099_Y.
Removed top 24 bits (of 32) from wire colorlight_i5.$procmux$6846_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$8697_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.basesoc_picorv32_interrupt.
Removed top 3 bits (of 4) from wire colorlight_i5.basesoc_tx_mux_endpoint0_sink_payload_width.
Removed top 24 bits (of 32) from wire colorlight_i5.csr_bankarray_sram_bus_dat_r.
Removed top 3 bits (of 4) from wire colorlight_i5.mmap_source_payload_width.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine3_wrport_dat_w.
Removed top 2 bits (of 21) from wire colorlight_i5.tag_di_tag.
Removed top 4 bits (of 144) from wire colorlight_i5.wishbone_bridge_wdata_converter_converter_sink_payload_data.

5.16. Executing PEEPOPT pass (run peephole optimizers).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 50 unused wires.
<suppressed ~13 debug messages>

5.18. Executing SHARE pass (SAT-based resource sharing).
Found 24 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6175$1319 ($sshl):
    Found 1 activation_patterns using ctrl signal \spiflash_phy_sr_out_shift.
    Found 1 candidates: $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6171$1318
    Analyzing resource sharing with $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6171$1318 ($sshl):
      Found 1 activation_patterns using ctrl signal { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load }.
      Activation pattern for cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6175$1319: \spiflash_phy_sr_out_shift = 1'1
      Activation pattern for cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6171$1318: { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load } = 2'01
      According to the SAT solver this pair of cells can be shared. (Pattern only case)
      Simplified activation pattern for cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6175$1319: \spiflash_phy_sr_out_shift = 1'1
      Simplified activation pattern for cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6171$1318: \spiflash_phy_sr_out_shift = 1'0
      Activation signal for $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6175$1319: $auto$share.cc:1068:make_cell_activation_logic$13424
      New cell: $auto$share.cc:669:make_supercell$13431 ($sshl)
  Analyzing resource sharing options for $auto$share.cc:669:make_supercell$13431 ($sshl):
    Found 2 activation_patterns using ctrl signal { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7749$1579 ($memrd):
    Found 6 activation_patterns using ctrl signal { $procmux$8702_CMP $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4404$890_Y \write_from_slave \wishbone_bridge_cmd_valid \tag_port_we \socbushandler_done \basesoc_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7560$1508 ($memrd):
    Found 1 activation_patterns using ctrl signal \socbushandler_done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7575$1510 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$8535_CMP \socbushandler_done \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7982$1661 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8774_CMP $procmux$8629_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7968$1653 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8774_CMP $procmux$8629_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7954$1645 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8775_CMP $procmux$8630_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7940$1637 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8775_CMP $procmux$8630_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7926$1629 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8775_CMP $procmux$8630_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7912$1621 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8775_CMP $procmux$8630_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7898$1613 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8776_CMP $procmux$8631_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7884$1605 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8776_CMP $procmux$8631_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8066$1709 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8776_CMP $procmux$8775_CMP $procmux$8774_CMP $procmux$8631_CMP $procmux$8630_CMP $procmux$8629_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8052$1701 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8776_CMP $procmux$8775_CMP $procmux$8774_CMP $procmux$8631_CMP $procmux$8630_CMP $procmux$8629_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8038$1693 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8776_CMP $procmux$8775_CMP $procmux$8774_CMP $procmux$8631_CMP $procmux$8630_CMP $procmux$8629_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8024$1685 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8776_CMP $procmux$8775_CMP $procmux$8774_CMP $procmux$8631_CMP $procmux$8630_CMP $procmux$8629_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:8010$1677 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8774_CMP $procmux$8629_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7996$1669 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8774_CMP $procmux$8629_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7870$1597 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8776_CMP $procmux$8631_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:7856$1589 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8776_CMP $procmux$8631_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$3032 ($memrd):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:137:opt_pmux$11137 $auto$opt_reduce.cc:137:opt_pmux$11127 $auto$opt_reduce.cc:137:opt_pmux$11121 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$3033_Y \picorv32.cpu_state [2] $auto$fsm_map.cc:74:implement_pattern_cache$12071 }.
    Found 1 candidates: $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$3029
    Analyzing resource sharing with $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$3029 ($memrd):
      Found 1 activation_patterns using ctrl signal $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$3030_Y.
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$3032: { $auto$opt_reduce.cc:137:opt_pmux$11137 $auto$opt_reduce.cc:137:opt_pmux$11127 $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$3033_Y } = 3'001
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$3032: { $auto$opt_reduce.cc:137:opt_pmux$11121 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$3033_Y \picorv32.cpu_state [2] $auto$fsm_map.cc:74:implement_pattern_cache$12071 } = 5'00110
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$3029: $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$3030_Y = 1'1
      Size of SAT problem: 11 cells, 159 variables, 349 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:137:opt_pmux$11137 $auto$opt_reduce.cc:137:opt_pmux$11127 $auto$opt_reduce.cc:137:opt_pmux$11121 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$3030_Y $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$3033_Y \picorv32.cpu_state [2] $auto$fsm_map.cc:74:implement_pattern_cache$12071 } = 8'00001100
  Analyzing resource sharing options for $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$3029 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$3030_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262 ($mul):
    Found 1 activation_patterns using ctrl signal \dotproduct.state [2].
    No candidates found.
Removing 2 cells in module colorlight_i5:
  Removing cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6171$1318 ($sshl).
  Removing cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6175$1319 ($sshl).

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~140 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

5.22. Executing TECHMAP pass (map to technology primitives).

5.22.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.22.2. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

5.22.3. Continuing TECHMAP pass.
Using template $paramod$e88c2150f27e199b5b4c38f191932e407250eaa3\_80_mul for cells of type $mul.
Using template $paramod$fac210dc6e441ade6153a47dcf32d681f9d41bee\_80_mul for cells of type $__mul.
Using template $paramod$de927ffa49f2a1327665483e9418148a52f3d36b\_80_mul for cells of type $__mul.
Using template $paramod$f84b7e774a64cf6bd61391522b3eee9d216e6e7e\_80_mul for cells of type $__mul.
Using template $paramod$ba1b36458f074a6329f9cad9c8b71be8774bccea\_80_mul for cells of type $__mul.
Using template $paramod$0c59eac522c8fc6cf582c390b8c4bd5bae1bb887\_80_mul for cells of type $__mul.
Using template $paramod$84e4af21b083f56ce59bb3210f4da5751fbe9bb3\_80_mul for cells of type $__mul.
Using template $paramod$ab0a030b3329c9db46a487d220064a2a8467942a\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$7c1afd677c664a6f211892c24ab4c74153b5be67\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$bef2a6330e4e8c17c10f220fb2d17af741212f04\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$e5ade21dea2c4d51df0cdca72b2a93a08fd8e7d1\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~676 debug messages>

5.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $techmap$flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13446 ($add).
  creating $macc model for $techmap$flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13442 ($add).
  creating $macc model for $techmap$flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262.$add$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$13438 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2554$319 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2593$322 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3060$378 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4488$899 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4490$900 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6006$1268 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6019$1277 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6034$1278 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6051$1282 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6054$1283 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6058$1288 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6073$1293 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6076$1294 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6080$1299 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6196$1322 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6282$1339 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6299$1343 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6302$1344 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6306$1349 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6375$1365 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6378$1366 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6382$1371 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6451$1387 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6454$1388 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6458$1393 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6527$1409 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6530$1410 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6534$1415 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6795$1471 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6806$1474 ($add).
  creating $macc model for $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3263 ($add).
  creating $macc model for $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:126$3264 ($add).
  creating $macc model for $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:129$3267 ($add).
  creating $macc model for $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:134$3269 ($add).
  creating $macc model for $flatten\dotproduct.$sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:128$3265 ($sub).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3227 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$3010 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$3051 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3102 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$3105 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$3106 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$3153 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$3178 ($add).
  creating $macc model for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3226 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3049 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$3056 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3167 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3174 ($sub).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3331 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3332 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3333 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3334 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3335 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3336 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3337 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3338 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3339 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3340 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3341 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3342 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3343 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3344 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3345 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3346 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3347 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3348 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3349 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3350 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3351 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3352 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3353 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3354 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3355 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3356 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3357 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3358 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3359 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3360 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3361 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3362 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3370 ($sub).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3289 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3294 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3307 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3309 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3312 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2427$265 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3187$403 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3191$404 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3224$410 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5999$1266 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6062$1289 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6084$1300 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6091$1302 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6114$1307 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6137$1311 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6171$1317 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6208$1325 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6229$1328 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6235$1329 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6246$1332 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6310$1350 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6329$1354 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6344$1357 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6359$1360 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6386$1372 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6405$1376 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6420$1379 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6435$1382 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6462$1394 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6481$1398 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6496$1401 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6511$1404 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6538$1416 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6557$1420 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6572$1423 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6587$1426 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6598$1430 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6605$1433 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6737$1438 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6752$1441 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6767$1444 ($sub).
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3361 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3362.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3359 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3360.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3357 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3358.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3355 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3356.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3353 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3354.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3351 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3352.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3349 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3350.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3347 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3348.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3345 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3346.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3343 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3344.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3341 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3342.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3339 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3340.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3337 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3338.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3335 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3336.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3333 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3334.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3331 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3332.
  merging $macc model for $techmap$flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262.$add$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$13438 into $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3263.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6359$1360.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6344$1357.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6329$1354.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6310$1350.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6246$1332.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6235$1329.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6229$1328.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6208$1325.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6171$1317.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6137$1311.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6114$1307.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6091$1302.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6084$1300.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6062$1289.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5999$1266.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3224$410.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3191$404.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3187$403.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2427$265.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3312.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3309.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3307.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3294.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3289.
  creating $alu model for $macc $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3370.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6386$1372.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6405$1376.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6420$1379.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6435$1382.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6462$1394.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6481$1398.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6496$1401.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6511$1404.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6538$1416.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6557$1420.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6572$1423.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6587$1426.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6598$1430.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6605$1433.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6737$1438.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6752$1441.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3174.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3167.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$3056.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3049.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3226.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$3178.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$3153.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$3106.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$3105.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3102.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$3051.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$3010.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3227.
  creating $alu model for $macc $flatten\dotproduct.$sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:128$3265.
  creating $alu model for $macc $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:134$3269.
  creating $alu model for $macc $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:129$3267.
  creating $alu model for $macc $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:126$3264.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6806$1474.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6795$1471.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6534$1415.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6530$1410.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6527$1409.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6458$1393.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6454$1388.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6451$1387.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6382$1371.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6378$1366.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6375$1365.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6306$1349.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6302$1344.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6299$1343.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6282$1339.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6196$1322.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6080$1299.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6076$1294.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6073$1293.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6058$1288.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6054$1283.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6051$1282.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6034$1278.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6019$1277.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6006$1268.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4490$900.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4488$899.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3060$378.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2593$322.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2554$319.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6767$1444.
  creating $alu model for $macc $techmap$flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13442.
  creating $alu model for $macc $techmap$flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13446.
  creating $macc cell for $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3263: $auto$alumacc.cc:365:replace_macc$13455
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3334: $auto$alumacc.cc:365:replace_macc$13456
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3356: $auto$alumacc.cc:365:replace_macc$13457
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3344: $auto$alumacc.cc:365:replace_macc$13458
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3358: $auto$alumacc.cc:365:replace_macc$13459
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3338: $auto$alumacc.cc:365:replace_macc$13460
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3360: $auto$alumacc.cc:365:replace_macc$13461
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3346: $auto$alumacc.cc:365:replace_macc$13462
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3362: $auto$alumacc.cc:365:replace_macc$13463
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3336: $auto$alumacc.cc:365:replace_macc$13464
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3348: $auto$alumacc.cc:365:replace_macc$13465
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3340: $auto$alumacc.cc:365:replace_macc$13466
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3350: $auto$alumacc.cc:365:replace_macc$13467
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3332: $auto$alumacc.cc:365:replace_macc$13468
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3352: $auto$alumacc.cc:365:replace_macc$13469
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3342: $auto$alumacc.cc:365:replace_macc$13470
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3354: $auto$alumacc.cc:365:replace_macc$13471
  creating $alu model for $flatten\picorv32.$ge$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$3159 ($ge): merged with $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3167.
  creating $alu model for $flatten\picorv32.$lt$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1242$3230 ($lt): new $alu
  creating $alu model for $flatten\picorv32.$lt$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1243$3231 ($lt): merged with $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3226.
  creating $alu model for $flatten\picorv32.\genblk2.pcpi_div.$le$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2498$3311 ($le): new $alu
  creating $alu model for $lt$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6195$1321 ($lt): new $alu
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3155$393 ($eq): merged with $lt$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6195$1321.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3207$408 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3187$403.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6330$1355 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6329$1354.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6345$1358 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6344$1357.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6360$1361 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6359$1360.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6406$1377 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6405$1376.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6421$1380 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6420$1379.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6436$1383 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6435$1382.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6482$1399 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6481$1398.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6497$1402 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6496$1401.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6512$1405 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6511$1404.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6558$1421 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6557$1420.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6573$1424 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6572$1423.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6588$1427 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6587$1426.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6768$1445 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6767$1444.
  creating $alu model for $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1241$3229 ($eq): merged with $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3226.
  creating $alu cell for $lt$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6195$1321, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3155$393: $auto$alumacc.cc:495:replace_alu$13475
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$le$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2498$3311: $auto$alumacc.cc:495:replace_alu$13482
  creating $alu cell for $techmap$flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13446: $auto$alumacc.cc:495:replace_alu$13491
  creating $alu cell for $techmap$flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13442: $auto$alumacc.cc:495:replace_alu$13494
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6767$1444, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6768$1445: $auto$alumacc.cc:495:replace_alu$13497
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2554$319: $auto$alumacc.cc:495:replace_alu$13502
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2593$322: $auto$alumacc.cc:495:replace_alu$13505
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3060$378: $auto$alumacc.cc:495:replace_alu$13508
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4488$899: $auto$alumacc.cc:495:replace_alu$13511
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:4490$900: $auto$alumacc.cc:495:replace_alu$13514
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6006$1268: $auto$alumacc.cc:495:replace_alu$13517
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6019$1277: $auto$alumacc.cc:495:replace_alu$13520
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6034$1278: $auto$alumacc.cc:495:replace_alu$13523
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6051$1282: $auto$alumacc.cc:495:replace_alu$13526
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6054$1283: $auto$alumacc.cc:495:replace_alu$13529
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6058$1288: $auto$alumacc.cc:495:replace_alu$13532
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6073$1293: $auto$alumacc.cc:495:replace_alu$13535
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6076$1294: $auto$alumacc.cc:495:replace_alu$13538
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6080$1299: $auto$alumacc.cc:495:replace_alu$13541
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6196$1322: $auto$alumacc.cc:495:replace_alu$13544
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6282$1339: $auto$alumacc.cc:495:replace_alu$13547
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6299$1343: $auto$alumacc.cc:495:replace_alu$13550
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6302$1344: $auto$alumacc.cc:495:replace_alu$13553
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6306$1349: $auto$alumacc.cc:495:replace_alu$13556
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6375$1365: $auto$alumacc.cc:495:replace_alu$13559
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6378$1366: $auto$alumacc.cc:495:replace_alu$13562
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6382$1371: $auto$alumacc.cc:495:replace_alu$13565
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6451$1387: $auto$alumacc.cc:495:replace_alu$13568
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6454$1388: $auto$alumacc.cc:495:replace_alu$13571
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6458$1393: $auto$alumacc.cc:495:replace_alu$13574
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6527$1409: $auto$alumacc.cc:495:replace_alu$13577
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6530$1410: $auto$alumacc.cc:495:replace_alu$13580
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6534$1415: $auto$alumacc.cc:495:replace_alu$13583
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6795$1471: $auto$alumacc.cc:495:replace_alu$13586
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6806$1474: $auto$alumacc.cc:495:replace_alu$13589
  creating $alu cell for $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:126$3264: $auto$alumacc.cc:495:replace_alu$13592
  creating $alu cell for $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:129$3267: $auto$alumacc.cc:495:replace_alu$13595
  creating $alu cell for $flatten\dotproduct.$add$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:134$3269: $auto$alumacc.cc:495:replace_alu$13598
  creating $alu cell for $flatten\dotproduct.$sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:128$3265: $auto$alumacc.cc:495:replace_alu$13601
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$3010: $auto$alumacc.cc:495:replace_alu$13604
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$3051: $auto$alumacc.cc:495:replace_alu$13607
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3102: $auto$alumacc.cc:495:replace_alu$13610
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$3105: $auto$alumacc.cc:495:replace_alu$13613
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$3106: $auto$alumacc.cc:495:replace_alu$13616
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$3153: $auto$alumacc.cc:495:replace_alu$13619
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$3178: $auto$alumacc.cc:495:replace_alu$13622
  creating $alu cell for $flatten\picorv32.$lt$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1242$3230: $auto$alumacc.cc:495:replace_alu$13625
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3227: $auto$alumacc.cc:495:replace_alu$13632
  creating $alu cell for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3226, $flatten\picorv32.$lt$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1243$3231, $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1241$3229: $auto$alumacc.cc:495:replace_alu$13635
  creating $alu cell for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3049: $auto$alumacc.cc:495:replace_alu$13642
  creating $alu cell for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$3056: $auto$alumacc.cc:495:replace_alu$13645
  creating $alu cell for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3167, $flatten\picorv32.$ge$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$3159: $auto$alumacc.cc:495:replace_alu$13648
  creating $alu cell for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3174: $auto$alumacc.cc:495:replace_alu$13661
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6752$1441: $auto$alumacc.cc:495:replace_alu$13664
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6737$1438: $auto$alumacc.cc:495:replace_alu$13667
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6605$1433: $auto$alumacc.cc:495:replace_alu$13670
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6598$1430: $auto$alumacc.cc:495:replace_alu$13673
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6587$1426, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6588$1427: $auto$alumacc.cc:495:replace_alu$13676
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6572$1423, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6573$1424: $auto$alumacc.cc:495:replace_alu$13681
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6557$1420, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6558$1421: $auto$alumacc.cc:495:replace_alu$13686
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6538$1416: $auto$alumacc.cc:495:replace_alu$13691
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6511$1404, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6512$1405: $auto$alumacc.cc:495:replace_alu$13694
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6496$1401, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6497$1402: $auto$alumacc.cc:495:replace_alu$13699
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6481$1398, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6482$1399: $auto$alumacc.cc:495:replace_alu$13704
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6462$1394: $auto$alumacc.cc:495:replace_alu$13709
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6435$1382, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6436$1383: $auto$alumacc.cc:495:replace_alu$13712
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6420$1379, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6421$1380: $auto$alumacc.cc:495:replace_alu$13717
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6405$1376, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6406$1377: $auto$alumacc.cc:495:replace_alu$13722
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6386$1372: $auto$alumacc.cc:495:replace_alu$13727
  creating $alu cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3370: $auto$alumacc.cc:495:replace_alu$13730
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3289: $auto$alumacc.cc:495:replace_alu$13733
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3294: $auto$alumacc.cc:495:replace_alu$13736
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3307: $auto$alumacc.cc:495:replace_alu$13739
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3309: $auto$alumacc.cc:495:replace_alu$13742
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3312: $auto$alumacc.cc:495:replace_alu$13745
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:2427$265: $auto$alumacc.cc:495:replace_alu$13748
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3187$403, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3207$408: $auto$alumacc.cc:495:replace_alu$13751
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3191$404: $auto$alumacc.cc:495:replace_alu$13756
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:3224$410: $auto$alumacc.cc:495:replace_alu$13759
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:5999$1266: $auto$alumacc.cc:495:replace_alu$13762
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6062$1289: $auto$alumacc.cc:495:replace_alu$13765
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6084$1300: $auto$alumacc.cc:495:replace_alu$13768
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6091$1302: $auto$alumacc.cc:495:replace_alu$13771
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6114$1307: $auto$alumacc.cc:495:replace_alu$13774
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6137$1311: $auto$alumacc.cc:495:replace_alu$13777
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6171$1317: $auto$alumacc.cc:495:replace_alu$13780
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6208$1325: $auto$alumacc.cc:495:replace_alu$13783
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6229$1328: $auto$alumacc.cc:495:replace_alu$13786
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6235$1329: $auto$alumacc.cc:495:replace_alu$13789
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6246$1332: $auto$alumacc.cc:495:replace_alu$13792
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6310$1350: $auto$alumacc.cc:495:replace_alu$13795
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6329$1354, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6330$1355: $auto$alumacc.cc:495:replace_alu$13798
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6344$1357, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6345$1358: $auto$alumacc.cc:495:replace_alu$13803
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6359$1360, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/build/colorlight_i5/gateware/colorlight_i5.v:6360$1361: $auto$alumacc.cc:495:replace_alu$13808
  created 94 $alu and 17 $macc cells.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~3 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

5.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1654 debug messages>

5.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$12987 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3370_Y [6], Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [6], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 40 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 44 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 45 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 48 on $auto$ff.cc:266:slice$12990 ($dffe) from module colorlight_i5.

5.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 18 unused cells and 116 unused wires.
<suppressed ~19 debug messages>

5.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.24.9. Rerunning OPT passes. (Maybe there is more to do..)

5.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1658 debug messages>

5.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.24.13. Executing OPT_DFF pass (perform DFF optimizations).

5.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.24.16. Finished fast OPT passes. (There is nothing left to do.)

5.25. Executing MEMORY pass.

5.25.1. Executing OPT_MEM pass (optimize memories).
colorlight_i5.mem: removing const-0 lane 7
Performed a total of 97 transformations.

5.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

5.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.picorv32.cpuregs write port 0.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.storage_6 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.

5.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\picorv32.cpuregs'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\picorv32.cpuregs'[1] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\picorv32.cpuregs'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\picorv32.cpuregs'[1] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_6'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.

5.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 6 unused cells and 68 unused wires.
<suppressed ~26 debug messages>

5.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.picorv32.cpuregs by address:
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address \picorv32.mem_addr [12:2]).
  Merging ports 0, 2 (address \picorv32.mem_addr [12:2]).
  Merging ports 0, 3 (address \picorv32.mem_addr [12:2]).

5.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

5.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory colorlight_i5.data_mem_grain0 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain1 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain10 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain11 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain12 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain13 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain14 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain15 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain2 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain3 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain4 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain5 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain6 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain7 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain8 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain9 via $__ECP5_DP16KD_
using FF mapping for memory colorlight_i5.mem
mapping memory colorlight_i5.picorv32.cpuregs via $__ECP5_PDPW16KD_
mapping memory colorlight_i5.rom via $__ECP5_DP16KD_
mapping memory colorlight_i5.sram via $__ECP5_DP16KD_
mapping memory colorlight_i5.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
mapping memory colorlight_i5.storage_2 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_2: $\storage_2$rdreg[0]
mapping memory colorlight_i5.storage_3 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_4 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_5 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_6 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.tag_mem via $__ECP5_PDPW16KD_
<suppressed ~12843 debug messages>

5.28. Executing TECHMAP pass (map to technology primitives).

5.28.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

5.28.2. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

5.28.3. Continuing TECHMAP pass.
Using template $paramod$a4afb6d79da8aed774c694d407539fd5d6112dcf\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ddd9fe6ba6cb66871bb62f8a25e754c622358123\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$94a1fe297bf98fc2602345278c42f70233973c9f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6062cda995eb1de0f0d5f3a1ca2a89538fa06db0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ffe69059cf7884c6d543439009b09ed7cb98c5d3\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$160f1746ef6be99c875e2b0410fdcab025c4cee7\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$e06ffbc4157d290ec9dc7644cd8e55b265a515ab\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$9b3c1e8adc3f1a9c326fe5954626377db009958a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$1a2434fd024c05f8e83676410cabb19137399a21\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$c5e5b499e733f98e63c9b6c3918db252ce9b2452\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4d4050529f42c6db5a38a6e2d0790876c9695a5a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$5f3f706ae700cf8c8cbdf73917c36f938f0085a7\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$f08b8c42185f5fe96afdb3451a0cd20e355903f8\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$cb2308acbe064dec3353d3bceed4baee283c49e6\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$bf399e722979bb7f3ed962cc27f4db04c8b84a76\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$218ee484e14aef9074409ba81b860db9f2a66a04\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6d122d70ad4c2d55cd4e84e38513820fe1e54c7a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$316e7890b464805925217b7851a3bdcd644aa382\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$a10a25af11d908e44aaf6560f4e208663b2a2ef9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.
<suppressed ~663 debug messages>

5.29. Executing OPT pass (performing simple optimizations).

5.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~517 debug messages>

5.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$13997 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$14009 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$14099 ($dffe) from module colorlight_i5.
Adding SRST signal on $auto$ff.cc:266:slice$13024 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.$procmux$6239_Y, Q = \picorv32.mem_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13003 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.$procmux$6198_Y, Q = \picorv32.mem_state, rval = 2'00).

5.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 39 unused cells and 1545 unused wires.
<suppressed ~76 debug messages>

5.29.5. Rerunning OPT passes. (Removed registers in this run.)

5.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~21 debug messages>

5.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\picorv32.$procdff$10527 ($dff) from module colorlight_i5 (D = { $flatten\picorv32.$2\next_irq_pending[31:0] [31:5] $flatten\picorv32.$2\next_irq_pending[31:0] [1] }, Q = { \picorv32.irq_pending [31:5] \picorv32.irq_pending [1] }, rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$15681 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1513$3071_Y [31:5], Q = \picorv32.irq_pending [31:5]).
Adding EN signal on $auto$ff.cc:266:slice$15681 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$2\next_irq_pending[31:0] [1], Q = \picorv32.irq_pending [1]).
Adding EN signal on $flatten\picorv32.$procdff$10523 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\reg_sh[4:0] [1:0], Q = \picorv32.reg_sh [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$12966 ($dffe) from module colorlight_i5 (D = $auto$wreduce.cc:514:run$13404 [31], Q = \picorv32.genblk2.pcpi_div.divisor [62], rval = 1'0).
Setting constant 0-bit at position 19 on $auto$mem.cc:1169:emulate_transparency$14099 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$mem.cc:1169:emulate_transparency$14099 ($dff) from module colorlight_i5.

5.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

5.29.10. Rerunning OPT passes. (Removed registers in this run.)

5.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7 debug messages>

5.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.29.13. Executing OPT_DFF pass (perform DFF optimizations).

5.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

5.29.15. Finished fast OPT passes.

5.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 47 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

5.31. Executing OPT pass (performing simple optimizations).

5.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~33 debug messages>

5.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1074 debug messages>

5.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12518: { $procmux$9582_CMP $procmux$9577_CMP $procmux$9569_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12465: { $procmux$9361_CMP $procmux$9356_CMP $procmux$9348_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12412: { $procmux$9140_CMP $procmux$9135_CMP $procmux$9127_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12359: { $procmux$8919_CMP $procmux$8914_CMP $procmux$8906_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$15845:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][7]$a$15777
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$15777 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$15777 [6:2] $memory\mem$rdmux[0][4][7]$a$15777 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$15842:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$b$15775
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$15775 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$15775 [6:2] $memory\mem$rdmux[0][4][6]$b$15775 [0] } = { 2'01 $memory\mem$rdmux[0][4][6]$b$15775 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$15839:
      Old ports: A=7'1001001, B=7'0111001, Y=$memory\mem$rdmux[0][4][6]$a$15774
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][6]$a$15774 [6] $memory\mem$rdmux[0][4][6]$a$15774 [4] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$15774 [5] $memory\mem$rdmux[0][4][6]$a$15774 [3:0] } = { $memory\mem$rdmux[0][4][6]$a$15774 [4] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$15836:
      Old ports: A=7'1110100, B=7'0100000, Y=$memory\mem$rdmux[0][4][5]$b$15772
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$b$15772 [2]
      New connections: { $memory\mem$rdmux[0][4][5]$b$15772 [6:3] $memory\mem$rdmux[0][4][5]$b$15772 [1:0] } = { $memory\mem$rdmux[0][4][5]$b$15772 [2] 1'1 $memory\mem$rdmux[0][4][5]$b$15772 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$15833:
      Old ports: A=7'1100111, B=7'1101000, Y=$memory\mem$rdmux[0][4][5]$a$15771
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][5]$a$15771 [3] $memory\mem$rdmux[0][4][5]$a$15771 [0] }
      New connections: { $memory\mem$rdmux[0][4][5]$a$15771 [6:4] $memory\mem$rdmux[0][4][5]$a$15771 [2:1] } = { 3'110 $memory\mem$rdmux[0][4][5]$a$15771 [0] $memory\mem$rdmux[0][4][5]$a$15771 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$15830:
      Old ports: A=7'1101100, B=7'1101001, Y=$memory\mem$rdmux[0][4][4]$b$15769
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][4]$b$15769 [2] $memory\mem$rdmux[0][4][4]$b$15769 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$b$15769 [6:3] $memory\mem$rdmux[0][4][4]$b$15769 [1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$15827:
      Old ports: A=7'1101111, B=7'1110010, Y=$memory\mem$rdmux[0][4][4]$a$15768
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][4]$a$15768 [4] $memory\mem$rdmux[0][4][4]$a$15768 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$a$15768 [6:5] $memory\mem$rdmux[0][4][4]$a$15768 [3:1] } = { 2'11 $memory\mem$rdmux[0][4][4]$a$15768 [0] $memory\mem$rdmux[0][4][4]$a$15768 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$15824:
      Old ports: A=7'1101111, B=7'1101100, Y=$memory\mem$rdmux[0][4][3]$b$15766
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][3]$b$15766 [0]
      New connections: $memory\mem$rdmux[0][4][3]$b$15766 [6:1] = { 5'11011 $memory\mem$rdmux[0][4][3]$b$15766 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$15821:
      Old ports: A=7'0100000, B=7'1000011, Y=$memory\mem$rdmux[0][4][3]$a$15765
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$15765 [5] $memory\mem$rdmux[0][4][3]$a$15765 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$15765 [6] $memory\mem$rdmux[0][4][3]$a$15765 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$15765 [0] 3'000 $memory\mem$rdmux[0][4][3]$a$15765 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$15818:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$15763
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$15763 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$15763 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$15815:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$15762
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$15762 [5] $memory\mem$rdmux[0][4][2]$a$15762 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$15762 [6] $memory\mem$rdmux[0][4][2]$a$15762 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$15762 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$15762 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$15812:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$15760
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$15760 [4] $memory\mem$rdmux[0][4][1]$b$15760 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$15760 [6:5] $memory\mem$rdmux[0][4][1]$b$15760 [3] $memory\mem$rdmux[0][4][1]$b$15760 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$15760 [2] $memory\mem$rdmux[0][4][1]$b$15760 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$15809:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$15759
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$15759 [5] $memory\mem$rdmux[0][4][1]$a$15759 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$15759 [6] $memory\mem$rdmux[0][4][1]$a$15759 [4] $memory\mem$rdmux[0][4][1]$a$15759 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$15759 [3] $memory\mem$rdmux[0][4][1]$a$15759 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$15806:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$15757
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$15757 [4] $memory\mem$rdmux[0][4][0]$b$15757 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$15757 [6:5] $memory\mem$rdmux[0][4][0]$b$15757 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$15803:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$15756
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$15756 [2] $memory\mem$rdmux[0][4][0]$a$15756 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$15756 [6:3] $memory\mem$rdmux[0][4][0]$a$15756 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$15756 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$15866:
      Old ports: A=7'0111000, B=7'0111010, Y=$memory\mem$rdmux[0][4][10]$b$15787
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][10]$b$15787 [1]
      New connections: { $memory\mem$rdmux[0][4][10]$b$15787 [6:2] $memory\mem$rdmux[0][4][10]$b$15787 [0] } = 6'011100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$15857:
      Old ports: A=7'0111001, B=7'0100000, Y=$memory\mem$rdmux[0][4][9]$a$15783
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$15783 [0]
      New connections: $memory\mem$rdmux[0][4][9]$a$15783 [6:1] = { 2'01 $memory\mem$rdmux[0][4][9]$a$15783 [0] $memory\mem$rdmux[0][4][9]$a$15783 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$15854:
      Old ports: A=7'0101101, B=7'0110001, Y=$memory\mem$rdmux[0][4][8]$b$15781
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][8]$b$15781 [4] $memory\mem$rdmux[0][4][8]$b$15781 [2] }
      New connections: { $memory\mem$rdmux[0][4][8]$b$15781 [6:5] $memory\mem$rdmux[0][4][8]$b$15781 [3] $memory\mem$rdmux[0][4][8]$b$15781 [1:0] } = { 2'01 $memory\mem$rdmux[0][4][8]$b$15781 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$15863:
      Old ports: A=7'0111010, B=7'0110100, Y=$memory\mem$rdmux[0][4][10]$a$15786
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][10]$a$15786 [2:1]
      New connections: { $memory\mem$rdmux[0][4][10]$a$15786 [6:3] $memory\mem$rdmux[0][4][10]$a$15786 [0] } = { 3'011 $memory\mem$rdmux[0][4][10]$a$15786 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][23]$15872:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][11]$b$15790
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$b$15790 [0]
      New connections: $memory\mem$rdmux[0][4][11]$b$15790 [6:1] = { $memory\mem$rdmux[0][4][11]$b$15790 [0] $memory\mem$rdmux[0][4][11]$b$15790 [0] $memory\mem$rdmux[0][4][11]$b$15790 [0] $memory\mem$rdmux[0][4][11]$b$15790 [0] $memory\mem$rdmux[0][4][11]$b$15790 [0] $memory\mem$rdmux[0][4][11]$b$15790 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$15851:
      Old ports: A=7'0110001, B=7'0110010, Y=$memory\mem$rdmux[0][4][8]$a$15780
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$a$15780 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$a$15780 [6:2] = 5'01100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$15848:
      Old ports: A=7'0110101, B=7'0101101, Y=$memory\mem$rdmux[0][4][7]$b$15778
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][7]$b$15778 [4:3]
      New connections: { $memory\mem$rdmux[0][4][7]$b$15778 [6:5] $memory\mem$rdmux[0][4][7]$b$15778 [2:0] } = 5'01101
    New ctrl vector for $pmux cell $flatten\dotproduct.$procmux$3620: \dotproduct.state [2]
    New ctrl vector for $pmux cell $flatten\dotproduct.$procmux$3627: \dotproduct.state [2]
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$4390:
      Old ports: A=\picorv32.mem_rdata_word, B={ \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15:0] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7:0] }, Y=$flatten\picorv32.$procmux$4390_Y
      New ports: A=\picorv32.mem_rdata_word [31:8], B={ \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15:7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] }, Y=$flatten\picorv32.$procmux$4390_Y [31:8]
      New connections: $flatten\picorv32.$procmux$4390_Y [7:0] = \picorv32.mem_rdata_word [7:0]
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4646: { \picorv32.cpu_state [3] $auto$opt_reduce.cc:137:opt_pmux$15900 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4956: { $auto$opt_reduce.cc:137:opt_pmux$15902 $auto$opt_reduce.cc:137:opt_pmux$11127 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5164: { \picorv32.cpu_state [4] $auto$opt_reduce.cc:137:opt_pmux$15904 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5214:
      Old ports: A={ $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3102_Y [31:2] $auto$alumacc.cc:511:replace_alu$13611 [1:0] }, B={ $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$3106_Y [31:1] $auto$alumacc.cc:511:replace_alu$13611 [0] }, Y=$flatten\picorv32.$procmux$5214_Y
      New ports: A={ $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3102_Y [31:2] $auto$alumacc.cc:511:replace_alu$13611 [1] }, B=$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$3106_Y [31:1], Y=$flatten\picorv32.$procmux$5214_Y [31:1]
      New connections: $flatten\picorv32.$procmux$5214_Y [0] = $auto$alumacc.cc:511:replace_alu$13611 [0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5220:
      Old ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13611 [1:0] }, B={ $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3102_Y [31:2] $auto$alumacc.cc:511:replace_alu$13611 [1:0] }, Y=$flatten\picorv32.$procmux$5220_Y
      New ports: A=$flatten\picorv32.$3\current_pc[31:0] [31:2], B=$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3102_Y [31:2], Y=$flatten\picorv32.$procmux$5220_Y [31:2]
      New connections: $flatten\picorv32.$procmux$5220_Y [1:0] = $auto$alumacc.cc:511:replace_alu$13611 [1:0]
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$6198: { $flatten\picorv32.$procmux$6208_CMP $auto$opt_reduce.cc:137:opt_pmux$15906 }
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$6492:
      Old ports: A={ 24'000000000000000000000000 \picorv32.mem_rdata [7:0] }, B={ 24'000000000000000000000000 \picorv32.mem_rdata [15:8] 24'000000000000000000000000 \picorv32.mem_rdata [23:16] 24'000000000000000000000000 \picorv32.mem_rdata [31:24] }, Y=$flatten\picorv32.$3\mem_rdata_word[31:0]
      New ports: A=\picorv32.mem_rdata [7:0], B={ \picorv32.mem_rdata [15:8] \picorv32.mem_rdata [23:16] \picorv32.mem_rdata [31:24] }, Y=$flatten\picorv32.$3\mem_rdata_word[31:0] [7:0]
      New connections: $flatten\picorv32.$3\mem_rdata_word[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$6501:
      Old ports: A={ 16'0000000000000000 \picorv32.mem_rdata [15:0] }, B={ 16'0000000000000000 \picorv32.mem_rdata [31:16] }, Y=$flatten\picorv32.$2\mem_rdata_word[31:0]
      New ports: A=\picorv32.mem_rdata [15:0], B=\picorv32.mem_rdata [31:16], Y=$flatten\picorv32.$2\mem_rdata_word[31:0] [15:0]
      New connections: $flatten\picorv32.$2\mem_rdata_word[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$6517:
      Old ports: A=\picorv32.reg_op2, B={ \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] }, Y=\picorv32.mem_la_wdata
      New ports: A=\picorv32.reg_op2 [31:8], B={ \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] }, Y=\picorv32.mem_la_wdata [31:8]
      New connections: \picorv32.mem_la_wdata [7:0] = \picorv32.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$3094:
      Old ports: A=2'00, B=2'10, Y=$flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$3094_Y
      New ports: A=1'0, B=1'1, Y=$flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$3094_Y [1]
      New connections: $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$3094_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:382$2618:
      Old ports: A={ \picorv32.reg_op1 [31:2] 2'00 }, B={ \picorv32.next_pc [31:2] 2'00 }, Y=\basesoc_picorv322
      New ports: A=\picorv32.reg_op1 [31:2], B=\picorv32.next_pc [31:2], Y=\basesoc_picorv322 [31:2]
      New connections: \basesoc_picorv322 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2633:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2633_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2633_Y [2] $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2633_Y [0] }
      New connections: { $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2633_Y [3] $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2633_Y [1] } = { $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2633_Y [2] $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2633_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:617$2693:
      Old ports: A=2'11, B=2'00, Y=$flatten\picorv32.$procmux$6204_Y
      New ports: A=1'1, B=1'0, Y=$flatten\picorv32.$procmux$6204_Y [0]
      New connections: $flatten\picorv32.$procmux$6204_Y [1] = $flatten\picorv32.$procmux$6204_Y [0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417:
      Old ports: A={ 32'00000000000000000000000000000000 \picorv32.reg_op2 }, B={ \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 }, Y=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y
      New ports: A=1'0, B=\picorv32.reg_op2 [31], Y=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32]
      New connections: { $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [63:33] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [31:0] } = { $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3417_Y [32] \picorv32.reg_op2 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3426:
      Old ports: A={ 31'0000000000000000000000000000000 \picorv32.reg_op1 }, B={ \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 }, Y=$auto$wreduce.cc:514:run$13399 [62:0]
      New ports: A=1'0, B=\picorv32.reg_op1 [31], Y=$auto$wreduce.cc:514:run$13399 [32]
      New connections: { $auto$wreduce.cc:514:run$13399 [62:33] $auto$wreduce.cc:514:run$13399 [31:0] } = { $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] $auto$wreduce.cc:514:run$13399 [32] \picorv32.reg_op1 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3368:
      Old ports: A=6'011110, B=6'111110, Y=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3368_Y [5:0]
      New ports: A=1'0, B=1'1, Y=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3368_Y [5]
      New connections: $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3368_Y [4:0] = 5'11110
    Consolidated identical input bits for $mux cell $procmux$10078:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:514:run$13406 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$13406 [1]
      New connections: { $auto$wreduce.cc:514:run$13406 [2] $auto$wreduce.cc:514:run$13406 [0] } = { $auto$wreduce.cc:514:run$13406 [1] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$10099:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$13407 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$13407 [1]
      New connections: $auto$wreduce.cc:514:run$13407 [0] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7104:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$7104_Y
      New ports: A=1'0, B=1'1, Y=$procmux$7104_Y [10]
      New connections: $procmux$7104_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$7400:
      Old ports: A=2'01, B=2'00, Y=$procmux$7400_Y
      New ports: A=1'1, B=1'0, Y=$procmux$7400_Y [0]
      New connections: $procmux$7400_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7409:
      Old ports: A=2'00, B=2'11, Y=$procmux$7409_Y
      New ports: A=1'0, B=1'1, Y=$procmux$7409_Y [0]
      New connections: $procmux$7409_Y [1] = $procmux$7409_Y [0]
    Consolidated identical input bits for $mux cell $procmux$7418:
      Old ports: A=2'11, B=2'10, Y=$procmux$7418_Y
      New ports: A=1'1, B=1'0, Y=$procmux$7418_Y [0]
      New connections: $procmux$7418_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $procmux$8405:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    New ctrl vector for $pmux cell $procmux$8601: $auto$opt_reduce.cc:137:opt_pmux$15908
    New ctrl vector for $pmux cell $procmux$8691: { $procmux$8702_CMP \interface_we }
    Consolidated identical input bits for $mux cell $procmux$8795:
      Old ports: A=3'100, B=3'010, Y=$procmux$8795_Y
      New ports: A=2'10, B=2'01, Y=$procmux$8795_Y [2:1]
      New connections: $procmux$8795_Y [0] = 1'0
    New ctrl vector for $pmux cell $procmux$8798: { \sdram_choose_req_want_writes $auto$opt_reduce.cc:137:opt_pmux$15910 $procmux$8800_CMP $procmux$8799_CMP }
    Consolidated identical input bits for $mux cell $procmux$8811:
      Old ports: A=3'011, B=3'010, Y=$procmux$8811_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8811_Y [0]
      New connections: $procmux$8811_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $procmux$8893:
      Old ports: A=3'001, B=3'010, Y=$procmux$8893_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8893_Y [1:0]
      New connections: $procmux$8893_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8905: { $auto$opt_reduce.cc:137:opt_pmux$15914 $auto$opt_reduce.cc:137:opt_pmux$15912 }
    Consolidated identical input bits for $mux cell $procmux$9114:
      Old ports: A=3'001, B=3'010, Y=$procmux$9114_Y
      New ports: A=2'01, B=2'10, Y=$procmux$9114_Y [1:0]
      New connections: $procmux$9114_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$9126: { $auto$opt_reduce.cc:137:opt_pmux$15918 $auto$opt_reduce.cc:137:opt_pmux$15916 }
    Consolidated identical input bits for $mux cell $procmux$9335:
      Old ports: A=3'001, B=3'010, Y=$procmux$9335_Y
      New ports: A=2'01, B=2'10, Y=$procmux$9335_Y [1:0]
      New connections: $procmux$9335_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$9347: { $auto$opt_reduce.cc:137:opt_pmux$15922 $auto$opt_reduce.cc:137:opt_pmux$15920 }
    Consolidated identical input bits for $mux cell $procmux$9556:
      Old ports: A=3'001, B=3'010, Y=$procmux$9556_Y
      New ports: A=2'01, B=2'10, Y=$procmux$9556_Y [1:0]
      New connections: $procmux$9556_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$9568: { $auto$opt_reduce.cc:137:opt_pmux$15926 $auto$opt_reduce.cc:137:opt_pmux$15924 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][22]$15869:
      Old ports: A=7'0110100, B=7'0110111, Y=$memory\mem$rdmux[0][4][11]$a$15789
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][11]$a$15789 [0]
      New connections: $memory\mem$rdmux[0][4][11]$a$15789 [6:1] = { 5'01101 $memory\mem$rdmux[0][4][11]$a$15789 [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$15899: { \picorv32.cpu_state [6] \picorv32.cpu_state [4] \picorv32.cpu_state [2] }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$15788:
      Old ports: A=$memory\mem$rdmux[0][4][11]$a$15789, B=$memory\mem$rdmux[0][4][11]$b$15790, Y=$memory\mem$rdmux[0][3][5]$b$15748
      New ports: A={ 2'01 $memory\mem$rdmux[0][4][11]$a$15789 [0] }, B={ $memory\mem$rdmux[0][4][11]$b$15790 [0] $memory\mem$rdmux[0][4][11]$b$15790 [0] $memory\mem$rdmux[0][4][11]$b$15790 [0] }, Y={ $memory\mem$rdmux[0][3][5]$b$15748 [3:2] $memory\mem$rdmux[0][3][5]$b$15748 [0] }
      New connections: { $memory\mem$rdmux[0][3][5]$b$15748 [6:4] $memory\mem$rdmux[0][3][5]$b$15748 [1] } = { $memory\mem$rdmux[0][3][5]$b$15748 [3:2] $memory\mem$rdmux[0][3][5]$b$15748 [2] $memory\mem$rdmux[0][3][5]$b$15748 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$15785:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$15786, B=$memory\mem$rdmux[0][4][10]$b$15787, Y=$memory\mem$rdmux[0][3][5]$a$15747
      New ports: A={ $memory\mem$rdmux[0][4][10]$a$15786 [1] $memory\mem$rdmux[0][4][10]$a$15786 [2:1] }, B={ 2'10 $memory\mem$rdmux[0][4][10]$b$15787 [1] }, Y=$memory\mem$rdmux[0][3][5]$a$15747 [3:1]
      New connections: { $memory\mem$rdmux[0][3][5]$a$15747 [6:4] $memory\mem$rdmux[0][3][5]$a$15747 [0] } = 4'0110
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$15782:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$15783, B=7'0110000, Y=$memory\mem$rdmux[0][3][4]$b$15745
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$15783 [0] $memory\mem$rdmux[0][4][9]$a$15783 [0] }, B=2'10, Y={ $memory\mem$rdmux[0][3][4]$b$15745 [4] $memory\mem$rdmux[0][3][4]$b$15745 [0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$15745 [6:5] $memory\mem$rdmux[0][3][4]$b$15745 [3:1] } = { 2'01 $memory\mem$rdmux[0][3][4]$b$15745 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$15779:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$15780, B=$memory\mem$rdmux[0][4][8]$b$15781, Y=$memory\mem$rdmux[0][3][4]$a$15744
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][8]$a$15780 [1:0] }, B={ $memory\mem$rdmux[0][4][8]$b$15781 [4] $memory\mem$rdmux[0][4][8]$b$15781 [2] 2'01 }, Y={ $memory\mem$rdmux[0][3][4]$a$15744 [4] $memory\mem$rdmux[0][3][4]$a$15744 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$15744 [6:5] $memory\mem$rdmux[0][3][4]$a$15744 [3] } = { 2'01 $memory\mem$rdmux[0][3][4]$a$15744 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$15776:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$15777, B=$memory\mem$rdmux[0][4][7]$b$15778, Y=$memory\mem$rdmux[0][3][3]$b$15742
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][7]$a$15777 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][7]$b$15778 [4:3] 2'01 }, Y={ $memory\mem$rdmux[0][3][3]$b$15742 [4:3] $memory\mem$rdmux[0][3][3]$b$15742 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$15742 [6:5] $memory\mem$rdmux[0][3][3]$b$15742 [2] } = { 2'01 $memory\mem$rdmux[0][3][3]$b$15742 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$15773:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$15774, B=$memory\mem$rdmux[0][4][6]$b$15775, Y=$memory\mem$rdmux[0][3][3]$a$15741
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$15774 [6] $memory\mem$rdmux[0][4][6]$a$15774 [4] $memory\mem$rdmux[0][4][6]$a$15774 [4] 2'01 }, B={ 2'01 $memory\mem$rdmux[0][4][6]$b$15775 [1] $memory\mem$rdmux[0][4][6]$b$15775 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][3]$a$15741 [6:4] $memory\mem$rdmux[0][3][3]$a$15741 [1:0] }
      New connections: $memory\mem$rdmux[0][3][3]$a$15741 [3:2] = { $memory\mem$rdmux[0][3][3]$a$15741 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$15770:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$15771, B=$memory\mem$rdmux[0][4][5]$b$15772, Y=$memory\mem$rdmux[0][3][2]$b$15739
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][5]$a$15771 [3] $memory\mem$rdmux[0][4][5]$a$15771 [0] $memory\mem$rdmux[0][4][5]$a$15771 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$15772 [2] $memory\mem$rdmux[0][4][5]$b$15772 [2] 1'0 $memory\mem$rdmux[0][4][5]$b$15772 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][2]$b$15739 [6] $memory\mem$rdmux[0][3][2]$b$15739 [4:2] $memory\mem$rdmux[0][3][2]$b$15739 [0] }
      New connections: { $memory\mem$rdmux[0][3][2]$b$15739 [5] $memory\mem$rdmux[0][3][2]$b$15739 [1] } = { 1'1 $memory\mem$rdmux[0][3][2]$b$15739 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$15767:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$15768, B=$memory\mem$rdmux[0][4][4]$b$15769, Y=$memory\mem$rdmux[0][3][2]$a$15738
      New ports: A={ $memory\mem$rdmux[0][4][4]$a$15768 [4] $memory\mem$rdmux[0][4][4]$a$15768 [0] $memory\mem$rdmux[0][4][4]$a$15768 [0] 1'1 $memory\mem$rdmux[0][4][4]$a$15768 [0] }, B={ 2'01 $memory\mem$rdmux[0][4][4]$b$15769 [2] 1'0 $memory\mem$rdmux[0][4][4]$b$15769 [0] }, Y=$memory\mem$rdmux[0][3][2]$a$15738 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$a$15738 [6:5] = 2'11
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$15764:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$15765, B=$memory\mem$rdmux[0][4][3]$b$15766, Y=$memory\mem$rdmux[0][3][1]$b$15736
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$15765 [0] $memory\mem$rdmux[0][4][3]$a$15765 [5] 1'0 $memory\mem$rdmux[0][4][3]$a$15765 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][3]$b$15766 [0] }, Y={ $memory\mem$rdmux[0][3][1]$b$15736 [6:5] $memory\mem$rdmux[0][3][1]$b$15736 [2] $memory\mem$rdmux[0][3][1]$b$15736 [0] }
      New connections: { $memory\mem$rdmux[0][3][1]$b$15736 [4:3] $memory\mem$rdmux[0][3][1]$b$15736 [1] } = { 1'0 $memory\mem$rdmux[0][3][1]$b$15736 [2] $memory\mem$rdmux[0][3][1]$b$15736 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$15761:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$15762, B=$memory\mem$rdmux[0][4][2]$b$15763, Y=$memory\mem$rdmux[0][3][1]$a$15735
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$15762 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$15762 [0] $memory\mem$rdmux[0][4][2]$a$15762 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$15763 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$15735 [5] $memory\mem$rdmux[0][3][1]$a$15735 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$15735 [6] $memory\mem$rdmux[0][3][1]$a$15735 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$15735 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$15735 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$15758:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$15759, B=$memory\mem$rdmux[0][4][1]$b$15760, Y=$memory\mem$rdmux[0][3][0]$b$15733
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$15759 [3] $memory\mem$rdmux[0][4][1]$a$15759 [5] $memory\mem$rdmux[0][4][1]$a$15759 [3] $memory\mem$rdmux[0][4][1]$a$15759 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$15760 [2] $memory\mem$rdmux[0][4][1]$b$15760 [4] $memory\mem$rdmux[0][4][1]$b$15760 [2] $memory\mem$rdmux[0][4][1]$b$15760 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$15733 [6:2] $memory\mem$rdmux[0][3][0]$b$15733 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$15733 [1] = $memory\mem$rdmux[0][3][0]$b$15733 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$15755:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$15756, B=$memory\mem$rdmux[0][4][0]$b$15757, Y=$memory\mem$rdmux[0][3][0]$a$15732
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$15756 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$15756 [2] $memory\mem$rdmux[0][4][0]$a$15756 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$15757 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$15757 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$15732 [5:2] $memory\mem$rdmux[0][3][0]$a$15732 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$15732 [6] $memory\mem$rdmux[0][3][0]$a$15732 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5216:
      Old ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13611 [1:0] }, B=$flatten\picorv32.$procmux$5214_Y, Y=$flatten\picorv32.$procmux$5216_Y
      New ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13611 [1] }, B=$flatten\picorv32.$procmux$5214_Y [31:1], Y=$flatten\picorv32.$procmux$5216_Y [31:1]
      New connections: $flatten\picorv32.$procmux$5216_Y [0] = $auto$alumacc.cc:511:replace_alu$13611 [0]
    Consolidated identical input bits for $mux cell $procmux$7106:
      Old ports: A=$procmux$7104_Y, B=11'10000000000, Y=$procmux$7106_Y
      New ports: A=$procmux$7104_Y [10], B=1'1, Y=$procmux$7106_Y [10]
      New connections: $procmux$7106_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8895:
      Old ports: A=3'011, B=$procmux$8893_Y, Y=$procmux$8895_Y
      New ports: A=2'11, B=$procmux$8893_Y [1:0], Y=$procmux$8895_Y [1:0]
      New connections: $procmux$8895_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9116:
      Old ports: A=3'011, B=$procmux$9114_Y, Y=$procmux$9116_Y
      New ports: A=2'11, B=$procmux$9114_Y [1:0], Y=$procmux$9116_Y [1:0]
      New connections: $procmux$9116_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9337:
      Old ports: A=3'011, B=$procmux$9335_Y, Y=$procmux$9337_Y
      New ports: A=2'11, B=$procmux$9335_Y [1:0], Y=$procmux$9337_Y [1:0]
      New connections: $procmux$9337_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9558:
      Old ports: A=3'011, B=$procmux$9556_Y, Y=$procmux$9558_Y
      New ports: A=2'11, B=$procmux$9556_Y [1:0], Y=$procmux$9558_Y [1:0]
      New connections: $procmux$9558_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$15746:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$15747, B=$memory\mem$rdmux[0][3][5]$b$15748, Y=$memory\mem$rdmux[0][2][2]$b$15727
      New ports: A={ 2'01 $memory\mem$rdmux[0][3][5]$a$15747 [3:1] 1'0 }, B={ $memory\mem$rdmux[0][3][5]$b$15748 [3:2] $memory\mem$rdmux[0][3][5]$b$15748 [3:2] $memory\mem$rdmux[0][3][5]$b$15748 [0] $memory\mem$rdmux[0][3][5]$b$15748 [0] }, Y={ $memory\mem$rdmux[0][2][2]$b$15727 [6] $memory\mem$rdmux[0][2][2]$b$15727 [4:0] }
      New connections: $memory\mem$rdmux[0][2][2]$b$15727 [5] = $memory\mem$rdmux[0][2][2]$b$15727 [4]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$15743:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$15744, B=$memory\mem$rdmux[0][3][4]$b$15745, Y=$memory\mem$rdmux[0][2][2]$a$15726
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$15744 [4] $memory\mem$rdmux[0][3][4]$a$15744 [2] $memory\mem$rdmux[0][3][4]$a$15744 [2:0] }, B={ $memory\mem$rdmux[0][3][4]$b$15745 [4] $memory\mem$rdmux[0][3][4]$b$15745 [0] 2'00 $memory\mem$rdmux[0][3][4]$b$15745 [0] }, Y=$memory\mem$rdmux[0][2][2]$a$15726 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$15726 [6:5] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$15737:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$15738, B=$memory\mem$rdmux[0][3][2]$b$15739, Y=$memory\mem$rdmux[0][2][1]$a$15723
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][2]$a$15738 [4:0] }, B={ $memory\mem$rdmux[0][3][2]$b$15739 [6] $memory\mem$rdmux[0][3][2]$b$15739 [4:2] $memory\mem$rdmux[0][3][2]$b$15739 [0] $memory\mem$rdmux[0][3][2]$b$15739 [0] }, Y={ $memory\mem$rdmux[0][2][1]$a$15723 [6] $memory\mem$rdmux[0][2][1]$a$15723 [4:0] }
      New connections: $memory\mem$rdmux[0][2][1]$a$15723 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$15734:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$15735, B=$memory\mem$rdmux[0][3][1]$b$15736, Y=$memory\mem$rdmux[0][2][0]$b$15721
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$15735 [1] $memory\mem$rdmux[0][3][1]$a$15735 [5] $memory\mem$rdmux[0][3][1]$a$15735 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$15736 [6:5] $memory\mem$rdmux[0][3][1]$b$15736 [2] $memory\mem$rdmux[0][3][1]$b$15736 [0] $memory\mem$rdmux[0][3][1]$b$15736 [0] }, Y={ $memory\mem$rdmux[0][2][0]$b$15721 [6:5] $memory\mem$rdmux[0][2][0]$b$15721 [2:0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$15721 [4:3] = { 1'0 $memory\mem$rdmux[0][2][0]$b$15721 [2] }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5222:
      Old ports: A=$flatten\picorv32.$procmux$5216_Y, B=$flatten\picorv32.$procmux$5220_Y, Y=$flatten\picorv32.$procmux$5222_Y
      New ports: A=$flatten\picorv32.$procmux$5216_Y [31:1], B={ $flatten\picorv32.$procmux$5220_Y [31:2] $auto$alumacc.cc:511:replace_alu$13611 [1] }, Y=$flatten\picorv32.$procmux$5222_Y [31:1]
      New connections: $flatten\picorv32.$procmux$5222_Y [0] = $auto$alumacc.cc:511:replace_alu$13611 [0]
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5225:
      Old ports: A=$flatten\picorv32.$procmux$5222_Y, B={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13611 [1:0] }, Y=$flatten\picorv32.$procmux$5225_Y
      New ports: A=$flatten\picorv32.$procmux$5222_Y [31:1], B={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13611 [1] }, Y=$flatten\picorv32.$procmux$5225_Y [31:1]
      New connections: $flatten\picorv32.$procmux$5225_Y [0] = $auto$alumacc.cc:511:replace_alu$13611 [0]
  Optimizing cells in module \colorlight_i5.
Performed a total of 91 changes.

5.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

5.31.6. Executing OPT_DFF pass (perform DFF optimizations).

5.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

5.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~5 debug messages>

5.31.9. Rerunning OPT passes. (Maybe there is more to do..)

5.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1078 debug messages>

5.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$15755:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$15756 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$15756 [2] $memory\mem$rdmux[0][4][0]$a$15756 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$15756 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$15756 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$15732 [5:2] $memory\mem$rdmux[0][3][0]$a$15732 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$15756 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$15756 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$15756 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$15732 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$15732 [0] = $memory\mem$rdmux[0][4][0]$a$15756 [5]
  Optimizing cells in module \colorlight_i5.
Performed a total of 1 changes.

5.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$13814 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3370_Y [4:0], Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [4:0], rval = 5'11110).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12312 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12312 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$12312 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$12312 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$12312 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$12312 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$12312 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$12312 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$12312 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$12312 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$13035 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$13035 ($dffe) from module colorlight_i5.

5.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.31.16. Rerunning OPT passes. (Maybe there is more to do..)

5.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1077 debug messages>

5.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.20. Executing OPT_DFF pass (perform DFF optimizations).

5.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.31.23. Finished fast OPT passes. (There is nothing left to do.)

5.32. Executing TECHMAP pass (map to technology primitives).

5.32.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.32.2. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

5.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add \dotproduct.acc (64 bits, signed)
  add { $flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial 18'000000000000000000 } (64 bits, signed)
  add $flatten\dotproduct.$mul$/home/mateus/Documentos/embarca/colorlight-i9-examples/up/rtl/dotProduct.sv:125$3262.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (50 bits, signed)
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$de1d9972c51b15d146c71a65843743c3d44ff991\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $or.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$0caac64af565d74f94601e94c56dcde258d571c2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$80834bdd89ff0e27a02312429a7cc3a2e63489a8\_90_pmux for cells of type $pmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$02c0ba6693d64b4460f26b4c091cdc44914c034d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6b2e55a5f89bfecc6aebd640439f7b15a0e51965\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$19189243523493d505a4933d1bad417c570ea8a6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$bb224cd751c50e6103f672ed53a9a82b03434d81\_80_ecp5_alu for cells of type $alu.
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [7:4] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [7:4] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [4] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$8a99b868050f542c83270fc93de09787e35f2c64\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$ea06e156e12d3bc181849c0370cc9bb013db9be4\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [43:40] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [43:40] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [40] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [51:48] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [51:48] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [48] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [35:32] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [35:32] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [32] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [59:56] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [59:56] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [56] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [39:36] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [39:36] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [36] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [47:44] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [47:44] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [44] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [55:52] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [55:52] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [52] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [63:60] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [63:60] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [60] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [19:16] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [19:16] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [16] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [3:0] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [3:0] (4 bits, unsigned)
  add 4'0000 (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [23:20] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [23:20] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [20] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [27:24] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [27:24] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [24] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [15:12] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [15:12] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [12] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [31:28] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [31:28] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [28] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [11:8] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [11:8] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [8] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_80_ecp5_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~10037 debug messages>

5.33. Executing OPT pass (performing simple optimizations).

5.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~9514 debug messages>

5.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~7872 debug messages>
Removed a total of 2624 cells.

5.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$29404 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $auto$share.cc:665:make_supercell$13430 [31], Q = \spiflash_phy_sr_out [31]).

5.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 2777 unused cells and 12521 unused wires.
<suppressed ~2779 debug messages>

5.33.5. Rerunning OPT passes. (Removed registers in this run.)

5.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~13 debug messages>

5.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$36798 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [31], Q = \picorv32.decoded_imm [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36797 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [30], Q = \picorv32.decoded_imm [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36796 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [29], Q = \picorv32.decoded_imm [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36795 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [28], Q = \picorv32.decoded_imm [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36794 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [27], Q = \picorv32.decoded_imm [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36793 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [26], Q = \picorv32.decoded_imm [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36792 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [25], Q = \picorv32.decoded_imm [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36791 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [24], Q = \picorv32.decoded_imm [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36790 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [23], Q = \picorv32.decoded_imm [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36789 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [22], Q = \picorv32.decoded_imm [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36788 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [21], Q = \picorv32.decoded_imm [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36787 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [20], Q = \picorv32.decoded_imm [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36786 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [19], Q = \picorv32.decoded_imm [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36785 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [18], Q = \picorv32.decoded_imm [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36784 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [17], Q = \picorv32.decoded_imm [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36783 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [16], Q = \picorv32.decoded_imm [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36782 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [15], Q = \picorv32.decoded_imm [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36781 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [14], Q = \picorv32.decoded_imm [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36780 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [13], Q = \picorv32.decoded_imm [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36779 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [12], Q = \picorv32.decoded_imm [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36778 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [11], Q = \picorv32.decoded_imm [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36777 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [10], Q = \picorv32.decoded_imm [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36776 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [9], Q = \picorv32.decoded_imm [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36775 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [8], Q = \picorv32.decoded_imm [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36774 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [7], Q = \picorv32.decoded_imm [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36773 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [6], Q = \picorv32.decoded_imm [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36772 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [5], Q = \picorv32.decoded_imm [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36771 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [4], Q = \picorv32.decoded_imm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36770 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [3], Q = \picorv32.decoded_imm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36769 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [2], Q = \picorv32.decoded_imm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$36768 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5646.Y_B [1], Q = \picorv32.decoded_imm [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$34611 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4129.B_AND_S [32], Q = \picorv32.reg_next_pc [0]).
Adding SRST signal on $auto$ff.cc:266:slice$29183 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8186.B_AND_S [9], Q = \sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$29182 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8186.B_AND_S [8], Q = \sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$29181 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8186.B_AND_S [7], Q = \sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$29180 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8186.B_AND_S [6], Q = \sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$29179 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8186.B_AND_S [5], Q = \sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$29178 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8186.B_AND_S [4], Q = \sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$29177 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8186.B_AND_S [3], Q = \sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$29176 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8186.B_AND_S [2], Q = \sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$29175 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8186.B_AND_S [1], Q = \sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$29174 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8186.B_AND_S [0], Q = \sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28911 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [29], Q = \mmap_burst_adr [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28910 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [28], Q = \mmap_burst_adr [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28909 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [27], Q = \mmap_burst_adr [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28908 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [26], Q = \mmap_burst_adr [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28907 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [25], Q = \mmap_burst_adr [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28906 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [24], Q = \mmap_burst_adr [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28905 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [23], Q = \mmap_burst_adr [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28904 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [22], Q = \mmap_burst_adr [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28903 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [21], Q = \mmap_burst_adr [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28902 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [20], Q = \mmap_burst_adr [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28901 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [19], Q = \mmap_burst_adr [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28900 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [18], Q = \mmap_burst_adr [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28899 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [17], Q = \mmap_burst_adr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28898 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [16], Q = \mmap_burst_adr [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28897 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [15], Q = \mmap_burst_adr [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28896 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [14], Q = \mmap_burst_adr [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28895 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [13], Q = \mmap_burst_adr [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28894 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [12], Q = \mmap_burst_adr [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28893 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [11], Q = \mmap_burst_adr [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28892 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [10], Q = \mmap_burst_adr [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28891 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [9], Q = \mmap_burst_adr [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28890 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [8], Q = \mmap_burst_adr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28889 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [7], Q = \mmap_burst_adr [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28888 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [6], Q = \mmap_burst_adr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28887 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [5], Q = \mmap_burst_adr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28886 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [4], Q = \mmap_burst_adr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28885 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [3], Q = \mmap_burst_adr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28884 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [2], Q = \mmap_burst_adr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28883 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [1], Q = \mmap_burst_adr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28882 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10226.Y_B [0], Q = \mmap_burst_adr [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28777 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6846.B_AND_S [55], Q = \csr_bankarray_interface6_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28776 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6846.B_AND_S [54], Q = \csr_bankarray_interface6_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28775 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6846.B_AND_S [53], Q = \csr_bankarray_interface6_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28774 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6846.B_AND_S [52], Q = \csr_bankarray_interface6_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28773 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6846.B_AND_S [51], Q = \csr_bankarray_interface6_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28772 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6846.B_AND_S [50], Q = \csr_bankarray_interface6_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28771 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6846.Y_B [1], Q = \csr_bankarray_interface6_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28770 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6846.Y_B [0], Q = \csr_bankarray_interface6_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28769 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [31], Q = \csr_bankarray_interface5_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28768 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [30], Q = \csr_bankarray_interface5_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28767 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [29], Q = \csr_bankarray_interface5_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28766 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [28], Q = \csr_bankarray_interface5_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28765 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [27], Q = \csr_bankarray_interface5_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28764 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [26], Q = \csr_bankarray_interface5_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28763 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [25], Q = \csr_bankarray_interface5_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28762 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [24], Q = \csr_bankarray_interface5_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28761 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [23], Q = \csr_bankarray_interface5_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28760 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [22], Q = \csr_bankarray_interface5_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28759 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [21], Q = \csr_bankarray_interface5_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28758 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [20], Q = \csr_bankarray_interface5_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28757 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [19], Q = \csr_bankarray_interface5_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28756 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [18], Q = \csr_bankarray_interface5_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28755 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [17], Q = \csr_bankarray_interface5_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28754 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [16], Q = \csr_bankarray_interface5_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28753 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [15], Q = \csr_bankarray_interface5_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28752 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [14], Q = \csr_bankarray_interface5_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28751 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [13], Q = \csr_bankarray_interface5_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28750 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [12], Q = \csr_bankarray_interface5_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28749 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [11], Q = \csr_bankarray_interface5_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28748 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [10], Q = \csr_bankarray_interface5_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28747 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [9], Q = \csr_bankarray_interface5_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28746 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [8], Q = \csr_bankarray_interface5_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28745 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [7], Q = \csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28744 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [6], Q = \csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28743 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [5], Q = \csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28742 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [4], Q = \csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28741 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [3], Q = \csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28740 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [2], Q = \csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28739 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [1], Q = \csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28738 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6873.Y_B [0], Q = \csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28737 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.B_AND_S [63], Q = \csr_bankarray_interface4_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28736 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.B_AND_S [62], Q = \csr_bankarray_interface4_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28735 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.B_AND_S [61], Q = \csr_bankarray_interface4_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28734 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.B_AND_S [60], Q = \csr_bankarray_interface4_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28733 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.B_AND_S [59], Q = \csr_bankarray_interface4_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28732 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.B_AND_S [58], Q = \csr_bankarray_interface4_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28731 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.B_AND_S [57], Q = \csr_bankarray_interface4_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28730 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.B_AND_S [56], Q = \csr_bankarray_interface4_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28729 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [23], Q = \csr_bankarray_interface4_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28728 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [22], Q = \csr_bankarray_interface4_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28727 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [21], Q = \csr_bankarray_interface4_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28726 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [20], Q = \csr_bankarray_interface4_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28725 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [19], Q = \csr_bankarray_interface4_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28724 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [18], Q = \csr_bankarray_interface4_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28723 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [17], Q = \csr_bankarray_interface4_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28722 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [16], Q = \csr_bankarray_interface4_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28721 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [15], Q = \csr_bankarray_interface4_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28720 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [14], Q = \csr_bankarray_interface4_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28719 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [13], Q = \csr_bankarray_interface4_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28718 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [12], Q = \csr_bankarray_interface4_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28717 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [11], Q = \csr_bankarray_interface4_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28716 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [10], Q = \csr_bankarray_interface4_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28715 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [9], Q = \csr_bankarray_interface4_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28714 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [8], Q = \csr_bankarray_interface4_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28713 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [7], Q = \csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28712 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [6], Q = \csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28711 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [5], Q = \csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28710 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [4], Q = \csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28709 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [3], Q = \csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28708 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [2], Q = \csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28707 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [1], Q = \csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28706 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6894.Y_B [0], Q = \csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28705 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [31], Q = \csr_bankarray_interface3_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28704 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [30], Q = \csr_bankarray_interface3_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28703 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [29], Q = \csr_bankarray_interface3_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28702 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [28], Q = \csr_bankarray_interface3_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28701 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [27], Q = \csr_bankarray_interface3_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28700 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [26], Q = \csr_bankarray_interface3_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28699 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [25], Q = \csr_bankarray_interface3_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28698 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [24], Q = \csr_bankarray_interface3_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28697 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [23], Q = \csr_bankarray_interface3_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28696 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [22], Q = \csr_bankarray_interface3_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28695 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [21], Q = \csr_bankarray_interface3_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28694 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [20], Q = \csr_bankarray_interface3_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28693 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [19], Q = \csr_bankarray_interface3_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28692 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [18], Q = \csr_bankarray_interface3_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28691 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [17], Q = \csr_bankarray_interface3_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28690 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [16], Q = \csr_bankarray_interface3_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28689 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [15], Q = \csr_bankarray_interface3_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28688 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [14], Q = \csr_bankarray_interface3_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28687 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [13], Q = \csr_bankarray_interface3_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28686 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [12], Q = \csr_bankarray_interface3_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28685 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [11], Q = \csr_bankarray_interface3_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28684 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [10], Q = \csr_bankarray_interface3_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28683 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [9], Q = \csr_bankarray_interface3_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28682 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [8], Q = \csr_bankarray_interface3_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28681 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [7], Q = \csr_bankarray_interface3_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28680 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [6], Q = \csr_bankarray_interface3_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28679 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [5], Q = \csr_bankarray_interface3_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28678 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [4], Q = \csr_bankarray_interface3_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28677 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [3], Q = \csr_bankarray_interface3_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28676 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [2], Q = \csr_bankarray_interface3_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28675 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [1], Q = \csr_bankarray_interface3_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28674 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6915.Y_B [0], Q = \csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28667 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [31], Q = \csr_bankarray_interface1_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28666 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [30], Q = \csr_bankarray_interface1_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28665 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [29], Q = \csr_bankarray_interface1_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28664 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [28], Q = \csr_bankarray_interface1_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28663 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [27], Q = \csr_bankarray_interface1_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28662 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [26], Q = \csr_bankarray_interface1_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28661 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [25], Q = \csr_bankarray_interface1_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28660 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [24], Q = \csr_bankarray_interface1_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28659 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [23], Q = \csr_bankarray_interface1_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28658 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [22], Q = \csr_bankarray_interface1_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28657 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [21], Q = \csr_bankarray_interface1_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28656 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [20], Q = \csr_bankarray_interface1_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28655 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [19], Q = \csr_bankarray_interface1_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28654 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [18], Q = \csr_bankarray_interface1_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28653 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [17], Q = \csr_bankarray_interface1_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28652 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [16], Q = \csr_bankarray_interface1_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28651 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [15], Q = \csr_bankarray_interface1_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28650 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [14], Q = \csr_bankarray_interface1_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28649 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [13], Q = \csr_bankarray_interface1_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28648 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [12], Q = \csr_bankarray_interface1_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28647 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [11], Q = \csr_bankarray_interface1_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28646 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [10], Q = \csr_bankarray_interface1_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28645 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [9], Q = \csr_bankarray_interface1_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28644 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [8], Q = \csr_bankarray_interface1_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28643 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [7], Q = \csr_bankarray_interface1_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28642 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [6], Q = \csr_bankarray_interface1_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28641 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [5], Q = \csr_bankarray_interface1_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28640 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [4], Q = \csr_bankarray_interface1_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28639 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [3], Q = \csr_bankarray_interface1_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28638 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [2], Q = \csr_bankarray_interface1_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28637 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [1], Q = \csr_bankarray_interface1_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28636 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6985.Y_B [0], Q = \csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28635 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28634 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28633 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28632 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28631 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28630 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28629 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28628 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28627 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28626 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28625 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28624 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28623 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28622 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28621 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28620 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28619 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28618 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28617 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28616 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28615 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28614 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28613 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28612 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28611 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28610 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28609 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28608 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28607 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28606 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28605 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28604 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7021.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16738 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [4], Q = \picorv32.latched_rd [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16737 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [3], Q = \picorv32.latched_rd [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16736 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [2], Q = \picorv32.latched_rd [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16735 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [1], Q = \picorv32.latched_rd [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16734 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4506.A [0], Q = \picorv32.latched_rd [0], rval = 1'0).

5.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 249 unused cells and 192 unused wires.
<suppressed ~251 debug messages>

5.33.10. Rerunning OPT passes. (Removed registers in this run.)

5.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~1035 debug messages>
Removed a total of 345 cells.

5.33.13. Executing OPT_DFF pass (perform DFF optimizations).

5.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 345 unused wires.
<suppressed ~1 debug messages>

5.33.15. Finished fast OPT passes.

5.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.36. Executing TECHMAP pass (map to technology primitives).

5.36.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.36.2. Continuing TECHMAP pass.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~3785 debug messages>

5.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~110 debug messages>

5.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

5.40. Executing ATTRMVCP pass (move or copy attributes).

5.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 20280 unused wires.
<suppressed ~1 debug messages>

5.42. Executing TECHMAP pass (map to technology primitives).

5.42.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

5.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.43. Executing ABC9 pass.

5.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.3. Executing PROC pass (convert processes to netlists).

5.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64603 in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64604'.
  Set init value: \Q = 1'1

5.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64603'.

5.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64604'.
Creating decoders for process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64603'.
     1/1: $0\Q[0:0]

5.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.\Q' using process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64603'.
  created $adff cell `$procdff$64609' with positive edge clock and positive level reset.

5.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64604'.
Found and cleaned up 1 empty switch in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64603'.
Removing empty process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64603'.
Cleaned up 1 empty switch.

5.43.4. Executing PROC pass (convert processes to netlists).

5.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64617 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64618'.
  Set init value: \Q = 1'0

5.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64617'.

5.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64618'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64617'.
     1/1: $0\Q[0:0]

5.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64617'.
  created $adff cell `$procdff$64623' with positive edge clock and positive level reset.

5.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64618'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64617'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64617'.
Cleaned up 1 empty switch.

5.43.5. Executing PROC pass (convert processes to netlists).

5.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64678 in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64679'.
  Set init value: \Q = 1'0

5.43.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64678'.

5.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64679'.
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64678'.
     1/1: $0\Q[0:0]

5.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.\Q' using process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64678'.
  created $adff cell `$procdff$64684' with positive edge clock and positive level reset.

5.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64679'.
Found and cleaned up 1 empty switch in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64678'.
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64678'.
Cleaned up 1 empty switch.

5.43.6. Executing PROC pass (convert processes to netlists).

5.43.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64729 in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.6.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64730'.
  Set init value: \Q = 1'1

5.43.6.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64729'.

5.43.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64730'.
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64729'.
     1/1: $0\Q[0:0]

5.43.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.\Q' using process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64729'.
  created $adff cell `$procdff$64735' with positive edge clock and positive level reset.

5.43.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64730'.
Found and cleaned up 1 empty switch in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64729'.
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64729'.
Cleaned up 1 empty switch.

5.43.7. Executing PROC pass (convert processes to netlists).

5.43.7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64743 in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.7.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.7.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64744'.
  Set init value: \Q = 1'1

5.43.7.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64743'.

5.43.7.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.7.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64744'.
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64743'.
     1/1: $0\Q[0:0]

5.43.7.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.7.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.\Q' using process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64743'.
  created $adff cell `$procdff$64749' with positive edge clock and positive level reset.

5.43.7.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.7.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$64744'.
Found and cleaned up 1 empty switch in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64743'.
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$64743'.
Cleaned up 1 empty switch.

5.43.8. Executing PROC pass (convert processes to netlists).

5.43.8.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$64767'.
Cleaned up 1 empty switch.

5.43.8.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$64768 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

5.43.8.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

5.43.8.4. Executing PROC_INIT pass (extract init attributes).

5.43.8.5. Executing PROC_ARST pass (detect async resets in processes).

5.43.8.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.8.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$64768'.
     1/3: $1$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$64766_EN[3:0]$64773
     2/3: $1$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$64766_DATA[3:0]$64774
     3/3: $1$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$64766_ADDR[3:0]$64772
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$64767'.

5.43.8.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64764_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64759_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64754_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64756_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64755_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64761_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64752_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64753_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64762_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64758_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64763_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64750_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64751_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64760_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64765_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$64757_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$64767'.

5.43.8.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$64766_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$64768'.
  created $dff cell `$procdff$64818' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$64766_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$64768'.
  created $dff cell `$procdff$64819' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$64766_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$64768'.
  created $dff cell `$procdff$64820' with positive edge clock.

5.43.8.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.8.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$64792'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$64768'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$64768'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$64767'.
Cleaned up 1 empty switch.

5.43.9. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:266:slice$29334 $auto$ff.cc:266:slice$29335 $auto$ff.cc:266:slice$29336 $auto$ff.cc:266:slice$29331 $auto$ff.cc:266:slice$29338 $auto$ff.cc:266:slice$29337 $auto$ff.cc:266:slice$29333 $auto$alumacc.cc:495:replace_alu$13475.slice[4].ccu2c_i $auto$alumacc.cc:495:replace_alu$13475.slice[2].ccu2c_i $auto$alumacc.cc:495:replace_alu$13475.slice[0].ccu2c_i $auto$ff.cc:266:slice$29332 $auto$simplemap.cc:157:simplemap_reduce$20749 $auto$alumacc.cc:495:replace_alu$13475.slice[6].ccu2c_i
Found an SCC: $auto$simplemap.cc:46:simplemap_not$17236 $auto$simplemap.cc:157:simplemap_reduce$16041 $auto$simplemap.cc:256:simplemap_logbin$36806 $auto$simplemap.cc:227:simplemap_lognot$34754 $auto$simplemap.cc:256:simplemap_logbin$36883 $auto$ff.cc:266:slice$33911 $auto$simplemap.cc:256:simplemap_logbin$34447 $auto$simplemap.cc:298:simplemap_mux$32857 $auto$ff.cc:266:slice$34757 $auto$simplemap.cc:298:simplemap_mux$33811 $auto$simplemap.cc:298:simplemap_mux$33876 $auto$simplemap.cc:298:simplemap_mux$34289 $auto$opt_expr.cc:617:replace_const_cells$56104 $auto$ff.cc:266:slice$35692 $auto$ff.cc:496:convert_ce_over_srst$60665 $auto$simplemap.cc:157:simplemap_reduce$26485 $auto$simplemap.cc:157:simplemap_reduce$26483 $auto$simplemap.cc:157:simplemap_reduce$26417 $auto$simplemap.cc:227:simplemap_lognot$32836 $auto$simplemap.cc:157:simplemap_reduce$32834 $auto$simplemap.cc:157:simplemap_reduce$21387 $auto$simplemap.cc:157:simplemap_reduce$26468 $auto$simplemap.cc:157:simplemap_reduce$26466 $auto$simplemap.cc:227:simplemap_lognot$32846 $auto$simplemap.cc:157:simplemap_reduce$32844 $auto$opt_expr.cc:617:replace_const_cells$56102 $auto$simplemap.cc:157:simplemap_reduce$26438 $auto$simplemap.cc:157:simplemap_reduce$26436 $auto$simplemap.cc:157:simplemap_reduce$16022 $auto$simplemap.cc:157:simplemap_reduce$26419 $auto$simplemap.cc:157:simplemap_reduce$16034 $auto$simplemap.cc:157:simplemap_reduce$16032 $auto$opt_expr.cc:617:replace_const_cells$56106 $auto$simplemap.cc:157:simplemap_reduce$26416 $auto$simplemap.cc:227:simplemap_lognot$32856 $auto$simplemap.cc:157:simplemap_reduce$32854 $auto$simplemap.cc:157:simplemap_reduce$26541 $auto$simplemap.cc:157:simplemap_reduce$21390 $auto$simplemap.cc:157:simplemap_reduce$21386 $auto$simplemap.cc:157:simplemap_reduce$26421 $auto$simplemap.cc:157:simplemap_reduce$16067 $auto$simplemap.cc:157:simplemap_reduce$16024 $auto$simplemap.cc:227:simplemap_lognot$36889 $auto$simplemap.cc:198:logic_reduce$36888 $auto$simplemap.cc:256:simplemap_logbin$36893 $auto$simplemap.cc:157:simplemap_reduce$36895 $auto$ff.cc:266:slice$35693 $auto$ff.cc:496:convert_ce_over_srst$60667 $auto$simplemap.cc:157:simplemap_reduce$21392 $auto$simplemap.cc:157:simplemap_reduce$21388 $auto$ff.cc:266:slice$29275 $auto$ff.cc:266:slice$29265 $auto$simplemap.cc:198:logic_reduce$17533 $auto$ff.cc:266:slice$29264 $auto$ff.cc:266:slice$29263 $auto$simplemap.cc:198:logic_reduce$17532 $auto$ff.cc:266:slice$29262 $auto$ff.cc:266:slice$29261 $auto$ff.cc:266:slice$29266 $auto$ff.cc:266:slice$29278 $auto$ff.cc:266:slice$29273 $auto$simplemap.cc:198:logic_reduce$17537 $auto$ff.cc:266:slice$29272 $auto$ff.cc:266:slice$29271 $auto$simplemap.cc:198:logic_reduce$17536 $auto$ff.cc:266:slice$29270 $auto$simplemap.cc:198:logic_reduce$17540 $auto$ff.cc:266:slice$29279 $auto$ff.cc:266:slice$29269 $auto$simplemap.cc:198:logic_reduce$17544 $auto$simplemap.cc:198:logic_reduce$17535 $auto$ff.cc:266:slice$29268 $auto$simplemap.cc:198:logic_reduce$17543 $auto$simplemap.cc:198:logic_reduce$17534 $auto$ff.cc:266:slice$29267 $auto$ff.cc:266:slice$29277 $auto$simplemap.cc:198:logic_reduce$17548 $auto$simplemap.cc:198:logic_reduce$17542 $auto$simplemap.cc:198:logic_reduce$17531 $auto$ff.cc:266:slice$29260 $auto$simplemap.cc:198:logic_reduce$17546 $auto$simplemap.cc:198:logic_reduce$17539 $auto$ff.cc:266:slice$29276 $auto$simplemap.cc:198:logic_reduce$17553 $auto$simplemap.cc:198:logic_reduce$17551 $auto$simplemap.cc:198:logic_reduce$17549 $auto$simplemap.cc:198:logic_reduce$17545 $auto$simplemap.cc:198:logic_reduce$17538 $auto$ff.cc:266:slice$29274 $auto$simplemap.cc:157:simplemap_reduce$26879 $auto$simplemap.cc:46:simplemap_not$26876 $auto$simplemap.cc:106:simplemap_bitop$17237 $auto$ff.cc:266:slice$26474 $auto$ff.cc:496:convert_ce_over_srst$60059 $auto$simplemap.cc:157:simplemap_reduce$16070 $auto$simplemap.cc:157:simplemap_reduce$16068 $auto$simplemap.cc:157:simplemap_reduce$26543 $auto$simplemap.cc:157:simplemap_reduce$26540 $auto$simplemap.cc:256:simplemap_logbin$36882 $auto$simplemap.cc:256:simplemap_logbin$36897 $auto$simplemap.cc:256:simplemap_logbin$36898 $auto$opt_expr.cc:617:replace_const_cells$56834 $auto$ff.cc:266:slice$34756 $auto$simplemap.cc:298:simplemap_mux$33810 $auto$simplemap.cc:298:simplemap_mux$33875 $auto$simplemap.cc:298:simplemap_mux$34298 $auto$simplemap.cc:256:simplemap_logbin$34753 $auto$simplemap.cc:256:simplemap_logbin$36891 $auto$simplemap.cc:256:simplemap_logbin$36892 $auto$simplemap.cc:256:simplemap_logbin$36896 $auto$simplemap.cc:256:simplemap_logbin$36899 $auto$simplemap.cc:256:simplemap_logbin$36902 $auto$simplemap.cc:298:simplemap_mux$27486
Found an SCC: $auto$ff.cc:266:slice$29051 $auto$simplemap.cc:157:simplemap_reduce$24225 $auto$simplemap.cc:106:simplemap_bitop$18214 $auto$simplemap.cc:157:simplemap_reduce$38341 $auto$simplemap.cc:106:simplemap_bitop$38339 $auto$simplemap.cc:298:simplemap_mux$25810 $auto$ff.cc:266:slice$29006 $auto$simplemap.cc:46:simplemap_not$18668 $auto$simplemap.cc:106:simplemap_bitop$38489 $auto$simplemap.cc:298:simplemap_mux$38496 $auto$simplemap.cc:298:simplemap_mux$38337 $auto$simplemap.cc:157:simplemap_reduce$38343 $auto$simplemap.cc:298:simplemap_mux$38367 $auto$simplemap.cc:106:simplemap_bitop$38381 $auto$simplemap.cc:106:simplemap_bitop$18689 $auto$simplemap.cc:106:simplemap_bitop$18688 $auto$simplemap.cc:106:simplemap_bitop$18672 $auto$simplemap.cc:106:simplemap_bitop$18671 $auto$simplemap.cc:46:simplemap_not$18670 $auto$simplemap.cc:106:simplemap_bitop$18669 $auto$simplemap.cc:106:simplemap_bitop$18667 $auto$simplemap.cc:106:simplemap_bitop$38449 $auto$simplemap.cc:298:simplemap_mux$38456 $auto$simplemap.cc:157:simplemap_reduce$38373 $auto$simplemap.cc:106:simplemap_bitop$46185 $auto$simplemap.cc:106:simplemap_bitop$18290 $auto$ff.cc:266:slice$29003 $auto$simplemap.cc:157:simplemap_reduce$24241 $auto$simplemap.cc:106:simplemap_bitop$18215 $auto$simplemap.cc:106:simplemap_bitop$18213 $auto$simplemap.cc:106:simplemap_bitop$18765 $auto$ff.cc:266:slice$29102 $auto$simplemap.cc:157:simplemap_reduce$23714 $auto$simplemap.cc:106:simplemap_bitop$18326 $auto$simplemap.cc:157:simplemap_reduce$46180 $auto$simplemap.cc:106:simplemap_bitop$38602 $auto$simplemap.cc:298:simplemap_mux$25380 $auto$ff.cc:266:slice$29057 $auto$simplemap.cc:46:simplemap_not$18692 $auto$simplemap.cc:106:simplemap_bitop$38488 $auto$simplemap.cc:298:simplemap_mux$38520 $auto$simplemap.cc:106:simplemap_bitop$18695 $auto$simplemap.cc:46:simplemap_not$18694 $auto$simplemap.cc:106:simplemap_bitop$18693 $auto$simplemap.cc:106:simplemap_bitop$18691 $auto$simplemap.cc:106:simplemap_bitop$38448 $auto$simplemap.cc:298:simplemap_mux$38463 $auto$simplemap.cc:157:simplemap_reduce$38726 $auto$simplemap.cc:106:simplemap_bitop$18712 $auto$simplemap.cc:106:simplemap_bitop$18696 $auto$simplemap.cc:298:simplemap_mux$38600 $auto$simplemap.cc:157:simplemap_reduce$46182 $auto$simplemap.cc:106:simplemap_bitop$46183 $auto$simplemap.cc:106:simplemap_bitop$18380 $auto$ff.cc:266:slice$29054 $auto$simplemap.cc:157:simplemap_reduce$23724 $auto$simplemap.cc:106:simplemap_bitop$18328 $auto$simplemap.cc:106:simplemap_bitop$18325 $auto$simplemap.cc:106:simplemap_bitop$18796 $auto$ff.cc:266:slice$29153 $auto$simplemap.cc:157:simplemap_reduce$23571 $auto$simplemap.cc:106:simplemap_bitop$18440 $auto$simplemap.cc:157:simplemap_reduce$39097 $auto$simplemap.cc:106:simplemap_bitop$39094 $auto$simplemap.cc:298:simplemap_mux$24957 $auto$ff.cc:266:slice$29108 $auto$simplemap.cc:46:simplemap_not$18716 $auto$simplemap.cc:157:simplemap_reduce$38493 $auto$simplemap.cc:157:simplemap_reduce$38491 $auto$simplemap.cc:106:simplemap_bitop$38487 $auto$simplemap.cc:298:simplemap_mux$38527 $auto$simplemap.cc:298:simplemap_mux$39092 $auto$simplemap.cc:157:simplemap_reduce$39099 $auto$simplemap.cc:106:simplemap_bitop$18736 $auto$simplemap.cc:106:simplemap_bitop$18720 $auto$simplemap.cc:106:simplemap_bitop$18719 $auto$simplemap.cc:46:simplemap_not$18718 $auto$simplemap.cc:106:simplemap_bitop$18717 $auto$simplemap.cc:106:simplemap_bitop$18715 $auto$simplemap.cc:157:simplemap_reduce$38453 $auto$simplemap.cc:157:simplemap_reduce$38451 $auto$simplemap.cc:106:simplemap_bitop$38447 $auto$simplemap.cc:298:simplemap_mux$38470 $auto$simplemap.cc:106:simplemap_bitop$38379 $auto$simplemap.cc:106:simplemap_bitop$18737 $auto$simplemap.cc:298:simplemap_mux$46177 $auto$simplemap.cc:157:simplemap_reduce$39370 $auto$simplemap.cc:106:simplemap_bitop$39095 $auto$simplemap.cc:106:simplemap_bitop$18493 $auto$ff.cc:266:slice$29105 $auto$simplemap.cc:157:simplemap_reduce$23580 $auto$simplemap.cc:106:simplemap_bitop$18441 $auto$simplemap.cc:106:simplemap_bitop$18439 $auto$simplemap.cc:106:simplemap_bitop$18807 $auto$ff.cc:266:slice$29162 $auto$simplemap.cc:157:simplemap_reduce$23297 $auto$simplemap.cc:106:simplemap_bitop$18529 $auto$simplemap.cc:157:simplemap_reduce$40498 $auto$simplemap.cc:106:simplemap_bitop$40371 $auto$simplemap.cc:298:simplemap_mux$24660 $auto$ff.cc:266:slice$29159 $auto$simplemap.cc:46:simplemap_not$18740 $auto$simplemap.cc:46:simplemap_not$18609 $auto$simplemap.cc:298:simplemap_mux$24589 $auto$simplemap.cc:298:simplemap_mux$38486 $auto$simplemap.cc:298:simplemap_mux$38534 $auto$simplemap.cc:298:simplemap_mux$40306 $auto$simplemap.cc:157:simplemap_reduce$40500 $auto$simplemap.cc:106:simplemap_bitop$18760 $auto$simplemap.cc:106:simplemap_bitop$18744 $auto$simplemap.cc:106:simplemap_bitop$18743 $auto$simplemap.cc:46:simplemap_not$18742 $auto$simplemap.cc:106:simplemap_bitop$18741 $auto$simplemap.cc:106:simplemap_bitop$18739 $auto$simplemap.cc:298:simplemap_mux$24590 $auto$simplemap.cc:298:simplemap_mux$38446 $auto$simplemap.cc:298:simplemap_mux$38477 $auto$simplemap.cc:106:simplemap_bitop$18761 $auto$simplemap.cc:298:simplemap_mux$41347 $auto$simplemap.cc:157:simplemap_reduce$41354 $auto$simplemap.cc:106:simplemap_bitop$40434 $auto$simplemap.cc:106:simplemap_bitop$18603 $auto$ff.cc:266:slice$29156 $auto$simplemap.cc:157:simplemap_reduce$23475 $auto$simplemap.cc:106:simplemap_bitop$18552 $auto$simplemap.cc:106:simplemap_bitop$18528 $auto$simplemap.cc:106:simplemap_bitop$18850 $auto$simplemap.cc:106:simplemap_bitop$18606 $auto$simplemap.cc:298:simplemap_mux$24570 $auto$simplemap.cc:106:simplemap_bitop$18896 $auto$simplemap.cc:106:simplemap_bitop$18895 $auto$simplemap.cc:46:simplemap_not$18894 $auto$simplemap.cc:106:simplemap_bitop$18610 $auto$simplemap.cc:106:simplemap_bitop$18608 $auto$simplemap.cc:46:simplemap_not$18607 $auto$simplemap.cc:298:simplemap_mux$24591 $auto$simplemap.cc:298:simplemap_mux$38378 $auto$simplemap.cc:157:simplemap_reduce$38385 $auto$simplemap.cc:157:simplemap_reduce$38383 $auto$simplemap.cc:106:simplemap_bitop$38380 $auto$simplemap.cc:106:simplemap_bitop$18713 $auto$simplemap.cc:298:simplemap_mux$38720
Found an SCC: $auto$simplemap.cc:157:simplemap_reduce$16575 $auto$opt_expr.cc:617:replace_const_cells$57996 $auto$simplemap.cc:256:simplemap_logbin$35135 $auto$simplemap.cc:256:simplemap_logbin$35168 $auto$ff.cc:266:slice$34885 $auto$simplemap.cc:157:simplemap_reduce$16578
Found an SCC: $auto$ff.cc:266:slice$32163 $auto$ff.cc:496:convert_ce_over_srst$60415 $auto$simplemap.cc:198:logic_reduce$31668 $auto$ff.cc:266:slice$32164 $auto$ff.cc:496:convert_ce_over_srst$60417 $auto$ff.cc:266:slice$32165 $auto$ff.cc:496:convert_ce_over_srst$60419 $auto$ff.cc:266:slice$32170 $auto$ff.cc:496:convert_ce_over_srst$60429 $auto$simplemap.cc:198:logic_reduce$31671 $auto$ff.cc:266:slice$32169 $auto$ff.cc:496:convert_ce_over_srst$60427 $auto$ff.cc:266:slice$32174 $auto$ff.cc:496:convert_ce_over_srst$60437 $auto$ff.cc:266:slice$32177 $auto$ff.cc:496:convert_ce_over_srst$60443 $auto$simplemap.cc:198:logic_reduce$31675 $auto$ff.cc:266:slice$32178 $auto$ff.cc:496:convert_ce_over_srst$60445 $auto$ff.cc:266:slice$32171 $auto$ff.cc:496:convert_ce_over_srst$60431 $auto$ff.cc:266:slice$32180 $auto$ff.cc:496:convert_ce_over_srst$60449 $auto$simplemap.cc:198:logic_reduce$31673 $auto$ff.cc:266:slice$32173 $auto$ff.cc:496:convert_ce_over_srst$60435 $auto$ff.cc:266:slice$32181 $auto$ff.cc:496:convert_ce_over_srst$60451 $auto$ff.cc:266:slice$32185 $auto$ff.cc:496:convert_ce_over_srst$60459 $auto$simplemap.cc:198:logic_reduce$31676 $auto$ff.cc:266:slice$32179 $auto$ff.cc:496:convert_ce_over_srst$60447 $auto$ff.cc:266:slice$32183 $auto$ff.cc:496:convert_ce_over_srst$60455 $auto$simplemap.cc:198:logic_reduce$31679 $auto$ff.cc:266:slice$32186 $auto$ff.cc:496:convert_ce_over_srst$60461 $auto$ff.cc:266:slice$32187 $auto$ff.cc:496:convert_ce_over_srst$60463 $auto$ff.cc:266:slice$32189 $auto$ff.cc:496:convert_ce_over_srst$60467 $auto$simplemap.cc:198:logic_reduce$31681 $auto$ff.cc:266:slice$32190 $auto$ff.cc:496:convert_ce_over_srst$60469 $auto$ff.cc:266:slice$32191 $auto$ff.cc:496:convert_ce_over_srst$60471 $auto$simplemap.cc:198:logic_reduce$31682 $auto$ff.cc:266:slice$32192 $auto$ff.cc:496:convert_ce_over_srst$60473 $auto$ff.cc:266:slice$32193 $auto$ff.cc:496:convert_ce_over_srst$60475 $auto$simplemap.cc:198:logic_reduce$31692 $auto$simplemap.cc:198:logic_reduce$31683 $auto$ff.cc:266:slice$32194 $auto$ff.cc:496:convert_ce_over_srst$60477 $auto$ff.cc:266:slice$32176 $auto$ff.cc:496:convert_ce_over_srst$60441 $auto$simplemap.cc:198:logic_reduce$31687 $auto$simplemap.cc:198:logic_reduce$31672 $auto$ff.cc:266:slice$32172 $auto$ff.cc:496:convert_ce_over_srst$60433 $auto$simplemap.cc:198:logic_reduce$31695 $auto$simplemap.cc:198:logic_reduce$31688 $auto$simplemap.cc:198:logic_reduce$31674 $auto$ff.cc:266:slice$32175 $auto$ff.cc:496:convert_ce_over_srst$60439 $auto$simplemap.cc:198:logic_reduce$31689 $auto$simplemap.cc:198:logic_reduce$31677 $auto$ff.cc:266:slice$32182 $auto$ff.cc:496:convert_ce_over_srst$60453 $auto$simplemap.cc:198:logic_reduce$31696 $auto$simplemap.cc:198:logic_reduce$31690 $auto$simplemap.cc:198:logic_reduce$31678 $auto$ff.cc:266:slice$32184 $auto$ff.cc:496:convert_ce_over_srst$60457 $auto$simplemap.cc:198:logic_reduce$31700 $auto$simplemap.cc:198:logic_reduce$31697 $auto$simplemap.cc:198:logic_reduce$31691 $auto$simplemap.cc:198:logic_reduce$31680 $auto$ff.cc:266:slice$32188 $auto$ff.cc:496:convert_ce_over_srst$60465 $auto$simplemap.cc:198:logic_reduce$31685 $auto$simplemap.cc:198:logic_reduce$31669 $auto$ff.cc:266:slice$32166 $auto$ff.cc:496:convert_ce_over_srst$60421 $auto$ff.cc:266:slice$32167 $auto$ff.cc:496:convert_ce_over_srst$60423 $auto$simplemap.cc:227:simplemap_lognot$31703 $auto$simplemap.cc:198:logic_reduce$31702 $auto$simplemap.cc:198:logic_reduce$31699 $auto$simplemap.cc:198:logic_reduce$31694 $auto$simplemap.cc:198:logic_reduce$31686 $auto$simplemap.cc:198:logic_reduce$31670 $auto$ff.cc:266:slice$32168 $auto$ff.cc:496:convert_ce_over_srst$60425 $auto$simplemap.cc:157:simplemap_reduce$26018 $auto$simplemap.cc:157:simplemap_reduce$25979 $auto$opt_expr.cc:617:replace_const_cells$56952 $auto$simplemap.cc:256:simplemap_logbin$31704
Found an SCC: $auto$ff.cc:266:slice$29228 $auto$simplemap.cc:157:simplemap_reduce$21510 $auto$simplemap.cc:46:simplemap_not$37636 $auto$ff.cc:266:slice$29227 $auto$simplemap.cc:227:simplemap_lognot$21514 $auto$simplemap.cc:157:simplemap_reduce$21512 $auto$opt_expr.cc:617:replace_const_cells$56652 $auto$ff.cc:266:slice$29229 $auto$simplemap.cc:157:simplemap_reduce$27368
Found an SCC: $auto$ff.cc:266:slice$29248 $auto$ff.cc:266:slice$29256 $auto$simplemap.cc:198:logic_reduce$18168 $auto$ff.cc:266:slice$29255 $auto$ff.cc:266:slice$29254 $auto$simplemap.cc:198:logic_reduce$18167 $auto$ff.cc:266:slice$29253 $auto$ff.cc:266:slice$29252 $auto$simplemap.cc:198:logic_reduce$18171 $auto$simplemap.cc:198:logic_reduce$18166 $auto$ff.cc:266:slice$29251 $auto$ff.cc:266:slice$29250 $auto$simplemap.cc:198:logic_reduce$18165 $auto$ff.cc:266:slice$29249 $auto$simplemap.cc:227:simplemap_lognot$18176 $auto$simplemap.cc:198:logic_reduce$18175 $auto$simplemap.cc:198:logic_reduce$18173 $auto$simplemap.cc:198:logic_reduce$18170 $auto$simplemap.cc:198:logic_reduce$18164 $auto$ff.cc:266:slice$29247 $auto$simplemap.cc:157:simplemap_reduce$27175
Found an SCC: $auto$ff.cc:266:slice$28599 $auto$ff.cc:266:slice$28596 $auto$ff.cc:266:slice$28597 $auto$simplemap.cc:198:logic_reduce$17811 $auto$ff.cc:266:slice$28598 $auto$ff.cc:266:slice$28580 $auto$ff.cc:266:slice$28581 $auto$simplemap.cc:198:logic_reduce$17803 $auto$ff.cc:266:slice$28582 $auto$ff.cc:266:slice$28583 $auto$simplemap.cc:198:logic_reduce$17804 $auto$ff.cc:266:slice$28584 $auto$ff.cc:266:slice$28585 $auto$simplemap.cc:198:logic_reduce$17816 $auto$simplemap.cc:198:logic_reduce$17805 $auto$ff.cc:266:slice$28586 $auto$ff.cc:266:slice$28587 $auto$simplemap.cc:198:logic_reduce$17806 $auto$ff.cc:266:slice$28588 $auto$ff.cc:266:slice$28589 $auto$simplemap.cc:198:logic_reduce$17817 $auto$simplemap.cc:198:logic_reduce$17807 $auto$ff.cc:266:slice$28590 $auto$ff.cc:266:slice$28591 $auto$simplemap.cc:198:logic_reduce$17808 $auto$ff.cc:266:slice$28592 $auto$ff.cc:266:slice$28593 $auto$simplemap.cc:198:logic_reduce$17823 $auto$simplemap.cc:198:logic_reduce$17818 $auto$simplemap.cc:198:logic_reduce$17809 $auto$ff.cc:266:slice$28594 $auto$simplemap.cc:198:logic_reduce$17819 $auto$simplemap.cc:198:logic_reduce$17810 $auto$ff.cc:266:slice$28595 $auto$simplemap.cc:198:logic_reduce$17826 $auto$simplemap.cc:198:logic_reduce$17822 $auto$simplemap.cc:198:logic_reduce$17815 $auto$simplemap.cc:198:logic_reduce$17802 $auto$ff.cc:266:slice$28579 $auto$ff.cc:266:slice$28603 $auto$ff.cc:266:slice$28602 $auto$simplemap.cc:198:logic_reduce$17813 $auto$ff.cc:266:slice$28601 $auto$simplemap.cc:227:simplemap_lognot$17830 $auto$simplemap.cc:198:logic_reduce$17829 $auto$simplemap.cc:198:logic_reduce$17827 $auto$simplemap.cc:198:logic_reduce$17824 $auto$simplemap.cc:198:logic_reduce$17820 $auto$simplemap.cc:198:logic_reduce$17812 $auto$ff.cc:266:slice$28600 $auto$simplemap.cc:157:simplemap_reduce$24662
Found an SCC: $auto$ff.cc:266:slice$28281 $auto$simplemap.cc:46:simplemap_not$22159 $auto$simplemap.cc:106:simplemap_bitop$17052 $auto$simplemap.cc:46:simplemap_not$17051 $auto$simplemap.cc:106:simplemap_bitop$17050 $auto$simplemap.cc:298:simplemap_mux$23658 $auto$ff.cc:266:slice$28279 FD1S3BX_1
Found 9 SCCs in module colorlight_i5.
Found 9 SCCs.

5.43.10. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.11. Executing TECHMAP pass (map to technology primitives).

5.43.11.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.43.11.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~176 debug messages>

5.43.12. Executing OPT pass (performing simple optimizations).

5.43.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

5.43.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

5.43.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
  Optimizing cells in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
  Optimizing cells in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
  Optimizing cells in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

5.43.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

5.43.12.6. Executing OPT_DFF pass (perform DFF optimizations).

5.43.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF..
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
Finding unused cells or wires in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
Finding unused cells or wires in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
Finding unused cells or wires in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

5.43.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.

5.43.12.9. Finished fast OPT passes. (There is nothing left to do.)

5.43.13. Executing TECHMAP pass (map to technology primitives).

5.43.13.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

5.43.13.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
No more expansions possible.
<suppressed ~349 debug messages>

5.43.14. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

5.43.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

5.43.16. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.17. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

5.43.18. Executing TECHMAP pass (map to technology primitives).

5.43.18.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.43.18.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~215 debug messages>

5.43.19. Executing OPT pass (performing simple optimizations).

5.43.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~18 debug messages>

5.43.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.43.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.43.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.43.19.6. Executing OPT_DFF pass (perform DFF optimizations).

5.43.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

5.43.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.43.19.9. Rerunning OPT passes. (Maybe there is more to do..)

5.43.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.43.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.43.19.13. Executing OPT_DFF pass (perform DFF optimizations).

5.43.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.43.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.43.19.16. Finished fast OPT passes. (There is nothing left to do.)

5.43.20. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

5.43.21. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 9691 cells with 51938 new cells, skipped 10227 cells.
  replaced 5 cell types:
      85 $_ANDNOT_
    3995 $_MUX_
      78 $_ORNOT_
    5054 $_OR_
     479 $_XOR_
  not replaced 24 cell types:
    4411 $_AND_
    1080 $_NOT_
       1 $__ABC9_SCC_BREAKER
       4 $scopeinfo
    3330 TRELLIS_FF
      32 TRELLIS_IO
      41 DP16KD
       4 MULT18X18D
       1 EHXPLLL
       1 USRMCLK
       1 ODDRX1F
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
     197 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp
     638 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
       3 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
     197 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp
       1 $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp
       1 $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp
       2 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF
       1 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp
       3 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp

5.43.21.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.21.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.21.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 23050 AND gates and 66234 wires from module `colorlight_i5' to a netlist network with 4358 inputs and 3589 outputs.

5.43.21.4. Executing ABC9_EXE pass (technology mapping using ABC9).

5.43.21.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4358/   3589  and =   19198  lev =   35 (1.98)  mem = 0.48 MB  box = 979  bb = 341
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4358/   3589  and =   25600  lev =   31 (1.61)  mem = 0.55 MB  ch = 2653  box = 961  bb = 341
ABC: cst =       0  cls =   2312  lit =    2653  unused =   27266  proof =     0
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   25600.  Ch =  2312.  Total mem =    6.60 MB. Peak cut mem =    0.45 MB.
ABC: P:  Del = 5078.00.  Ar =   25047.0.  Edge =    30403.  Cut =   282527.  T =     0.08 sec
ABC: P:  Del = 4893.00.  Ar =   24440.0.  Edge =    29914.  Cut =   277207.  T =     0.09 sec
ABC: P:  Del = 4893.00.  Ar =    8720.0.  Edge =    23493.  Cut =   575035.  T =     0.16 sec
ABC: F:  Del = 4893.00.  Ar =    6723.0.  Edge =    21557.  Cut =   528844.  T =     0.16 sec
ABC: A:  Del = 4892.00.  Ar =    6461.0.  Edge =    20201.  Cut =   511013.  T =     0.23 sec
ABC: A:  Del = 4892.00.  Ar =    6435.0.  Edge =    20152.  Cut =   512518.  T =     0.23 sec
ABC: Total time =     0.97 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   4358/   3589  and =   17844  lev =   28 (1.70)  mem = 0.46 MB  box = 961  bb = 341
ABC: Mapping (K=7)  :  lut =   5482  edge =   19796  lev =   10 (0.90)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   28  mem = 0.25 MB
ABC: LUT = 5482 : 2=775 14.1 %  3=1337 24.4 %  4=2688 49.0 %  5=628 11.5 %  6=35 0.6 %  7=19 0.3 %  Ave = 3.61
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 5.42 seconds, total: 5.42 seconds

5.43.21.6. Executing AIGER frontend.
<suppressed ~15924 debug messages>
Removed 25216 unused cells and 43387 unused wires.

5.43.21.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     5532
ABC RESULTS:   $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp cells:      197
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      620
ABC RESULTS:   $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp cells:      115
ABC RESULTS:   $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:       24
ABC RESULTS:   $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:        3
ABC RESULTS:           input signals:      718
ABC RESULTS:          output signals:     1103
Removing temp directory.

5.43.22. Executing TECHMAP pass (map to technology primitives).

5.43.22.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

5.43.22.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001010 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp.
No more expansions possible.
<suppressed ~1333 debug messages>
Removed 1230 unused cells and 78141 unused wires.

5.44. Executing TECHMAP pass (map to technology primitives).

5.44.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$313a6aa78b9c489b152eda3b81c30984126a846c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$8f05ccf5c6dea013219df3c40de29317b3797113\$lut for cells of type $lut.
Using template $paramod$1393cc91c00f9520586619e5992507ad2f55f048\$lut for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$df929792afd0bebf101a124ee890c12e0fed6a8d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$fc6feb7ca0813ec6f9a6e104d2344b22630ad56a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$1a10df59f43f252ae2ee713b788731ad5d18c6f5\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$0684ee06b677a6dba149eee21b91b09777684302\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$d9f23974f72a3ab437d1a63d2f34fd3483a6f58d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$80ac0ade7cb4ac4daa001fa5570286e6b33868f7\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$aad85cef508028e01cd98937a5134cd918b6ff79\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$84fbdce090390ef6b3da299f14d3b510fb26e161\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$ab9e2dbf312b614b00e2956932705316bd566a24\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$c24d0e2a94559837d969df5b5aaf84188feaf3d8\$lut for cells of type $lut.
Using template $paramod$39084d71c00b6124576f1b3835dc6d89aa4dc863\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$509383819812d331dca6b49338d0f34aecd1e133\$lut for cells of type $lut.
Using template $paramod$fca82610c4582bae0c561edc640eb928b48fbdcf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$1f6f4e0c38a68ed22c0391bff11c5390c4beec3c\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$cffc8d1fa08931a41971712dc3d39cc5818fb4bc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$5552b23a89809fed2b1588e8f91bb3893be2e6ce\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$8d0f2c5f145938efe1b2edc77e3fd17de7330ca5\$lut for cells of type $lut.
Using template $paramod$e26a9315b363f44da994febb25b037b4c03334a9\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod$a077abf7f5e6621cefe1e8e13fd9dcab66e4d471\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$3977c724a41263594792e11f1b6eae2f6b247db9\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$da0bf9959d41c330fce02de597edb21f8940225f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$7e3d8ac009723e554811ad53385162c0e6a41625\$lut for cells of type $lut.
Using template $paramod$086937f2e69afb7c662e45e33f5a7616aa818da8\$lut for cells of type $lut.
Using template $paramod$5a3b726670ce434c27ab6d39e16edfbe9baa03b2\$lut for cells of type $lut.
Using template $paramod$ffbdf3001f0d2972a014e8e8948b59dcda97f633\$lut for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c\$lut for cells of type $lut.
Using template $paramod$0acc8d601702e9b60288baa3d5cf1d38d4f22457\$lut for cells of type $lut.
Using template $paramod$efc4daaf2ad47612528c6080db6942ae0b57ba96\$lut for cells of type $lut.
Using template $paramod$eab8c2e20ad6848564bec45c7148558972138f5b\$lut for cells of type $lut.
Using template $paramod$de2e28f1851b2c5d82b6e526dab75f4ceddd7971\$lut for cells of type $lut.
Using template $paramod$17f1b90a5c6d7e6613368c5e7d3f44dd634e59e2\$lut for cells of type $lut.
Using template $paramod$2b6db8ab7ce32f609e32ceb713024ea3d104b1d8\$lut for cells of type $lut.
Using template $paramod$7ea67e1ad3f0f3e2d1bbf6faca236829d859783b\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$f230b7d8b3de3a89743bb9d5d07a9cac3f6546d5\$lut for cells of type $lut.
Using template $paramod$611e5863a30eeacc19b5015939188ef7be763eab\$lut for cells of type $lut.
Using template $paramod$9f3c34fb7ca43509ca4147e7f3c65a970782cd45\$lut for cells of type $lut.
Using template $paramod$b269b7582a2f84c34989beed900b210bf1a41305\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$fbeb981284ed9625a545bea7c4427b499d14c439\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$b812877c6826ca7c644c48fb02bb69a3ab237674\$lut for cells of type $lut.
Using template $paramod$0d344edc6d03b454392d519c5f75d8ee260ab10c\$lut for cells of type $lut.
Using template $paramod$286ed3273cbe066b6afe10d043ec3b66405aa78e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$368ece0cbe0dd8813956f5c0ea41432c34a980c2\$lut for cells of type $lut.
Using template $paramod$3e1348ded5cfb70b713137f2373491dfda6ba159\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$047ec0a110b3f33933a5b165fc8e4bbf23b12f0a\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$e211c3929b7c4a5a9666180a7619ec6dc9c22584\$lut for cells of type $lut.
Using template $paramod$ef621a45f12cfbce183ce3c31c0251e2104a98f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$a236c3b065137e67df1aea88e80358ff333a0873\$lut for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$10b7b810a6a6f18bc62789393bbe16e6a166c87b\$lut for cells of type $lut.
Using template $paramod$4bfd52ffb0430712669673d0a153ece9f70e278a\$lut for cells of type $lut.
Using template $paramod$c804d3804ea70f6cee2f6063a3117ad6a823da98\$lut for cells of type $lut.
Using template $paramod$b419810ab1d51da1962917a1949cecc5f27935eb\$lut for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$19f568890ed784cb1efc3ce1b67eed20a6c54d9a\$lut for cells of type $lut.
Using template $paramod$515ef3a9b5e42bd5d7533bdf444ebd44fa8b3ff0\$lut for cells of type $lut.
Using template $paramod$929c423ec3a91c0a8d61ccde91ce3fda786dddbb\$lut for cells of type $lut.
Using template $paramod$526e4703e3f9e5bf75da836fd3d4410dd76747a6\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$e7fa614e5178313a520a3507bd4b759724bc7c45\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$0af662e2f4838a57f45fc753edf2aa9f014fd124\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$452071dd5b4d2cf3c491a87328b95851097aed44\$lut for cells of type $lut.
Using template $paramod$05ac1639ab7543654a2476d11c1711de01f760e6\$lut for cells of type $lut.
Using template $paramod$2902eb8ec3ca272968b5d8a7010e48f85069ed0f\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$7aa8140c7d6de3160b21e7ff84e0f93f69f7fcc6\$lut for cells of type $lut.
Using template $paramod$e73b288e30501afeb7f15c56c2a27116490c93a8\$lut for cells of type $lut.
Using template $paramod$eced46750b43aa9efabd63e9db30cd976a863157\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$cc1fc3e5e128f353e86f87d2072b832ff933e9a6\$lut for cells of type $lut.
Using template $paramod$49b4d47dab45283a5bca35b8996da0a3c24bef1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$db4c9fec23b8080b6810b7d4ac196847e2471423\$lut for cells of type $lut.
Using template $paramod$bc896f33529b2806216a9bbed35acb8525ebf80b\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$849f93c37cd9cb7987debc85a9e7cc28df808542\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$462c88eaa52802d4a6d5138f8ab7568206cd3ef0\$lut for cells of type $lut.
Using template $paramod$a78570fb0d1b28fa97018aef0f6c13e479711d10\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$cb4d290878d9feb2706fc35f435d70b407841b0f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod$9a582b26ac72558b4b8d34b9fac10efff27334ce\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$dec619bb43dc4447f5932149c90131cfd04c170f\$lut for cells of type $lut.
Using template $paramod$e621a640dad0e712c42495df967cd2655a2dc42e\$lut for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$9198ba8adc7fe03eaedb338cf6624c40039bd33d\$lut for cells of type $lut.
Using template $paramod$59325520b3f64032858d4707227e9e2da57e394e\$lut for cells of type $lut.
Using template $paramod$53841feb14e193e35d77677b7a1ea570f84b455e\$lut for cells of type $lut.
Using template $paramod$8373fc0e116f2a62f15ecca8a58ec73f3456967b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$9ef49e52ebebd30f1d5efa92abbbac73f01436d3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod$a2bdfa5e998d98fd71d35f847d9d764874dcd9e4\$lut for cells of type $lut.
Using template $paramod$ef7291dff566fa035b5fca0a9bd04a582e5c32e9\$lut for cells of type $lut.
Using template $paramod$290e659c823d347bbe676cd8697d5158186cfacf\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$b9e5cc47f3d742727358dc63fb7f0aca8589edff\$lut for cells of type $lut.
Using template $paramod$dc41a956c02896bb314b3585a99557a5e53688a4\$lut for cells of type $lut.
Using template $paramod$782961deb8dc512aef835b73aa3765da3ab3c15c\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod$1ddad4c9541ee709a9db41f36ddd1f4483e434a7\$lut for cells of type $lut.
Using template $paramod$20aecb9a781743d0e93608b1c1e7d62ffc3a69a9\$lut for cells of type $lut.
Using template $paramod$39fecdaa624309b39c1f847c4e14205177fabf73\$lut for cells of type $lut.
Using template $paramod$97f3a2eed4f35594341c27338cd2587a0b98cb8c\$lut for cells of type $lut.
Using template $paramod$3223c5780f40d91f808b5367d0bf58f542901851\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$b89c522b7f70adaee1a35d80e932f38159b6a445\$lut for cells of type $lut.
Using template $paramod$6c1257cd6f26206025b0302d117e9d5dc5e7ce17\$lut for cells of type $lut.
Using template $paramod$c79843a7a21eda73c585e76a35dd51b0a4d6fd36\$lut for cells of type $lut.
Using template $paramod$a59854b679c443f21a6748ea460109b8241cb007\$lut for cells of type $lut.
Using template $paramod$da90e02f7b5ff972b0e919351230274774e79833\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$53912dcbc5826d845d0587d283963fad0b753d47\$lut for cells of type $lut.
Using template $paramod$23b135911b7c14b5b19b5329e5903bcf58b44188\$lut for cells of type $lut.
Using template $paramod$afcb46a6d56ba82360e221df66fab2dbf63e96df\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$3695d535bd5e07ddddab7096eefa3ec858c59e82\$lut for cells of type $lut.
Using template $paramod$b8bc93a50860defb026422e051b1b5c80f73638b\$lut for cells of type $lut.
Using template $paramod$193d365ba3260f56de4ca734b1cedcf9dc72302b\$lut for cells of type $lut.
Using template $paramod$525425bfbe66d72ee88210d059d9a74f55ab8de8\$lut for cells of type $lut.
Using template $paramod$1e5b5a20fd23da92f02404fb0a93a32ed378e11c\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$d09f0ae6f886c0e4e8ad0a930caca8e05c07f594\$lut for cells of type $lut.
Using template $paramod$9cc51547ab44a72dd506ee5bb84a864365a103da\$lut for cells of type $lut.
Using template $paramod$ef02ea28c4f9766a22068d6502e87f79cf2d9131\$lut for cells of type $lut.
Using template $paramod$efcff0494af4a391fd2294d46f2fc2f7b58e364f\$lut for cells of type $lut.
Using template $paramod$a5d50a2907d4d6ef7b8f82f728cfcdcac6ef8ff6\$lut for cells of type $lut.
Using template $paramod$9664091101fe82af4d2fd98193b6e9d9d972304d\$lut for cells of type $lut.
Using template $paramod$1dd973923d60316471c6189493626e338010c3de\$lut for cells of type $lut.
Using template $paramod$98c377328f303d3ed9039ca0db26b18f36e929b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$1632c1c0242796acfc963a05742c4acd2f475c4e\$lut for cells of type $lut.
Using template $paramod$f5c23b297b0a8ca096118d63d2c74ddd6cbea134\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$6cadcf21713b3f423474c7053cc5c4a04e3e8789\$lut for cells of type $lut.
Using template $paramod$af01034afe1bdbc87587d263805971d96e724ed7\$lut for cells of type $lut.
Using template $paramod$580d0eb68959e8fd1f3cbc1040e302a5edaaccba\$lut for cells of type $lut.
Using template $paramod$7a0b348a7069d0c8f44afe945e212fcf3f3fd64c\$lut for cells of type $lut.
Using template $paramod$b12c06dcea4e94212d81ae51560e40391ac83400\$lut for cells of type $lut.
Using template $paramod$00ef532a2c830f7eb913c651ee5edee36aabf7f0\$lut for cells of type $lut.
Using template $paramod$7097bc24844ac12c834778d815a14d5e447a8c77\$lut for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod$1ee2aa56865ceef8718c802e5129f35a1a3f9045\$lut for cells of type $lut.
Using template $paramod$303bb76e08f274ab89e6f6790503fd67df7bc27c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$c6bc287a973b75ebfda4bf6098ce9cb319148a64\$lut for cells of type $lut.
Using template $paramod$5bb4589aef4e67d4113ef14e01c5bb618a3e9139\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$176a6ceafa512d807921d7dfc76320dfbbfb5fe4\$lut for cells of type $lut.
Using template $paramod$94cac50d1bd1ce1a3a6aebd1662e23b5be8abe07\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$000fa2164e1f538c16460571efee2b6209a086cc\$lut for cells of type $lut.
Using template $paramod$769bdbbde83614df0f4ab5f54e777ded51bb10ce\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$bc9180cdfcd49ad6f178d338e90551ccba0f90ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$59105a83b9939a8a8af066d9135f52fbfb3d7eb4\$lut for cells of type $lut.
Using template $paramod$f9b952632dfe9ee270ceb73af0f380a49a73bdbf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101001 for cells of type $lut.
Using template $paramod$d7856980c8e3df62f97c26ab34037f33a9e831b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$66cfa457f3bf0a90e11a4f3cf9336b993db8c18a\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$832b75b60b131567565f0d0cbc2d752235a0bca0\$lut for cells of type $lut.
Using template $paramod$87d995c9509899eb095b19b358f1d0ee4e974b2d\$lut for cells of type $lut.
Using template $paramod$78107355136c565d78c8ffe30e4a20f55dedc5b7\$lut for cells of type $lut.
Using template $paramod$463273e554a933f7be6777fb26911d287af3dd02\$lut for cells of type $lut.
Using template $paramod$b19788283dc842f2fb05a9f39a9441055f36b13a\$lut for cells of type $lut.
Using template $paramod$4506b5e4a8a9190a8d520c0ff03e050d81fd19a5\$lut for cells of type $lut.
Using template $paramod$de5328836923c44c99600bcab852423201246f91\$lut for cells of type $lut.
Using template $paramod$a63014c5e66a56dc5e61848489c809a59ebe7c34\$lut for cells of type $lut.
Using template $paramod$4a39b7ff477557e1ad2992faaf5d4aa5b802668c\$lut for cells of type $lut.
Using template $paramod$ed029e6c1e87a70cff2c1ea2f266e7c04d3c3742\$lut for cells of type $lut.
Using template $paramod$ed7c2114137350227a95d36eacb018e373765cc2\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$64ed40f74e19bff7f50592ea328f713c3f8b3f50\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$dbdbcb07b9994e498bb1324e5c006c6aa08a7a37\$lut for cells of type $lut.
Using template $paramod$79c6fa820be0e1c4a6353e2027d8d319ced22f23\$lut for cells of type $lut.
Using template $paramod$a5dd9ee10fc2202a29791f7d68d4afcce241aee5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$b80e608920ce9cfa1f5c7d21df7a72954e9b0a70\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$ec29fbabc60000385651d0bb814c957b0e7c961f\$lut for cells of type $lut.
Using template $paramod$8dea978432b975a06d487b3763d4d556f8d362b4\$lut for cells of type $lut.
Using template $paramod$2198d322c39cf8d604a6b68dc67d83863879f81f\$lut for cells of type $lut.
Using template $paramod$0e3b92163337f2e219624ed5cc4f8fbb4537d621\$lut for cells of type $lut.
Using template $paramod$0d512cb508d8fbe017591720bd46a2fa014bceb1\$lut for cells of type $lut.
Using template $paramod$4ac73e90cabe3fd5423b3897754e1be51d1645fa\$lut for cells of type $lut.
Using template $paramod$6c30e96f9a581ef20d66e60c8c4849cf1b34156f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$39825c5ed3d135e502be79829033166f1762d78b\$lut for cells of type $lut.
Using template $paramod$e124096bf99861d60006bf856be698efb41be3c3\$lut for cells of type $lut.
Using template $paramod$9e5e6027400aafa3cf3ecf7ecddfaa11cdca9257\$lut for cells of type $lut.
Using template $paramod$c87e120eb572002dc291c69a1623bdec29b98153\$lut for cells of type $lut.
Using template $paramod$ab166ee345f9cd0c1aa9a15f7ad160905c4835b9\$lut for cells of type $lut.
Using template $paramod$624e886db68a452e5f775a48211145b1f6fd3202\$lut for cells of type $lut.
Using template $paramod$0d6ba8cfac669282cd9df13168ff53577739fcff\$lut for cells of type $lut.
Using template $paramod$ea8a53db97905e49640b06fb70d2d8a1a1f3fedf\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$18fa685a8cdb30eb6c664aa12d728a07c3fe94f1\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$4804ba902596a9a62ec5704b6cbf7afdc5ab29d6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$7c3833e617307006af30409ed68b65a011a1121e\$lut for cells of type $lut.
Using template $paramod$9085b12d8ba976889f5f19665d793e2ee93c26a6\$lut for cells of type $lut.
Using template $paramod$9a79c3432028e5f1d7c480c0b9d7b4837eb2bc95\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$d2e2a490f3a55ee03331bf74e9c57446ac7963c2\$lut for cells of type $lut.
Using template $paramod$ee506c85a8998184de0da1fa5abc2a6e0af397f7\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod$5183b4454493323aca6310872659274580528fcf\$lut for cells of type $lut.
Using template $paramod$61e71a6b219041f218388451735d309581e08c5a\$lut for cells of type $lut.
Using template $paramod$3805d2c960ff8143ced45f91b64245ae89250aa0\$lut for cells of type $lut.
Using template $paramod$955fcca57ef1552e797200a476d8cda33a7fc2ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$9041faf62ba6257c7c4c177b2152643628f1f4ec\$lut for cells of type $lut.
Using template $paramod$c944fccb8ce4e62066c5197eef11fc01ac7861c5\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$abf4c2343f2a618f8169f4abd078cde5af83f77f\$lut for cells of type $lut.
Using template $paramod$9d888b0f3c3bda162bcf2e6de2c5287ac9f9e80d\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$8829675bb8c52553aed9f101ec0d5ef0c865e5c7\$lut for cells of type $lut.
Using template $paramod$0f891ee84fac320f890afcf9c994c53a24cd31f9\$lut for cells of type $lut.
Using template $paramod$8384e66d408d22ab39dfb451efb7879731befeb8\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$ff58554493773336c4e06dc62f25c37448f98c7b\$lut for cells of type $lut.
Using template $paramod$ce45e71a302570f910acafe757cdd2faf8d71b89\$lut for cells of type $lut.
Using template $paramod$47b1691cce9d3422c6243f646236643e13e69f0c\$lut for cells of type $lut.
Using template $paramod$4445c741ca5d68a4a8086ae73dcb887b64ba6fd6\$lut for cells of type $lut.
Using template $paramod$cd8c7d2723a222b682a2fd78a214901053a6577d\$lut for cells of type $lut.
Using template $paramod$88a106be73851c7a5d1740739afdb4dbd65330dc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$15d3dd50cc31557057274aea687fe2a8296cd155\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$bc051162dfb23caab98d73c4ec086fe9a67895f2\$lut for cells of type $lut.
Using template $paramod$cef3d344f236016ad78f511d970c0ed55dc829c5\$lut for cells of type $lut.
Using template $paramod$8a80b0c109b302553c938c98afea14156395cec2\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$360e0a7660009284231ad04d7e026cbdfa7b9c03\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$1c1208033be3248b429eac87e081dceb4829c767\$lut for cells of type $lut.
Using template $paramod$61917772f417b74ad29d1104ccfbf55f070f4fcb\$lut for cells of type $lut.
Using template $paramod$6efbfa72ec6f4430f746a9eeec729763cf9dc3a0\$lut for cells of type $lut.
Using template $paramod$9e1755e3954600257bb9b9ab192e2c0243b0f35a\$lut for cells of type $lut.
Using template $paramod$7ce2db3da0cf6f7b9b010e33a91f13a6d922eba5\$lut for cells of type $lut.
Using template $paramod$b90d0bd825ef9aa143f3f391212f99bcd2d228dc\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$d2e6b54c89dd4589dbda0c8ae00aff45c46acc75\$lut for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$72043e0aa7fa64cb454e3c2ca3dbe1636171896a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$3c64762f56d2dfc9226156923515f492b69b41a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$62068df6e5d05af597cb5d6516b3ccdf992fe51a\$lut for cells of type $lut.
Using template $paramod$846831d383f447039dd18ae3b010c11a230ca39b\$lut for cells of type $lut.
Using template $paramod$3ccc23db184ad4ca7ed34ebe2511de41d5d97e78\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$a8a72636900b3763fde5f19d135b71ecf70ae36c\$lut for cells of type $lut.
Using template $paramod$b6c205d5f0481e1e1b808f45afc882a145e91898\$lut for cells of type $lut.
Using template $paramod$539691148e31d0423ae8943b0538bc8f511a0e01\$lut for cells of type $lut.
Using template $paramod$4a0b7d2a2849f16773696ba19d68aee3da2f49f1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010011 for cells of type $lut.
Using template $paramod$99f6097c0aaf33b8a34b8bef91364931f622a794\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$211282b7e3fdce30bf475ff847b62dbe0768f503\$lut for cells of type $lut.
Using template $paramod$1e9ffe16fb8d360112595ee233afbd9e97009efd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$d6a246575d0ba3dcbbccd768ad41b602f82ff057\$lut for cells of type $lut.
Using template $paramod$9f7ba88b10a0098991f135c0dc702c035044ca00\$lut for cells of type $lut.
Using template $paramod$62fb31b1a783eac472264027492b859f55ad08ed\$lut for cells of type $lut.
Using template $paramod$d09f6fe595643ab4eeb0ce5742db92aa195fe7a7\$lut for cells of type $lut.
Using template $paramod$506e03709b10468255f3d8819b486cd1340ca5e5\$lut for cells of type $lut.
Using template $paramod$b6ab67be7da76f2e74a7b1e6220fcb13fb5f0e03\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$d546db88fc169832512e499a9cdf9a41b89ab74e\$lut for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8\$lut for cells of type $lut.
Using template $paramod$119af179f96b7067b572b52aeabad7e5df7062b8\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod$c0e395c2d0dfbafa147a6aae7cfc1897ce26affb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$3fd3cd243a8b2f71b0ffe04bdaebf6ad83bcc78e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$f4c640ab60ad160388bbc71b56173ddf9879f8c4\$lut for cells of type $lut.
Using template $paramod$776d422d42fcc3208cf92ab889e099bd5ab693ed\$lut for cells of type $lut.
Using template $paramod$8078f2e43ba8032f069fe64aa41798382f3716e2\$lut for cells of type $lut.
Using template $paramod$2ccd3641ae631749fea10d43b349fc014a45b92d\$lut for cells of type $lut.
Using template $paramod$80d119b846de9eb67cf123b4d4c105633f15e6f8\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod$246ac673ae0cf26a4b5bb8ebbdbac873782ea234\$lut for cells of type $lut.
Using template $paramod$1394e1ebbfe4356ebc1b2caf7c1ee7fa158528d5\$lut for cells of type $lut.
Using template $paramod$20ba583962918fa0136fc97b1558cc45cc91cc29\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$46b84f502a01b74cbd925dd00568bfea5394573d\$lut for cells of type $lut.
Using template $paramod$5badc8ca96de1b551f459a4d2ca5dede8edf58ca\$lut for cells of type $lut.
Using template $paramod$4d7b1377c1dc789630e0be14e81c92509be6b59a\$lut for cells of type $lut.
Using template $paramod$88badb7f9824e3ceb3c8779ca09e3818b540f168\$lut for cells of type $lut.
Using template $paramod$c4fe0d52e4fa3d649d75cb9587992cb08e44f263\$lut for cells of type $lut.
Using template $paramod$493190373199e5a39be045ba23abb29ecef89037\$lut for cells of type $lut.
Using template $paramod$6a3d1b4c6389888034ca851571f0d03f46d1c4e9\$lut for cells of type $lut.
Using template $paramod$b6e9b73c299da7666976c0ec8bebb40a6833ae97\$lut for cells of type $lut.
Using template $paramod$bdcb440348a3de952db4f7b6acdf219cf9d35178\$lut for cells of type $lut.
Using template $paramod$a466678992feb44cf6749703c13a9fa3f3b5c308\$lut for cells of type $lut.
Using template $paramod$b56552b15644de250f928c7e882226531acd70c9\$lut for cells of type $lut.
Using template $paramod$f088ed7e65c9d36d9d6c637765fbd333cfe9cc3d\$lut for cells of type $lut.
Using template $paramod$99e9f9370e0f453dd1be0e6f68ad59b4355bb5c7\$lut for cells of type $lut.
Using template $paramod$e3cb46169a670fed3cc26ed7eae42c258f417688\$lut for cells of type $lut.
Using template $paramod$8921e608da57eb3483e6390a11938d2bd4d7314d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$8eaff6f1eb06f966d120a1399fc98666c0f15f87\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$4ac7e64f31a3c0de225e9c9b5cc7397a41149e40\$lut for cells of type $lut.
Using template $paramod$355b44c9fea23e82c377a6f2876b97afe91b18c2\$lut for cells of type $lut.
Using template $paramod$ff3c554968d887d2e71eefe8bb714192fec1e071\$lut for cells of type $lut.
Using template $paramod$7d813eb49700f971f2635a434700eafdfa816bc3\$lut for cells of type $lut.
Using template $paramod$ca0b9ec704fc5e9d4f20570fcfebac2037495c74\$lut for cells of type $lut.
Using template $paramod$393c369193de8779f50882599bd9625c7fe51238\$lut for cells of type $lut.
Using template $paramod$01b636f2759ab594c2741266b3c22685988e291c\$lut for cells of type $lut.
Using template $paramod$d909494d67d7075f17a422f7cb5526f6d6564ea6\$lut for cells of type $lut.
Using template $paramod$9a6dd4ade5155328254b56c204046aa5d03d4faf\$lut for cells of type $lut.
Using template $paramod$02750f8d568bd99efbda01449a05e084a3143ca8\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$ec5d23c2c0db72db721db2b58ede80b6e36c8150\$lut for cells of type $lut.
Using template $paramod$f32248206de9c09f5430ebe0ae6286ed596e8580\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$ba5735bb1a246748109d851b6ab5abadef7d9b0d\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$234997bee759301806c8ada31f0c044884c8f8c5\$lut for cells of type $lut.
Using template $paramod$af053ee222a22b3c6071675f6448b207cc7d2089\$lut for cells of type $lut.
Using template $paramod$0b41d7b6b9b2f46cddf0447103dfc5ad7dac33c8\$lut for cells of type $lut.
Using template $paramod$29442795ef2e10dd90e3826e90a6d7a832893bba\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$7e3de18263fb7d0a2e12a4401120994e66bde6a4\$lut for cells of type $lut.
Using template $paramod$077f0a484d58dac4e3c69c4cba040f8b2cba23bf\$lut for cells of type $lut.
Using template $paramod$ffc05a226acfd31e6af5121b0fe98d90f7462941\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$80a3ad83b0cc21585fc9f61ce42c3a6c3efdaed2\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$82750827bdbeba3395d1fe64ff6e7921b8d20877\$lut for cells of type $lut.
Using template $paramod$c6877cca211c96bd98fd8e58ef57c17dd114bfc3\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod$89968a75cd461967ed73db8ea07d0b7442f889e1\$lut for cells of type $lut.
Using template $paramod$fa19fcfd423a20aa72a03cb4650500afd064f96e\$lut for cells of type $lut.
Using template $paramod$54357455e05a740eeb8e973ccd14779642597b5d\$lut for cells of type $lut.
Using template $paramod$69b2ad0a233cf80aac2bbd08e9e37e861bbac6b7\$lut for cells of type $lut.
Using template $paramod$e4e236f5d87adab2d26629f18d75463d3c8a5ec9\$lut for cells of type $lut.
Using template $paramod$1fefa90b0f989f629c90b721a7c44eefb3b0cda0\$lut for cells of type $lut.
Using template $paramod$ccdddc003db923b18f7e3e9a3491eeeccd120e3a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$c4a57735f68dea791563158e71e652a9ee523b9b\$lut for cells of type $lut.
Using template $paramod$5acd13a84d91acd3eb33eb8a5b2661bd9d07c019\$lut for cells of type $lut.
Using template $paramod$94d32ef0ababf595b3d2fcc57ab2796e0794eb9c\$lut for cells of type $lut.
Using template $paramod$ad39667101164c5fdd1081461049e76bdcc6e770\$lut for cells of type $lut.
Using template $paramod$ec77ef2f39e0c5347eaada9711f26fca6a276050\$lut for cells of type $lut.
Using template $paramod$f9df0bb8fc3cbb332d575e165ec04d3cfd4c90ca\$lut for cells of type $lut.
Using template $paramod$fb4ed309581bcd972f41afa8566ae8b9812c7f6c\$lut for cells of type $lut.
Using template $paramod$4639257dab201cc8c53c2830dc5b0443b5b97263\$lut for cells of type $lut.
Using template $paramod$cad659ac22b4378a13d705b3441fa100671e6c47\$lut for cells of type $lut.
Using template $paramod$23a0832a67f1f5dd6587ea88821abe8999fb1c2b\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$f610396a8c1614f373f4d73e3d1e988bc93e396c\$lut for cells of type $lut.
Using template $paramod$11249cf289040ce7e9029cd316e6d714d041453e\$lut for cells of type $lut.
Using template $paramod$53d1295e92eea38a512b9ce693445c7190afdb5d\$lut for cells of type $lut.
Using template $paramod$70a6f8b5e7c26d543ee5df54b2e21d28a007a4bc\$lut for cells of type $lut.
Using template $paramod$abd57c5088a965cedfad1d06bced0ba61e9040e5\$lut for cells of type $lut.
Using template $paramod$8da02996bc6ce025fcc2ce1dafd66f4b38a423f1\$lut for cells of type $lut.
Using template $paramod$15dcd80d72f8269cefeea2cbc86007d3271f025d\$lut for cells of type $lut.
Using template $paramod$342dff7a46d11e735f22d2fe382c9026a4c408d8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$ab27bf99442f632054ae16fdf7c339226a082b82\$lut for cells of type $lut.
Using template $paramod$f87bcf1791971b4eaa30f3f28437044fef878a04\$lut for cells of type $lut.
Using template $paramod$d8251ea73828e264c2facb28dbe84d77dd2b6080\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$4c062300547baeb0db28d20d7e66bbb462805fa5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001101 for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$a9b80e86d34dd6ff77bffa77abcd27e0298b5ca1\$lut for cells of type $lut.
Using template $paramod$5c6f4fcaeaeedc73f4b59bd1ec17f2cfa6cb627c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$732e429e49348abd2585bac23b9d73a0f2bc095f\$lut for cells of type $lut.
Using template $paramod$7b733f5b3466ec911060896fccc5c2626cbe3d64\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$7a2530583048b5718be2e3c3a5bf23c2f7c6d550\$lut for cells of type $lut.
Using template $paramod$8c101144e7aa35c718e52a9b8b96094e0e97610a\$lut for cells of type $lut.
Using template $paramod$fa874836ac64420bb7d9c67e99a0912e16a50ef2\$lut for cells of type $lut.
Using template $paramod$6de442abe246ff8c0692702d40d84ce1c07479d9\$lut for cells of type $lut.
Using template $paramod$4bca2c4d8774a18e4149104c3d345aab4ece71fb\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod$3dd4f4ce8ebbf14a7313c2f16ac9ca207adcb450\$lut for cells of type $lut.
Using template $paramod$2c1c2183c0558f2e63975c2497071b95f690b06d\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$15a361e9afe53d073e5f05a5a1fc7d88e6644bc6\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$9f6bc32305fc769fa11e4327bee073e3fbe84018\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod$5520fff1b44d478966d29525c974ea974e84a0e1\$lut for cells of type $lut.
Using template $paramod$dee640d16cce4eaffba139b741b984b4549f5ab6\$lut for cells of type $lut.
Using template $paramod$e3232e0a90c8340ac10328f8e4e3ccd56fa7779b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$222f7040fa6b4796c820efee7f44356d32ab5d26\$lut for cells of type $lut.
Using template $paramod$7ea2352f8f054781a715aeddf3e67f1db65f005a\$lut for cells of type $lut.
Using template $paramod$2f35f125a78690286f0cd2faecbaee9c64828b65\$lut for cells of type $lut.
Using template $paramod$aeec6694fb02476b52caf2cf50a3e449ce699ce6\$lut for cells of type $lut.
Using template $paramod$aa75e78e45bbd1ef8fabfae91d7bcb329d1f24b0\$lut for cells of type $lut.
Using template $paramod$bbe70f42e35b12a0f42a1a332a02ad02d69cccbf\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$6238402164dba6ee3feb499856ff13a30141dbbf\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$53ab9c39ec5d75411d6c239350c33dddef26e5e6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$7f7c9327334f91de6805dbc6c5361a459180c3d1\$lut for cells of type $lut.
Using template $paramod$43e7c4f1323764067e592734c1f848a2496e2646\$lut for cells of type $lut.
Using template $paramod$66e741791413519a466d4f44240bc83d3a191818\$lut for cells of type $lut.
Using template $paramod$42c7f7e0577b90a637faf761b61988640dc1e9f6\$lut for cells of type $lut.
Using template $paramod$849d013d096d73269ca4beb768f8e399745d37f2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$b33d93970f22483a5f9c7de8e357c06241c9728e\$lut for cells of type $lut.
Using template $paramod$e1f6f26c595b714b23aaf5b46e4ff285d7dd2807\$lut for cells of type $lut.
Using template $paramod$80fd3f90b6a7b38da9d25588666decbe3adaf5ec\$lut for cells of type $lut.
Using template $paramod$6f8f7058f18324c6bea94f64f46ca1e71a7d6d12\$lut for cells of type $lut.
Using template $paramod$33f6a1b0cec6e8d94a8ff0d9c4a44545386ffabf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$7aee9f69444623e4c83a876d7b49067bd9373c95\$lut for cells of type $lut.
Using template $paramod$432f26b811c14bf54c5e87c8670ec65cbcaf38ac\$lut for cells of type $lut.
Using template $paramod$d002d7bbe36597d64fca36afa18bf621bb0a4750\$lut for cells of type $lut.
Using template $paramod$9488659465061022ad8f3a5a185fdc75904bcac8\$lut for cells of type $lut.
Using template $paramod$4acaad3481bccc123482c4010bb095c9612e3455\$lut for cells of type $lut.
Using template $paramod$92116da44b143d2b4e0fb46c10258a6121a7734f\$lut for cells of type $lut.
Using template $paramod$46654478f15cf9dcb3f92426e419e9c9f11a784e\$lut for cells of type $lut.
Using template $paramod$aea822f95ccd4b6aac4e08d291d9001f4393fb57\$lut for cells of type $lut.
Using template $paramod$86a69f95bdbfc36792b7c7498d3544468c88bd9a\$lut for cells of type $lut.
Using template $paramod$f79cef88769904cf6213b5d19710904d29e3a483\$lut for cells of type $lut.
Using template $paramod$e88ca0d4f015946bab71b5d5949dc29214db3c5d\$lut for cells of type $lut.
Using template $paramod$173257c402a3003de28bff8c2a49d358e5f4004c\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$03b33e8897154a3b6d1be647e0d321fa4c9d519b\$lut for cells of type $lut.
Using template $paramod$a8f554bb04e997796534a7dd766c8bb82563c4d4\$lut for cells of type $lut.
Using template $paramod$f73b1ab8f1de4ec40ccc69dacd9275818ebb3669\$lut for cells of type $lut.
Using template $paramod$5a186a8972e5041b64d0478273c80badd6ce7586\$lut for cells of type $lut.
Using template $paramod$121f66828c71d3c18a58c99e9f44b94525cfca81\$lut for cells of type $lut.
Using template $paramod$dc078f2dd82d099752b6003e26d472e5d2592430\$lut for cells of type $lut.
Using template $paramod$17d0f5800c5f64fa392606fd7bbde9f3f932b963\$lut for cells of type $lut.
Using template $paramod$983430e3c4d38d44e3ce98f4d25ec569e53fa530\$lut for cells of type $lut.
Using template $paramod$bff60da521de773f8caf46fbc0845c3d7d3e2310\$lut for cells of type $lut.
Using template $paramod$e57e94d8fe399ff8a96ad8293de31b68bde08fbc\$lut for cells of type $lut.
Using template $paramod$1b4dd6457d07f8f165ec99061b8d6c5023635c5b\$lut for cells of type $lut.
Using template $paramod$034a69dd110db95ee917f313eafd6833fc6595f9\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$ea9f0804ffa1047d479d3e00429394419ff5856b\$lut for cells of type $lut.
Using template $paramod$22ca34e45145bb3eb2ce78f5debe5bf61645321e\$lut for cells of type $lut.
Using template $paramod$8f2e7e75adce3b99bb917fc7c1e43ff49839c910\$lut for cells of type $lut.
Using template $paramod$8b5cd3db939d1b72145e634c68ab25658458fb1a\$lut for cells of type $lut.
Using template $paramod$a2ab254c4994895d7d1e8288d13b2bcfa83a10ad\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$5cfc33fa349d072fa0b8cfb4ecf768a8cb3add84\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$9d1705341bfa5fd4f71e6517b526937ec7acc6d1\$lut for cells of type $lut.
Using template $paramod$35059585e93e18989247e13034fd6a1ce4de9957\$lut for cells of type $lut.
Using template $paramod$717bf6666116ee4d3a36e1209754d5d20abff615\$lut for cells of type $lut.
Using template $paramod$6deead41a97e885fdfb7651ed7486bc07c319d2a\$lut for cells of type $lut.
Using template $paramod$098684024492baca2791d8d2cc7ab98df093c8c1\$lut for cells of type $lut.
Using template $paramod$968bbcc64da0b510b4577f17a4a470793a3617e9\$lut for cells of type $lut.
Using template $paramod$0e72849af4a5f94b44dc59678596da43b4993690\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$4c8de682f2508054a5f7f13444038e3331866a9d\$lut for cells of type $lut.
Using template $paramod$04e4714edee3b6d870786c6e352ec500fb9cb274\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
No more expansions possible.
<suppressed ~13829 debug messages>

5.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$share.cc:669:make_supercell$13431.Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$22167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$21658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$share.cc:669:make_supercell$13431.Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$169517$lut$auto$share.cc:669:make_supercell$13431.Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$20937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$20411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$20326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$19806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$19285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$15849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$15372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$15024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$14674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$14268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$13150.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$12411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3182:And$13992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$opt_dff.cc:272:make_patterns_logic$12842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3182:And$14002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3182:And$14002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3182:And$14002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3182:And$14002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3182:And$14002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3182:And$14002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$9936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$9873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3270:Mux$13915[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9899.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$9574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$9534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$9499.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$9201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3373:AndGate$60670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3373:AndGate$60670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3373:AndGate$60670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3373:AndGate$60670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3373:AndGate$60670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3373:AndGate$60670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$9277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$10915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$9239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2720_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$8615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$8520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13661.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$6870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$6870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$6870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$6870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$6713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$12874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$4285.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$4285.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$4285.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$4285.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$4285.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$7230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$7112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$7112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$7098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$11009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$9977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$10134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$opt_dff.cc:272:make_patterns_logic$12955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170280.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$10616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$10641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$10751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$10807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$10837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$10919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$10971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$11013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$11067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$11572.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$11757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$11761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$12027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$12094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$12303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$12328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$12347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$12361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$12552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$12710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7982.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$12798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$12815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$12874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$12878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$13288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$13665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13700.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170387.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$14181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$14261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$14268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$14273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$14622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$14679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$15024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$15029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$15067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$15071.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$15377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$15849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$15854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$16031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$16209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$16225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$16323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$16404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$16457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$16464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$16475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$16648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$16795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$16851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$16945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$17111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$17156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$17163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$17258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$17282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$17340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$17373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$17389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$17524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$17601.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$17682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$17785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$17809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$17944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$17951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$17963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$18228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$18235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$18251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$18299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$18369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$18376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$18404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$18522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$18730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$18923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$19115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$19285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$19290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$19811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$19994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$20326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$20331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$20778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$21013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$21052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$21340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$21380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$auto$share.cc:669:make_supercell$13431.Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$21931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$22146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$22389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$22495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$auto$share.cc:669:make_supercell$13431.Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$22726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$22763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$22799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$6717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6740.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$6870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$6870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$6933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$10027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7089.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$7139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$7230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7271.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$7301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$4994_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$7602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11111.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$opt_dff.cc:272:make_patterns_logic$12822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$15067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8287.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8700.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$8912.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3270:Mux$13915[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9314.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9503.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$9721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9775.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$9819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2720_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$opt_dff.cc:272:make_patterns_logic$12762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$11222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$9701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$opt_dff.cc:272:make_patterns_logic$13226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$auto$opt_dff.cc:272:make_patterns_logic$58706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3182:And$13992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3182:And$14002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3270:Mux$13915[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3373:AndGate$60670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$share.cc:669:make_supercell$13431.Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$share.cc:669:make_supercell$13431.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$share.cc:669:make_supercell$13431.Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$share.cc:669:make_supercell$13431.Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$share.cc:669:make_supercell$13431.Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$rtlil.cc:3182:And$13992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$procmux$8186.B_AND_S[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$11936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$22706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$21037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$21320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1064$2827_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1065$2831_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:870$2717_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2720_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:872$2724_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$4250_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$4285.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$169517$lut$aiger169516$12094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$5225_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$5225_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$5225_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$12418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$12644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$procmux$6828_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$procmux$8186.B_AND_S[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$procmux$8186.B_AND_S[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$9443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_uart_rx_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$21642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$22845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$11453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$share.cc:669:make_supercell$13431.Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$9873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$22325.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$4285.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut\basesoc_picorv322[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$21723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$22726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$flatten\picorv32.$procmux$5225_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$11689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$auto$opt_dff.cc:272:make_patterns_logic$12878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$flatten\picorv32.\genblk2.pcpi_div.$0\pcpi_wait[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$7477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169664.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$23160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169830.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169879.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$20395.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169958.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$20188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$20101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$19968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$19934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$169993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$19523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$19207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$19097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$18543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$18453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$18306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170095.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$18176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$17715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$17608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$17559.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$17100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$16788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$16634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$16562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$16132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$15790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$15518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$15257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$15217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$14933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$14857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$14302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$13856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$13727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$169517$lut$aiger169516$13575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$13367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$169517$lut$aiger169516$8005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$12925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$12659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170505.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$169517$lut$aiger169516$8048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$170723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
Removed 0 unused cells and 12652 unused wires.

5.46. Executing AUTONAME pass.
Renamed 17148 objects in module colorlight_i5 (1679 iterations).
<suppressed ~17148 debug messages>

5.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `colorlight_i5'. Setting top module to colorlight_i5.

5.47.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

5.47.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

5.48. Printing statistics.

=== colorlight_i5 ===

        +----------Local Count, excluding submodules.
        | 
     7206 wires
    31753 wire bits
     7206 public wires
    31753 public wire bits
       15 ports
       57 port bits
       84 cells
        4   $scopeinfo
       41   DP16KD
        1   EHXPLLL
        4   MULT18X18D
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
    11579 submodules
      620   CCU2C
       95   L6MUX21
     6414   LUT4
      778   PFUMX
       24   TRELLIS_DPR16X4
     3648   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       84 colorlight_i5

        +----------Count including submodules.
        | 
     7206 wires
    31753 wire bits
     7206 public wires
    31753 public wire bits
       15 ports
       57 port bits
        - memories
        - memory bits
        - processes
       84 cells
        4   $scopeinfo
       41   DP16KD
        1   EHXPLLL
        4   MULT18X18D
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
    11579 submodules
      620   CCU2C
       95   L6MUX21
     6414   LUT4
      778   PFUMX
       24   TRELLIS_DPR16X4
     3648   TRELLIS_FF

5.49. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

6. Executing JSON backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: eaa173dd2a, CPU: user 43.27s system 1.06s, MEM: 1153.01 MB peak
Yosys 0.57+268 (git sha1 47ca09a01, clang++ 18.1.8 -fPIC -O3)
Time spent: 37% 1x autoname (18 sec), 10% 1x abc9_exe (5 sec), ...
