#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul  9 06:11:10 2025
# Process ID: 15232
# Current directory: F:/GitHub/Integer_Clk_Division/FPGA_Implementation/clk_divider/clk_divider.runs/synth_1
# Command line: vivado.exe -log clk_div.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_div.tcl
# Log file: F:/GitHub/Integer_Clk_Division/FPGA_Implementation/clk_divider/clk_divider.runs/synth_1/clk_div.vds
# Journal file: F:/GitHub/Integer_Clk_Division/FPGA_Implementation/clk_divider/clk_divider.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source clk_div.tcl -notrace
