#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Mon Oct 25 17:27:41 2021
# Process ID: 1157812
# Current directory: /home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1
# Command line: vivado -log design_top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_top_wrapper.tcl -notrace
# Log file: /home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_top_wrapper.vdi
# Journal file: /home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/esme/.Xilinx/Vivado/Vivado_init.tcl'
source design_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/data0/xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top design_top_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_top/ip/design_top_CTRL_0_0/design_top_CTRL_0_0.dcp' for cell 'design_top_i/IMU_CTRL'
INFO: [Project 1-454] Reading design checkpoint '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_top/ip/design_top_clk_divider_0_0/design_top_clk_divider_0_0.dcp' for cell 'design_top_i/clk_divider'
INFO: [Project 1-454] Reading design checkpoint '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_top/ip/design_top_Addr_Counter_0_0/design_top_Addr_Counter_0_0.dcp' for cell 'design_top_i/Address_handler/Addr_Counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_top/ip/design_top_Addr_ctrl_0_0/design_top_Addr_ctrl_0_0.dcp' for cell 'design_top_i/Address_handler/Addr_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_top/ip/design_top_fsm_intr_0_0/design_top_fsm_intr_0_0.dcp' for cell 'design_top_i/Address_handler/fsm_intr_0'
INFO: [Project 1-454] Reading design checkpoint '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_top/ip/design_top_clk_divider_UART_0_0/design_top_clk_divider_UART_0_0.dcp' for cell 'design_top_i/UART_TX/clk_divider_UART_0'
INFO: [Project 1-454] Reading design checkpoint '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_top/ip/design_top_tx_mod_0_0/design_top_tx_mod_0_0.dcp' for cell 'design_top_i/UART_TX/tx_mod_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.762 ; gain = 0.000 ; free physical = 9630 ; free virtual = 21915
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/constrs_1/new/const1.xdc]
Finished Parsing XDC File [/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/constrs_1/new/const1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.762 ; gain = 0.000 ; free physical = 9533 ; free virtual = 21818
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2639.770 ; gain = 16.008 ; free physical = 9514 ; free virtual = 21799

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1689dd198

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2761.551 ; gain = 121.781 ; free physical = 9151 ; free virtual = 21436

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c85cc93b

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8974 ; free virtual = 21259
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c85cc93b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8974 ; free virtual = 21259
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18da7b3c9

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8974 ; free virtual = 21259
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_top_i/clk_divider/U0/clk_div_BUFG_inst to drive 55 load(s) on clock net design_top_i/clk_divider/U0/clk_div_BUFG
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 34 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 165a6a2f4

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8973 ; free virtual = 21258
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 165a6a2f4

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8973 ; free virtual = 21258
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 165a6a2f4

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8974 ; free virtual = 21259
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8973 ; free virtual = 21258
Ending Logic Optimization Task | Checksum: d93643e1

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8973 ; free virtual = 21258

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d93643e1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8973 ; free virtual = 21258

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d93643e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8973 ; free virtual = 21258

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8973 ; free virtual = 21258
Ending Netlist Obfuscation Task | Checksum: d93643e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.520 ; gain = 0.000 ; free physical = 8973 ; free virtual = 21258
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2938.520 ; gain = 314.758 ; free physical = 8973 ; free virtual = 21258
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2978.539 ; gain = 0.000 ; free physical = 8969 ; free virtual = 21255
INFO: [Common 17-1381] The checkpoint '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_top_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_top_wrapper_drc_opted.rpt -pb design_top_wrapper_drc_opted.pb -rpx design_top_wrapper_drc_opted.rpx
Command: report_drc -file design_top_wrapper_drc_opted.rpt -pb design_top_wrapper_drc_opted.pb -rpx design_top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_top_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8900 ; free virtual = 21185
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a566b8bc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8900 ; free virtual = 21185
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8900 ; free virtual = 21185

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7bc9562c

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8930 ; free virtual = 21216

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a104d773

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8930 ; free virtual = 21216

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a104d773

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8930 ; free virtual = 21216
Phase 1 Placer Initialization | Checksum: a104d773

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8930 ; free virtual = 21215

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a104d773

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8929 ; free virtual = 21214

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a104d773

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8929 ; free virtual = 21214

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a104d773

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8929 ; free virtual = 21214

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 7ea3ac4e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8819 ; free virtual = 21115
Phase 2 Global Placement | Checksum: 7ea3ac4e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8819 ; free virtual = 21115

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7ea3ac4e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8819 ; free virtual = 21115

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f7c885a2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8819 ; free virtual = 21115

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ec91257d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8819 ; free virtual = 21115

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e3b96d18

Time (s): cpu = 00:00:23 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8819 ; free virtual = 21115

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13c72f85e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8816 ; free virtual = 21112

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13c72f85e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8816 ; free virtual = 21112

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13c72f85e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8816 ; free virtual = 21112
Phase 3 Detail Placement | Checksum: 13c72f85e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8816 ; free virtual = 21112

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 13c72f85e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8816 ; free virtual = 21111

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13c72f85e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8816 ; free virtual = 21111

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13c72f85e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8815 ; free virtual = 21111
Phase 4.3 Placer Reporting | Checksum: 13c72f85e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8815 ; free virtual = 21111

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8815 ; free virtual = 21111

Time (s): cpu = 00:00:25 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8815 ; free virtual = 21111
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b7acdbc0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8815 ; free virtual = 21111
Ending Placer Task | Checksum: e37fabc4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8815 ; free virtual = 21111
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8838 ; free virtual = 21136
INFO: [Common 17-1381] The checkpoint '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_top_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8833 ; free virtual = 21125
INFO: [runtcl-4] Executing : report_utilization -file design_top_wrapper_utilization_placed.rpt -pb design_top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8835 ; free virtual = 21137
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8800 ; free virtual = 21103
INFO: [Common 17-1381] The checkpoint '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 46c062c8 ConstDB: 0 ShapeSum: 9cbf48fc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c11f3bfe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8738 ; free virtual = 21035
Post Restoration Checksum: NetGraph: 24d8449b NumContArr: 9c46f763 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c11f3bfe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8705 ; free virtual = 21001

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c11f3bfe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3154.730 ; gain = 0.000 ; free physical = 8705 ; free virtual = 21001
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 11fc28ec1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.355 ; gain = 20.625 ; free physical = 8699 ; free virtual = 20992

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 167
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 166
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11fc28ec1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.355 ; gain = 20.625 ; free physical = 8699 ; free virtual = 20993
Phase 3 Initial Routing | Checksum: 0e64ced0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.355 ; gain = 20.625 ; free physical = 8701 ; free virtual = 20994

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 19c9f1c40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.355 ; gain = 20.625 ; free physical = 8699 ; free virtual = 20992
Phase 4 Rip-up And Reroute | Checksum: 19c9f1c40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.355 ; gain = 20.625 ; free physical = 8699 ; free virtual = 20992

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 19c9f1c40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.355 ; gain = 20.625 ; free physical = 8699 ; free virtual = 20992

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 19c9f1c40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.355 ; gain = 20.625 ; free physical = 8700 ; free virtual = 20993
Phase 6 Post Hold Fix | Checksum: 19c9f1c40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.355 ; gain = 20.625 ; free physical = 8700 ; free virtual = 20993

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0373304 %
  Global Horizontal Routing Utilization  = 0.0186782 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 13.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19c9f1c40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.355 ; gain = 20.625 ; free physical = 8699 ; free virtual = 20992

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19c9f1c40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.355 ; gain = 20.625 ; free physical = 8697 ; free virtual = 20990

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fa8c2bff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3207.371 ; gain = 52.641 ; free physical = 8697 ; free virtual = 20990
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3207.371 ; gain = 52.641 ; free physical = 8737 ; free virtual = 21030

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3207.371 ; gain = 52.641 ; free physical = 8737 ; free virtual = 21030
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3207.371 ; gain = 0.000 ; free physical = 8736 ; free virtual = 21031
INFO: [Common 17-1381] The checkpoint '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_top_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_top_wrapper_drc_routed.rpt -pb design_top_wrapper_drc_routed.pb -rpx design_top_wrapper_drc_routed.rpx
Command: report_drc -file design_top_wrapper_drc_routed.rpt -pb design_top_wrapper_drc_routed.pb -rpx design_top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_top_wrapper_methodology_drc_routed.rpt -pb design_top_wrapper_methodology_drc_routed.pb -rpx design_top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_top_wrapper_methodology_drc_routed.rpt -pb design_top_wrapper_methodology_drc_routed.pb -rpx design_top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_top_wrapper_power_routed.rpt -pb design_top_wrapper_power_summary_routed.pb -rpx design_top_wrapper_power_routed.rpx
Command: report_power -file design_top_wrapper_power_routed.rpt -pb design_top_wrapper_power_summary_routed.pb -rpx design_top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_top_wrapper_route_status.rpt -pb design_top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_top_wrapper_timing_summary_routed.rpt -pb design_top_wrapper_timing_summary_routed.pb -rpx design_top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_top_wrapper_bus_skew_routed.rpt -pb design_top_wrapper_bus_skew_routed.pb -rpx design_top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_top_i/IMU_CTRL/U0/MOSI_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_top_i/IMU_CTRL/U0/MOSI_reg_i_2/O, cell design_top_i/IMU_CTRL/U0/MOSI_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_top_i/IMU_CTRL/U0/SCLK_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_top_i/IMU_CTRL/U0/SCLK_reg_i_2/O, cell design_top_i/IMU_CTRL/U0/SCLK_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_top_i/IMU_CTRL/U0/cs_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_top_i/IMU_CTRL/U0/cs_reg_i_1/O, cell design_top_i/IMU_CTRL/U0/cs_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_top_i/IMU_CTRL/U0/data1_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin design_top_i/IMU_CTRL/U0/data1_reg[7]_i_2/O, cell design_top_i/IMU_CTRL/U0/data1_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/esme/Desktop/VivadoProjects/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Oct 25 17:28:36 2021. For additional details about this file, please refer to the WebTalk help file at /mnt/data0/xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3530.695 ; gain = 190.926 ; free physical = 8698 ; free virtual = 20993
INFO: [Common 17-206] Exiting Vivado at Mon Oct 25 17:28:36 2021...
