{"vcs1":{"timestamp_begin":1748731942.806816307, "rt":0.64, "ut":0.21, "st":0.15}}
{"vcselab":{"timestamp_begin":1748731943.520918419, "rt":0.35, "ut":0.18, "st":0.05}}
{"link":{"timestamp_begin":1748731943.930208057, "rt":0.25, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748731942.284411771}
{"VCS_COMP_START_TIME": 1748731942.284411771}
{"VCS_COMP_END_TIME": 1748731944.802133507}
{"VCS_USER_OPTIONS": "-Mupdate tb_prueba3.sv -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v -o results3 -full64 -sverilog -kdb -lca -debug_acc+all -debug_region+cell+encrypt -l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert"}
