

================================================================
== Vivado HLS Report for 'combinar'
================================================================
* Date:           Fri Jul 24 19:00:07 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        binarycam
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         5|          4|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     94|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     98|    -|
|Register         |        -|      -|      66|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      66|    192|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |and_ln115_1_fu_208_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln115_2_fu_214_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln115_fu_202_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op51_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op61_write_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op62_write_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op70_write_state6    |    and   |      0|  0|   2|           1|           1|
    |in1_V_V_read_nbread_fu_62_p2_0    |    and   |      0|  0|   2|           1|           0|
    |in1b_V_V_read_nbread_fu_74_p2_0   |    and   |      0|  0|   2|           1|           0|
    |in2_V_V_read_nbread_fu_68_p2_0    |    and   |      0|  0|   2|           1|           0|
    |in2b_V_V_read_nbread_fu_80_p2_0   |    and   |      0|  0|   2|           1|           0|
    |icmp_ln879_1_fu_157_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln879_2_fu_168_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln879_3_fu_179_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln879_fu_146_p2              |   icmp   |      0|  0|  13|          11|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  94|          65|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |result_V_V_blk_n         |   9|          2|    1|          2|
    |result_V_V_din           |  33|          6|   11|         66|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  98|         19|   15|         79|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln115_2_reg_300      |   1|   0|    1|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_n_1_reg_257        |   1|   0|    1|          0|
    |empty_n_2_reg_266        |   1|   0|    1|          0|
    |empty_n_3_reg_275        |   1|   0|    1|          0|
    |empty_n_reg_248          |   1|   0|    1|          0|
    |end_1_0_i_fu_58          |   1|   0|    1|          0|
    |end_2_0_i_fu_54          |   1|   0|    1|          0|
    |end_3_0_i_fu_50          |   1|   0|    1|          0|
    |end_4_0_i_fu_46          |   1|   0|    1|          0|
    |icmp_ln879_1_reg_288     |   1|   0|    1|          0|
    |icmp_ln879_2_reg_292     |   1|   0|    1|          0|
    |icmp_ln879_3_reg_296     |   1|   0|    1|          0|
    |icmp_ln879_reg_284       |   1|   0|    1|          0|
    |tmp_V_1_reg_261          |  11|   0|   11|          0|
    |tmp_V_2_reg_270          |  11|   0|   11|          0|
    |tmp_V_3_reg_279          |  11|   0|   11|          0|
    |tmp_V_reg_252            |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  66|   0|   66|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   combinar   | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   combinar   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   combinar   | return value |
|result_V_V_din     | out |   11|   ap_fifo  |  result_V_V  |    pointer   |
|result_V_V_full_n  |  in |    1|   ap_fifo  |  result_V_V  |    pointer   |
|result_V_V_write   | out |    1|   ap_fifo  |  result_V_V  |    pointer   |
|in1_V_V_dout       |  in |   11|   ap_fifo  |    in1_V_V   |    pointer   |
|in1_V_V_empty_n    |  in |    1|   ap_fifo  |    in1_V_V   |    pointer   |
|in1_V_V_read       | out |    1|   ap_fifo  |    in1_V_V   |    pointer   |
|in2_V_V_dout       |  in |   11|   ap_fifo  |    in2_V_V   |    pointer   |
|in2_V_V_empty_n    |  in |    1|   ap_fifo  |    in2_V_V   |    pointer   |
|in2_V_V_read       | out |    1|   ap_fifo  |    in2_V_V   |    pointer   |
|in1b_V_V_dout      |  in |   11|   ap_fifo  |   in1b_V_V   |    pointer   |
|in1b_V_V_empty_n   |  in |    1|   ap_fifo  |   in1b_V_V   |    pointer   |
|in1b_V_V_read      | out |    1|   ap_fifo  |   in1b_V_V   |    pointer   |
|in2b_V_V_dout      |  in |   11|   ap_fifo  |   in2b_V_V   |    pointer   |
|in2b_V_V_empty_n   |  in |    1|   ap_fifo  |   in2b_V_V   |    pointer   |
|in2b_V_V_read      | out |    1|   ap_fifo  |   in2b_V_V   |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

