<stg><name>kernel</name>


<trans_list>

<trans id="725" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="3" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="7" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="11" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln215_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln215_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="14" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="19" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="20" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="24" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="26" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="28" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="28" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="29" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="31" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_sums_3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="kernel_sums_3_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
:1  %kernel_sums_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="kernel_sums_2_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
:2  %kernel_sums_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="kernel_sums_1_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
:3  %kernel_sums_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="kernel_sums_0_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_3, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_2, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_1, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_0, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_3, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_2, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_1, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_0, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_3, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_2, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_1, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_0, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i16* %output_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i16* %output_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i16* %output_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i16* %output_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i8* %input_lower_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i8* %input_lower_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i8* %input_lower_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i8* %input_upper_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i8* %input_upper_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i8* %input_upper_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="32" op_14_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecReset([514 x i8]* @stripes_0_0, [514 x i8]* @stripes_0_1, [514 x i8]* @stripes_0_2, [514 x i8]* @stripes_0_3, [514 x i8]* @stripes_1_0, [514 x i8]* @stripes_1_1, [514 x i8]* @stripes_1_2, [514 x i8]* @stripes_1_3, [514 x i8]* @stripes_2_0, [514 x i8]* @stripes_2_1, [514 x i8]* @stripes_2_2, [514 x i8]* @stripes_2_3, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln287"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
:27  %partial_sums_0 = alloca [4 x i32], align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
:28  %partial_sums_1 = alloca [4 x i32], align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
:29  %partial_sums_2 = alloca [4 x i32], align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecReset(i1* @read_odd, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln143"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecReset(i16* @read_col_index, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln144"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecReset(i16* @compute_col_index, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln145"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %partial_sums_0_addr_1 = getelementptr [4 x i32]* %partial_sums_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="partial_sums_0_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %partial_sums_0_addr_2 = getelementptr [4 x i32]* %partial_sums_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="partial_sums_0_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %partial_sums_0_addr_3 = getelementptr [4 x i32]* %partial_sums_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="partial_sums_0_addr_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %partial_sums_0_addr_4 = getelementptr [4 x i32]* %partial_sums_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="partial_sums_0_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %partial_sums_1_addr_1 = getelementptr [4 x i32]* %partial_sums_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="partial_sums_1_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %partial_sums_1_addr_2 = getelementptr [4 x i32]* %partial_sums_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="partial_sums_1_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %partial_sums_1_addr_3 = getelementptr [4 x i32]* %partial_sums_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="partial_sums_1_addr_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %partial_sums_1_addr_4 = getelementptr [4 x i32]* %partial_sums_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="partial_sums_1_addr_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %partial_sums_2_addr_1 = getelementptr [4 x i32]* %partial_sums_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="partial_sums_2_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %partial_sums_2_addr_2 = getelementptr [4 x i32]* %partial_sums_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="partial_sums_2_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %partial_sums_2_addr_3 = getelementptr [4 x i32]* %partial_sums_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="partial_sums_2_addr_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %partial_sums_2_addr_4 = getelementptr [4 x i32]* %partial_sums_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="partial_sums_2_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %1

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %maxes_3_0 = phi i32 [ undef, %0 ], [ %maxes_3_3, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="maxes_3_0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %maxes_2_0 = phi i32 [ undef, %0 ], [ %maxes_2_3, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="maxes_2_0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %maxes_1_0 = phi i32 [ undef, %0 ], [ %maxes_1_3, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="maxes_1_0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %maxes_0_0 = phi i32 [ undef, %0 ], [ %maxes_0_3, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="maxes_0_0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %b_0 = phi i3 [ 0, %0 ], [ %b, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="b_0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %icmp_ln147 = icmp eq i3 %b_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %b = add i3 %b_0, 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln147, label %30, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1">
<![CDATA[
hls_label_0_begin:1  %read_odd_load = load i1* @read_odd, align 1

]]></Node>
<StgValue><ssdm name="read_odd_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:2  br i1 %read_odd_load, label %.preheader13.preheader, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln271"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader14:0  %i_0 = phi i2 [ %i_1, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:1  %icmp_ln151 = icmp eq i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:3  %i_1 = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %icmp_ln151, label %.loopexit.loopexit900, label %2

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16">
<![CDATA[
:0  %read_col_index_load_1 = load i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="read_col_index_load_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="17" op_0_bw="16">
<![CDATA[
:1  %sext_ln153 = sext i16 %read_col_index_load_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit900:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader13:0  %i1_0 = phi i2 [ %i, %.preheader13.loopexit ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:1  %icmp_ln164 = icmp eq i2 %i1_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:3  %i = add i2 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %icmp_ln164, label %.loopexit.loopexit, label %9

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16">
<![CDATA[
:0  %read_col_index_load = load i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="read_col_index_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="17" op_0_bw="16">
<![CDATA[
:1  %sext_ln166 = sext i16 %read_col_index_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %10

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1">
<![CDATA[
.loopexit:0  %compute_odd_load = load i1* @compute_odd, align 1

]]></Node>
<StgValue><ssdm name="compute_odd_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:1  %select_ln177 = select i1 %compute_odd_load, i2 0, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:2  %select_ln177_1 = select i1 %compute_odd_load, i2 1, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln177_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:3  %select_ln177_2 = select i1 %compute_odd_load, i2 -2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln177_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:4  %select_ln177_3 = select i1 %compute_odd_load, i2 -1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln177_3"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="read_odd_load" val="1"/>
<literal name="icmp_ln164" val="1"/>
</and_exp><and_exp><literal name="read_odd_load" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:5  br label %meminst_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i2 [ 0, %2 ], [ %j_1, %8 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %local_col_index_0 = phi i17 [ %sext_ln153, %2 ], [ %local_col_index_2, %8 ]

]]></Node>
<StgValue><ssdm name="local_col_index_0"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln154 = icmp eq i2 %j_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j_1 = add i2 %j_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln154, label %.preheader14.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i_0, label %branch532 [
    i2 0, label %branch330
    i2 1, label %branch431
  ]

]]></Node>
<StgValue><ssdm name="switch_ln156"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch431:0  %tmp_67 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_1_V)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch431:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch330:0  %tmp_66 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_0_V)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch330:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch532:0  %tmp_65 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_2_V)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch532:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.loopexit:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_112_0 = phi i8 [ %tmp_65, %branch532 ], [ %tmp_67, %branch431 ], [ %tmp_66, %branch330 ]

]]></Node>
<StgValue><ssdm name="tmp_112_0"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="17">
<![CDATA[
:1  %sext_ln156 = sext i17 %local_col_index_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %stripes_0_0_addr = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %stripes_1_0_addr = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %stripes_2_0_addr = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:5  switch i2 %i_0, label %branch27 [
    i2 0, label %branch25
    i2 1, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln156"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch26:0  store i8 %tmp_112_0, i8* %stripes_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch25:0  store i8 %tmp_112_0, i8* %stripes_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch27:0  store i8 %tmp_112_0, i8* %stripes_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i_0, label %branch11177 [
    i2 0, label %branch9175
    i2 1, label %branch10176
  ]

]]></Node>
<StgValue><ssdm name="switch_ln157"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10176:0  %tmp_75 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_1_V)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch10176:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9175:0  %tmp_74 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_0_V)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch9175:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11177:0  %tmp_73 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_2_V)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch11177:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %stripes_0_1_addr = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %stripes_1_1_addr = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %stripes_2_1_addr = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_113_0 = phi i8 [ %tmp_73, %branch11177 ], [ %tmp_75, %branch10176 ], [ %tmp_74, %branch9175 ]

]]></Node>
<StgValue><ssdm name="tmp_113_0"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i_0, label %branch24 [
    i2 0, label %branch22
    i2 1, label %branch23
  ]

]]></Node>
<StgValue><ssdm name="switch_ln157"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch23:0  store i8 %tmp_113_0, i8* %stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch22:0  store i8 %tmp_113_0, i8* %stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch24:0  store i8 %tmp_113_0, i8* %stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %local_col_index_2 = add i17 %local_col_index_0, 1

]]></Node>
<StgValue><ssdm name="local_col_index_2"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:0  %local_col_index2_0 = phi i17 [ %sext_ln166, %9 ], [ %local_col_index_1, %15 ]

]]></Node>
<StgValue><ssdm name="local_col_index2_0"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %j3_0 = phi i2 [ 0, %9 ], [ %j, %15 ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln167 = icmp eq i2 %j3_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j = add i2 %j3_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln167, label %.preheader13.loopexit, label %11

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i1_0, label %branch226 [
    i2 0, label %branch024
    i2 1, label %branch125
  ]

]]></Node>
<StgValue><ssdm name="switch_ln169"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch125:0  %tmp_64 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_1_V)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch024:0  %tmp_63 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_0_V)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch024:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch226:0  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_upper_2_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
<literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.loopexit:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_0 = phi i8 [ %tmp, %branch226 ], [ %tmp_64, %branch125 ], [ %tmp_63, %branch024 ]

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="17">
<![CDATA[
:1  %sext_ln169 = sext i17 %local_col_index2_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln169"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %stripes_0_2_addr = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %sext_ln169

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %stripes_1_2_addr = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %sext_ln169

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %stripes_2_2_addr = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %sext_ln169

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:5  switch i2 %i1_0, label %branch21 [
    i2 0, label %branch19
    i2 1, label %branch20
  ]

]]></Node>
<StgValue><ssdm name="switch_ln169"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch20:0  store i8 %tmp_0, i8* %stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch19:0  store i8 %tmp_0, i8* %stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch21:0  store i8 %tmp_0, i8* %stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i1_0, label %branch869 [
    i2 0, label %branch667
    i2 1, label %branch768
  ]

]]></Node>
<StgValue><ssdm name="switch_ln170"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch768:0  %tmp_72 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_1_V)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch768:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch667:0  %tmp_71 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_0_V)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch667:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch869:0  %tmp_70 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_lower_2_V)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch869:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %stripes_0_3_addr = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %sext_ln169

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %stripes_1_3_addr = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %sext_ln169

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %stripes_2_3_addr = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %sext_ln169

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0  %tmp_111_0 = phi i8 [ %tmp_70, %branch869 ], [ %tmp_72, %branch768 ], [ %tmp_71, %branch667 ]

]]></Node>
<StgValue><ssdm name="tmp_111_0"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i1_0, label %branch18 [
    i2 0, label %branch16
    i2 1, label %branch17
  ]

]]></Node>
<StgValue><ssdm name="switch_ln170"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch17:0  store i8 %tmp_111_0, i8* %stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch16:0  store i8 %tmp_111_0, i8* %stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch18:0  store i8 %tmp_111_0, i8* %stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i1_0" val="!0"/>
<literal name="i1_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %local_col_index_1 = add i17 %local_col_index2_0, 1

]]></Node>
<StgValue><ssdm name="local_col_index_1"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst_ifconv:0  %maxes_3_14 = phi i32 [ %maxes_3_0, %.loopexit ], [ %select_ln192_2, %meminst_ifconv ]

]]></Node>
<StgValue><ssdm name="maxes_3_14"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst_ifconv:1  %maxes_2_13 = phi i32 [ %maxes_2_0, %.loopexit ], [ %select_ln192_5, %meminst_ifconv ]

]]></Node>
<StgValue><ssdm name="maxes_2_13"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst_ifconv:2  %maxes_1_12 = phi i32 [ %maxes_1_0, %.loopexit ], [ %select_ln192_7, %meminst_ifconv ]

]]></Node>
<StgValue><ssdm name="maxes_1_12"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst_ifconv:3  %maxes_0_11 = phi i32 [ %maxes_0_0, %.loopexit ], [ %select_ln192_8, %meminst_ifconv ]

]]></Node>
<StgValue><ssdm name="maxes_0_11"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst_ifconv:4  %phi_ln192 = phi i2 [ 0, %.loopexit ], [ %add_ln192, %meminst_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_ln192"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst_ifconv:5  %add_ln192 = add i2 %phi_ln192, 1

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst_ifconv:6  %icmp_ln192_1 = icmp eq i2 %phi_ln192, -2

]]></Node>
<StgValue><ssdm name="icmp_ln192_1"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:7  %select_ln192 = select i1 %icmp_ln192_1, i32 %maxes_3_14, i32 0

]]></Node>
<StgValue><ssdm name="select_ln192"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst_ifconv:8  %icmp_ln192_2 = icmp eq i2 %phi_ln192, 1

]]></Node>
<StgValue><ssdm name="icmp_ln192_2"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:9  %select_ln192_1 = select i1 %icmp_ln192_2, i32 %maxes_3_14, i32 %select_ln192

]]></Node>
<StgValue><ssdm name="select_ln192_1"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst_ifconv:10  %icmp_ln192_3 = icmp eq i2 %phi_ln192, 0

]]></Node>
<StgValue><ssdm name="icmp_ln192_3"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:11  %select_ln192_2 = select i1 %icmp_ln192_3, i32 %maxes_3_14, i32 %select_ln192_1

]]></Node>
<StgValue><ssdm name="select_ln192_2"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:12  %select_ln192_3 = select i1 %icmp_ln192_1, i32 0, i32 %maxes_2_13

]]></Node>
<StgValue><ssdm name="select_ln192_3"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:13  %select_ln192_4 = select i1 %icmp_ln192_2, i32 %maxes_2_13, i32 %select_ln192_3

]]></Node>
<StgValue><ssdm name="select_ln192_4"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:14  %select_ln192_5 = select i1 %icmp_ln192_3, i32 %maxes_2_13, i32 %select_ln192_4

]]></Node>
<StgValue><ssdm name="select_ln192_5"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:15  %select_ln192_6 = select i1 %icmp_ln192_2, i32 0, i32 %maxes_1_12

]]></Node>
<StgValue><ssdm name="select_ln192_6"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:16  %select_ln192_7 = select i1 %icmp_ln192_3, i32 %maxes_1_12, i32 %select_ln192_6

]]></Node>
<StgValue><ssdm name="select_ln192_7"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst_ifconv:17  %select_ln192_8 = select i1 %icmp_ln192_3, i32 0, i32 %maxes_0_11

]]></Node>
<StgValue><ssdm name="select_ln192_8"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst_ifconv:18  %icmp_ln192 = icmp eq i2 %phi_ln192, -1

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst_ifconv:19  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_maxes_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst_ifconv:20  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst_ifconv:21  br i1 %icmp_ln192, label %.loopexit28.preheader, label %meminst_ifconv

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
.loopexit28.preheader:0  br label %.loopexit28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit28:0  %maxes_3_3 = phi i32 [ %maxes_3, %hls_label_4_end ], [ %select_ln192_2, %.loopexit28.preheader ]

]]></Node>
<StgValue><ssdm name="maxes_3_3"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit28:1  %maxes_2_3 = phi i32 [ %maxes_2, %hls_label_4_end ], [ %select_ln192_5, %.loopexit28.preheader ]

]]></Node>
<StgValue><ssdm name="maxes_2_3"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit28:2  %maxes_1_3 = phi i32 [ %maxes_1, %hls_label_4_end ], [ %select_ln192_7, %.loopexit28.preheader ]

]]></Node>
<StgValue><ssdm name="maxes_1_3"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit28:3  %maxes_0_3 = phi i32 [ %maxes_0, %hls_label_4_end ], [ %select_ln192_8, %.loopexit28.preheader ]

]]></Node>
<StgValue><ssdm name="maxes_0_3"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit28:4  %i4_0 = phi i3 [ %i_3, %hls_label_4_end ], [ 0, %.loopexit28.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:5  %kernel_sums_3_1_loa = load i32* %kernel_sums_3_1

]]></Node>
<StgValue><ssdm name="kernel_sums_3_1_loa"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:6  %kernel_sums_2_1_loa = load i32* %kernel_sums_2_1

]]></Node>
<StgValue><ssdm name="kernel_sums_2_1_loa"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:7  %kernel_sums_1_1_loa = load i32* %kernel_sums_1_1

]]></Node>
<StgValue><ssdm name="kernel_sums_1_1_loa"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
.loopexit28:8  %kernel_sums_0_1_loa = load i32* %kernel_sums_0_1

]]></Node>
<StgValue><ssdm name="kernel_sums_0_1_loa"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit28:9  %icmp_ln194 = icmp eq i3 %i4_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit28:10  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit28:11  %i_3 = add i3 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit28:12  br i1 %icmp_ln194, label %.preheader.preheader, label %hls_label_1_begin

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_begin:1  %tmp_68 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i4_0, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_1_begin:2  %top_offset = icmp ne i2 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="top_offset"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="3">
<![CDATA[
hls_label_1_begin:3  %trunc_ln206 = trunc i3 %i4_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln206"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_1_begin:4  %local_row_indices_0 = select i1 %top_offset, i2 %select_ln177_1, i2 %select_ln177

]]></Node>
<StgValue><ssdm name="local_row_indices_0"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_1_begin:5  %local_row_indices_1 = select i1 %top_offset, i2 %select_ln177_2, i2 %select_ln177_1

]]></Node>
<StgValue><ssdm name="local_row_indices_1"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_1_begin:6  %local_row_indices_2 = select i1 %top_offset, i2 %select_ln177_3, i2 %select_ln177_2

]]></Node>
<StgValue><ssdm name="local_row_indices_2"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16">
<![CDATA[
hls_label_1_begin:7  %compute_col_index_lo = load i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="compute_col_index_lo"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1_begin:8  %zext_ln213 = zext i1 %trunc_ln206 to i16

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1_begin:9  %local_col_index = add i16 %compute_col_index_lo, %zext_ln213

]]></Node>
<StgValue><ssdm name="local_col_index"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1_begin:10  br label %meminst29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst29:0  %phi_ln215 = phi i2 [ 0, %hls_label_1_begin ], [ %add_ln215, %meminst2932 ]

]]></Node>
<StgValue><ssdm name="phi_ln215"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst29:1  %add_ln215 = add i2 %phi_ln215, 1

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst29:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
meminst29:3  br label %meminst33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst33:0  %phi_ln215_1 = phi i2 [ 0, %meminst29 ], [ %add_ln215_1, %meminst33148 ]

]]></Node>
<StgValue><ssdm name="phi_ln215_1"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst33:1  %add_ln215_1 = add i2 %phi_ln215_1, 1

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="2">
<![CDATA[
meminst33:2  %zext_ln215 = zext i2 %phi_ln215_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst33:3  %partial_sums_0_addr = getelementptr [4 x i32]* %partial_sums_0, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="partial_sums_0_addr"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst33:4  %partial_sums_1_addr = getelementptr [4 x i32]* %partial_sums_1, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="partial_sums_1_addr"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst33:5  %partial_sums_2_addr = getelementptr [4 x i32]* %partial_sums_2, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="partial_sums_2_addr"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
meminst33:6  switch i2 %phi_ln215, label %branch10 [
    i2 0, label %branch8
    i2 1, label %branch9
  ]

]]></Node>
<StgValue><ssdm name="switch_ln215"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch9:0  store i32 0, i32* %partial_sums_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %meminst33148

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch8:0  store i32 0, i32* %partial_sums_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %meminst33148

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln215" val="!0"/>
<literal name="phi_ln215" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch10:0  store i32 0, i32* %partial_sums_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln215" val="!0"/>
<literal name="phi_ln215" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %meminst33148

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst33148:0  %icmp_ln215 = icmp eq i2 %phi_ln215_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst33148:1  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst33148:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst33148:3  br i1 %icmp_ln215, label %meminst2932, label %meminst33

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst2932:0  %icmp_ln215_1 = icmp eq i2 %phi_ln215, -2

]]></Node>
<StgValue><ssdm name="icmp_ln215_1"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst2932:1  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_partial_sums_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst2932:2  br i1 %icmp_ln215_1, label %16, label %meminst29

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln215_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="16">
<![CDATA[
:0  %zext_ln218 = zext i16 %local_col_index to i17

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln215_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit898

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit898:0  %l_0 = phi i2 [ 0, %16 ], [ %l, %.loopexit898.loopexit ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit898:1  %icmp_ln218 = icmp eq i2 %l_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln218"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit898:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit898:3  %l = add i2 %l_0, 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit898:4  br i1 %icmp_ln218, label %meminst36.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
meminst36.preheader:0  br label %meminst36

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader12:0  %m_0 = phi i2 [ %m, %.preheader11.preheader65 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="17" op_0_bw="2">
<![CDATA[
.preheader12:1  %zext_ln220 = zext i2 %m_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:2  %icmp_ln220 = icmp eq i2 %m_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:4  %m = add i2 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:5  br i1 %icmp_ln220, label %.loopexit898.loopexit, label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="2">
<![CDATA[
.preheader11.preheader:0  %zext_ln228 = zext i2 %m_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader11.preheader:1  %add_ln228 = add i17 %zext_ln218, %zext_ln220

]]></Node>
<StgValue><ssdm name="add_ln228"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:3  %kernels_0_0_addr = getelementptr [3 x i6]* @kernels_0_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_0_0_addr"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader:4  %kernels_0_0_load = load i6* %kernels_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_0_load"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="2" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:6  %kernels_0_1_addr = getelementptr [3 x i5]* @kernels_0_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_0_1_addr"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader:7  %kernels_0_1_load = load i5* %kernels_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_1_load"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:9  %kernels_0_2_addr = getelementptr [3 x i6]* @kernels_0_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_0_2_addr"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader:10  %kernels_0_2_load = load i6* %kernels_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_2_load"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
.loopexit898.loopexit:0  br label %.loopexit898

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="17">
<![CDATA[
.preheader11.preheader:2  %zext_ln228_1 = zext i17 %add_ln228 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228_1"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader:4  %kernels_0_0_load = load i6* %kernels_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_0_load"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader:5  %sext_ln228_24 = sext i6 %kernels_0_0_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_24"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader:7  %kernels_0_1_load = load i5* %kernels_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_1_load"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="5">
<![CDATA[
.preheader11.preheader:8  %zext_ln228_5 = zext i5 %kernels_0_1_load to i8

]]></Node>
<StgValue><ssdm name="zext_ln228_5"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader:10  %kernels_0_2_load = load i6* %kernels_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_2_load"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader:11  %sext_ln228_25 = sext i6 %kernels_0_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_25"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader:12  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %sext_ln228_24, i8 %zext_ln228_5, i8 %sext_ln228_25, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader:13  %sext_ln228 = sext i8 %tmp_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader11.preheader:14  switch i2 %l_0, label %branch6 [
    i2 0, label %.preheader11.preheader65
    i2 1, label %branch5
  ]

]]></Node>
<StgValue><ssdm name="switch_ln228"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch5:0  br label %.preheader11.preheader65

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_0" val="!0"/>
<literal name="l_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch6:0  br label %.preheader11.preheader65

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:1  %stripes_0_0_addr_1 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_1"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:2  %stripes_0_0_load = load i8* %stripes_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:3  %stripes_0_1_addr_1 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:4  %stripes_0_1_load = load i8* %stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:5  %stripes_0_2_addr_1 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_1"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:6  %stripes_0_2_load = load i8* %stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:7  %stripes_0_3_addr_1 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_1"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:8  %stripes_0_3_load = load i8* %stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:13  %partial_sums_0_load = load i32* %partial_sums_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_0_load"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:16  %kernels_1_0_addr = getelementptr [3 x i6]* @kernels_1_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_1_0_addr"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:17  %kernels_1_0_load = load i6* %kernels_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_0_load"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:19  %kernels_1_1_addr = getelementptr [3 x i6]* @kernels_1_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_1_1_addr"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:20  %kernels_1_1_load = load i6* %kernels_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_1_load"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:22  %kernels_1_2_addr = getelementptr [3 x i6]* @kernels_1_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_1_2_addr"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:23  %kernels_1_2_load = load i6* %kernels_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_2_load"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:29  %partial_sums_0_load_1 = load i32* %partial_sums_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_1"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="2" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:32  %kernels_2_0_addr = getelementptr [3 x i5]* @kernels_2_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_2_0_addr"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:33  %kernels_2_0_load = load i5* %kernels_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_0_load"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:35  %kernels_2_1_addr = getelementptr [3 x i6]* @kernels_2_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_2_1_addr"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:36  %kernels_2_1_load = load i6* %kernels_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_1_load"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:38  %kernels_2_2_addr = getelementptr [3 x i6]* @kernels_2_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_2_2_addr"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:39  %kernels_2_2_load = load i6* %kernels_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_2_load"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:48  %kernels_3_0_addr = getelementptr [3 x i6]* @kernels_3_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_3_0_addr"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:49  %kernels_3_0_load = load i6* %kernels_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_0_load"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:51  %kernels_3_1_addr = getelementptr [3 x i6]* @kernels_3_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_3_1_addr"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:52  %kernels_3_1_load = load i6* %kernels_3_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_1_load"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:54  %kernels_3_2_addr = getelementptr [3 x i6]* @kernels_3_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_3_2_addr"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:55  %kernels_3_2_load = load i6* %kernels_3_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_2_load"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="2" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:64  %kernels_4_0_addr = getelementptr [3 x i5]* @kernels_4_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_4_0_addr"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:65  %kernels_4_0_load = load i5* %kernels_4_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_0_load"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:67  %kernels_4_1_addr = getelementptr [3 x i5]* @kernels_4_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_4_1_addr"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:68  %kernels_4_1_load = load i5* %kernels_4_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_1_load"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:70  %kernels_4_2_addr = getelementptr [3 x i6]* @kernels_4_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_4_2_addr"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:71  %kernels_4_2_load = load i6* %kernels_4_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_2_load"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:75  %stripes_1_0_addr_1 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_1"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:76  %stripes_1_0_load = load i8* %stripes_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:77  %stripes_1_1_addr_1 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_1"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:78  %stripes_1_1_load = load i8* %stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:79  %stripes_1_2_addr_1 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_1"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:80  %stripes_1_2_load = load i8* %stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:81  %stripes_1_3_addr_1 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_1"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:82  %stripes_1_3_load = load i8* %stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:87  %partial_sums_1_load = load i32* %partial_sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_1_load"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:90  %kernels_5_0_addr = getelementptr [3 x i6]* @kernels_5_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_5_0_addr"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:91  %kernels_5_0_load = load i6* %kernels_5_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_0_load"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:93  %kernels_5_1_addr = getelementptr [3 x i6]* @kernels_5_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_5_1_addr"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:94  %kernels_5_1_load = load i6* %kernels_5_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_1_load"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:96  %kernels_5_2_addr = getelementptr [3 x i6]* @kernels_5_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_5_2_addr"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:97  %kernels_5_2_load = load i6* %kernels_5_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_2_load"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:103  %partial_sums_1_load_1 = load i32* %partial_sums_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_1"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:106  %kernels_6_0_addr = getelementptr [3 x i6]* @kernels_6_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_6_0_addr"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:107  %kernels_6_0_load = load i6* %kernels_6_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_0_load"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:109  %kernels_6_1_addr = getelementptr [3 x i6]* @kernels_6_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_6_1_addr"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:110  %kernels_6_1_load = load i6* %kernels_6_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_1_load"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:112  %kernels_6_2_addr = getelementptr [3 x i5]* @kernels_6_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_6_2_addr"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:113  %kernels_6_2_load = load i5* %kernels_6_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_2_load"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:122  %kernels_7_0_addr = getelementptr [3 x i6]* @kernels_7_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_7_0_addr"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:123  %kernels_7_0_load = load i6* %kernels_7_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_0_load"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:125  %kernels_7_1_addr = getelementptr [3 x i6]* @kernels_7_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_7_1_addr"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:126  %kernels_7_1_load = load i6* %kernels_7_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_1_load"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:128  %kernels_7_2_addr = getelementptr [3 x i6]* @kernels_7_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_7_2_addr"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:129  %kernels_7_2_load = load i6* %kernels_7_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_2_load"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:138  %kernels_8_0_addr = getelementptr [3 x i6]* @kernels_8_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_8_0_addr"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:139  %kernels_8_0_load = load i6* %kernels_8_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_0_load"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:141  %kernels_8_1_addr = getelementptr [3 x i6]* @kernels_8_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_8_1_addr"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:142  %kernels_8_1_load = load i6* %kernels_8_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_1_load"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:144  %kernels_8_2_addr = getelementptr [3 x i6]* @kernels_8_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_8_2_addr"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:145  %kernels_8_2_load = load i6* %kernels_8_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_2_load"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:149  %stripes_2_0_addr_1 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_1"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:150  %stripes_2_0_load = load i8* %stripes_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:151  %stripes_2_1_addr_1 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_1"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:152  %stripes_2_1_load = load i8* %stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:153  %stripes_2_2_addr_1 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_1"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:154  %stripes_2_2_load = load i8* %stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:155  %stripes_2_3_addr_1 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_1"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:156  %stripes_2_3_load = load i8* %stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:161  %partial_sums_2_load = load i32* %partial_sums_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_2_load"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="2" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:164  %kernels_9_0_addr = getelementptr [3 x i5]* @kernels_9_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_9_0_addr"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:165  %kernels_9_0_load = load i5* %kernels_9_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_0_load"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:167  %kernels_9_1_addr = getelementptr [3 x i6]* @kernels_9_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_9_1_addr"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:168  %kernels_9_1_load = load i6* %kernels_9_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_1_load"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:170  %kernels_9_2_addr = getelementptr [3 x i6]* @kernels_9_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_9_2_addr"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:171  %kernels_9_2_load = load i6* %kernels_9_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_2_load"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:177  %partial_sums_2_load_1 = load i32* %partial_sums_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_1"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:180  %kernels_10_0_addr = getelementptr [3 x i6]* @kernels_10_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_10_0_addr"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:181  %kernels_10_0_load = load i6* %kernels_10_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_0_load"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:183  %kernels_10_1_addr = getelementptr [3 x i6]* @kernels_10_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_10_1_addr"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:184  %kernels_10_1_load = load i6* %kernels_10_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_1_load"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:186  %kernels_10_2_addr = getelementptr [3 x i6]* @kernels_10_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_10_2_addr"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:187  %kernels_10_2_load = load i6* %kernels_10_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_2_load"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:196  %kernels_11_0_addr = getelementptr [3 x i6]* @kernels_11_0, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_11_0_addr"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:197  %kernels_11_0_load = load i6* %kernels_11_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_0_load"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:199  %kernels_11_1_addr = getelementptr [3 x i6]* @kernels_11_1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_11_1_addr"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:200  %kernels_11_1_load = load i6* %kernels_11_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_1_load"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="2" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader65:202  %kernels_11_2_addr = getelementptr [3 x i6]* @kernels_11_2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="kernels_11_2_addr"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:203  %kernels_11_2_load = load i6* %kernels_11_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_2_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader11.preheader65:0  %phi_ln228 = phi i2 [ %local_row_indices_1, %branch5 ], [ %local_row_indices_2, %branch6 ], [ %local_row_indices_0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln228"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:2  %stripes_0_0_load = load i8* %stripes_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:4  %stripes_0_1_load = load i8* %stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:6  %stripes_0_2_load = load i8* %stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:8  %stripes_0_3_load = load i8* %stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
.preheader11.preheader65:9  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_0_0_load, i8 %stripes_0_1_load, i8 %stripes_0_2_load, i8 %stripes_0_3_load, i2 %phi_ln228)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:13  %partial_sums_0_load = load i32* %partial_sums_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_0_load"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:17  %kernels_1_0_load = load i6* %kernels_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_0_load"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:18  %sext_ln228_26 = sext i6 %kernels_1_0_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_26"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:20  %kernels_1_1_load = load i6* %kernels_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_1_load"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:21  %sext_ln228_27 = sext i6 %kernels_1_1_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_27"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:23  %kernels_1_2_load = load i6* %kernels_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_2_load"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:24  %sext_ln228_28 = sext i6 %kernels_1_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_28"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader65:25  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %sext_ln228_26, i8 %sext_ln228_27, i8 %sext_ln228_28, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:29  %partial_sums_0_load_1 = load i32* %partial_sums_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_1"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:33  %kernels_2_0_load = load i5* %kernels_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_0_load"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="5">
<![CDATA[
.preheader11.preheader65:34  %sext_ln228_29 = sext i5 %kernels_2_0_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_29"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:36  %kernels_2_1_load = load i6* %kernels_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_1_load"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:37  %sext_ln228_30 = sext i6 %kernels_2_1_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_30"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:39  %kernels_2_2_load = load i6* %kernels_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_2_load"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:40  %sext_ln228_31 = sext i6 %kernels_2_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_31"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader65:41  %tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %sext_ln228_29, i8 %sext_ln228_30, i8 %sext_ln228_31, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:45  %partial_sums_0_load_2 = load i32* %partial_sums_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_2"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:49  %kernels_3_0_load = load i6* %kernels_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_0_load"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:50  %sext_ln228_32 = sext i6 %kernels_3_0_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_32"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:52  %kernels_3_1_load = load i6* %kernels_3_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_1_load"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:53  %sext_ln228_33 = sext i6 %kernels_3_1_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_33"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:55  %kernels_3_2_load = load i6* %kernels_3_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_3_2_load"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:56  %sext_ln228_34 = sext i6 %kernels_3_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_34"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader65:57  %tmp_12 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %sext_ln228_32, i8 %sext_ln228_33, i8 %sext_ln228_34, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:61  %partial_sums_0_load_3 = load i32* %partial_sums_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_3"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:65  %kernels_4_0_load = load i5* %kernels_4_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_0_load"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="5">
<![CDATA[
.preheader11.preheader65:66  %zext_ln228_6 = zext i5 %kernels_4_0_load to i8

]]></Node>
<StgValue><ssdm name="zext_ln228_6"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:68  %kernels_4_1_load = load i5* %kernels_4_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_1_load"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="5">
<![CDATA[
.preheader11.preheader65:69  %zext_ln228_7 = zext i5 %kernels_4_1_load to i8

]]></Node>
<StgValue><ssdm name="zext_ln228_7"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:71  %kernels_4_2_load = load i6* %kernels_4_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_4_2_load"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:72  %sext_ln228_35 = sext i6 %kernels_4_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_35"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader65:73  %tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %zext_ln228_6, i8 %zext_ln228_7, i8 %sext_ln228_35, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:76  %stripes_1_0_load = load i8* %stripes_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load"/></StgValue>
</operation>

<operation id="452" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:78  %stripes_1_1_load = load i8* %stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:80  %stripes_1_2_load = load i8* %stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load"/></StgValue>
</operation>

<operation id="454" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:82  %stripes_1_3_load = load i8* %stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
.preheader11.preheader65:83  %tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_1_0_load, i8 %stripes_1_1_load, i8 %stripes_1_2_load, i8 %stripes_1_3_load, i2 %phi_ln228)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:87  %partial_sums_1_load = load i32* %partial_sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_1_load"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:91  %kernels_5_0_load = load i6* %kernels_5_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_0_load"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:92  %sext_ln228_36 = sext i6 %kernels_5_0_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_36"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:94  %kernels_5_1_load = load i6* %kernels_5_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_1_load"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:95  %sext_ln228_37 = sext i6 %kernels_5_1_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_37"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:97  %kernels_5_2_load = load i6* %kernels_5_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_5_2_load"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:98  %sext_ln228_38 = sext i6 %kernels_5_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_38"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader65:99  %tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %sext_ln228_36, i8 %sext_ln228_37, i8 %sext_ln228_38, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:103  %partial_sums_1_load_1 = load i32* %partial_sums_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_1"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:107  %kernels_6_0_load = load i6* %kernels_6_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_0_load"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:108  %sext_ln228_39 = sext i6 %kernels_6_0_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_39"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:110  %kernels_6_1_load = load i6* %kernels_6_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_1_load"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:111  %sext_ln228_40 = sext i6 %kernels_6_1_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_40"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:113  %kernels_6_2_load = load i5* %kernels_6_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_6_2_load"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="5">
<![CDATA[
.preheader11.preheader65:114  %sext_ln228_41 = sext i5 %kernels_6_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_41"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader65:115  %tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %sext_ln228_39, i8 %sext_ln228_40, i8 %sext_ln228_41, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:119  %partial_sums_1_load_2 = load i32* %partial_sums_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_2"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:123  %kernels_7_0_load = load i6* %kernels_7_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_0_load"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:124  %sext_ln228_42 = sext i6 %kernels_7_0_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_42"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:126  %kernels_7_1_load = load i6* %kernels_7_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_1_load"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:127  %sext_ln228_43 = sext i6 %kernels_7_1_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_43"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:129  %kernels_7_2_load = load i6* %kernels_7_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_7_2_load"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:130  %sext_ln228_44 = sext i6 %kernels_7_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_44"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader65:131  %tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %sext_ln228_42, i8 %sext_ln228_43, i8 %sext_ln228_44, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:135  %partial_sums_1_load_3 = load i32* %partial_sums_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_3"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:139  %kernels_8_0_load = load i6* %kernels_8_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_0_load"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:140  %sext_ln228_45 = sext i6 %kernels_8_0_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_45"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:142  %kernels_8_1_load = load i6* %kernels_8_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_1_load"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:143  %sext_ln228_46 = sext i6 %kernels_8_1_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_46"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:145  %kernels_8_2_load = load i6* %kernels_8_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_8_2_load"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:146  %sext_ln228_47 = sext i6 %kernels_8_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_47"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader65:147  %tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %sext_ln228_45, i8 %sext_ln228_46, i8 %sext_ln228_47, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:150  %stripes_2_0_load = load i8* %stripes_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:152  %stripes_2_1_load = load i8* %stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:154  %stripes_2_2_load = load i8* %stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="10">
<![CDATA[
.preheader11.preheader65:156  %stripes_2_3_load = load i8* %stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
.preheader11.preheader65:157  %tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_2_0_load, i8 %stripes_2_1_load, i8 %stripes_2_2_load, i8 %stripes_2_3_load, i2 %phi_ln228)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:161  %partial_sums_2_load = load i32* %partial_sums_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="partial_sums_2_load"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:165  %kernels_9_0_load = load i5* %kernels_9_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_0_load"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="5">
<![CDATA[
.preheader11.preheader65:166  %zext_ln228_8 = zext i5 %kernels_9_0_load to i8

]]></Node>
<StgValue><ssdm name="zext_ln228_8"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:168  %kernels_9_1_load = load i6* %kernels_9_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_1_load"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:169  %sext_ln228_48 = sext i6 %kernels_9_1_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_48"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:171  %kernels_9_2_load = load i6* %kernels_9_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_9_2_load"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:172  %sext_ln228_49 = sext i6 %kernels_9_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_49"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader65:173  %tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %zext_ln228_8, i8 %sext_ln228_48, i8 %sext_ln228_49, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:177  %partial_sums_2_load_1 = load i32* %partial_sums_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_1"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:181  %kernels_10_0_load = load i6* %kernels_10_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_0_load"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:182  %sext_ln228_50 = sext i6 %kernels_10_0_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_50"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:184  %kernels_10_1_load = load i6* %kernels_10_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_1_load"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:185  %sext_ln228_51 = sext i6 %kernels_10_1_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_51"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:187  %kernels_10_2_load = load i6* %kernels_10_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_10_2_load"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:188  %sext_ln228_52 = sext i6 %kernels_10_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_52"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader65:189  %tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %sext_ln228_50, i8 %sext_ln228_51, i8 %sext_ln228_52, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:193  %partial_sums_2_load_2 = load i32* %partial_sums_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_2"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:197  %kernels_11_0_load = load i6* %kernels_11_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_0_load"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:198  %sext_ln228_53 = sext i6 %kernels_11_0_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_53"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:200  %kernels_11_1_load = load i6* %kernels_11_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_1_load"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:201  %sext_ln228_54 = sext i6 %kernels_11_1_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_54"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:203  %kernels_11_2_load = load i6* %kernels_11_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_11_2_load"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="6">
<![CDATA[
.preheader11.preheader65:204  %sext_ln228_55 = sext i6 %kernels_11_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln228_55"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.preheader11.preheader65:205  %tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %sext_ln228_53, i8 %sext_ln228_54, i8 %sext_ln228_55, i2 %l_0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:209  %partial_sums_2_load_3 = load i32* %partial_sums_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="518" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:10  %zext_ln228_2 = zext i8 %tmp_7 to i16

]]></Node>
<StgValue><ssdm name="zext_ln228_2"/></StgValue>
</operation>

<operation id="519" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:11  %mul_ln228 = mul i16 %sext_ln228, %zext_ln228_2

]]></Node>
<StgValue><ssdm name="mul_ln228"/></StgValue>
</operation>

<operation id="520" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:12  %sext_ln228_1 = sext i16 %mul_ln228 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_1"/></StgValue>
</operation>

<operation id="521" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:14  %add_ln228_1 = add nsw i32 %partial_sums_0_load, %sext_ln228_1

]]></Node>
<StgValue><ssdm name="add_ln228_1"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:15  store i32 %add_ln228_1, i32* %partial_sums_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:26  %sext_ln228_2 = sext i8 %tmp_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228_2"/></StgValue>
</operation>

<operation id="524" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:27  %mul_ln228_1 = mul i16 %sext_ln228_2, %zext_ln228_2

]]></Node>
<StgValue><ssdm name="mul_ln228_1"/></StgValue>
</operation>

<operation id="525" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:28  %sext_ln228_3 = sext i16 %mul_ln228_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_3"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:30  %add_ln228_2 = add nsw i32 %partial_sums_0_load_1, %sext_ln228_3

]]></Node>
<StgValue><ssdm name="add_ln228_2"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:31  store i32 %add_ln228_2, i32* %partial_sums_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:42  %sext_ln228_4 = sext i8 %tmp_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228_4"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:43  %mul_ln228_2 = mul i16 %sext_ln228_4, %zext_ln228_2

]]></Node>
<StgValue><ssdm name="mul_ln228_2"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:44  %sext_ln228_5 = sext i16 %mul_ln228_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_5"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:45  %partial_sums_0_load_2 = load i32* %partial_sums_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_2"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:46  %add_ln228_3 = add nsw i32 %partial_sums_0_load_2, %sext_ln228_5

]]></Node>
<StgValue><ssdm name="add_ln228_3"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:58  %sext_ln228_6 = sext i8 %tmp_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228_6"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:59  %mul_ln228_3 = mul i16 %sext_ln228_6, %zext_ln228_2

]]></Node>
<StgValue><ssdm name="mul_ln228_3"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:60  %sext_ln228_7 = sext i16 %mul_ln228_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_7"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:61  %partial_sums_0_load_3 = load i32* %partial_sums_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_3"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:62  %add_ln228_4 = add nsw i32 %partial_sums_0_load_3, %sext_ln228_7

]]></Node>
<StgValue><ssdm name="add_ln228_4"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:74  %sext_ln228_8 = sext i8 %tmp_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228_8"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:84  %zext_ln228_3 = zext i8 %tmp_14 to i16

]]></Node>
<StgValue><ssdm name="zext_ln228_3"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:85  %mul_ln228_4 = mul i16 %sext_ln228_8, %zext_ln228_3

]]></Node>
<StgValue><ssdm name="mul_ln228_4"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:86  %sext_ln228_9 = sext i16 %mul_ln228_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_9"/></StgValue>
</operation>

<operation id="542" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:88  %add_ln228_5 = add nsw i32 %partial_sums_1_load, %sext_ln228_9

]]></Node>
<StgValue><ssdm name="add_ln228_5"/></StgValue>
</operation>

<operation id="543" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:89  store i32 %add_ln228_5, i32* %partial_sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:100  %sext_ln228_10 = sext i8 %tmp_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228_10"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:101  %mul_ln228_5 = mul i16 %sext_ln228_10, %zext_ln228_3

]]></Node>
<StgValue><ssdm name="mul_ln228_5"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:102  %sext_ln228_11 = sext i16 %mul_ln228_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_11"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:104  %add_ln228_6 = add nsw i32 %partial_sums_1_load_1, %sext_ln228_11

]]></Node>
<StgValue><ssdm name="add_ln228_6"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:105  store i32 %add_ln228_6, i32* %partial_sums_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:116  %sext_ln228_12 = sext i8 %tmp_16 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228_12"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:117  %mul_ln228_6 = mul i16 %sext_ln228_12, %zext_ln228_3

]]></Node>
<StgValue><ssdm name="mul_ln228_6"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:118  %sext_ln228_13 = sext i16 %mul_ln228_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_13"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:119  %partial_sums_1_load_2 = load i32* %partial_sums_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_2"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:120  %add_ln228_7 = add nsw i32 %partial_sums_1_load_2, %sext_ln228_13

]]></Node>
<StgValue><ssdm name="add_ln228_7"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:132  %sext_ln228_14 = sext i8 %tmp_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228_14"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:133  %mul_ln228_7 = mul i16 %sext_ln228_14, %zext_ln228_3

]]></Node>
<StgValue><ssdm name="mul_ln228_7"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:134  %sext_ln228_15 = sext i16 %mul_ln228_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_15"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:135  %partial_sums_1_load_3 = load i32* %partial_sums_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_3"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:136  %add_ln228_8 = add nsw i32 %partial_sums_1_load_3, %sext_ln228_15

]]></Node>
<StgValue><ssdm name="add_ln228_8"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:148  %sext_ln228_16 = sext i8 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228_16"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:158  %zext_ln228_4 = zext i8 %tmp_19 to i16

]]></Node>
<StgValue><ssdm name="zext_ln228_4"/></StgValue>
</operation>

<operation id="561" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:159  %mul_ln228_8 = mul i16 %sext_ln228_16, %zext_ln228_4

]]></Node>
<StgValue><ssdm name="mul_ln228_8"/></StgValue>
</operation>

<operation id="562" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:160  %sext_ln228_17 = sext i16 %mul_ln228_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_17"/></StgValue>
</operation>

<operation id="563" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:162  %add_ln228_9 = add nsw i32 %partial_sums_2_load, %sext_ln228_17

]]></Node>
<StgValue><ssdm name="add_ln228_9"/></StgValue>
</operation>

<operation id="564" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:163  store i32 %add_ln228_9, i32* %partial_sums_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:174  %sext_ln228_18 = sext i8 %tmp_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228_18"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:175  %mul_ln228_9 = mul i16 %sext_ln228_18, %zext_ln228_4

]]></Node>
<StgValue><ssdm name="mul_ln228_9"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:176  %sext_ln228_19 = sext i16 %mul_ln228_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_19"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:178  %add_ln228_10 = add nsw i32 %partial_sums_2_load_1, %sext_ln228_19

]]></Node>
<StgValue><ssdm name="add_ln228_10"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:179  store i32 %add_ln228_10, i32* %partial_sums_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:190  %sext_ln228_20 = sext i8 %tmp_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228_20"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:191  %mul_ln228_10 = mul i16 %sext_ln228_20, %zext_ln228_4

]]></Node>
<StgValue><ssdm name="mul_ln228_10"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:192  %sext_ln228_21 = sext i16 %mul_ln228_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_21"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:193  %partial_sums_2_load_2 = load i32* %partial_sums_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_2"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:194  %add_ln228_11 = add nsw i32 %partial_sums_2_load_2, %sext_ln228_21

]]></Node>
<StgValue><ssdm name="add_ln228_11"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="8">
<![CDATA[
.preheader11.preheader65:206  %sext_ln228_22 = sext i8 %tmp_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln228_22"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.preheader65:207  %mul_ln228_11 = mul i16 %sext_ln228_22, %zext_ln228_4

]]></Node>
<StgValue><ssdm name="mul_ln228_11"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="16">
<![CDATA[
.preheader11.preheader65:208  %sext_ln228_23 = sext i16 %mul_ln228_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln228_23"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="2">
<![CDATA[
.preheader11.preheader65:209  %partial_sums_2_load_3 = load i32* %partial_sums_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_3"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader65:210  %add_ln228_12 = add nsw i32 %partial_sums_2_load_3, %sext_ln228_23

]]></Node>
<StgValue><ssdm name="add_ln228_12"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="580" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:47  store i32 %add_ln228_3, i32* %partial_sums_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="581" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:63  store i32 %add_ln228_4, i32* %partial_sums_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="582" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:121  store i32 %add_ln228_7, i32* %partial_sums_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:137  store i32 %add_ln228_8, i32* %partial_sums_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:195  store i32 %add_ln228_11, i32* %partial_sums_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader11.preheader65:211  store i32 %add_ln228_12, i32* %partial_sums_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="586" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader65:212  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="587" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst36:0  %kernel_sums_0_2 = phi i32 [ %kernel_sums_0_3, %meminst36 ], [ %kernel_sums_0_1_loa, %meminst36.preheader ]

]]></Node>
<StgValue><ssdm name="kernel_sums_0_2"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst36:1  %kernel_sums_1_2 = phi i32 [ %kernel_sums_1_3, %meminst36 ], [ %kernel_sums_1_1_loa, %meminst36.preheader ]

]]></Node>
<StgValue><ssdm name="kernel_sums_1_2"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst36:2  %kernel_sums_2_2 = phi i32 [ %kernel_sums_2_3, %meminst36 ], [ %kernel_sums_2_1_loa, %meminst36.preheader ]

]]></Node>
<StgValue><ssdm name="kernel_sums_2_2"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
meminst36:3  %kernel_sums_3_2 = phi i32 [ %kernel_sums_3_3, %meminst36 ], [ %kernel_sums_3_1_loa, %meminst36.preheader ]

]]></Node>
<StgValue><ssdm name="kernel_sums_3_2"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst36:4  %phi_ln234 = phi i2 [ %add_ln234, %meminst36 ], [ 0, %meminst36.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln234"/></StgValue>
</operation>

<operation id="592" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst36:5  %add_ln234 = add i2 %phi_ln234, 1

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="593" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
meminst36:6  %kernel_sums_3_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %kernel_sums_3_2, i32 %kernel_sums_3_2, i32 %kernel_sums_3_2, i32 0, i2 %phi_ln234)

]]></Node>
<StgValue><ssdm name="kernel_sums_3_3"/></StgValue>
</operation>

<operation id="594" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
meminst36:7  %kernel_sums_2_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %kernel_sums_2_2, i32 %kernel_sums_2_2, i32 0, i32 %kernel_sums_2_2, i2 %phi_ln234)

]]></Node>
<StgValue><ssdm name="kernel_sums_2_3"/></StgValue>
</operation>

<operation id="595" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
meminst36:8  %kernel_sums_1_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %kernel_sums_1_2, i32 0, i32 %kernel_sums_1_2, i32 %kernel_sums_1_2, i2 %phi_ln234)

]]></Node>
<StgValue><ssdm name="kernel_sums_1_3"/></StgValue>
</operation>

<operation id="596" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
meminst36:9  %kernel_sums_0_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 0, i32 %kernel_sums_0_2, i32 %kernel_sums_0_2, i32 %kernel_sums_0_2, i2 %phi_ln234)

]]></Node>
<StgValue><ssdm name="kernel_sums_0_3"/></StgValue>
</operation>

<operation id="597" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst36:10  %icmp_ln234 = icmp eq i2 %phi_ln234, -1

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="598" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst36:11  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_kernel_sums_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="599" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst36:12  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="600" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst36:13  br i1 %icmp_ln234, label %hls_label_4_begin, label %meminst36

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="601" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4_begin:1  %partial_sums_0_load_4 = load i32* %partial_sums_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_4"/></StgValue>
</operation>

<operation id="602" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4_begin:2  %partial_sums_1_load_4 = load i32* %partial_sums_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_4"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4_begin:3  %partial_sums_2_load_4 = load i32* %partial_sums_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="604" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="605" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4_begin:1  %partial_sums_0_load_4 = load i32* %partial_sums_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_4"/></StgValue>
</operation>

<operation id="606" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4_begin:2  %partial_sums_1_load_4 = load i32* %partial_sums_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_4"/></StgValue>
</operation>

<operation id="607" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4_begin:3  %partial_sums_2_load_4 = load i32* %partial_sums_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_4"/></StgValue>
</operation>

<operation id="608" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_begin:4  br label %17

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="609" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %kernel_sums_0_4 = phi i32 [ %kernel_sums_0_3, %hls_label_4_begin ], [ %kernel_sums_0, %18 ]

]]></Node>
<StgValue><ssdm name="kernel_sums_0_4"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %j8_0_0 = phi i2 [ 0, %hls_label_4_begin ], [ %add_ln239, %18 ]

]]></Node>
<StgValue><ssdm name="j8_0_0"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln239 = icmp eq i2 %j8_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="612" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="613" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln239 = add i2 %j8_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln239"/></StgValue>
</operation>

<operation id="614" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln239, label %hls_label_4, label %18

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="615" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_9 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_load_4, i32 %partial_sums_1_load_4, i32 %partial_sums_2_load_4, i2 %j8_0_0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %kernel_sums_0 = add nsw i32 %tmp_9, %kernel_sums_0_4

]]></Node>
<StgValue><ssdm name="kernel_sums_0"/></StgValue>
</operation>

<operation id="617" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="618" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4:2  %partial_sums_0_load_5 = load i32* %partial_sums_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_5"/></StgValue>
</operation>

<operation id="619" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4:3  %partial_sums_1_load_5 = load i32* %partial_sums_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_5"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4:4  %partial_sums_2_load_5 = load i32* %partial_sums_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="621" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="623" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4:2  %partial_sums_0_load_5 = load i32* %partial_sums_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_5"/></StgValue>
</operation>

<operation id="624" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4:3  %partial_sums_1_load_5 = load i32* %partial_sums_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_5"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="2">
<![CDATA[
hls_label_4:4  %partial_sums_2_load_5 = load i32* %partial_sums_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_5"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4:5  br label %19

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="627" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %kernel_sums_1_4 = phi i32 [ %kernel_sums_1_3, %hls_label_4 ], [ %kernel_sums_1, %20 ]

]]></Node>
<StgValue><ssdm name="kernel_sums_1_4"/></StgValue>
</operation>

<operation id="628" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %j8_0_1 = phi i2 [ 0, %hls_label_4 ], [ %add_ln239_1, %20 ]

]]></Node>
<StgValue><ssdm name="j8_0_1"/></StgValue>
</operation>

<operation id="629" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln239_1 = icmp eq i2 %j8_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln239_1"/></StgValue>
</operation>

<operation id="630" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="631" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln239_1 = add i2 %j8_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln239_1"/></StgValue>
</operation>

<operation id="632" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln239_1, label %hls_label_41, label %20

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="633" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_23 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_load_5, i32 %partial_sums_1_load_5, i32 %partial_sums_2_load_5, i2 %j8_0_1)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="634" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %kernel_sums_1 = add nsw i32 %tmp_23, %kernel_sums_1_4

]]></Node>
<StgValue><ssdm name="kernel_sums_1"/></StgValue>
</operation>

<operation id="635" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %19

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="636" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="2">
<![CDATA[
hls_label_41:2  %partial_sums_0_load_6 = load i32* %partial_sums_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_6"/></StgValue>
</operation>

<operation id="637" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="2">
<![CDATA[
hls_label_41:3  %partial_sums_1_load_6 = load i32* %partial_sums_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_6"/></StgValue>
</operation>

<operation id="638" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="2">
<![CDATA[
hls_label_41:4  %partial_sums_2_load_6 = load i32* %partial_sums_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="639" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_41:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="640" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_41:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="641" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="2">
<![CDATA[
hls_label_41:2  %partial_sums_0_load_6 = load i32* %partial_sums_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_6"/></StgValue>
</operation>

<operation id="642" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="2">
<![CDATA[
hls_label_41:3  %partial_sums_1_load_6 = load i32* %partial_sums_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_6"/></StgValue>
</operation>

<operation id="643" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="2">
<![CDATA[
hls_label_41:4  %partial_sums_2_load_6 = load i32* %partial_sums_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_6"/></StgValue>
</operation>

<operation id="644" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
hls_label_41:5  br label %21

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="645" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %kernel_sums_2_4 = phi i32 [ %kernel_sums_2_3, %hls_label_41 ], [ %kernel_sums_2, %22 ]

]]></Node>
<StgValue><ssdm name="kernel_sums_2_4"/></StgValue>
</operation>

<operation id="646" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %j8_0_2 = phi i2 [ 0, %hls_label_41 ], [ %add_ln239_2, %22 ]

]]></Node>
<StgValue><ssdm name="j8_0_2"/></StgValue>
</operation>

<operation id="647" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln239_2 = icmp eq i2 %j8_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln239_2"/></StgValue>
</operation>

<operation id="648" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="649" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln239_2 = add i2 %j8_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln239_2"/></StgValue>
</operation>

<operation id="650" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln239_2, label %hls_label_42, label %22

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="651" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_24 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_load_6, i32 %partial_sums_1_load_6, i32 %partial_sums_2_load_6, i2 %j8_0_2)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="652" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %kernel_sums_2 = add nsw i32 %tmp_24, %kernel_sums_2_4

]]></Node>
<StgValue><ssdm name="kernel_sums_2"/></StgValue>
</operation>

<operation id="653" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %21

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="654" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="2">
<![CDATA[
hls_label_42:2  %partial_sums_0_load_7 = load i32* %partial_sums_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_7"/></StgValue>
</operation>

<operation id="655" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="2">
<![CDATA[
hls_label_42:3  %partial_sums_1_load_7 = load i32* %partial_sums_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_7"/></StgValue>
</operation>

<operation id="656" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="2">
<![CDATA[
hls_label_42:4  %partial_sums_2_load_7 = load i32* %partial_sums_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="657" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_42:0  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="658" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_42:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="659" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="2">
<![CDATA[
hls_label_42:2  %partial_sums_0_load_7 = load i32* %partial_sums_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_0_load_7"/></StgValue>
</operation>

<operation id="660" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="2">
<![CDATA[
hls_label_42:3  %partial_sums_1_load_7 = load i32* %partial_sums_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_1_load_7"/></StgValue>
</operation>

<operation id="661" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="2">
<![CDATA[
hls_label_42:4  %partial_sums_2_load_7 = load i32* %partial_sums_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="partial_sums_2_load_7"/></StgValue>
</operation>

<operation id="662" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
hls_label_42:5  br label %23

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="663" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %kernel_sums_3_4 = phi i32 [ %kernel_sums_3_3, %hls_label_42 ], [ %kernel_sums_3, %24 ]

]]></Node>
<StgValue><ssdm name="kernel_sums_3_4"/></StgValue>
</operation>

<operation id="664" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %j8_0_3 = phi i2 [ 0, %hls_label_42 ], [ %add_ln239_3, %24 ]

]]></Node>
<StgValue><ssdm name="j8_0_3"/></StgValue>
</operation>

<operation id="665" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln239_3 = icmp eq i2 %j8_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln239_3"/></StgValue>
</operation>

<operation id="666" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="667" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln239_3 = add i2 %j8_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln239_3"/></StgValue>
</operation>

<operation id="668" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln239_3, label %hls_label_4_end, label %24

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="669" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %tmp_25 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %partial_sums_0_load_7, i32 %partial_sums_1_load_7, i32 %partial_sums_2_load_7, i2 %j8_0_3)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="670" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %kernel_sums_3 = add nsw i32 %tmp_25, %kernel_sums_3_4

]]></Node>
<StgValue><ssdm name="kernel_sums_3"/></StgValue>
</operation>

<operation id="671" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %23

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="672" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="673" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_end:1  %icmp_ln248 = icmp sgt i32 %kernel_sums_0_4, %maxes_0_3

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="674" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_end:2  %maxes_0 = select i1 %icmp_ln248, i32 %kernel_sums_0_4, i32 %maxes_0_3

]]></Node>
<StgValue><ssdm name="maxes_0"/></StgValue>
</operation>

<operation id="675" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_end:3  %icmp_ln248_1 = icmp sgt i32 %kernel_sums_1_4, %maxes_1_3

]]></Node>
<StgValue><ssdm name="icmp_ln248_1"/></StgValue>
</operation>

<operation id="676" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_end:4  %maxes_1 = select i1 %icmp_ln248_1, i32 %kernel_sums_1_4, i32 %maxes_1_3

]]></Node>
<StgValue><ssdm name="maxes_1"/></StgValue>
</operation>

<operation id="677" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_end:5  %icmp_ln248_2 = icmp sgt i32 %kernel_sums_2_4, %maxes_2_3

]]></Node>
<StgValue><ssdm name="icmp_ln248_2"/></StgValue>
</operation>

<operation id="678" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_end:6  %maxes_2 = select i1 %icmp_ln248_2, i32 %kernel_sums_2_4, i32 %maxes_2_3

]]></Node>
<StgValue><ssdm name="maxes_2"/></StgValue>
</operation>

<operation id="679" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_end:7  %icmp_ln248_3 = icmp sgt i32 %kernel_sums_3_4, %maxes_3_3

]]></Node>
<StgValue><ssdm name="icmp_ln248_3"/></StgValue>
</operation>

<operation id="680" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_end:8  %maxes_3 = select i1 %icmp_ln248_3, i32 %kernel_sums_3_4, i32 %maxes_3_3

]]></Node>
<StgValue><ssdm name="maxes_3"/></StgValue>
</operation>

<operation id="681" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:9  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="682" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_end:10  store i32 %kernel_sums_0_4, i32* %kernel_sums_0_1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="683" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_end:11  store i32 %kernel_sums_1_4, i32* %kernel_sums_1_1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="684" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_end:12  store i32 %kernel_sums_2_4, i32* %kernel_sums_2_1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="685" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_end:13  store i32 %kernel_sums_3_4, i32* %kernel_sums_3_1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="686" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:14  br label %.loopexit28

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="687" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %i10_0 = phi i3 [ %i_2, %26 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i10_0"/></StgValue>
</operation>

<operation id="688" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln252 = icmp eq i3 %i10_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="689" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="690" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %i_2 = add i3 %i10_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="691" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln252, label %27, label %25

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="692" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln254 = trunc i3 %i10_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="693" st_id="29" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:1  %tmp_6 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %maxes_0_3, i32 %maxes_1_3, i32 %maxes_2_3, i32 %maxes_3_3, i2 %trunc_ln254)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="694" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="32">
<![CDATA[
:2  %tmp_69 = trunc i32 %tmp_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="695" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:3  switch i2 %trunc_ln254, label %branch15 [
    i2 0, label %branch12183
    i2 1, label %branch13184
    i2 -2, label %branch14185
  ]

]]></Node>
<StgValue><ssdm name="switch_ln254"/></StgValue>
</operation>

<operation id="696" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="trunc_ln254" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch14185:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_2_V, i16 %tmp_69)

]]></Node>
<StgValue><ssdm name="write_ln254"/></StgValue>
</operation>

<operation id="697" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="trunc_ln254" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
branch14185:1  br label %26

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="698" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="trunc_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch13184:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_1_V, i16 %tmp_69)

]]></Node>
<StgValue><ssdm name="write_ln254"/></StgValue>
</operation>

<operation id="699" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="trunc_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
branch13184:1  br label %26

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="700" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="trunc_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch12183:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_0_V, i16 %tmp_69)

]]></Node>
<StgValue><ssdm name="write_ln254"/></StgValue>
</operation>

<operation id="701" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="trunc_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
branch12183:1  br label %26

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="702" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="trunc_ln254" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch15:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_3_V, i16 %tmp_69)

]]></Node>
<StgValue><ssdm name="write_ln254"/></StgValue>
</operation>

<operation id="703" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="trunc_ln254" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %26

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="704" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="705" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16">
<![CDATA[
:0  %read_col_index_load_2 = load i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="read_col_index_load_2"/></StgValue>
</operation>

<operation id="706" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %add_ln257 = add i16 %read_col_index_load_2, 2

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="707" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  store i16 %add_ln257, i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="708" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %icmp_ln258 = icmp eq i16 %add_ln257, 513

]]></Node>
<StgValue><ssdm name="icmp_ln258"/></StgValue>
</operation>

<operation id="709" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln258, label %28, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="710" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
<literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln261 = xor i1 %read_odd_load, true

]]></Node>
<StgValue><ssdm name="xor_ln261"/></StgValue>
</operation>

<operation id="711" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
<literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %xor_ln261, i1* @read_odd, align 1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="712" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 1, i16* @read_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="713" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="714" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge:0  %compute_col_index_lo_1 = load i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="compute_col_index_lo_1"/></StgValue>
</operation>

<operation id="715" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1  %add_ln264 = add i16 %compute_col_index_lo_1, 2

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="716" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:2  store i16 %add_ln264, i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="717" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:3  %icmp_ln265 = icmp eq i16 %add_ln264, 512

]]></Node>
<StgValue><ssdm name="icmp_ln265"/></StgValue>
</operation>

<operation id="718" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:4  br i1 %icmp_ln265, label %29, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="719" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln268 = xor i1 %compute_odd_load, true

]]></Node>
<StgValue><ssdm name="xor_ln268"/></StgValue>
</operation>

<operation id="720" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %xor_ln268, i1* @compute_odd, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="721" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 0, i16* @compute_col_index, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="722" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="723" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="724" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
