
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004073    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090139    0.000066    5.840066 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361528    6.201594 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201657 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575831 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576143 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025431    0.023256    0.092003    6.668147 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.023696    0.002155    6.670302 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.081277    0.105233    6.775535 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.091303    0.020250    6.795784 v SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              6.795784   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.578920    6.617216   library hold time
                                              6.617216   data required time
---------------------------------------------------------------------------------------------
                                              6.617216   data required time
                                             -6.795784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.178568   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004073    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090139    0.000066    5.840066 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361528    6.201594 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201657 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575831 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576143 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025431    0.023256    0.092003    6.668147 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.023696    0.002155    6.670302 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.081277    0.105233    6.775535 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.094308    0.023269    6.798803 v SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              6.798803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.578222    6.616518   library hold time
                                              6.616518   data required time
---------------------------------------------------------------------------------------------
                                              6.616518   data required time
                                             -6.798803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.182285   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004073    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090139    0.000066    5.840066 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361528    6.201594 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201657 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575831 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576143 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025431    0.023256    0.092003    6.668147 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.023696    0.002155    6.670302 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.081277    0.105233    6.775535 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.097069    0.025919    6.801454 v SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              6.801454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.577580    6.615877   library hold time
                                              6.615877   data required time
---------------------------------------------------------------------------------------------
                                              6.615877   data required time
                                             -6.801454   data arrival time
---------------------------------------------------------------------------------------------
                                              0.185577   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004073    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090139    0.000066    5.840066 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361528    6.201594 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201657 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575831 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576143 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025431    0.023256    0.092003    6.668147 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.023696    0.002155    6.670302 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.081277    0.105233    6.775535 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.098062    0.026840    6.802374 v SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              6.802374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.577349    6.615645   library hold time
                                              6.615645   data required time
---------------------------------------------------------------------------------------------
                                              6.615645   data required time
                                             -6.802374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.186729   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004073    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090139    0.000066    5.840066 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361528    6.201594 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201657 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575831 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576143 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025431    0.023256    0.092003    6.668147 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.023696    0.002155    6.670302 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.081277    0.105233    6.775535 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.098967    0.027666    6.803201 v SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              6.803201   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.577139    6.615436   library hold time
                                              6.615436   data required time
---------------------------------------------------------------------------------------------
                                              6.615436   data required time
                                             -6.803201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187765   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004073    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090139    0.000066    5.840066 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361528    6.201594 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201657 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575831 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576143 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025431    0.023256    0.092003    6.668147 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.023696    0.002155    6.670302 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.081277    0.105233    6.775535 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.099615    0.028253    6.803787 v SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              6.803787   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.576988    6.615284   library hold time
                                              6.615284   data required time
---------------------------------------------------------------------------------------------
                                              6.615284   data required time
                                             -6.803787   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188503   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004073    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090139    0.000066    5.840066 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361528    6.201594 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201657 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575831 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576143 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025431    0.023256    0.092003    6.668147 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.023696    0.002155    6.670302 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.081277    0.105233    6.775535 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.100021    0.028616    6.804151 v SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              6.804151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.576894    6.615191   library hold time
                                              6.615191   data required time
---------------------------------------------------------------------------------------------
                                              6.615191   data required time
                                             -6.804151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188960   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004073    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090139    0.000066    5.840066 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361528    6.201594 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201657 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575831 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576143 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025431    0.023256    0.092003    6.668147 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.023696    0.002155    6.670302 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.081277    0.105233    6.775535 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.100247    0.028817    6.804352 v SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              6.804352   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.576841    6.615138   library hold time
                                              6.615138   data required time
---------------------------------------------------------------------------------------------
                                              6.615138   data required time
                                             -6.804352   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189214   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022896    0.022498    0.090939    6.670179 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022799    0.002082    6.672262 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.086402    0.098610    6.770871 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.127897    0.045205    6.816076 v SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              6.816076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.570415    6.608712   library hold time
                                              6.608712   data required time
---------------------------------------------------------------------------------------------
                                              6.608712   data required time
                                             -6.816076   data arrival time
---------------------------------------------------------------------------------------------
                                              0.207365   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022896    0.022498    0.090939    6.670179 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022799    0.002082    6.672262 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.086402    0.098610    6.770871 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.130255    0.046916    6.817788 v SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              6.817788   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.569867    6.608163   library hold time
                                              6.608163   data required time
---------------------------------------------------------------------------------------------
                                              6.608163   data required time
                                             -6.817788   data arrival time
---------------------------------------------------------------------------------------------
                                              0.209624   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022896    0.022498    0.090939    6.670179 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022799    0.002082    6.672262 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.086402    0.098610    6.770871 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.132015    0.048177    6.819048 v SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              6.819048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.569458    6.607755   library hold time
                                              6.607755   data required time
---------------------------------------------------------------------------------------------
                                              6.607755   data required time
                                             -6.819048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.211293   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022896    0.022498    0.090939    6.670179 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022799    0.002082    6.672262 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.086402    0.098610    6.770871 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.133341    0.049132    6.820003 v SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              6.820003   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.569149    6.607446   library hold time
                                              6.607446   data required time
---------------------------------------------------------------------------------------------
                                              6.607446   data required time
                                             -6.820003   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212557   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022896    0.022498    0.090939    6.670179 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022799    0.002082    6.672262 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.086402    0.098610    6.770871 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.134301    0.049812    6.820683 v SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              6.820683   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.568926    6.607223   library hold time
                                              6.607223   data required time
---------------------------------------------------------------------------------------------
                                              6.607223   data required time
                                             -6.820683   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213460   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022896    0.022498    0.090939    6.670179 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022799    0.002082    6.672262 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.086402    0.098610    6.770871 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.135094    0.050367    6.821239 v SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              6.821239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.568742    6.607038   library hold time
                                              6.607038   data required time
---------------------------------------------------------------------------------------------
                                              6.607038   data required time
                                             -6.821239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214200   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022896    0.022498    0.090939    6.670179 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022799    0.002082    6.672262 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.086402    0.098610    6.770871 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.135674    0.050789    6.821660 v SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              6.821660   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.568607    6.606904   library hold time
                                              6.606904   data required time
---------------------------------------------------------------------------------------------
                                              6.606904   data required time
                                             -6.821660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214756   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022896    0.022498    0.090939    6.670179 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022799    0.002082    6.672262 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.086402    0.098610    6.770871 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.135934    0.050973    6.821844 v SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              6.821844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.568547    6.606843   library hold time
                                              6.606843   data required time
---------------------------------------------------------------------------------------------
                                              6.606843   data required time
                                             -6.821844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215000   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003084    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.036244    0.361037    6.201077 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036244    0.000062    6.201138 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011023    0.065086    0.378025    6.579163 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065086    0.000380    6.579543 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069221    0.036259    0.103089    6.682631 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.047283    0.014326    6.696958 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.081256    0.113762    6.810720 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.094103    0.023090    6.833809 v SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              6.833809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.578269    6.616566   library hold time
                                              6.616566   data required time
---------------------------------------------------------------------------------------------
                                              6.616566   data required time
                                             -6.833809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217244   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003309    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090094    0.000045    5.840045 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358859    6.198904 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198953 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010666    0.064122    0.376463    6.575416 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064122    0.000384    6.575799 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069457    0.036585    0.103478    6.679277 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046586    0.013768    6.693046 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.080981    0.109974    6.803020 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.101971    0.029809    6.832828 v SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              6.832828   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.576440    6.614738   library hold time
                                              6.614738   data required time
---------------------------------------------------------------------------------------------
                                              6.614738   data required time
                                             -6.832828   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218091   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003084    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.036244    0.361037    6.201077 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036244    0.000062    6.201138 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011023    0.065086    0.378025    6.579163 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065086    0.000380    6.579543 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069221    0.036259    0.103089    6.682631 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.047283    0.014326    6.696958 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.081256    0.113762    6.810720 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.096129    0.025056    6.835776 v SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              6.835776   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.577798    6.616095   library hold time
                                              6.616095   data required time
---------------------------------------------------------------------------------------------
                                              6.616095   data required time
                                             -6.835776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.219681   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003309    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090094    0.000045    5.840045 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358859    6.198904 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198953 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010666    0.064122    0.376463    6.575416 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064122    0.000384    6.575799 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069457    0.036585    0.103478    6.679277 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046586    0.013768    6.693046 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.080981    0.109974    6.803020 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.104303    0.031763    6.834783 v SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              6.834783   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.575899    6.614195   library hold time
                                              6.614195   data required time
---------------------------------------------------------------------------------------------
                                              6.614195   data required time
                                             -6.834783   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220588   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003084    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.036244    0.361037    6.201077 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036244    0.000062    6.201138 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011023    0.065086    0.378025    6.579163 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065086    0.000380    6.579543 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069221    0.036259    0.103089    6.682631 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.047283    0.014326    6.696958 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.081256    0.113762    6.810720 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.097278    0.026138    6.836857 v SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              6.836857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.577531    6.615828   library hold time
                                              6.615828   data required time
---------------------------------------------------------------------------------------------
                                              6.615828   data required time
                                             -6.836857   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221030   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003309    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090094    0.000045    5.840045 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358859    6.198904 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198953 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010666    0.064122    0.376463    6.575416 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064122    0.000384    6.575799 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069457    0.036585    0.103478    6.679277 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046586    0.013768    6.693046 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.080981    0.109974    6.803020 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.105620    0.032858    6.835877 v SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              6.835877   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.575592    6.613889   library hold time
                                              6.613889   data required time
---------------------------------------------------------------------------------------------
                                              6.613889   data required time
                                             -6.835877   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221988   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003084    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.036244    0.361037    6.201077 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036244    0.000062    6.201138 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011023    0.065086    0.378025    6.579163 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065086    0.000380    6.579543 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069221    0.036259    0.103089    6.682631 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.047283    0.014326    6.696958 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.081256    0.113762    6.810720 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.098404    0.027176    6.837896 v SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              6.837896   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.577269    6.615566   library hold time
                                              6.615566   data required time
---------------------------------------------------------------------------------------------
                                              6.615566   data required time
                                             -6.837896   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222330   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003309    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090094    0.000045    5.840045 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358859    6.198904 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198953 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010666    0.064122    0.376463    6.575416 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064122    0.000384    6.575799 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069457    0.036585    0.103478    6.679277 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046586    0.013768    6.693046 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.080981    0.109974    6.803020 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.106674    0.033720    6.836740 v SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              6.836740   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.575347    6.613644   library hold time
                                              6.613644   data required time
---------------------------------------------------------------------------------------------
                                              6.613644   data required time
                                             -6.836740   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223096   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003084    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.036244    0.361037    6.201077 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036244    0.000062    6.201138 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011023    0.065086    0.378025    6.579163 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065086    0.000380    6.579543 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069221    0.036259    0.103089    6.682631 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.047283    0.014326    6.696958 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.081256    0.113762    6.810720 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.099249    0.027945    6.838665 v SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              6.838665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.577073    6.615370   library hold time
                                              6.615370   data required time
---------------------------------------------------------------------------------------------
                                              6.615370   data required time
                                             -6.838665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223295   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003084    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.036244    0.361037    6.201077 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036244    0.000062    6.201138 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011023    0.065086    0.378025    6.579163 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065086    0.000380    6.579543 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069221    0.036259    0.103089    6.682631 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.047283    0.014326    6.696958 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.081256    0.113762    6.810720 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.099803    0.028442    6.839162 v SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              6.839162   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.576944    6.615241   library hold time
                                              6.615241   data required time
---------------------------------------------------------------------------------------------
                                              6.615241   data required time
                                             -6.839162   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223921   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003309    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090094    0.000045    5.840045 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358859    6.198904 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198953 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010666    0.064122    0.376463    6.575416 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064122    0.000384    6.575799 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069457    0.036585    0.103478    6.679277 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046586    0.013768    6.693046 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.080981    0.109974    6.803020 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.107693    0.034543    6.837563 v SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              6.837563   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.575111    6.613407   library hold time
                                              6.613407   data required time
---------------------------------------------------------------------------------------------
                                              6.613407   data required time
                                             -6.837563   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224155   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003084    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.036244    0.361037    6.201077 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036244    0.000062    6.201138 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011023    0.065086    0.378025    6.579163 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065086    0.000380    6.579543 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069221    0.036259    0.103089    6.682631 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.047283    0.014326    6.696958 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.081256    0.113762    6.810720 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.100219    0.028814    6.839534 v SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              6.839534   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.576848    6.615144   library hold time
                                              6.615144   data required time
---------------------------------------------------------------------------------------------
                                              6.615144   data required time
                                             -6.839534   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224389   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003084    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090083    0.000040    5.840040 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.036244    0.361037    6.201077 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036244    0.000062    6.201138 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011023    0.065086    0.378025    6.579163 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065086    0.000380    6.579543 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069221    0.036259    0.103089    6.682631 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.047283    0.014326    6.696958 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.081256    0.113762    6.810720 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.100427    0.028999    6.839718 v SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              6.839718   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.576799    6.615096   library hold time
                                              6.615096   data required time
---------------------------------------------------------------------------------------------
                                              6.615096   data required time
                                             -6.839718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224622   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003309    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090094    0.000045    5.840045 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358859    6.198904 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198953 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010666    0.064122    0.376463    6.575416 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064122    0.000384    6.575799 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069457    0.036585    0.103478    6.679277 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046586    0.013768    6.693046 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.080981    0.109974    6.803020 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.108379    0.035093    6.838112 v SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              6.838112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.574951    6.613248   library hold time
                                              6.613248   data required time
---------------------------------------------------------------------------------------------
                                              6.613248   data required time
                                             -6.838112   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224865   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003309    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090094    0.000045    5.840045 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358859    6.198904 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198953 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010666    0.064122    0.376463    6.575416 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064122    0.000384    6.575799 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069457    0.036585    0.103478    6.679277 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046586    0.013768    6.693046 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.080981    0.109974    6.803020 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.108811    0.035437    6.838456 v SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              6.838456   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.574851    6.613148   library hold time
                                              6.613148   data required time
---------------------------------------------------------------------------------------------
                                              6.613148   data required time
                                             -6.838456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225309   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003309    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090094    0.000045    5.840045 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358859    6.198904 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198953 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010666    0.064122    0.376463    6.575416 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064122    0.000384    6.575799 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069457    0.036585    0.103478    6.679277 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046586    0.013768    6.693046 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.080981    0.109974    6.803020 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.109039    0.035617    6.838637 v SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              6.838637   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.574798    6.613094   library hold time
                                              6.613094   data required time
---------------------------------------------------------------------------------------------
                                              6.613094   data required time
                                             -6.838637   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225543   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003529    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070106    0.000050    5.690051 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002072    0.035658    0.352336    6.042386 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.035658    0.000056    6.042442 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001846    0.034760    0.338143    6.380585 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.034760    0.000033    6.380619 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011490    0.030482    0.084440    6.465059 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.030493    0.000530    6.465589 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.033610    0.130407    0.437532    6.903121 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.130474    0.002612    6.905733 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                              6.905733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.581094    6.619390   library hold time
                                              6.619390   data required time
---------------------------------------------------------------------------------------------
                                              6.619390   data required time
                                             -6.905733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286342   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.079321    0.009055    4.831001 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053568    0.055010    0.111642    4.942643 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.055058    0.001351    4.943994 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014856    0.104570    0.248237    5.192231 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.104570    0.000284    5.192515 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003515    0.025917    0.110393    5.302908 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.025917    0.000107    5.303015 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.303015   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.079321    0.010008    5.770053 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053568    0.055010    0.123394    5.893447 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.055058    0.001493    5.894941 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    5.994941   clock uncertainty
                                 -0.950804    5.044137   clock reconvergence pessimism
                                 -0.028038    5.016098   library hold time
                                              5.016098   data required time
---------------------------------------------------------------------------------------------
                                              5.016098   data required time
                                             -5.303015   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286917   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003149    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070088    0.000042    5.690042 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002104    0.035774    0.352515    6.042557 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035774    0.000056    6.042613 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002144    0.035861    0.339885    6.382498 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.035861    0.000041    6.382540 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011706    0.030887    0.085141    6.467680 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.030901    0.000598    6.468278 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.037075    0.140671    0.445754    6.914032 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.140762    0.003134    6.917167 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                              6.917167   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.578377    6.616673   library hold time
                                              6.616673   data required time
---------------------------------------------------------------------------------------------
                                              6.616673   data required time
                                             -6.917167   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300493   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003022    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070080    0.000038    5.690038 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002350    0.036649    0.353917    6.043955 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036649    0.000062    6.044016 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002821    0.038147    0.344066    6.388083 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.038147    0.000078    6.388160 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013250    0.033555    0.088390    6.476551 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.033576    0.000738    6.477288 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041996    0.155489    0.457401    6.934690 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.155680    0.004621    6.939311 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                              6.939311   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.574436    6.612733   library hold time
                                              6.612733   data required time
---------------------------------------------------------------------------------------------
                                              6.612733   data required time
                                             -6.939311   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326578   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002961    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070076    0.000036    5.690036 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003634    0.041871    0.361236    6.051272 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.041871    0.000115    6.051388 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004251    0.043520    0.353245    6.404634 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.043520    0.000131    6.404765 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011850    0.031125    0.088263    6.493028 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.031141    0.000627    6.493655 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042108    0.155842    0.456894    6.950549 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.156013    0.004388    6.954938 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                              6.954938   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.574348    6.612645   library hold time
                                              6.612645   data required time
---------------------------------------------------------------------------------------------
                                              6.612645   data required time
                                             -6.954938   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342293   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002407    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070055    0.000026    5.690026 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003094    0.039287    0.358146    6.048173 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.039287    0.000089    6.048262 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002911    0.038525    0.345536    6.393798 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.038525    0.000079    6.393877 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012861    0.031461    0.096162    6.490038 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.031482    0.000698    6.490736 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044493    0.163029    0.462386    6.953122 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.163235    0.004897    6.958019 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                              6.958019   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.572441    6.610737   library hold time
                                              6.610737   data required time
---------------------------------------------------------------------------------------------
                                              6.610737   data required time
                                             -6.958019   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347282   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003836    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070119    0.000056    5.690057 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002224    0.036199    0.353207    6.043264 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.036199    0.000061    6.043324 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002845    0.038255    0.344039    6.387364 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.038255    0.000080    6.387444 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034380    0.044024    0.106184    6.493627 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.045075    0.005030    6.498657 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044470    0.162812    0.466967    6.965625 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.163102    0.005760    6.971385 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                              6.971385   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.572476    6.610773   library hold time
                                              6.610773   data required time
---------------------------------------------------------------------------------------------
                                              6.610773   data required time
                                             -6.971385   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360612   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002886    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070073    0.000035    5.690035 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002220    0.036182    0.353173    6.043208 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.036182    0.000043    6.043251 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003181    0.039765    0.345950    6.389201 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.039765    0.000090    6.389291 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036524    0.045979    0.107680    6.496971 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.047427    0.006032    6.503002 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043749    0.161655    0.465328    6.968330 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.162096    0.007073    6.975404 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                              6.975404   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.572741    6.611038   library hold time
                                              6.611038   data required time
---------------------------------------------------------------------------------------------
                                              6.611038   data required time
                                             -6.975404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364366   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003464    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070105    0.000050    5.690050 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002172    0.036013    0.352904    6.042954 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.036013    0.000059    6.043013 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002377    0.036703    0.341307    6.384319 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.036703    0.000043    6.384363 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.031860    0.041926    0.104041    6.488404 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.042871    0.004633    6.493037 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047968    0.174841    0.472962    6.965999 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.175320    0.007620    6.973619 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                              6.973619   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.569248    6.607545   library hold time
                                              6.607545   data required time
---------------------------------------------------------------------------------------------
                                              6.607545   data required time
                                             -6.973619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366074   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003498    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070108    0.000051    5.690051 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001771    0.034583    0.350624    6.040675 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.034583    0.000032    6.040707 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002203    0.036077    0.339796    6.380503 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.036077    0.000040    6.380543 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015737    0.035384    0.098952    6.479495 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.035427    0.001058    6.480552 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053262    0.190783    0.483063    6.963615 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.191222    0.007611    6.971226 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                              6.971226   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.565048    6.603345   library hold time
                                              6.603345   data required time
---------------------------------------------------------------------------------------------
                                              6.603345   data required time
                                             -6.971226   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367881   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004416    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070146    0.000069    5.690070 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001794    0.034664    0.350767    6.040836 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.034664    0.000032    6.040869 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002949    0.038717    0.344074    6.384943 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.038717    0.000083    6.385025 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013306    0.032079    0.096768    6.481793 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.032106    0.000787    6.482581 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053729    0.192173    0.483099    6.965680 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.192546    0.007066    6.972746 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                              6.972746   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.564698    6.602995   library hold time
                                              6.602995   data required time
---------------------------------------------------------------------------------------------
                                              6.602995   data required time
                                             -6.972746   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369750   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002444    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070059    0.000028    5.690028 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002218    0.036177    0.353150    6.043178 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.036177    0.000061    6.043239 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002913    0.038550    0.344418    6.387657 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.038550    0.000079    6.387735 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.033975    0.043729    0.105946    6.493682 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.044836    0.005137    6.498818 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047730    0.174210    0.472890    6.971709 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.174697    0.007648    6.979356 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                              6.979356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.569413    6.607710   library hold time
                                              6.607710   data required time
---------------------------------------------------------------------------------------------
                                              6.607710   data required time
                                             -6.979356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371647   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003758    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070117    0.000056    5.690056 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002172    0.036014    0.352910    6.042965 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.036014    0.000059    6.043025 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002526    0.037115    0.342155    6.385180 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.037115    0.000047    6.385226 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.029965    0.040349    0.103014    6.488241 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.041355    0.004658    6.492899 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049988    0.181407    0.476214    6.969113 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.181993    0.008511    6.977623 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                              6.977623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.567486    6.605783   library hold time
                                              6.605783   data required time
---------------------------------------------------------------------------------------------
                                              6.605783   data required time
                                             -6.977623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371841   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003325    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070088    0.000042    5.690042 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002275    0.036380    0.353487    6.043529 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.036380    0.000062    6.043591 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.036733    0.341511    6.385101 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036733    0.000063    6.385165 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035647    0.058966    0.118259    6.503424 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.059689    0.004960    6.508384 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043341    0.160332    0.469234    6.977619 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.160662    0.006085    6.983704 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                              6.983704   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.573120    6.611417   library hold time
                                              6.611417   data required time
---------------------------------------------------------------------------------------------
                                              6.611417   data required time
                                             -6.983704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372287   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003212    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070088    0.000042    5.690042 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.035031    0.351325    6.041367 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.035031    0.000050    6.041417 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002462    0.036930    0.341433    6.382850 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.036930    0.000067    6.382916 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018155    0.037518    0.102504    6.485421 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.037576    0.001230    6.486651 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052959    0.189932    0.482987    6.969637 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.190337    0.007295    6.976933 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                              6.976933   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.565282    6.603579   library hold time
                                              6.603579   data required time
---------------------------------------------------------------------------------------------
                                              6.603579   data required time
                                             -6.976933   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373354   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003158    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070087    0.000041    5.690042 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034957    0.351207    6.041249 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.034957    0.000049    6.041298 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002460    0.036923    0.341392    6.382689 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.036923    0.000067    6.382756 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016728    0.037018    0.100392    6.483149 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.037080    0.001271    6.484419 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054238    0.194377    0.484526    6.968945 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.195004    0.009103    6.978048 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                              6.978048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.564049    6.602346   library hold time
                                              6.602346   data required time
---------------------------------------------------------------------------------------------
                                              6.602346   data required time
                                             -6.978048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375703   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003093    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070083    0.000039    5.690039 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002659    0.037482    0.355681    6.045721 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.037482    0.000074    6.045794 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002162    0.035935    0.340610    6.386405 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.035935    0.000040    6.386444 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037408    0.061173    0.119634    6.506078 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.061899    0.005075    6.511153 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043457    0.160701    0.470371    6.981524 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.160991    0.005727    6.987251 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                              6.987251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.573033    6.611330   library hold time
                                              6.611330   data required time
---------------------------------------------------------------------------------------------
                                              6.611330   data required time
                                             -6.987251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375921   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004212    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070140    0.000067    5.690067 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003075    0.039207    0.358074    6.048141 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.039207    0.000089    6.048231 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002240    0.036226    0.341680    6.389911 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036226    0.000041    6.389952 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034169    0.057053    0.116993    6.506945 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.057622    0.004332    6.511277 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045211    0.165972    0.472925    6.984202 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.166263    0.005830    6.990032 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                              6.990032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.571641    6.609938   library hold time
                                              6.609938   data required time
---------------------------------------------------------------------------------------------
                                              6.609938   data required time
                                             -6.990032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.380094   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002940    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070076    0.000036    5.690036 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001766    0.034563    0.350579    6.040615 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.034563    0.000032    6.040647 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002679    0.037562    0.342495    6.383142 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.037562    0.000076    6.383218 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035812    0.059043    0.119282    6.502500 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.059563    0.004223    6.506723 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046871    0.171385    0.476786    6.983509 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.171752    0.006609    6.990118 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                              6.990118   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.570191    6.608488   library hold time
                                              6.608488   data required time
---------------------------------------------------------------------------------------------
                                              6.608488   data required time
                                             -6.990118   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381630   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002555    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070061    0.000029    5.690030 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002530    0.037120    0.354931    6.044960 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.037120    0.000071    6.045031 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002481    0.036981    0.342293    6.387324 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.036981    0.000067    6.387390 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033915    0.056802    0.116736    6.504127 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.057470    0.004673    6.508800 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047326    0.172814    0.476883    6.985682 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.173223    0.006998    6.992681 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                              6.992681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.569802    6.608099   library hold time
                                              6.608099   data required time
---------------------------------------------------------------------------------------------
                                              6.608099   data required time
                                             -6.992681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384581   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002935    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070079    0.000037    5.690038 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002112    0.035802    0.352556    6.042593 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.035802    0.000056    6.042650 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003164    0.039691    0.345718    6.388367 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.039691    0.000091    6.388459 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015556    0.035192    0.099999    6.488458 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.035248    0.001181    6.489639 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055792    0.198636    0.488531    6.978170 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.199102    0.007997    6.986167 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                              6.986167   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.562967    6.601264   library hold time
                                              6.601264   data required time
---------------------------------------------------------------------------------------------
                                              6.601264   data required time
                                             -6.986167   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384903   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003744    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070117    0.000056    5.690056 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002260    0.036329    0.353415    6.043470 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.036329    0.000062    6.043532 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002405    0.036771    0.341572    6.385105 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.036771    0.000065    6.385170 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016196    0.036073    0.099727    6.484897 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.036125    0.001159    6.486056 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057201    0.202889    0.492190    6.978246 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.203368    0.008193    6.986438 v SRAM_0/DI[9] (EF_SRAM_1024x32)
                                              6.986438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.561840    6.600137   library hold time
                                              6.600137   data required time
---------------------------------------------------------------------------------------------
                                              6.600137   data required time
                                             -6.986438   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386302   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003294    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070090    0.000043    5.690043 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002956    0.038684    0.357376    6.047419 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.038684    0.000084    6.047503 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002227    0.036177    0.341416    6.388920 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.036177    0.000041    6.388961 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038540    0.062563    0.121005    6.509965 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.063196    0.004809    6.514774 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046197    0.168991    0.477350    6.992124 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.169307    0.006132    6.998256 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                              6.998256   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.570837    6.609133   library hold time
                                              6.609133   data required time
---------------------------------------------------------------------------------------------
                                              6.609133   data required time
                                             -6.998256   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389123   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003409    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070097    0.000046    5.690046 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002950    0.038655    0.357339    6.047385 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.038655    0.000088    6.047473 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003973    0.042925    0.350936    6.398409 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.042925    0.000113    6.398522 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.029458    0.039737    0.105200    6.503722 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.040615    0.004313    6.508035 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051123    0.184803    0.478718    6.986753 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.185371    0.008472    6.995225 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                              6.995225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.566594    6.604890   library hold time
                                              6.604890   data required time
---------------------------------------------------------------------------------------------
                                              6.604890   data required time
                                             -6.995225   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390335   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003660    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070115    0.000055    5.440055 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001918    0.035110    0.351462    5.791517 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.035110    0.000050    5.791567 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002652    0.037482    0.342542    6.134109 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.037482    0.000071    6.134181 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.041264    0.049880    0.110015    6.244195 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.051356    0.006418    6.250613 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043298    0.159164    0.466720    6.717333 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.159353    0.004648    6.721981 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                              6.721981   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.293162    6.331459   library hold time
                                              6.331459   data required time
---------------------------------------------------------------------------------------------
                                              6.331459   data required time
                                             -6.721981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390522   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003161    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070088    0.000042    5.440042 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002006    0.035424    0.351954    5.791996 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035424    0.000053    5.792049 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002677    0.037557    0.342800    6.134850 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.037557    0.000072    6.134922 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.043113    0.051089    0.111918    6.246840 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.052400    0.006148    6.252988 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043645    0.160207    0.467845    6.720832 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.160406    0.004781    6.725614 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                              6.725614   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.293164    6.331461   library hold time
                                              6.331461   data required time
---------------------------------------------------------------------------------------------
                                              6.331461   data required time
                                             -6.725614   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394152   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002687    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070065    0.000031    5.690031 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003840    0.042502    0.362191    6.052222 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.042502    0.000112    6.052334 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003472    0.041097    0.349891    6.402225 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.041097    0.000109    6.402334 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038819    0.062952    0.123011    6.525345 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.063687    0.005189    6.530534 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044154    0.162717    0.473039    7.003573 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.162952    0.005209    7.008782 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                              7.008782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.572515    6.610812   library hold time
                                              6.610812   data required time
---------------------------------------------------------------------------------------------
                                              6.610812   data required time
                                             -7.008782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397970   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003278    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070094    0.000044    5.690044 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001885    0.034990    0.351261    6.041306 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034990    0.000050    6.041356 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002491    0.037011    0.341581    6.382937 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.037011    0.000065    6.383002 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018977    0.038455    0.103480    6.486482 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.038544    0.001508    6.487990 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060189    0.212457    0.498950    6.986940 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.213125    0.009816    6.996756 v SRAM_0/DI[4] (EF_SRAM_1024x32)
                                              6.996756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.559263    6.597559   library hold time
                                              6.597559   data required time
---------------------------------------------------------------------------------------------
                                              6.597559   data required time
                                             -6.996756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399196   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004486    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070134    0.000064    5.690064 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003140    0.039494    0.358442    6.048506 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.039494    0.000090    6.048595 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005892    0.048864    0.359167    6.407763 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.048864    0.000199    6.407961 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031534    0.053888    0.118968    6.526930 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.054536    0.004469    6.531399 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045237    0.166267    0.471288    7.002687 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.166645    0.006620    7.009306 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                              7.009306   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.571540    6.609837   library hold time
                                              6.609837   data required time
---------------------------------------------------------------------------------------------
                                              6.609837   data required time
                                             -7.009306   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399470   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003019    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070081    0.000039    5.690039 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003514    0.041264    0.360558    6.050597 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.041264    0.000102    6.050699 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003762    0.042413    0.351006    6.401705 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.042413    0.000111    6.401816 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037815    0.061722    0.122412    6.524228 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.062488    0.005238    6.529466 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045671    0.167636    0.475384    7.004849 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.167967    0.006227    7.011076 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                              7.011076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.571191    6.609488   library hold time
                                              6.609488   data required time
---------------------------------------------------------------------------------------------
                                              6.609488   data required time
                                             -7.011076   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401589   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003639    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070104    0.000049    5.440050 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001880    0.034972    0.351236    5.791286 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.034972    0.000051    5.791337 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003299    0.040342    0.346186    6.137522 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.040342    0.000096    6.137618 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.047138    0.054906    0.114781    6.252399 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.056339    0.006681    6.259079 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045096    0.164621    0.472519    6.731598 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.164876    0.005445    6.737043 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                              6.737043   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.293175    6.331472   library hold time
                                              6.331472   data required time
---------------------------------------------------------------------------------------------
                                              6.331472   data required time
                                             -6.737043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405572   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003019    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070081    0.000038    5.690038 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003180    0.039676    0.358653    6.048691 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.039676    0.000089    6.048780 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003751    0.042430    0.350386    6.399166 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.042430    0.000110    6.399276 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.036876    0.060522    0.121576    6.520852 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.061282    0.005159    6.526010 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048161    0.175382    0.480284    7.006294 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.175778    0.006932    7.013226 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                              7.013226   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.569127    6.607424   library hold time
                                              6.607424   data required time
---------------------------------------------------------------------------------------------
                                              6.607424   data required time
                                             -7.013226   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405802   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003001    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070073    0.000035    5.440035 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002796    0.038004    0.356456    5.796491 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.038004    0.000082    5.796572 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002952    0.038711    0.345299    6.141871 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.038711    0.000081    6.141953 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.046493    0.054551    0.113333    6.255286 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.056370    0.007458    6.262744 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044131    0.161672    0.470505    6.733248 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.161864    0.004721    6.737969 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                              6.737969   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.293168    6.331464   library hold time
                                              6.331464   data required time
---------------------------------------------------------------------------------------------
                                              6.331464   data required time
                                             -6.737969   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406505   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003613    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070111    0.000052    5.440053 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001922    0.035124    0.351482    5.791534 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.035124    0.000052    5.791586 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003093    0.039370    0.345068    6.136653 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.039370    0.000087    6.136741 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.050009    0.057360    0.116172    6.252913 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.059177    0.007665    6.260578 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045755    0.166565    0.475431    6.736009 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.166781    0.005068    6.741077 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                              6.741077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.293180    6.331476   library hold time
                                              6.331476   data required time
---------------------------------------------------------------------------------------------
                                              6.331476   data required time
                                             -6.741077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.409601   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003340    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070097    0.000046    5.440046 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002910    0.038486    0.357118    5.797165 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.038486    0.000081    5.797246 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002970    0.038787    0.345579    6.142824 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.038787    0.000083    6.142907 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.061397    0.067490    0.122509    6.265416 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.069562    0.008913    6.274330 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042132    0.155716    0.470894    6.745224 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.155912    0.004680    6.749904 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                              6.749904   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.293154    6.331450   library hold time
                                              6.331450   data required time
---------------------------------------------------------------------------------------------
                                              6.331450   data required time
                                             -6.749904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418453   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004561    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070133    0.000063    5.440063 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003521    0.041297    0.360613    5.800676 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.041297    0.000113    5.800789 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002887    0.038406    0.346120    6.146909 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.038406    0.000077    6.146986 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.054857    0.061564    0.118698    6.265684 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.063662    0.008528    6.274212 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045090    0.164622    0.475451    6.749663 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.164824    0.004886    6.754549 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                              6.754549   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.293175    6.331472   library hold time
                                              6.331472   data required time
---------------------------------------------------------------------------------------------
                                              6.331472   data required time
                                             -6.754549   data arrival time
---------------------------------------------------------------------------------------------
                                              0.423077   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003626    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070095    0.000045    5.690045 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003230    0.039905    0.358945    6.048991 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.039905    0.000092    6.049083 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002680    0.037551    0.344439    6.393522 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.037551    0.000070    6.393592 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019431    0.038982    0.104152    6.497744 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.039070    0.001508    6.499251 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.063954    0.224117    0.507416    7.006668 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.224974    0.011406    7.018073 v SRAM_0/DI[3] (EF_SRAM_1024x32)
                                              7.018073   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.556133    6.594429   library hold time
                                              6.594429   data required time
---------------------------------------------------------------------------------------------
                                              6.594429   data required time
                                             -7.018073   data arrival time
---------------------------------------------------------------------------------------------
                                              0.423643   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004143    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070144    0.000068    5.440069 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002532    0.037127    0.354975    5.795044 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.037127    0.000073    5.795116 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003288    0.040266    0.346901    6.142018 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.040266    0.000097    6.142115 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.063858    0.067744    0.128258    6.270373 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.068106    0.003758    6.274131 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045542    0.166026    0.478114    6.752245 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.166241    0.005040    6.757286 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                              6.757286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.293179    6.331475   library hold time
                                              6.331475   data required time
---------------------------------------------------------------------------------------------
                                              6.331475   data required time
                                             -6.757286   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425811   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.004001    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150123    0.000058    6.510058 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012249    0.054081    0.119925    6.629982 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.054090    0.000664    6.630647 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.096998    0.093507    0.164112    6.794759 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.098356    0.015753    6.810513 v SRAM_0/EN (EF_SRAM_1024x32)
                                              6.810513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.337346    6.375643   library hold time
                                              6.375643   data required time
---------------------------------------------------------------------------------------------
                                              6.375643   data required time
                                             -6.810513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.434869   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002836    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070074    0.000035    5.440035 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001871    0.034941    0.351176    5.791211 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.034941    0.000050    5.791261 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003313    0.040408    0.346251    6.137512 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.040408    0.000097    6.137609 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.018613    0.031683    0.097410    6.235018 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.031758    0.001277    6.236296 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073455    0.252521    0.524286    6.760582 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.254103    0.015067    6.775649 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                              6.775649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.293391    6.331687   library hold time
                                              6.331687   data required time
---------------------------------------------------------------------------------------------
                                              6.331687   data required time
                                             -6.775649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.443961   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003914    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070130    0.000062    5.690063 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002512    0.037071    0.354856    6.044919 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.037071    0.000068    6.044987 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002623    0.037392    0.343088    6.388075 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.037392    0.000072    6.388147 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.019597    0.032126    0.097310    6.485457 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.032206    0.001469    6.486927 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075143    0.254227    0.528461    7.015388 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.256008    0.015867    7.031255 v SRAM_0/DI[2] (EF_SRAM_1024x32)
                                              7.031255   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.547936    6.586233   library hold time
                                              6.586233   data required time
---------------------------------------------------------------------------------------------
                                              6.586233   data required time
                                             -7.031255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445022   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003411    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070100    0.000048    5.690048 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002442    0.036886    0.354450    6.044497 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.036886    0.000065    6.044563 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036699    0.341614    6.386177 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.036699    0.000043    6.386220 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020083    0.032482    0.097339    6.483558 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.032690    0.001747    6.485305 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078938    0.265838    0.536616    7.021921 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.267829    0.017208    7.039129 v SRAM_0/DI[0] (EF_SRAM_1024x32)
                                              7.039129   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.544813    6.583110   library hold time
                                              6.583110   data required time
---------------------------------------------------------------------------------------------
                                              6.583110   data required time
                                             -7.039129   data arrival time
---------------------------------------------------------------------------------------------
                                              0.456019   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003232    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070090    0.000043    5.690043 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002344    0.036624    0.353886    6.043929 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.036624    0.000046    6.043975 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004831    0.045610    0.353741    6.397716 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.045610    0.000168    6.397884 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015706    0.029423    0.096383    6.494267 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.029481    0.001093    6.495360 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078368    0.263876    0.534723    7.030083 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.265743    0.016526    7.046609 v SRAM_0/DI[1] (EF_SRAM_1024x32)
                                              7.046609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.545364    6.583661   library hold time
                                              6.583661   data required time
---------------------------------------------------------------------------------------------
                                              6.583661   data required time
                                             -7.046609   data arrival time
---------------------------------------------------------------------------------------------
                                              0.462948   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004242    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070147    0.000070    5.440070 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005651    0.047933    0.369703    5.809773 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.047933    0.000203    5.809976 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004072    0.042998    0.354697    6.164673 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.042998    0.000130    6.164803 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018196    0.032229    0.097712    6.262515 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.032345    0.001601    6.264116 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.081828    0.275248    0.541126    6.805243 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.277474    0.018621    6.823863 v SRAM_0/AD[0] (EF_SRAM_1024x32)
                                              6.823863   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.293447    6.331744   library hold time
                                              6.331744   data required time
---------------------------------------------------------------------------------------------
                                              6.331744   data required time
                                             -6.823863   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492119   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003727    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090103    0.000049    6.300049 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003314    0.040395    0.367179    6.667227 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.040395    0.000103    6.667330 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.018795    0.072750    0.124006    6.791337 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.072777    0.001269    6.792605 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.092481    0.137290    0.119857    6.912462 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.138030    0.007772    6.920235 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                              6.920235   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.038297   clock uncertainty
                                  0.000000    6.038297   clock reconvergence pessimism
                                  0.294122    6.332419   library hold time
                                              6.332419   data required time
---------------------------------------------------------------------------------------------
                                              6.332419   data required time
                                             -6.920235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587816   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.079321    0.009055    4.831001 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053568    0.055010    0.111642    4.942643 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.055058    0.001351    4.943994 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013867    0.061409    0.252642    5.196637 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.061412    0.000500    5.197136 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.076552    0.137520    5.334656 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.076817    0.003371    5.338027 v wbs_ack_o (out)
                                              5.338027   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.338027   data arrival time
---------------------------------------------------------------------------------------------
                                              1.038028   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.027541    0.035852    1.836208    6.819428 v SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.035852    0.002664    6.822092 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.076694    0.126782    6.948874 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.077015    0.003737    6.952611 v wbs_dat_o[15] (out)
                                              6.952611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.952611   data arrival time
---------------------------------------------------------------------------------------------
                                              2.412611   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.029084    0.035735    1.836708    6.819929 v SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.035735    0.003300    6.823229 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.076616    0.126780    6.950009 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.076922    0.003637    6.953646 v wbs_dat_o[14] (out)
                                              6.953646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.953646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.413646   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.039314    0.037869    1.840364    6.823585 v SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.037885    0.005018    6.828603 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.076854    0.127576    6.956180 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.077200    0.003890    6.960070 v wbs_dat_o[13] (out)
                                              6.960070   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.960070   data arrival time
---------------------------------------------------------------------------------------------
                                              2.420069   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.047279    0.040223    1.842966    6.826187 v SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.040617    0.006619    6.832806 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.076293    0.129051    6.961857 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.076526    0.003144    6.965001 v wbs_dat_o[12] (out)
                                              6.965001   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.965001   data arrival time
---------------------------------------------------------------------------------------------
                                              2.425001   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049428    0.040855    1.843726    6.826947 v SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.041367    0.007073    6.834020 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191220    0.076773    0.129044    6.963064 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.077102    0.003789    6.966854 v wbs_dat_o[11] (out)
                                              6.966854   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.966854   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426853   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053077    0.039525    1.843345    6.826566 v SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.044329    0.007161    6.833727 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.076632    0.130308    6.964035 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.076938    0.003637    6.967672 v wbs_dat_o[20] (out)
                                              6.967672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.967672   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427672   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050733    0.041068    1.843701    6.826921 v SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.042078    0.008054    6.834975 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191748    0.077197    0.128932    6.963907 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.077653    0.004490    6.968397 v wbs_dat_o[9] (out)
                                              6.968397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.968397   data arrival time
---------------------------------------------------------------------------------------------
                                              2.428397   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.054094    0.042289    1.844919    6.828140 v SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.043680    0.008158    6.836298 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191059    0.076670    0.130067    6.966364 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.076976    0.003641    6.970006 v wbs_dat_o[10] (out)
                                              6.970006   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.970006   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430006   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056011    0.043011    1.845102    6.828323 v SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.045323    0.007929    6.836252 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190703    0.076428    0.130920    6.967172 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.076682    0.003295    6.970467 v wbs_dat_o[8] (out)
                                              6.970467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.970467   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430467   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057584    0.042398    1.844548    6.827768 v SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.047843    0.007430    6.835198 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.076816    0.131618    6.966816 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.077164    0.003896    6.970713 v wbs_dat_o[17] (out)
                                              6.970713   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.970713   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430713   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056216    0.045951    1.844321    6.827542 v SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.051462    0.006595    6.834137 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191043    0.076759    0.133093    6.967230 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.077100    0.003857    6.971087 v wbs_dat_o[25] (out)
                                              6.971087   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.971087   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431087   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056367    0.043342    1.845139    6.828360 v SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.045902    0.008077    6.836436 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191229    0.076813    0.130850    6.967287 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.077155    0.003864    6.971150 v wbs_dat_o[6] (out)
                                              6.971150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.971150   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431150   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060239    0.043854    1.845374    6.828594 v SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.049626    0.007670    6.836264 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192184    0.077435    0.131970    6.968234 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.077934    0.004710    6.972945 v wbs_dat_o[24] (out)
                                              6.972945   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.972945   data arrival time
---------------------------------------------------------------------------------------------
                                              2.432945   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062927    0.045285    1.846273    6.829494 v SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.050857    0.007459    6.836954 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.076332    0.133271    6.970224 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.076565    0.003145    6.973370 v wbs_dat_o[5] (out)
                                              6.973370   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.973370   data arrival time
---------------------------------------------------------------------------------------------
                                              2.433370   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063041    0.045738    1.847236    6.830457 v SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.049585    0.008070    6.838526 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.076682    0.132495    6.971021 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.076987    0.003640    6.974661 v wbs_dat_o[4] (out)
                                              6.974661   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.974661   data arrival time
---------------------------------------------------------------------------------------------
                                              2.434661   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.054136    0.045423    1.844331    6.827552 v SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.048265    0.011948    6.839500 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.076766    0.131787    6.971286 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.077108    0.003859    6.975145 v wbs_dat_o[29] (out)
                                              6.975145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.975145   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435145   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061925    0.046121    1.846825    6.830045 v SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.049136    0.007955    6.838000 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.077622    0.134184    6.972184 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.077846    0.003073    6.975257 v wbs_dat_o[7] (out)
                                              6.975257   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.975257   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435257   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068326    0.049922    1.852123    6.835343 v SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.049922    0.003978    6.839321 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.076416    0.132796    6.972117 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.076670    0.003292    6.975410 v wbs_dat_o[21] (out)
                                              6.975410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.975410   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435410   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067570    0.049312    1.852049    6.835269 v SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.049312    0.003935    6.839204 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191328    0.076986    0.131986    6.971190 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.077395    0.004239    6.975430 v wbs_dat_o[26] (out)
                                              6.975430   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.975430   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435429   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067186    0.048547    1.847460    6.830680 v SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.053558    0.007464    6.838144 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.076669    0.134112    6.972256 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.076974    0.003638    6.975894 v wbs_dat_o[16] (out)
                                              6.975894   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.975894   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435894   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073399    0.052129    1.853830    6.837050 v SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.052129    0.004757    6.841807 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.076327    0.133789    6.975596 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.076517    0.003145    6.978741 v wbs_dat_o[23] (out)
                                              6.978741   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.978741   data arrival time
---------------------------------------------------------------------------------------------
                                              2.438741   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073518    0.051913    1.853878    6.837099 v SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.051913    0.004842    6.841941 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190996    0.076700    0.133359    6.975300 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.077021    0.003736    6.979036 v wbs_dat_o[27] (out)
                                              6.979036   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.979036   data arrival time
---------------------------------------------------------------------------------------------
                                              2.439036   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064090    0.048029    1.846139    6.829360 v SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.057269    0.013674    6.843033 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.076532    0.135735    6.978767 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.076807    0.003441    6.982209 v wbs_dat_o[19] (out)
                                              6.982209   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.982209   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442209   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.065040    0.047888    1.846413    6.829634 v SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.057735    0.013217    6.842851 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.076658    0.135814    6.978665 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.076963    0.003637    6.982302 v wbs_dat_o[18] (out)
                                              6.982302   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.982302   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442302   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.081608    0.055345    1.857510    6.840730 v SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.055345    0.004627    6.845357 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.076926    0.134579    6.979936 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.077304    0.004075    6.984011 v wbs_dat_o[0] (out)
                                              6.984011   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.984011   data arrival time
---------------------------------------------------------------------------------------------
                                              2.444011   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067594    0.050778    1.846353    6.829574 v SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.060388    0.015657    6.845231 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.076667    0.136906    6.982136 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.076972    0.003637    6.985774 v wbs_dat_o[22] (out)
                                              6.985774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.985774   data arrival time
---------------------------------------------------------------------------------------------
                                              2.445773   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070172    0.049405    1.848473    6.831694 v SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.060185    0.013649    6.845343 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191105    0.076716    0.136862    6.982205 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.077021    0.003638    6.985843 v wbs_dat_o[3] (out)
                                              6.985843   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.985843   data arrival time
---------------------------------------------------------------------------------------------
                                              2.445843   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.084310    0.056692    1.858348    6.841568 v SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.056692    0.004820    6.846388 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.077608    0.137268    6.983656 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.077832    0.003072    6.986728 v wbs_dat_o[1] (out)
                                              6.986728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.986728   data arrival time
---------------------------------------------------------------------------------------------
                                              2.446728   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.066681    0.048477    1.845872    6.829093 v SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.060262    0.017638    6.846731 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.076934    0.136528    6.983259 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.077324    0.004140    6.987399 v wbs_dat_o[28] (out)
                                              6.987399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.987399   data arrival time
---------------------------------------------------------------------------------------------
                                              2.447398   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075714    0.056607    1.849721    6.832942 v SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.064721    0.015321    6.848263 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190803    0.076624    0.138649    6.986911 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.076929    0.003634    6.990546 v wbs_dat_o[2] (out)
                                              6.990546   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.990546   data arrival time
---------------------------------------------------------------------------------------------
                                              2.450546   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.072936    0.049665    1.846352    6.829573 v SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.067161    0.020267    6.849840 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.076762    0.139520    6.989359 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.077103    0.003855    6.993215 v wbs_dat_o[31] (out)
                                              6.993215   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.993215   data arrival time
---------------------------------------------------------------------------------------------
                                              2.453215   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072083    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010744    4.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201    4.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001248    4.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145719    4.968912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014309    4.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075609    0.050087    1.846495    6.829716 v SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.069746    0.021072    6.850787 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191166    0.076887    0.140526    6.991313 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.077251    0.003994    6.995307 v wbs_dat_o[30] (out)
                                              6.995307   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.995307   data arrival time
---------------------------------------------------------------------------------------------
                                              2.455307   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002657    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000061    0.000028   17.150028 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008242    0.037897    0.058908   17.208935 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.037901    0.000377   17.209312 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004694    0.023230    0.033292   17.242605 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.023230    0.000062   17.242666 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.242666   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.079321    0.010008    5.770053 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053568    0.055010    0.123394    5.893447 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.055058    0.001493    5.894941 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    5.994941   clock uncertainty
                                  0.000000    5.994941   clock reconvergence pessimism
                                  0.198432    6.193373   library removal time
                                              6.193373   data required time
---------------------------------------------------------------------------------------------
                                              6.193373   data required time
                                            -17.242666   data arrival time
---------------------------------------------------------------------------------------------
                                             11.049294   slack (MET)



