and r0, r0, r1 
bic r0, r2, r0 
lsl r3, r0, #1 
mov r0, r3 
