/*
 * Copyright (C) 2022 AXERA Technology Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_device.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/platform_device.h>

#include "pinctrl-axera.h"
#include "pinctrl-ax620e.h"

static const struct pinctrl_pin_desc ax620e_pins[] = {
	/******** G1 ********/
	AX_PINCTRL_PIN(VI_D0, VI_D0_OFFSET, 8,
		       AX_PINCTRL_MUX(0, "VI_D0"),
		       AX_PINCTRL_MUX(1, "INFRARED_FS"),
		       AX_PINCTRL_MUX(2, "SPI_M1_MOSI"),
		       AX_PINCTRL_MUX(3, "I2C6_SDA"),
		       AX_PINCTRL_MUX(4, "I2S0_DIN0"),
		       AX_PINCTRL_MUX(5, "DB_GPIO0"),
		       AX_PINCTRL_MUX(6, "GPIO0_A0"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST1")),
	AX_PINCTRL_PIN(VI_D1, VI_D1_OFFSET, 8,
		       AX_PINCTRL_MUX(0, "VI_D1"),
		       AX_PINCTRL_MUX(1, "INFRARED_SDO0"),
		       AX_PINCTRL_MUX(2, "SPI_M1_MISO"),
		       AX_PINCTRL_MUX(3, "I2C6_SCL"),
		       AX_PINCTRL_MUX(4, "I2S0_SCLK"),
		       AX_PINCTRL_MUX(5, "DB_GPIO1"),
		       AX_PINCTRL_MUX(6, "GPIO0_A1"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST2")),
	AX_PINCTRL_PIN(VI_D2, VI_D2_OFFSET, 8,
		       AX_PINCTRL_MUX(0, "VI_D2"),
		       AX_PINCTRL_MUX(1, "INFRARED_SDO1"),
		       AX_PINCTRL_MUX(2, "SPI_M1_CS0"),
		       AX_PINCTRL_MUX(3, "TIME_50HZ"),
		       AX_PINCTRL_MUX(4, "I2S0_DOUT"),
		       AX_PINCTRL_MUX(5, "DB_GPIO2"),
		       AX_PINCTRL_MUX(6, "GPIO0_A2"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST3")),
	AX_PINCTRL_PIN(VI_D3, VI_D3_OFFSET, 8,
		       AX_PINCTRL_MUX(0, "VI_D3"),
		       AX_PINCTRL_MUX(1, "INFRARED_SDO2"),
		       AX_PINCTRL_MUX(2, "SPI_M1_CS1"),
		       AX_PINCTRL_MUX(3, "CLK_AUX1_1"),
		       AX_PINCTRL_MUX(4, "I2S0_MCLK"),
		       AX_PINCTRL_MUX(5, "DB_GPIO3"),
		       AX_PINCTRL_MUX(6, "GPIO0_A3"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST4")),
	AX_PINCTRL_PIN(VI_D4, VI_D4_OFFSET, 8,
		       AX_PINCTRL_MUX(0, "VI_D4"),
		       AX_PINCTRL_MUX(1, "INFRARED_CLK_M"),
		       AX_PINCTRL_MUX(2, "SPI_M1_SCLK"),
		       AX_PINCTRL_MUX(3, "I2C5_SDA"),
		       AX_PINCTRL_MUX(4, "I2S0_DIN1"),
		       AX_PINCTRL_MUX(5, "DB_GPIO4"),
		       AX_PINCTRL_MUX(6, "GPIO0_A4"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST5")),
	AX_PINCTRL_PIN(VI_D5, VI_D5_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "VI_D5"),
		       AX_PINCTRL_MUX(2, "SPI_S_D3"),
		       AX_PINCTRL_MUX(3, "I2C_S0_SDA"),
		       AX_PINCTRL_MUX(5, "DB_GPIO5"),
		       AX_PINCTRL_MUX(6, "GPIO0_A5")),
	AX_PINCTRL_PIN(VI_D6, VI_D6_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "VI_D6"),
		       AX_PINCTRL_MUX(1, "INFRARED_SDI0"),
		       AX_PINCTRL_MUX(2, "SPI_S_D1"),
		       AX_PINCTRL_MUX(3, "I2C_S0_SCL"),
		       AX_PINCTRL_MUX(5, "DB_GPIO6"),
		       AX_PINCTRL_MUX(6, "GPIO0_A6")),
	AX_PINCTRL_PIN(VI_D7, VI_D7_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "VI_D7"),
		       AX_PINCTRL_MUX(1, "INFRARED_SDI1"),
		       AX_PINCTRL_MUX(2, "SPI_S_D0"),
		       AX_PINCTRL_MUX(3, "SPI_M1_CS2"),
		       AX_PINCTRL_MUX(5, "DB_GPIO7"),
		       AX_PINCTRL_MUX(6, "GPIO0_A7")),
	AX_PINCTRL_PIN(VI_D8, VI_D8_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "VI_D8"),
		       AX_PINCTRL_MUX(1, "INFRARED_SDI2"),
		       AX_PINCTRL_MUX(2, "SPI_S_CS"),
		       AX_PINCTRL_MUX(3, "I2C7_SCL"),
		       AX_PINCTRL_MUX(5, "DB_GPIO8"),
		       AX_PINCTRL_MUX(6, "GPIO0_A8")),
	AX_PINCTRL_PIN(VI_D9, VI_D9_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "VI_D9"),
		       AX_PINCTRL_MUX(1, "INFRARED_SDI3"),
		       AX_PINCTRL_MUX(2, "SPI_S_D2"),
		       AX_PINCTRL_MUX(3, "I2C7_SDA"),
		       AX_PINCTRL_MUX(5, "DB_GPIO9"),
		       AX_PINCTRL_MUX(6, "GPIO0_A9")),
	AX_PINCTRL_PIN(VI_CLK0, VI_CLK0_OFFSET, 8,
		       AX_PINCTRL_MUX(0, "VI_CLK0"),
		       AX_PINCTRL_MUX(1, "SPI_M1_CS3"),
		       AX_PINCTRL_MUX(2, "SPI_S_SCLK"),
		       AX_PINCTRL_MUX(3, "I2C5_SCL"),
		       AX_PINCTRL_MUX(4, "I2S0_LRCK"),
		       AX_PINCTRL_MUX(5, "DB_GPIO10"),
		       AX_PINCTRL_MUX(6, "GPIO0_A10"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST0")),
	/******** G6 ********/
	AX_PINCTRL_PIN(I2C0_SCL, I2C0_SCL_OFFSET, 8,
		       AX_PINCTRL_MUX(0, "I2C0_SCL"),
		       AX_PINCTRL_MUX(1, "SPI_M2_CS1"),
		       AX_PINCTRL_MUX(2, "RISC_TCK"),
		       AX_PINCTRL_MUX(3, "PWM00"),
		       AX_PINCTRL_MUX(4, "CLK_AUX0_0"),
		       AX_PINCTRL_MUX(5, "UART2_CTS"),
		       AX_PINCTRL_MUX(6, "GPIO0_A24"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST12")),
	AX_PINCTRL_PIN(I2C0_SDA, I2C0_SDA_OFFSET, 8,
		       AX_PINCTRL_MUX(0, "I2C0_SDA"),
		       AX_PINCTRL_MUX(1, "SPI_M2_CS2"),
		       AX_PINCTRL_MUX(2, "RISC_TRSTN"),
		       AX_PINCTRL_MUX(3, "PWM01"),
		       AX_PINCTRL_MUX(4, "CLK_AUX0_1"),
		       AX_PINCTRL_MUX(5, "UART2_RTS"),
		       AX_PINCTRL_MUX(6, "GPIO0_A25"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST13")),
	AX_PINCTRL_PIN(I2C1_SCL, I2C1_SCL_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "I2C1_SCL"),
		       AX_PINCTRL_MUX(1, "SPI_M2_SCLK"),
		       AX_PINCTRL_MUX(3, "PWM02"),
		       AX_PINCTRL_MUX(4, "CLK_AUX0_2"),
		       AX_PINCTRL_MUX(5, "UART4_CTS"),
		       AX_PINCTRL_MUX(6, "GPIO0_A26")),
	AX_PINCTRL_PIN(I2C1_SDA, I2C1_SDA_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "I2C1_SDA"),
		       AX_PINCTRL_MUX(1, "SPI_M2_CS0"),
		       AX_PINCTRL_MUX(3, "PWM03"),
		       AX_PINCTRL_MUX(4, "CLK_AUX1_0"),
		       AX_PINCTRL_MUX(5, "UART4_RTS"),
		       AX_PINCTRL_MUX(6, "GPIO0_A27")),
	AX_PINCTRL_PIN(UART0_TXD, UART0_TXD_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "UART0_TXD"),
		       AX_PINCTRL_MUX(2, "RISC_TDI"),
		       AX_PINCTRL_MUX(5, "DB_GPIO24"),
		       AX_PINCTRL_MUX(6, "GPIO0_A28"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST6")),
	AX_PINCTRL_PIN(UART0_RXD, UART0_RXD_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "UART0_RXD"),
		       AX_PINCTRL_MUX(2, "RISC_TMS"),
		       AX_PINCTRL_MUX(5, "DB_GPIO25"),
		       AX_PINCTRL_MUX(6, "GPIO0_A29"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST7")),
	AX_PINCTRL_PIN(UART1_TXD, UART1_TXD_OFFSET, 8,
		       AX_PINCTRL_MUX(0, "UART1_TXD"),
		       AX_PINCTRL_MUX(1, "SPI_M2_CS3"),
		       AX_PINCTRL_MUX(2, "RISC_TDO"),
		       AX_PINCTRL_MUX(3, "PWM06"),
		       AX_PINCTRL_MUX(4, "SEN_FLASH_D1"),
		       AX_PINCTRL_MUX(5, "DB_GPIO26"),
		       AX_PINCTRL_MUX(6, "GPIO0_A30"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST8")),
	AX_PINCTRL_PIN(UART1_RXD, UART1_RXD_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "UART1_RXD"),
		       AX_PINCTRL_MUX(1, "MCLK7"),
		       AX_PINCTRL_MUX(2, "CLK_AUX3_0"),
		       AX_PINCTRL_MUX(3, "PWM07"),
		       AX_PINCTRL_MUX(4, "SEN_FLASH_D2"),
		       AX_PINCTRL_MUX(6, "GPIO0_A31"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST9")),
	AX_PINCTRL_PIN(UART2_TXD, UART2_TXD_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "UART2_TXD"),
		       AX_PINCTRL_MUX(2, "CLK_AUX3_1"),
		       AX_PINCTRL_MUX(3, "TIMESTAMP_LOCK_I1"),
		       AX_PINCTRL_MUX(4, "SEN_FLASH_D3"),
		       AX_PINCTRL_MUX(5, "DB_GPIO27"),
		       AX_PINCTRL_MUX(6, "GPIO1_A0"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST10")),
	AX_PINCTRL_PIN(UART2_RXD, UART2_RXD_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "UART2_RXD"),
		       AX_PINCTRL_MUX(2, "CLK_AUX3_2"),
		       AX_PINCTRL_MUX(3, "TIMESTAMP_LOCK_O1"),
		       AX_PINCTRL_MUX(4, "SEN_ELEC_PLS"),
		       AX_PINCTRL_MUX(5, "DB_GPIO28"),
		       AX_PINCTRL_MUX(6, "GPIO1_A1"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST11")),
	AX_PINCTRL_PIN(UART3_TXD, UART3_TXD_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "UART3_TXD"),
		       AX_PINCTRL_MUX(1, "SPI_M2_MOSI"),
		       AX_PINCTRL_MUX(2, "CLK_AUX2_1"),
		       AX_PINCTRL_MUX(3, "PWM04"),
		       AX_PINCTRL_MUX(4, "SEN_FLASH_D4"),
		       AX_PINCTRL_MUX(5, "DB_GPIO29"),
		       AX_PINCTRL_MUX(6, "GPIO1_A2")),
	AX_PINCTRL_PIN(UART3_RXD, UART3_RXD_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "UART3_RXD"),
		       AX_PINCTRL_MUX(1, "SPI_M2_MISO"),
		       AX_PINCTRL_MUX(2, "CLK_AUX2_2"),
		       AX_PINCTRL_MUX(3, "PWM05"),
		       AX_PINCTRL_MUX(4, "SEN_FLASH_D0"),
		       AX_PINCTRL_MUX(5, "DB_GPIO30"),
		       AX_PINCTRL_MUX(6, "GPIO1_A3")),
	/******** G8 ********/
	AX_PINCTRL_PIN(EMAC_PTP_PPS0, EMAC_PTP_PPS0_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "EMAC_PTP_PPS0"),
		       AX_PINCTRL_MUX(1, "DPI_D17"),
		       AX_PINCTRL_MUX(2, "PWM0_M"),
		       AX_PINCTRL_MUX(3, "UART5_CTS"),
		       AX_PINCTRL_MUX(4, "SEN_FLASH_D5"),
		       AX_PINCTRL_MUX(5, "DB_GPIO35"),
		       AX_PINCTRL_MUX(6, "GPIO1_A8")),
	AX_PINCTRL_PIN(EMAC_PTP_PPS1, EMAC_PTP_PPS1_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "EMAC_PTP_PPS1"),
		       AX_PINCTRL_MUX(1, "DPI_D16"),
		       AX_PINCTRL_MUX(2, "PWM1_M"),
		       AX_PINCTRL_MUX(3, "UART5_RTS"),
		       AX_PINCTRL_MUX(4, "SEN_VSYNC_D0"),
		       AX_PINCTRL_MUX(5, "DB_GPIO36"),
		       AX_PINCTRL_MUX(6, "GPIO1_A9")),
	AX_PINCTRL_PIN(EMAC_PTP_PPS2, EMAC_PTP_PPS2_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "EMAC_PTP_PPS2"),
		       AX_PINCTRL_MUX(1, "DPI_D18"),
		       AX_PINCTRL_MUX(2, "SD_CARD_DETECT_N"),
		       AX_PINCTRL_MUX(3, "UART5_TXD"),
		       AX_PINCTRL_MUX(5, "DB_GPIO37"),
		       AX_PINCTRL_MUX(6, "GPIO1_A10")),
	AX_PINCTRL_PIN(EMAC_PTP_PPS3, EMAC_PTP_PPS3_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "EMAC_PTP_PPS3"),
		       AX_PINCTRL_MUX(1, "DPI_D15"),
		       AX_PINCTRL_MUX(2, "PWM2_M"),
		       AX_PINCTRL_MUX(3, "UART5_RXD"),
		       AX_PINCTRL_MUX(5, "DB_GPIO38"),
		       AX_PINCTRL_MUX(6, "GPIO1_A11")),
	AX_PINCTRL_PIN(RGMII_MDCK, RGMII_MDCK_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "RGMII_MDCK"),
		       AX_PINCTRL_MUX(1, "DPI_D1"),
		       AX_PINCTRL_MUX(2, "PWM5_M"),
		       AX_PINCTRL_MUX(3, "SEN_FLASH_D1_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO51"),
		       AX_PINCTRL_MUX(6, "GPIO1_A24")),
	AX_PINCTRL_PIN(RGMII_MDIO, RGMII_MDIO_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "RGMII_MDIO"),
		       AX_PINCTRL_MUX(1, "DPI_D2"),
		       AX_PINCTRL_MUX(2, "PWM6_M"),
		       AX_PINCTRL_MUX(3, "SEN_FLASH_D2_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO52"),
		       AX_PINCTRL_MUX(6, "GPIO1_A25")),
	AX_PINCTRL_PIN(EPHY_CLK, EPHY_CLK_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "EPHY_CLK"),
		       AX_PINCTRL_MUX(1, "DPI_PCLK"),
		       AX_PINCTRL_MUX(2, "CLK_AUX1_2"),
		       AX_PINCTRL_MUX(3, "SEN_FLASH_D3_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO53"),
		       AX_PINCTRL_MUX(6, "GPIO1_A26")),
	AX_PINCTRL_PIN(EPHY_RSTN, EPHY_RSTN_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "EPHY_RSTN"),
		       AX_PINCTRL_MUX(1, "DPI_D0"),
		       AX_PINCTRL_MUX(2, "PWM7_M"),
		       AX_PINCTRL_MUX(3, "SEN_FLASH_D4_M"),
		       AX_PINCTRL_MUX(4, "SPI_M2_CS0_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO54"),
		       AX_PINCTRL_MUX(6, "GPIO1_A27")),
	AX_PINCTRL_PIN(EPHY_LED0, EPHY_LED0_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "EPHY_LED0"),
		       AX_PINCTRL_MUX(1, "RGMII_MDCK_M"),
		       AX_PINCTRL_MUX(2, "TE0"),
		       AX_PINCTRL_MUX(3, "SEN_FLASH_D5_M"),
		       AX_PINCTRL_MUX(4, "SPI_M2_CS3_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO55"),
		       AX_PINCTRL_MUX(6, "GPIO1_A28")),
	AX_PINCTRL_PIN(EPHY_LED1, EPHY_LED1_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "EPHY_LED1"),
		       AX_PINCTRL_MUX(1, "RGMII_MDIO_M"),
		       AX_PINCTRL_MUX(2, "TE1"),
		       AX_PINCTRL_MUX(3, "SEN_ELEC_PLS_M"),
		       AX_PINCTRL_MUX(4, "SPI_M2_CS2_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO56"),
		       AX_PINCTRL_MUX(6, "GPIO1_A29")),
	AX_PINCTRL_PIN(RGMII_RXD0, RGMII_RXD0_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "RGMII_RXD0"),
		       AX_PINCTRL_MUX(1, "DPI_D5"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS6"),
		       AX_PINCTRL_MUX(4, "UART0_CTS"),
		       AX_PINCTRL_MUX(5, "DB_GPIO39"),
		       AX_PINCTRL_MUX(6, "GPIO1_A12")),
	AX_PINCTRL_PIN(RGMII_RXD1, RGMII_RXD1_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "RGMII_RXD1"),
		       AX_PINCTRL_MUX(1, "DPI_D6"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS7"),
		       AX_PINCTRL_MUX(4, "UART0_RTS"),
		       AX_PINCTRL_MUX(5, "DB_GPIO40"),
		       AX_PINCTRL_MUX(6, "GPIO1_A13")),
	AX_PINCTRL_PIN(RGMII_RXDV, RGMII_RXDV_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "RGMII_RXDV"),
		       AX_PINCTRL_MUX(1, "DPI_D4"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS8"),
		       AX_PINCTRL_MUX(5, "DB_GPIO41"),
		       AX_PINCTRL_MUX(6, "GPIO1_A14")),
	AX_PINCTRL_PIN(RGMII_RXCLK, RGMII_RXCLK_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "RGMII_RXCLK"),
		       AX_PINCTRL_MUX(1, "DPI_D3"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS9"),
		       AX_PINCTRL_MUX(5, "DB_GPIO42"),
		       AX_PINCTRL_MUX(6, "GPIO1_A15")),
	AX_PINCTRL_PIN(RGMII_RXD2, RGMII_RXD2_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "RGMII_RXD2"),
		       AX_PINCTRL_MUX(1, "DPI_D7"),
		       AX_PINCTRL_MUX(5, "DB_GPIO43"),
		       AX_PINCTRL_MUX(6, "GPIO1_A16")),
	AX_PINCTRL_PIN(RGMII_RXD3, RGMII_RXD3_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "RGMII_RXD3"),
		       AX_PINCTRL_MUX(1, "DPI_D8"),
		       AX_PINCTRL_MUX(5, "DB_GPIO44"),
		       AX_PINCTRL_MUX(6, "GPIO1_A17")),
	AX_PINCTRL_PIN(RGMII_TXD0, RGMII_TXD0_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "RGMII_TXD0"),
		       AX_PINCTRL_MUX(1, "DPI_D11"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS2"),
		       AX_PINCTRL_MUX(3, "MCLK1"),
		       AX_PINCTRL_MUX(4, "SPI_M2_MOSI_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO45"),
		       AX_PINCTRL_MUX(6, "GPIO1_A18")),
	AX_PINCTRL_PIN(RGMII_TXD1, RGMII_TXD1_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "RGMII_TXD1"),
		       AX_PINCTRL_MUX(1, "DPI_D12"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS3"),
		       AX_PINCTRL_MUX(3, "SEN_HSYNC_D0_M"),
		       AX_PINCTRL_MUX(4, "SPI_M2_MISO_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO46"),
		       AX_PINCTRL_MUX(6, "GPIO1_A19")),
	AX_PINCTRL_PIN(RGMII_TXCLK, RGMII_TXCLK_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "RGMII_TXCLK"),
		       AX_PINCTRL_MUX(1, "DPI_D9"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS4"),
		       AX_PINCTRL_MUX(3, "SEN_HSYNC_D1_M"),
		       AX_PINCTRL_MUX(4, "SPI_M2_SCLK_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO47"),
		       AX_PINCTRL_MUX(6, "GPIO1_A20")),
	AX_PINCTRL_PIN(RGMII_TXEN, RGMII_TXEN_OFFSET, 8,
		       AX_PINCTRL_MUX(0, "RGMII_TXEN"),
		       AX_PINCTRL_MUX(1, "DPI_D10"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS5"),
		       AX_PINCTRL_MUX(3, "SEN_VSYNC_D0_M"),
		       AX_PINCTRL_MUX(4, "SPI_M2_CS1_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO48"),
		       AX_PINCTRL_MUX(6, "GPIO1_A21"),
		       AX_PINCTRL_MUX(7, "ANALOG_TEST14")),
	AX_PINCTRL_PIN(RGMII_TXD2, RGMII_TXD2_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "RGMII_TXD2"),
		       AX_PINCTRL_MUX(1, "DPI_D13"),
		       AX_PINCTRL_MUX(2, "PWM3_M"),
		       AX_PINCTRL_MUX(3, "SEN_VSYNC_D1_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO49"),
		       AX_PINCTRL_MUX(6, "GPIO1_A22")),
	AX_PINCTRL_PIN(RGMII_TXD3, RGMII_TXD3_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "RGMII_TXD3"),
		       AX_PINCTRL_MUX(1, "DPI_D14"),
		       AX_PINCTRL_MUX(2, "PWM4_M"),
		       AX_PINCTRL_MUX(3, "SEN_FLASH_D0_M"),
		       AX_PINCTRL_MUX(5, "DB_GPIO50"),
		       AX_PINCTRL_MUX(6, "GPIO1_A23")),
	/******** G9 ********/
	AX_PINCTRL_PIN(SD_DAT0, SD_DAT0_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "SD_DAT0"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS10"),
		       AX_PINCTRL_MUX(4, "MCLK2"),
		       AX_PINCTRL_MUX(5, "DB_GPIO63"),
		       AX_PINCTRL_MUX(6, "GPIO2_A4")),
	AX_PINCTRL_PIN(SD_DAT1, SD_DAT1_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "SD_DAT1"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS11"),
		       AX_PINCTRL_MUX(4, "MCLK3"),
		       AX_PINCTRL_MUX(5, "DB_GPIO64"),
		       AX_PINCTRL_MUX(6, "GPIO2_A5")),
	AX_PINCTRL_PIN(SD_CLK, SD_CLK_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "SD_CLK"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS12"),
		       AX_PINCTRL_MUX(5, "DB_GPIO65"),
		       AX_PINCTRL_MUX(6, "GPIO2_A6")),
	AX_PINCTRL_PIN(SD_CMD, SD_CMD_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "SD_CMD"),
		       AX_PINCTRL_MUX(1, "I2C_S1_SDA"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS13"),
		       AX_PINCTRL_MUX(5, "DB_GPIO66"),
		       AX_PINCTRL_MUX(6, "GPIO2_A7")),
	AX_PINCTRL_PIN(SD_DAT2, SD_DAT2_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "SD_DAT2"),
		       AX_PINCTRL_MUX(1, "I2C_S1_SCL"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS14"),
		       AX_PINCTRL_MUX(4, "MCLK4"),
		       AX_PINCTRL_MUX(5, "DB_GPIO67"),
		       AX_PINCTRL_MUX(6, "GPIO2_A8")),
	AX_PINCTRL_PIN(SD_DAT3, SD_DAT3_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "SD_DAT3"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS15"),
		       AX_PINCTRL_MUX(4, "MCLK5"),
		       AX_PINCTRL_MUX(5, "DB_GPIO68"),
		       AX_PINCTRL_MUX(6, "GPIO2_A9")),
	/******** G11 ********/
	AX_PINCTRL_PIN(EMMC_DAT5, EMMC_DAT5_OFFSET, 3,
		       AX_PINCTRL_MUX(0, "EMMC_DAT5"),
		       AX_PINCTRL_MUX(3, "DB_GPIO83"),
		       AX_PINCTRL_MUX(6, "GPIO2_A24")),
	AX_PINCTRL_PIN(EMMC_RESET_N, EMMC_RESET_N_OFFSET, 2,
		       AX_PINCTRL_MUX(3, "DB_GPIO82"),
		       AX_PINCTRL_MUX(6, "GPIO2_A23")),
	AX_PINCTRL_PIN(EMMC_DAT4, EMMC_DAT4_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "EMMC_DAT4"),
		       AX_PINCTRL_MUX(1, "SFC_CSN1"),
		       AX_PINCTRL_MUX(3, "DB_GPIO84"),
		       AX_PINCTRL_MUX(6, "GPIO2_A25")),
	AX_PINCTRL_PIN(EMMC_DAT6, EMMC_DAT6_OFFSET, 3,
		       AX_PINCTRL_MUX(0, "EMMC_DAT6"),
		       AX_PINCTRL_MUX(3, "DB_GPIO80"),
		       AX_PINCTRL_MUX(6, "GPIO2_A21")),
	AX_PINCTRL_PIN(EMMC_DS, EMMC_DS_OFFSET, 3,
		       AX_PINCTRL_MUX(0, "EMMC_DS"),
		       AX_PINCTRL_MUX(3, "DB_GPIO81"),
		       AX_PINCTRL_MUX(6, "GPIO2_A22")),
	AX_PINCTRL_PIN(EMMC_DAT7, EMMC_DAT7_OFFSET, 3,
		       AX_PINCTRL_MUX(0, "EMMC_DAT7"),
		       AX_PINCTRL_MUX(3, "DB_GPIO79"),
		       AX_PINCTRL_MUX(6, "GPIO2_A20")),
	AX_PINCTRL_PIN(EMMC_DAT3, EMMC_DAT3_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "EMMC_DAT3"),
		       AX_PINCTRL_MUX(1, "SFC_HOLD_IO3"),
		       AX_PINCTRL_MUX(3, "DB_GPIO85"),
		       AX_PINCTRL_MUX(6, "GPIO2_A26"),
		       AX_PINCTRL_MUX(7, "SPI2AHB_CS")),
	AX_PINCTRL_PIN(EMMC_DAT2, EMMC_DAT2_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "EMMC_DAT2"),
		       AX_PINCTRL_MUX(1, "SFC_WP_IO2"),
		       AX_PINCTRL_MUX(3, "DB_GPIO86"),
		       AX_PINCTRL_MUX(6, "GPIO2_A27"),
		       AX_PINCTRL_MUX(7, "SPI2AHB_DATA0")),
	AX_PINCTRL_PIN(EMMC_CLK, EMMC_CLK_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "EMMC_CLK"),
		       AX_PINCTRL_MUX(1, "SFC_CLK"),
		       AX_PINCTRL_MUX(3, "DB_GPIO87"),
		       AX_PINCTRL_MUX(6, "GPIO2_A28"),
		       AX_PINCTRL_MUX(7, "SPI2AHB_DATA1")),
	AX_PINCTRL_PIN(EMMC_DAT0, EMMC_DAT0_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "EMMC_DAT0"),
		       AX_PINCTRL_MUX(1, "SFC_MOSI_IO0"),
		       AX_PINCTRL_MUX(3, "DB_GPIO15"),
		       AX_PINCTRL_MUX(6, "GPIO0_A20"),
		       AX_PINCTRL_MUX(7, "SPI2AHB_DATA2")),
	AX_PINCTRL_PIN(EMMC_CMD, EMMC_CMD_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "EMMC_CMD"),
		       AX_PINCTRL_MUX(1, "SFC_CSN0"),
		       AX_PINCTRL_MUX(3, "DB_GPIO88"),
		       AX_PINCTRL_MUX(6, "GPIO2_A29"),
		       AX_PINCTRL_MUX(7, "SPI2AHB_DATA3")),
	AX_PINCTRL_PIN(EMMC_DAT1, EMMC_DAT1_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "EMMC_DAT1"),
		       AX_PINCTRL_MUX(1, "SFC_MISO_IO1"),
		       AX_PINCTRL_MUX(3, "DB_GPIO89"),
		       AX_PINCTRL_MUX(6, "GPIO0_A19"),
		       AX_PINCTRL_MUX(7, "SPI2AHB_CLK")),
	/******** G12 ********/
	AX_PINCTRL_PIN(SDIO_DAT0, SDIO_DAT0_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "SDIO_DAT0"),
		       AX_PINCTRL_MUX(1, "I2C3_SCL"),
		       AX_PINCTRL_MUX(3, "I2S1_DOUT"),
		       AX_PINCTRL_MUX(4, "PWM08"),
		       AX_PINCTRL_MUX(5, "DB_GPIO57"),
		       AX_PINCTRL_MUX(6, "GPIO1_A30")),
	AX_PINCTRL_PIN(SDIO_DAT1, SDIO_DAT1_OFFSET, 6,
		       AX_PINCTRL_MUX(0, "SDIO_DAT1"),
		       AX_PINCTRL_MUX(1, "I2C3_SDA"),
		       AX_PINCTRL_MUX(3, "I2S1_SCLK"),
		       AX_PINCTRL_MUX(4, "PWM09"),
		       AX_PINCTRL_MUX(5, "DB_GPIO58"),
		       AX_PINCTRL_MUX(6, "GPIO1_A31")),
	AX_PINCTRL_PIN(SDIO_CLK, SDIO_CLK_OFFSET, 7,
		       AX_PINCTRL_MUX(0, "SDIO_CLK"),
		       AX_PINCTRL_MUX(1, "EPHY_CLK_M"),
		       AX_PINCTRL_MUX(2, "I2C2_SCL"),
		       AX_PINCTRL_MUX(3, "I2S1_MCLK"),
		       AX_PINCTRL_MUX(4, "CLK_AUX2_0"),
		       AX_PINCTRL_MUX(5, "DB_GPIO59"),
		       AX_PINCTRL_MUX(6, "GPIO2_A0")),
	AX_PINCTRL_PIN(SDIO_CMD, SDIO_CMD_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "SDIO_CMD"),
		       AX_PINCTRL_MUX(1, "I2C2_SDA"),
		       AX_PINCTRL_MUX(3, "I2S1_LRCK"),
		       AX_PINCTRL_MUX(5, "DB_GPIO60"),
		       AX_PINCTRL_MUX(6, "GPIO2_A1")),
	AX_PINCTRL_PIN(SDIO_DAT2, SDIO_DAT2_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "SDIO_DAT2"),
		       AX_PINCTRL_MUX(1, "I2C4_SCL"),
		       AX_PINCTRL_MUX(3, "I2S1_DIN1"),
		       AX_PINCTRL_MUX(5, "DB_GPIO61"),
		       AX_PINCTRL_MUX(6, "GPIO2_A2")),
	AX_PINCTRL_PIN(SDIO_DAT3, SDIO_DAT3_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "SDIO_DAT3"),
		       AX_PINCTRL_MUX(1, "I2C4_SDA"),
		       AX_PINCTRL_MUX(3, "I2S1_DIN0"),
		       AX_PINCTRL_MUX(5, "DB_GPIO62"),
		       AX_PINCTRL_MUX(6, "GPIO2_A3")),
	/******** DPHYTX ********/
	AX_PINCTRL_PIN(CDTX_L0N, CDTX_L0N_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "CDTX_L0N"),
		       AX_PINCTRL_MUX(1, "BT656_CLK"),
		       AX_PINCTRL_MUX(2, "SPI_M0_SCLK"),
		       AX_PINCTRL_MUX(3, "DB_GPIO69"),
		       AX_PINCTRL_MUX(6, "GPIO2_A10")),
	AX_PINCTRL_PIN(CDTX_L0P, CDTX_L0P_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "CDTX_L0P"),
		       AX_PINCTRL_MUX(1, "BT656_D0"),
		       AX_PINCTRL_MUX(2, "SPI_M0_MISO"),
		       AX_PINCTRL_MUX(3, "DB_GPIO70"),
		       AX_PINCTRL_MUX(6, "GPIO2_A11")),
	AX_PINCTRL_PIN(CDTX_L1N, CDTX_L1N_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "CDTX_L1N"),
		       AX_PINCTRL_MUX(1, "BT656_D1"),
		       AX_PINCTRL_MUX(2, "SPI_M0_CS0"),
		       AX_PINCTRL_MUX(3, "DB_GPIO71"),
		       AX_PINCTRL_MUX(6, "GPIO2_A12")),
	AX_PINCTRL_PIN(CDTX_L1P, CDTX_L1P_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "CDTX_L1P"),
		       AX_PINCTRL_MUX(1, "BT656_D2"),
		       AX_PINCTRL_MUX(2, "SPI_M0_CS1"),
		       AX_PINCTRL_MUX(3, "DB_GPIO72"),
		       AX_PINCTRL_MUX(6, "GPIO2_A13")),
	AX_PINCTRL_PIN(CDTX_L2N, CDTX_L2N_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "CDTX_L2N"),
		       AX_PINCTRL_MUX(1, "BT656_D3"),
		       AX_PINCTRL_MUX(2, "SPI_M0_CS2"),
		       AX_PINCTRL_MUX(3, "DB_GPIO73"),
		       AX_PINCTRL_MUX(6, "GPIO2_A14")),
	AX_PINCTRL_PIN(CDTX_L2P, CDTX_L2P_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "CDTX_L2P"),
		       AX_PINCTRL_MUX(1, "BT656_D4"),
		       AX_PINCTRL_MUX(2, "SPI_M0_MOSI"),
		       AX_PINCTRL_MUX(3, "DB_GPIO74"),
		       AX_PINCTRL_MUX(6, "GPIO2_A15")),
	AX_PINCTRL_PIN(CDTX_L3N, CDTX_L3N_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "CDTX_L3N"),
		       AX_PINCTRL_MUX(1, "BT656_D5"),
		       AX_PINCTRL_MUX(2, "SPI_M0_CS3"),
		       AX_PINCTRL_MUX(3, "DB_GPIO75"),
		       AX_PINCTRL_MUX(6, "GPIO2_A16")),
	AX_PINCTRL_PIN(CDTX_L3P, CDTX_L3P_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "CDTX_L3P"),
		       AX_PINCTRL_MUX(1, "BT656_D6"),
		       AX_PINCTRL_MUX(3, "DB_GPIO76"),
		       AX_PINCTRL_MUX(6, "GPIO2_A17")),
	AX_PINCTRL_PIN(CDTX_L4N, CDTX_L4N_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "CDTX_L4N"),
		       AX_PINCTRL_MUX(1, "BT656_D7"),
		       AX_PINCTRL_MUX(3, "DB_GPIO77"),
		       AX_PINCTRL_MUX(6, "GPIO2_A18")),
	AX_PINCTRL_PIN(CDTX_L4P, CDTX_L4P_OFFSET, 3,
		       AX_PINCTRL_MUX(0, "CDTX_L4P"),
		       AX_PINCTRL_MUX(3, "DB_GPIO78"),
		       AX_PINCTRL_MUX(6, "GPIO2_A19")),
	/******** G2 ********/
	AX_PINCTRL_PIN(THM_AIN3, THM_AIN3_OFFSET, 3,
		       AX_PINCTRL_MUX(0, "THM_AIN3"),
		       AX_PINCTRL_MUX(5, "DB_GPIO11"),
		       AX_PINCTRL_MUX(6, "GPIO0_A11")),
	AX_PINCTRL_PIN(THM_AIN2, THM_AIN2_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "THM_AIN2"),
		       AX_PINCTRL_MUX(2, "MCLK6"),
		       AX_PINCTRL_MUX(5, "DB_GPIO12"),
		       AX_PINCTRL_MUX(6, "GPIO0_A12")),
	AX_PINCTRL_PIN(THM_AIN1, THM_AIN1_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "THM_AIN1"),
		       AX_PINCTRL_MUX(1, "TIMESTAMP_LOCK_O0"),
		       AX_PINCTRL_MUX(2, "PWM11"),
		       AX_PINCTRL_MUX(5, "DB_GPIO13"),
		       AX_PINCTRL_MUX(6, "GPIO0_A13")),
	AX_PINCTRL_PIN(THM_AIN0, THM_AIN0_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "THM_AIN0"),
		       AX_PINCTRL_MUX(1, "TIMESTAMP_LOCK_I0"),
		       AX_PINCTRL_MUX(2, "PWM10"),
		       AX_PINCTRL_MUX(5, "DB_GPIO14"),
		       AX_PINCTRL_MUX(6, "GPIO0_A14")),
	/******** G5 ********/
	AX_PINCTRL_PIN(SD_PWR_SW, SD_PWR_SW_OFFSET, 3,
		       AX_PINCTRL_MUX(0, "SD_PWR_SW"),
		       AX_PINCTRL_MUX(1, "WDT_THM_RST"),
		       AX_PINCTRL_MUX(5, "DB_GPIO16")),
	AX_PINCTRL_PIN(GPIO3_A1, GPIO3_A1_OFFSET, 3,
		       AX_PINCTRL_MUX(0, "GPIO3_A1"),
		       AX_PINCTRL_MUX(2, "SLEEPOUT"),
		       AX_PINCTRL_MUX(5, "DB_GPIO18")),
	AX_PINCTRL_PIN(GPIO3_A2, GPIO3_A2_OFFSET, 3,
		       AX_PINCTRL_MUX(0, "GPIO3_A2"),
		       AX_PINCTRL_MUX(1, "SEN_HSYNC_D0"),
		       AX_PINCTRL_MUX(5, "DB_GPIO19")),
	AX_PINCTRL_PIN(GPIO3_A3, GPIO3_A3_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "GPIO3_A3"),
		       AX_PINCTRL_MUX(5, "DB_GPIO20")),
	AX_PINCTRL_PIN(BOND0, BOND0_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "BOND0"),
		       AX_PINCTRL_MUX(1, "SEN_VSYNC_D1"),
		       AX_PINCTRL_MUX(2, "UART3_RTS"),
		       AX_PINCTRL_MUX(6, "GPIO0_A15")),
	AX_PINCTRL_PIN(BOND1, BOND1_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "BOND1"),
		       AX_PINCTRL_MUX(1, "SEN_HSYNC_D1"),
		       AX_PINCTRL_MUX(2, "UART3_CTS"),
		       AX_PINCTRL_MUX(6, "GPIO0_A16")),
	AX_PINCTRL_PIN(EMMC_PWR_EN, EMMC_PWR_EN_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "EMMC_PWR_EN"),
		       AX_PINCTRL_MUX(3, "UART1_CTS"),
		       AX_PINCTRL_MUX(5, "DB_GPIO17"),
		       AX_PINCTRL_MUX(6, "GPIO0_A17")),
	AX_PINCTRL_PIN(BOND2, BOND2_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "BOND2"),
		       AX_PINCTRL_MUX(1, "MCLK0"),
		       AX_PINCTRL_MUX(3, "UART1_RTS"),
		       AX_PINCTRL_MUX(6, "GPIO0_A18")),
	AX_PINCTRL_PIN(SYS_RSTN_OUT, SYS_RSTN_OUT_OFFSET, 1,
		       AX_PINCTRL_MUX(0, "SYS_RSTN_OUT")),
	AX_PINCTRL_PIN(TMS, TMS_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "TMS"),
		       AX_PINCTRL_MUX(1, "UART4_TXD"),
		       AX_PINCTRL_MUX(5, "DB_GPIO21"),
		       AX_PINCTRL_MUX(6, "GPIO0_A21")),
	AX_PINCTRL_PIN(TCK, TCK_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "TCK"),
		       AX_PINCTRL_MUX(1, "UART4_RXD"),
		       AX_PINCTRL_MUX(5, "DB_GPIO22"),
		       AX_PINCTRL_MUX(6, "GPIO0_A22")),
	AX_PINCTRL_PIN(SD_PWR_EN, SD_PWR_EN_OFFSET, 3,
		       AX_PINCTRL_MUX(0, "SD_PWR_EN"),
		       AX_PINCTRL_MUX(5, "DB_GPIO23"),
		       AX_PINCTRL_MUX(6, "GPIO0_A23")),
	/******** G7 ********/
	AX_PINCTRL_PIN(MICP_L_D, MICP_L_D_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "NULL__MICP_L_D"),
		       AX_PINCTRL_MUX(1, "DMIC_DIN"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS0"),
		       AX_PINCTRL_MUX(3, "DB_GPIO31"),
		       AX_PINCTRL_MUX(6, "GPIO1_A4")),
	AX_PINCTRL_PIN(MICN_L_D, MICN_L_D_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "NULL__MICN_L_D"),
		       AX_PINCTRL_MUX(1, "DMIC_CLK"),
		       AX_PINCTRL_MUX(2, "DEBUG_BUS1"),
		       AX_PINCTRL_MUX(3, "DB_GPIO32"),
		       AX_PINCTRL_MUX(6, "GPIO1_A5")),
	AX_PINCTRL_PIN(MICN_R_D, MICN_R_D_OFFSET, 5,
		       AX_PINCTRL_MUX(0, "NULL__MICN_R_D"),
		       AX_PINCTRL_MUX(1, "USB_OVRCUR"),
		       AX_PINCTRL_MUX(2, "SEN_HSYNC_D1__MICN_R_D"),
		       AX_PINCTRL_MUX(3, "DB_GPIO33"),
		       AX_PINCTRL_MUX(6, "GPIO1_A6")),
	AX_PINCTRL_PIN(MICP_R_D, MICP_R_D_OFFSET, 4,
		       AX_PINCTRL_MUX(0, "NULL__MICP_R_D"),
		       AX_PINCTRL_MUX(1, "USB_POWER_EN"),
		       AX_PINCTRL_MUX(3, "DB_GPIO34"),
		       AX_PINCTRL_MUX(6, "GPIO1_A7")),
	/******** DPHYRX ********/
	AX_PINCTRL_PIN(CDRX_L0N, CDRX_L0N_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L0N"),
		       AX_PINCTRL_MUX(1, "VI_D10")),
	AX_PINCTRL_PIN(CDRX_L0P, CDRX_L0P_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L0P"),
		       AX_PINCTRL_MUX(1, "VI_D11")),
	AX_PINCTRL_PIN(CDRX_L1N, CDRX_L1N_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L1N"),
		       AX_PINCTRL_MUX(1, "VI_D12")),
	AX_PINCTRL_PIN(CDRX_L1P, CDRX_L1P_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L1P"),
		       AX_PINCTRL_MUX(1, "VI_D13")),
	AX_PINCTRL_PIN(CDRX_L2N, CDRX_L2N_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L2N"),
		       AX_PINCTRL_MUX(1, "VI_D14")),
	AX_PINCTRL_PIN(CDRX_L2P, CDRX_L2P_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L2P"),
		       AX_PINCTRL_MUX(1, "VI_D15")),
	AX_PINCTRL_PIN(CDRX_L3N, CDRX_L3N_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L3N"),
		       AX_PINCTRL_MUX(1, "VI_D16")),
	AX_PINCTRL_PIN(CDRX_L3P, CDRX_L3P_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L3P"),
		       AX_PINCTRL_MUX(1, "VI_D17")),
	AX_PINCTRL_PIN(CDRX_L4N, CDRX_L4N_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L4N"),
		       AX_PINCTRL_MUX(1, "VI_D18")),
	AX_PINCTRL_PIN(CDRX_L4P, CDRX_L4P_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L4P"),
		       AX_PINCTRL_MUX(1, "VI_D19")),
	AX_PINCTRL_PIN(CDRX_L5N, CDRX_L5N_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L5N"),
		       AX_PINCTRL_MUX(1, "VI_CLK1")),
	AX_PINCTRL_PIN(CDRX_L5P, CDRX_L5P_OFFSET, 2,
		       AX_PINCTRL_MUX(0, "CDRX_L5P"),
		       AX_PINCTRL_MUX(1, "VI_D20")),
};

/*
 * The pin numbering starts from AON pins with reserved ones included,
 * so that register data like offset and bit position for AON pins can
 * be calculated from pin number.
 */

static struct axera_pinctrl_soc_info ax620e_pinctrl_info = {
	.pins = ax620e_pins,
	.npins = ARRAY_SIZE(ax620e_pins),
};

static int ax620e_pinctrl_probe(struct platform_device *pdev)
{
	return axera_pinctrl_init(pdev, &ax620e_pinctrl_info);
}

static const struct of_device_id ax620e_pinctrl_match[] = {
	{.compatible = "axera,ax620e-pinctrl",},
	{}
};

MODULE_DEVICE_TABLE(of, ax620e_pinctrl_match);

static struct platform_driver ax620e_pinctrl_driver = {
	.probe  = ax620e_pinctrl_probe,
	.driver = {
		.name = "axera-pinctrl",
		.of_match_table = ax620e_pinctrl_match,
	},
};
builtin_platform_driver(ax620e_pinctrl_driver);

MODULE_DESCRIPTION("AXERA AX620E pinctrl driver");
MODULE_LICENSE("GPL");
