<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001032</ID>
            <Severity>Error</Severity>
        </Message>
        <Message>
            <ID>51001088</ID>
            <Severity>Info</Severity>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG730 :&quot;C:\Users\Duncan\git\ForthCPU\register_file_testbench.v&quot;:4:7:4:29|Top-level module register_file_testbench has no ports</Dynamic>
            <Navigation>CG730</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file_testbench.v</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7</Navigation>
            <Navigation>4</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Top-level module register_file_testbench has no ports</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;C:\Users\Duncan\git\ForthCPU\register.v&quot;:22:0:22:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register.v</Navigation>
            <Navigation>22</Navigation>
            <Navigation>0</Navigation>
            <Navigation>22</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG204 :&quot;C:\Users\Duncan\git\ForthCPU\register.v&quot;:22:0:22:6|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Dynamic>
            <Navigation>CG204</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register.v</Navigation>
            <Navigation>22</Navigation>
            <Navigation>0</Navigation>
            <Navigation>22</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\register_file.v&quot;:40:8:40:8|Object i is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file.v</Navigation>
            <Navigation>40</Navigation>
            <Navigation>8</Navigation>
            <Navigation>40</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Object i is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\Duncan\git\ForthCPU\register_file.v&quot;:57:1:57:2|Latch generated from always block for signal LDX[15:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>1</Navigation>
            <Navigation>57</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Latch generated from always block for signal LDX[15:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\Duncan\git\ForthCPU\register_file.v&quot;:57:1:57:2|Latch generated from always block for signal IDX[14:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>1</Navigation>
            <Navigation>57</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Latch generated from always block for signal IDX[14:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\Users\Duncan\git\ForthCPU\register_file.v&quot;:57:1:57:2|All reachable assignments to bit 12 of IDX[14:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>1</Navigation>
            <Navigation>57</Navigation>
            <Navigation>2</Navigation>
            <Navigation>All reachable assignments to bit 12 of IDX[14:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\Users\Duncan\git\ForthCPU\register_file.v&quot;:57:1:57:2|All reachable assignments to bit 13 of IDX[14:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>1</Navigation>
            <Navigation>57</Navigation>
            <Navigation>2</Navigation>
            <Navigation>All reachable assignments to bit 13 of IDX[14:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\Users\Duncan\git\ForthCPU\register_file.v&quot;:57:1:57:2|All reachable assignments to bit 14 of IDX[14:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>1</Navigation>
            <Navigation>57</Navigation>
            <Navigation>2</Navigation>
            <Navigation>All reachable assignments to bit 14 of IDX[14:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;C:\Users\Duncan\git\ForthCPU\register_file_testbench.v&quot;:36:0:36:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file_testbench.v</Navigation>
            <Navigation>36</Navigation>
            <Navigation>0</Navigation>
            <Navigation>36</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG204 :&quot;C:\Users\Duncan\git\ForthCPU\register_file_testbench.v&quot;:36:0:36:6|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Dynamic>
            <Navigation>CG204</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file_testbench.v</Navigation>
            <Navigation>36</Navigation>
            <Navigation>0</Navigation>
            <Navigation>36</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;C:\Users\Duncan\git\ForthCPU\register_file_testbench.v&quot;:48:0:48:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file_testbench.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>0</Navigation>
            <Navigation>48</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG204 :&quot;C:\Users\Duncan\git\ForthCPU\register_file_testbench.v&quot;:48:0:48:6|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Dynamic>
            <Navigation>CG204</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file_testbench.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>0</Navigation>
            <Navigation>48</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\Duncan\git\ForthCPU\register_file_testbench.v&quot;:22:14:22:31|Removing instance register_file_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\register_file_testbench.v</Navigation>
            <Navigation>22</Navigation>
            <Navigation>14</Navigation>
            <Navigation>22</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Removing instance register_file_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>