<stg><name>M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> ></name>


<trans_list>

<trans id="412" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="7" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="29" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:4 %skip3_4 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %skip3

]]></Node>
<StgValue><ssdm name="skip3_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %batchD = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mul_ln93_1_loc

]]></Node>
<StgValue><ssdm name="batchD"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:6 %OCIC = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %ret_V_cast_loc

]]></Node>
<StgValue><ssdm name="OCIC"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="44" op_0_bw="32">
<![CDATA[
entry:8 %cast = zext i32 %batchD

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="44" op_0_bw="12">
<![CDATA[
entry:9 %cast1 = zext i12 %OCIC

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:10 %bound = mul i44 %cast, i44 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:10 %bound = mul i44 %cast, i44 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:10 %bound = mul i44 %cast, i44 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:10 %bound = mul i44 %cast, i44 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %k3s, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %k3s, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:10 %bound = mul i44 %cast, i44 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln129 = br void

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="44" op_0_bw="44" op_1_bw="0" op_2_bw="44" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i44 0, void %entry, i44 %add_ln129, void %.split2._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1 %i = phi i12 0, void %entry, i12 %add_ln130, void %.split2._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:2 %add_ln129 = add i44 %indvar_flatten, i44 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="44" op_1_bw="44">
<![CDATA[
:3 %icmp_ln129 = icmp_eq  i44 %indvar_flatten, i44 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln129 = br i1 %icmp_ln129, void %._crit_edge.loopexit.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit.i.i:1 %icmp_ln130 = icmp_eq  i12 %i, i12 %OCIC

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.loopexit.i.i:2 %select_ln129 = select i1 %icmp_ln130, i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:6 %br_ln132 = br i1 %skip3_4, void %.split.0.i.i, void %.split2._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_129_1_VITIS_LOOP_130_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit.i.i:3 %zext_ln130 = zext i12 %select_ln129

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:4 %specpipeline_ln130 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln130"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:5 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
.split.0.i.i:0 %p_shl_i_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %select_ln129, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_i_i"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="15">
<![CDATA[
.split.0.i.i:1 %p_shl_cast3_i_i = zext i15 %p_shl_i_i

]]></Node>
<StgValue><ssdm name="p_shl_cast3_i_i"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:2 %empty = add i16 %p_shl_cast3_i_i, i16 %zext_ln130

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="20" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="63" st_id="10" stage="19" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="64" st_id="11" stage="18" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2._crit_edge.i.i:0 %add_ln130 = add i12 %select_ln129, i12 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.split2._crit_edge.i.i:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="67" st_id="12" stage="17" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="68" st_id="13" stage="16" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="69" st_id="14" stage="15" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="70" st_id="15" stage="14" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="71" st_id="16" stage="13" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="72" st_id="17" stage="12" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="73" st_id="18" stage="11" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="74" st_id="19" stage="10" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="75" st_id="20" stage="9" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>

<operation id="76" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:76 %add_ln134_2 = add i16 %empty, i16 3

]]></Node>
<StgValue><ssdm name="add_ln134_2"/></StgValue>
</operation>

<operation id="77" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="33" op_0_bw="16">
<![CDATA[
.split.0.i.i:77 %zext_ln134_13 = zext i16 %add_ln134_2

]]></Node>
<StgValue><ssdm name="zext_ln134_13"/></StgValue>
</operation>

<operation id="78" st_id="20" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:78 %mul_ln134_3 = mul i33 %zext_ln134_13, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_3"/></StgValue>
</operation>

<operation id="79" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:100 %add_ln134_3 = add i16 %empty, i16 4

]]></Node>
<StgValue><ssdm name="add_ln134_3"/></StgValue>
</operation>

<operation id="80" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="33" op_0_bw="16">
<![CDATA[
.split.0.i.i:101 %zext_ln134_14 = zext i16 %add_ln134_3

]]></Node>
<StgValue><ssdm name="zext_ln134_14"/></StgValue>
</operation>

<operation id="81" st_id="20" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:102 %mul_ln134_4 = mul i33 %zext_ln134_14, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="82" st_id="21" stage="8" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>

<operation id="83" st_id="21" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:78 %mul_ln134_3 = mul i33 %zext_ln134_13, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_3"/></StgValue>
</operation>

<operation id="84" st_id="21" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:102 %mul_ln134_4 = mul i33 %zext_ln134_14, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_4"/></StgValue>
</operation>

<operation id="85" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:124 %add_ln134_4 = add i16 %empty, i16 5

]]></Node>
<StgValue><ssdm name="add_ln134_4"/></StgValue>
</operation>

<operation id="86" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="33" op_0_bw="16">
<![CDATA[
.split.0.i.i:125 %zext_ln134_15 = zext i16 %add_ln134_4

]]></Node>
<StgValue><ssdm name="zext_ln134_15"/></StgValue>
</operation>

<operation id="87" st_id="21" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:126 %mul_ln134_5 = mul i33 %zext_ln134_15, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_5"/></StgValue>
</operation>

<operation id="88" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:148 %add_ln134_5 = add i16 %empty, i16 6

]]></Node>
<StgValue><ssdm name="add_ln134_5"/></StgValue>
</operation>

<operation id="89" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="33" op_0_bw="16">
<![CDATA[
.split.0.i.i:149 %zext_ln134_16 = zext i16 %add_ln134_5

]]></Node>
<StgValue><ssdm name="zext_ln134_16"/></StgValue>
</operation>

<operation id="90" st_id="21" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:150 %mul_ln134_6 = mul i33 %zext_ln134_16, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="91" st_id="22" stage="7" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>

<operation id="92" st_id="22" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:78 %mul_ln134_3 = mul i33 %zext_ln134_13, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_3"/></StgValue>
</operation>

<operation id="93" st_id="22" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:102 %mul_ln134_4 = mul i33 %zext_ln134_14, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_4"/></StgValue>
</operation>

<operation id="94" st_id="22" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:126 %mul_ln134_5 = mul i33 %zext_ln134_15, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_5"/></StgValue>
</operation>

<operation id="95" st_id="22" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:150 %mul_ln134_6 = mul i33 %zext_ln134_16, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_6"/></StgValue>
</operation>

<operation id="96" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:172 %add_ln134_6 = add i16 %empty, i16 7

]]></Node>
<StgValue><ssdm name="add_ln134_6"/></StgValue>
</operation>

<operation id="97" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="33" op_0_bw="16">
<![CDATA[
.split.0.i.i:173 %zext_ln134_17 = zext i16 %add_ln134_6

]]></Node>
<StgValue><ssdm name="zext_ln134_17"/></StgValue>
</operation>

<operation id="98" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:174 %mul_ln134_7 = mul i33 %zext_ln134_17, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_7"/></StgValue>
</operation>

<operation id="99" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:196 %add_ln134_7 = add i16 %empty, i16 8

]]></Node>
<StgValue><ssdm name="add_ln134_7"/></StgValue>
</operation>

<operation id="100" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="33" op_0_bw="16">
<![CDATA[
.split.0.i.i:197 %zext_ln134_18 = zext i16 %add_ln134_7

]]></Node>
<StgValue><ssdm name="zext_ln134_18"/></StgValue>
</operation>

<operation id="101" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:198 %mul_ln134_8 = mul i33 %zext_ln134_18, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="102" st_id="23" stage="6" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>

<operation id="103" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="33" op_0_bw="16">
<![CDATA[
.split.0.i.i:5 %zext_ln134_10 = zext i16 %empty

]]></Node>
<StgValue><ssdm name="zext_ln134_10"/></StgValue>
</operation>

<operation id="104" st_id="23" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:6 %mul_ln134 = mul i33 %zext_ln134_10, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134"/></StgValue>
</operation>

<operation id="105" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:28 %add_ln134 = add i16 %empty, i16 1

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="106" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:52 %add_ln134_1 = add i16 %empty, i16 2

]]></Node>
<StgValue><ssdm name="add_ln134_1"/></StgValue>
</operation>

<operation id="107" st_id="23" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:78 %mul_ln134_3 = mul i33 %zext_ln134_13, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_3"/></StgValue>
</operation>

<operation id="108" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i:79 %tmp_92 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_3, i32 20, i32 32

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="109" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="13">
<![CDATA[
.split.0.i.i:80 %zext_ln134_4 = zext i13 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln134_4"/></StgValue>
</operation>

<operation id="110" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:81 %k3_buffer_V_3_addr_3 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_addr_3"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:82 %k3_buffer_V_3_load_3 = load i6 %k3_buffer_V_3_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_3"/></StgValue>
</operation>

<operation id="112" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:83 %k3_buffer_V_4_addr_3 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_addr_3"/></StgValue>
</operation>

<operation id="113" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:84 %k3_buffer_V_4_load_3 = load i6 %k3_buffer_V_4_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_3"/></StgValue>
</operation>

<operation id="114" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:85 %k3_buffer_V_5_addr_3 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_addr_3"/></StgValue>
</operation>

<operation id="115" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:86 %k3_buffer_V_5_load_3 = load i6 %k3_buffer_V_5_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_3"/></StgValue>
</operation>

<operation id="116" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:87 %k3_buffer_V_6_addr_3 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:88 %k3_buffer_V_6_load_3 = load i6 %k3_buffer_V_6_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_3"/></StgValue>
</operation>

<operation id="118" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:89 %k3_buffer_V_7_addr_3 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:90 %k3_buffer_V_7_load_3 = load i6 %k3_buffer_V_7_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_3"/></StgValue>
</operation>

<operation id="120" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:91 %k3_buffer_V_8_addr_3 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:92 %k3_buffer_V_8_load_3 = load i6 %k3_buffer_V_8_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_3"/></StgValue>
</operation>

<operation id="122" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:93 %k3_buffer_V_0_addr_3 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_addr_3"/></StgValue>
</operation>

<operation id="123" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:94 %k3_buffer_V_0_load_3 = load i6 %k3_buffer_V_0_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_3"/></StgValue>
</operation>

<operation id="124" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:95 %k3_buffer_V_1_addr_3 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:96 %k3_buffer_V_1_load_3 = load i6 %k3_buffer_V_1_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_3"/></StgValue>
</operation>

<operation id="126" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:97 %k3_buffer_V_2_addr_3 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:98 %k3_buffer_V_2_load_3 = load i6 %k3_buffer_V_2_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_3"/></StgValue>
</operation>

<operation id="128" st_id="23" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:102 %mul_ln134_4 = mul i33 %zext_ln134_14, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_4"/></StgValue>
</operation>

<operation id="129" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i:103 %tmp_93 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_4, i32 20, i32 32

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="130" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="13">
<![CDATA[
.split.0.i.i:104 %zext_ln134_5 = zext i13 %tmp_93

]]></Node>
<StgValue><ssdm name="zext_ln134_5"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:105 %k3_buffer_V_4_addr_4 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_addr_4"/></StgValue>
</operation>

<operation id="132" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:106 %k3_buffer_V_4_load_4 = load i6 %k3_buffer_V_4_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_4"/></StgValue>
</operation>

<operation id="133" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:107 %k3_buffer_V_5_addr_4 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_addr_4"/></StgValue>
</operation>

<operation id="134" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:108 %k3_buffer_V_5_load_4 = load i6 %k3_buffer_V_5_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_4"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:109 %k3_buffer_V_6_addr_4 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_addr_4"/></StgValue>
</operation>

<operation id="136" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:110 %k3_buffer_V_6_load_4 = load i6 %k3_buffer_V_6_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_4"/></StgValue>
</operation>

<operation id="137" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:111 %k3_buffer_V_7_addr_4 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_addr_4"/></StgValue>
</operation>

<operation id="138" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:112 %k3_buffer_V_7_load_4 = load i6 %k3_buffer_V_7_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_4"/></StgValue>
</operation>

<operation id="139" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:113 %k3_buffer_V_8_addr_4 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:114 %k3_buffer_V_8_load_4 = load i6 %k3_buffer_V_8_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_4"/></StgValue>
</operation>

<operation id="141" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:115 %k3_buffer_V_0_addr_4 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_addr_4"/></StgValue>
</operation>

<operation id="142" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:116 %k3_buffer_V_0_load_4 = load i6 %k3_buffer_V_0_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_4"/></StgValue>
</operation>

<operation id="143" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:117 %k3_buffer_V_1_addr_4 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_addr_4"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:118 %k3_buffer_V_1_load_4 = load i6 %k3_buffer_V_1_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_4"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:119 %k3_buffer_V_2_addr_4 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_addr_4"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:120 %k3_buffer_V_2_load_4 = load i6 %k3_buffer_V_2_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_4"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:121 %k3_buffer_V_3_addr_4 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_addr_4"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:122 %k3_buffer_V_3_load_4 = load i6 %k3_buffer_V_3_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_4"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:126 %mul_ln134_5 = mul i33 %zext_ln134_15, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_5"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:150 %mul_ln134_6 = mul i33 %zext_ln134_16, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_6"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:174 %mul_ln134_7 = mul i33 %zext_ln134_17, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_7"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:198 %mul_ln134_8 = mul i33 %zext_ln134_18, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="153" st_id="24" stage="5" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:6 %mul_ln134 = mul i33 %zext_ln134_10, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="16">
<![CDATA[
.split.0.i.i:29 %zext_ln134_11 = zext i16 %add_ln134

]]></Node>
<StgValue><ssdm name="zext_ln134_11"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:30 %mul_ln134_1 = mul i33 %zext_ln134_11, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_1"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="33" op_0_bw="16">
<![CDATA[
.split.0.i.i:53 %zext_ln134_12 = zext i16 %add_ln134_1

]]></Node>
<StgValue><ssdm name="zext_ln134_12"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:54 %mul_ln134_2 = mul i33 %zext_ln134_12, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_2"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:82 %k3_buffer_V_3_load_3 = load i6 %k3_buffer_V_3_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_3"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:84 %k3_buffer_V_4_load_3 = load i6 %k3_buffer_V_4_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_3"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:86 %k3_buffer_V_5_load_3 = load i6 %k3_buffer_V_5_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_3"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:88 %k3_buffer_V_6_load_3 = load i6 %k3_buffer_V_6_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_3"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:90 %k3_buffer_V_7_load_3 = load i6 %k3_buffer_V_7_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_3"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:92 %k3_buffer_V_8_load_3 = load i6 %k3_buffer_V_8_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_3"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:94 %k3_buffer_V_0_load_3 = load i6 %k3_buffer_V_0_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_3"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:96 %k3_buffer_V_1_load_3 = load i6 %k3_buffer_V_1_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_3"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:98 %k3_buffer_V_2_load_3 = load i6 %k3_buffer_V_2_addr_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_3"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:106 %k3_buffer_V_4_load_4 = load i6 %k3_buffer_V_4_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_4"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:108 %k3_buffer_V_5_load_4 = load i6 %k3_buffer_V_5_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_4"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:110 %k3_buffer_V_6_load_4 = load i6 %k3_buffer_V_6_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_4"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:112 %k3_buffer_V_7_load_4 = load i6 %k3_buffer_V_7_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_4"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:114 %k3_buffer_V_8_load_4 = load i6 %k3_buffer_V_8_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_4"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:116 %k3_buffer_V_0_load_4 = load i6 %k3_buffer_V_0_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_4"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:118 %k3_buffer_V_1_load_4 = load i6 %k3_buffer_V_1_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_4"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:120 %k3_buffer_V_2_load_4 = load i6 %k3_buffer_V_2_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_4"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:122 %k3_buffer_V_3_load_4 = load i6 %k3_buffer_V_3_addr_4

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_4"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:126 %mul_ln134_5 = mul i33 %zext_ln134_15, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_5"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i:127 %tmp_94 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_5, i32 20, i32 32

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="13">
<![CDATA[
.split.0.i.i:128 %zext_ln134_6 = zext i13 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln134_6"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:129 %k3_buffer_V_5_addr_5 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_addr_5"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:130 %k3_buffer_V_5_load_5 = load i6 %k3_buffer_V_5_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_5"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:131 %k3_buffer_V_6_addr_5 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_addr_5"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:132 %k3_buffer_V_6_load_5 = load i6 %k3_buffer_V_6_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_5"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:133 %k3_buffer_V_7_addr_5 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_addr_5"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:134 %k3_buffer_V_7_load_5 = load i6 %k3_buffer_V_7_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_5"/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:135 %k3_buffer_V_8_addr_5 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_addr_5"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:136 %k3_buffer_V_8_load_5 = load i6 %k3_buffer_V_8_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_5"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:137 %k3_buffer_V_0_addr_5 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_addr_5"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:138 %k3_buffer_V_0_load_5 = load i6 %k3_buffer_V_0_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_5"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:139 %k3_buffer_V_1_addr_5 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_addr_5"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:140 %k3_buffer_V_1_load_5 = load i6 %k3_buffer_V_1_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_5"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:141 %k3_buffer_V_2_addr_5 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_addr_5"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:142 %k3_buffer_V_2_load_5 = load i6 %k3_buffer_V_2_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_5"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:143 %k3_buffer_V_3_addr_5 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_addr_5"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:144 %k3_buffer_V_3_load_5 = load i6 %k3_buffer_V_3_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_5"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:145 %k3_buffer_V_4_addr_5 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_addr_5"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:146 %k3_buffer_V_4_load_5 = load i6 %k3_buffer_V_4_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_5"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:150 %mul_ln134_6 = mul i33 %zext_ln134_16, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_6"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i:151 %tmp_95 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_6, i32 20, i32 32

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="13">
<![CDATA[
.split.0.i.i:152 %zext_ln134_7 = zext i13 %tmp_95

]]></Node>
<StgValue><ssdm name="zext_ln134_7"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:153 %k3_buffer_V_6_addr_6 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_addr_6"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:154 %k3_buffer_V_6_load_6 = load i6 %k3_buffer_V_6_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_6"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:155 %k3_buffer_V_7_addr_6 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_addr_6"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:156 %k3_buffer_V_7_load_6 = load i6 %k3_buffer_V_7_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_6"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:157 %k3_buffer_V_8_addr_6 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_addr_6"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:158 %k3_buffer_V_8_load_6 = load i6 %k3_buffer_V_8_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_6"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:159 %k3_buffer_V_0_addr_6 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_addr_6"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:160 %k3_buffer_V_0_load_6 = load i6 %k3_buffer_V_0_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_6"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:161 %k3_buffer_V_1_addr_6 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_addr_6"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:162 %k3_buffer_V_1_load_6 = load i6 %k3_buffer_V_1_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_6"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:163 %k3_buffer_V_2_addr_6 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_addr_6"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:164 %k3_buffer_V_2_load_6 = load i6 %k3_buffer_V_2_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_6"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:165 %k3_buffer_V_3_addr_6 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_addr_6"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:166 %k3_buffer_V_3_load_6 = load i6 %k3_buffer_V_3_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_6"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:167 %k3_buffer_V_4_addr_6 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_addr_6"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:168 %k3_buffer_V_4_load_6 = load i6 %k3_buffer_V_4_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_6"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:169 %k3_buffer_V_5_addr_6 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_addr_6"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:170 %k3_buffer_V_5_load_6 = load i6 %k3_buffer_V_5_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_6"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:174 %mul_ln134_7 = mul i33 %zext_ln134_17, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_7"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:198 %mul_ln134_8 = mul i33 %zext_ln134_18, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_8"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="221" st_id="25" stage="4" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:6 %mul_ln134 = mul i33 %zext_ln134_10, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:30 %mul_ln134_1 = mul i33 %zext_ln134_11, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_1"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:54 %mul_ln134_2 = mul i33 %zext_ln134_12, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_2"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:130 %k3_buffer_V_5_load_5 = load i6 %k3_buffer_V_5_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_5"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:132 %k3_buffer_V_6_load_5 = load i6 %k3_buffer_V_6_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_5"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:134 %k3_buffer_V_7_load_5 = load i6 %k3_buffer_V_7_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_5"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:136 %k3_buffer_V_8_load_5 = load i6 %k3_buffer_V_8_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_5"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:138 %k3_buffer_V_0_load_5 = load i6 %k3_buffer_V_0_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_5"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:140 %k3_buffer_V_1_load_5 = load i6 %k3_buffer_V_1_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_5"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:142 %k3_buffer_V_2_load_5 = load i6 %k3_buffer_V_2_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_5"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:144 %k3_buffer_V_3_load_5 = load i6 %k3_buffer_V_3_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_5"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:146 %k3_buffer_V_4_load_5 = load i6 %k3_buffer_V_4_addr_5

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_5"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:154 %k3_buffer_V_6_load_6 = load i6 %k3_buffer_V_6_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_6"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:156 %k3_buffer_V_7_load_6 = load i6 %k3_buffer_V_7_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_6"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:158 %k3_buffer_V_8_load_6 = load i6 %k3_buffer_V_8_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_6"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:160 %k3_buffer_V_0_load_6 = load i6 %k3_buffer_V_0_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_6"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:162 %k3_buffer_V_1_load_6 = load i6 %k3_buffer_V_1_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_6"/></StgValue>
</operation>

<operation id="239" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:164 %k3_buffer_V_2_load_6 = load i6 %k3_buffer_V_2_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_6"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:166 %k3_buffer_V_3_load_6 = load i6 %k3_buffer_V_3_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_6"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:168 %k3_buffer_V_4_load_6 = load i6 %k3_buffer_V_4_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_6"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:170 %k3_buffer_V_5_load_6 = load i6 %k3_buffer_V_5_addr_6

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_6"/></StgValue>
</operation>

<operation id="243" st_id="25" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:174 %mul_ln134_7 = mul i33 %zext_ln134_17, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_7"/></StgValue>
</operation>

<operation id="244" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i:175 %tmp_96 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_7, i32 20, i32 32

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="245" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="13">
<![CDATA[
.split.0.i.i:176 %zext_ln134_8 = zext i13 %tmp_96

]]></Node>
<StgValue><ssdm name="zext_ln134_8"/></StgValue>
</operation>

<operation id="246" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:177 %k3_buffer_V_7_addr_7 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_addr_7"/></StgValue>
</operation>

<operation id="247" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:178 %k3_buffer_V_7_load_7 = load i6 %k3_buffer_V_7_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_7"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:179 %k3_buffer_V_8_addr_7 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_addr_7"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:180 %k3_buffer_V_8_load_7 = load i6 %k3_buffer_V_8_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_7"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:181 %k3_buffer_V_0_addr_7 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_addr_7"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:182 %k3_buffer_V_0_load_7 = load i6 %k3_buffer_V_0_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_7"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:183 %k3_buffer_V_1_addr_7 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_addr_7"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:184 %k3_buffer_V_1_load_7 = load i6 %k3_buffer_V_1_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_7"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:185 %k3_buffer_V_2_addr_7 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_addr_7"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:186 %k3_buffer_V_2_load_7 = load i6 %k3_buffer_V_2_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_7"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:187 %k3_buffer_V_3_addr_7 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_addr_7"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:188 %k3_buffer_V_3_load_7 = load i6 %k3_buffer_V_3_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_7"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:189 %k3_buffer_V_4_addr_7 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_addr_7"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:190 %k3_buffer_V_4_load_7 = load i6 %k3_buffer_V_4_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_7"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:191 %k3_buffer_V_5_addr_7 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_addr_7"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:192 %k3_buffer_V_5_load_7 = load i6 %k3_buffer_V_5_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_7"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:193 %k3_buffer_V_6_addr_7 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_addr_7"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:194 %k3_buffer_V_6_load_7 = load i6 %k3_buffer_V_6_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_7"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:198 %mul_ln134_8 = mul i33 %zext_ln134_18, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_8"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i:199 %tmp_97 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_8, i32 20, i32 32

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="13">
<![CDATA[
.split.0.i.i:200 %zext_ln134_9 = zext i13 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln134_9"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:201 %k3_buffer_V_8_addr_8 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_9

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_addr_8"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:202 %k3_buffer_V_8_load_8 = load i6 %k3_buffer_V_8_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_8"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:203 %k3_buffer_V_0_addr_8 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_9

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_addr_8"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:204 %k3_buffer_V_0_load_8 = load i6 %k3_buffer_V_0_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_8"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:205 %k3_buffer_V_1_addr_8 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_9

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_addr_8"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:206 %k3_buffer_V_1_load_8 = load i6 %k3_buffer_V_1_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_8"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:207 %k3_buffer_V_2_addr_8 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_9

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_addr_8"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:208 %k3_buffer_V_2_load_8 = load i6 %k3_buffer_V_2_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_8"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:209 %k3_buffer_V_3_addr_8 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_9

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_addr_8"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:210 %k3_buffer_V_3_load_8 = load i6 %k3_buffer_V_3_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_8"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:211 %k3_buffer_V_4_addr_8 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_9

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_addr_8"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:212 %k3_buffer_V_4_load_8 = load i6 %k3_buffer_V_4_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_8"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:213 %k3_buffer_V_5_addr_8 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_9

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_addr_8"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:214 %k3_buffer_V_5_load_8 = load i6 %k3_buffer_V_5_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_8"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:215 %k3_buffer_V_6_addr_8 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_9

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_addr_8"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:216 %k3_buffer_V_6_load_8 = load i6 %k3_buffer_V_6_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_8"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:217 %k3_buffer_V_7_addr_8 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_9

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_addr_8"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:218 %k3_buffer_V_7_load_8 = load i6 %k3_buffer_V_7_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_8"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="285" st_id="26" stage="3" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:6 %mul_ln134 = mul i33 %zext_ln134_10, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134"/></StgValue>
</operation>

<operation id="287" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i:7 %tmp_89 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134, i32 20, i32 32

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="13">
<![CDATA[
.split.0.i.i:8 %zext_ln134_1 = zext i13 %tmp_89

]]></Node>
<StgValue><ssdm name="zext_ln134_1"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:9 %k3_buffer_V_0_addr = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:10 %k3_buffer_V_0_load = load i6 %k3_buffer_V_0_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:11 %k3_buffer_V_1_addr = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:12 %k3_buffer_V_1_load = load i6 %k3_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:13 %k3_buffer_V_2_addr = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:14 %k3_buffer_V_2_load = load i6 %k3_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:15 %k3_buffer_V_3_addr = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_addr"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:16 %k3_buffer_V_3_load = load i6 %k3_buffer_V_3_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:17 %k3_buffer_V_4_addr = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_addr"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:18 %k3_buffer_V_4_load = load i6 %k3_buffer_V_4_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:19 %k3_buffer_V_5_addr = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_addr"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:20 %k3_buffer_V_5_load = load i6 %k3_buffer_V_5_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:21 %k3_buffer_V_6_addr = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_addr"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:22 %k3_buffer_V_6_load = load i6 %k3_buffer_V_6_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:23 %k3_buffer_V_7_addr = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_addr"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:24 %k3_buffer_V_7_load = load i6 %k3_buffer_V_7_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:25 %k3_buffer_V_8_addr = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_addr"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:26 %k3_buffer_V_8_load = load i6 %k3_buffer_V_8_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:30 %mul_ln134_1 = mul i33 %zext_ln134_11, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_1"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:54 %mul_ln134_2 = mul i33 %zext_ln134_12, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_2"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:178 %k3_buffer_V_7_load_7 = load i6 %k3_buffer_V_7_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_7"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:180 %k3_buffer_V_8_load_7 = load i6 %k3_buffer_V_8_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_7"/></StgValue>
</operation>

<operation id="311" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:182 %k3_buffer_V_0_load_7 = load i6 %k3_buffer_V_0_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_7"/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:184 %k3_buffer_V_1_load_7 = load i6 %k3_buffer_V_1_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_7"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:186 %k3_buffer_V_2_load_7 = load i6 %k3_buffer_V_2_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_7"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:188 %k3_buffer_V_3_load_7 = load i6 %k3_buffer_V_3_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_7"/></StgValue>
</operation>

<operation id="315" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:190 %k3_buffer_V_4_load_7 = load i6 %k3_buffer_V_4_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_7"/></StgValue>
</operation>

<operation id="316" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:192 %k3_buffer_V_5_load_7 = load i6 %k3_buffer_V_5_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_7"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:194 %k3_buffer_V_6_load_7 = load i6 %k3_buffer_V_6_addr_7

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_7"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:202 %k3_buffer_V_8_load_8 = load i6 %k3_buffer_V_8_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_8"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:204 %k3_buffer_V_0_load_8 = load i6 %k3_buffer_V_0_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_8"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:206 %k3_buffer_V_1_load_8 = load i6 %k3_buffer_V_1_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_8"/></StgValue>
</operation>

<operation id="321" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:208 %k3_buffer_V_2_load_8 = load i6 %k3_buffer_V_2_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_8"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:210 %k3_buffer_V_3_load_8 = load i6 %k3_buffer_V_3_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_8"/></StgValue>
</operation>

<operation id="323" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:212 %k3_buffer_V_4_load_8 = load i6 %k3_buffer_V_4_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_8"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:214 %k3_buffer_V_5_load_8 = load i6 %k3_buffer_V_5_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_8"/></StgValue>
</operation>

<operation id="325" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:216 %k3_buffer_V_6_load_8 = load i6 %k3_buffer_V_6_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_8"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:218 %k3_buffer_V_7_load_8 = load i6 %k3_buffer_V_7_addr_8

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="327" st_id="27" stage="2" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>

<operation id="328" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:10 %k3_buffer_V_0_load = load i6 %k3_buffer_V_0_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load"/></StgValue>
</operation>

<operation id="329" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:12 %k3_buffer_V_1_load = load i6 %k3_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load"/></StgValue>
</operation>

<operation id="330" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:14 %k3_buffer_V_2_load = load i6 %k3_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load"/></StgValue>
</operation>

<operation id="331" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:16 %k3_buffer_V_3_load = load i6 %k3_buffer_V_3_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load"/></StgValue>
</operation>

<operation id="332" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:18 %k3_buffer_V_4_load = load i6 %k3_buffer_V_4_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load"/></StgValue>
</operation>

<operation id="333" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:20 %k3_buffer_V_5_load = load i6 %k3_buffer_V_5_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load"/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:22 %k3_buffer_V_6_load = load i6 %k3_buffer_V_6_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:24 %k3_buffer_V_7_load = load i6 %k3_buffer_V_7_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:26 %k3_buffer_V_8_load = load i6 %k3_buffer_V_8_addr

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:30 %mul_ln134_1 = mul i33 %zext_ln134_11, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_1"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i:31 %tmp_90 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_1, i32 20, i32 32

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="13">
<![CDATA[
.split.0.i.i:32 %zext_ln134_2 = zext i13 %tmp_90

]]></Node>
<StgValue><ssdm name="zext_ln134_2"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:33 %k3_buffer_V_1_addr_1 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_addr_1"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:34 %k3_buffer_V_1_load_1 = load i6 %k3_buffer_V_1_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_1"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:35 %k3_buffer_V_2_addr_1 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_addr_1"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:36 %k3_buffer_V_2_load_1 = load i6 %k3_buffer_V_2_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_1"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:37 %k3_buffer_V_3_addr_1 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_addr_1"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:38 %k3_buffer_V_3_load_1 = load i6 %k3_buffer_V_3_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_1"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:39 %k3_buffer_V_4_addr_1 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_addr_1"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:40 %k3_buffer_V_4_load_1 = load i6 %k3_buffer_V_4_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_1"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:41 %k3_buffer_V_5_addr_1 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_addr_1"/></StgValue>
</operation>

<operation id="349" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:42 %k3_buffer_V_5_load_1 = load i6 %k3_buffer_V_5_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_1"/></StgValue>
</operation>

<operation id="350" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:43 %k3_buffer_V_6_addr_1 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:44 %k3_buffer_V_6_load_1 = load i6 %k3_buffer_V_6_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_1"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:45 %k3_buffer_V_7_addr_1 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_addr_1"/></StgValue>
</operation>

<operation id="353" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:46 %k3_buffer_V_7_load_1 = load i6 %k3_buffer_V_7_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_1"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:47 %k3_buffer_V_8_addr_1 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_addr_1"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:48 %k3_buffer_V_8_load_1 = load i6 %k3_buffer_V_8_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_1"/></StgValue>
</operation>

<operation id="356" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:49 %k3_buffer_V_0_addr_1 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_addr_1"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:50 %k3_buffer_V_0_load_1 = load i6 %k3_buffer_V_0_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_1"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split.0.i.i:54 %mul_ln134_2 = mul i33 %zext_ln134_12, i33 116509

]]></Node>
<StgValue><ssdm name="mul_ln134_2"/></StgValue>
</operation>

<operation id="359" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i:55 %tmp_91 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %mul_ln134_2, i32 20, i32 32

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="360" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="13">
<![CDATA[
.split.0.i.i:56 %zext_ln134_3 = zext i13 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln134_3"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:57 %k3_buffer_V_2_addr_2 = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln134_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_addr_2"/></StgValue>
</operation>

<operation id="362" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:58 %k3_buffer_V_2_load_2 = load i6 %k3_buffer_V_2_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_2"/></StgValue>
</operation>

<operation id="363" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:59 %k3_buffer_V_3_addr_2 = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln134_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_addr_2"/></StgValue>
</operation>

<operation id="364" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:60 %k3_buffer_V_3_load_2 = load i6 %k3_buffer_V_3_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_2"/></StgValue>
</operation>

<operation id="365" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:61 %k3_buffer_V_4_addr_2 = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln134_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_addr_2"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:62 %k3_buffer_V_4_load_2 = load i6 %k3_buffer_V_4_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_2"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:63 %k3_buffer_V_5_addr_2 = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln134_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_addr_2"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:64 %k3_buffer_V_5_load_2 = load i6 %k3_buffer_V_5_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_2"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:65 %k3_buffer_V_6_addr_2 = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln134_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_addr_2"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:66 %k3_buffer_V_6_load_2 = load i6 %k3_buffer_V_6_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_2"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:67 %k3_buffer_V_7_addr_2 = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln134_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_addr_2"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:68 %k3_buffer_V_7_load_2 = load i6 %k3_buffer_V_7_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_2"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:69 %k3_buffer_V_8_addr_2 = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln134_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_addr_2"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:70 %k3_buffer_V_8_load_2 = load i6 %k3_buffer_V_8_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_2"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:71 %k3_buffer_V_0_addr_2 = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln134_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_addr_2"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:72 %k3_buffer_V_0_load_2 = load i6 %k3_buffer_V_0_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_2"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0.i.i:73 %k3_buffer_V_1_addr_2 = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln134_3

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_addr_2"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:74 %k3_buffer_V_1_load_2 = load i6 %k3_buffer_V_1_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="379" st_id="28" stage="1" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.0.i.i:3 %urem_ln134 = urem i16 %empty, i16 9

]]></Node>
<StgValue><ssdm name="urem_ln134"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:34 %k3_buffer_V_1_load_1 = load i6 %k3_buffer_V_1_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_1"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:36 %k3_buffer_V_2_load_1 = load i6 %k3_buffer_V_2_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_1"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:38 %k3_buffer_V_3_load_1 = load i6 %k3_buffer_V_3_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_1"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:40 %k3_buffer_V_4_load_1 = load i6 %k3_buffer_V_4_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_1"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:42 %k3_buffer_V_5_load_1 = load i6 %k3_buffer_V_5_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_1"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:44 %k3_buffer_V_6_load_1 = load i6 %k3_buffer_V_6_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_1"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:46 %k3_buffer_V_7_load_1 = load i6 %k3_buffer_V_7_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_1"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:48 %k3_buffer_V_8_load_1 = load i6 %k3_buffer_V_8_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_1"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:50 %k3_buffer_V_0_load_1 = load i6 %k3_buffer_V_0_addr_1

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_1"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:58 %k3_buffer_V_2_load_2 = load i6 %k3_buffer_V_2_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_2_load_2"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:60 %k3_buffer_V_3_load_2 = load i6 %k3_buffer_V_3_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_3_load_2"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:62 %k3_buffer_V_4_load_2 = load i6 %k3_buffer_V_4_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_4_load_2"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:64 %k3_buffer_V_5_load_2 = load i6 %k3_buffer_V_5_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_5_load_2"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:66 %k3_buffer_V_6_load_2 = load i6 %k3_buffer_V_6_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_6_load_2"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:68 %k3_buffer_V_7_load_2 = load i6 %k3_buffer_V_7_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_7_load_2"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:70 %k3_buffer_V_8_load_2 = load i6 %k3_buffer_V_8_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_8_load_2"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:72 %k3_buffer_V_0_load_2 = load i6 %k3_buffer_V_0_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_0_load_2"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="6">
<![CDATA[
.split.0.i.i:74 %k3_buffer_V_1_load_2 = load i6 %k3_buffer_V_1_addr_2

]]></Node>
<StgValue><ssdm name="k3_buffer_V_1_load_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="398" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="16">
<![CDATA[
.split.0.i.i:4 %zext_ln134 = zext i16 %urem_ln134

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.split.0.i.i:27 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_0_load, i64 %k3_buffer_V_1_load, i64 %k3_buffer_V_2_load, i64 %k3_buffer_V_3_load, i64 %k3_buffer_V_4_load, i64 %k3_buffer_V_5_load, i64 %k3_buffer_V_6_load, i64 %k3_buffer_V_7_load, i64 %k3_buffer_V_8_load, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.split.0.i.i:51 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_1_load_1, i64 %k3_buffer_V_2_load_1, i64 %k3_buffer_V_3_load_1, i64 %k3_buffer_V_4_load_1, i64 %k3_buffer_V_5_load_1, i64 %k3_buffer_V_6_load_1, i64 %k3_buffer_V_7_load_1, i64 %k3_buffer_V_8_load_1, i64 %k3_buffer_V_0_load_1, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.split.0.i.i:75 %tmp_47 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_2_load_2, i64 %k3_buffer_V_3_load_2, i64 %k3_buffer_V_4_load_2, i64 %k3_buffer_V_5_load_2, i64 %k3_buffer_V_6_load_2, i64 %k3_buffer_V_7_load_2, i64 %k3_buffer_V_8_load_2, i64 %k3_buffer_V_0_load_2, i64 %k3_buffer_V_1_load_2, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.split.0.i.i:99 %tmp_48 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_3_load_3, i64 %k3_buffer_V_4_load_3, i64 %k3_buffer_V_5_load_3, i64 %k3_buffer_V_6_load_3, i64 %k3_buffer_V_7_load_3, i64 %k3_buffer_V_8_load_3, i64 %k3_buffer_V_0_load_3, i64 %k3_buffer_V_1_load_3, i64 %k3_buffer_V_2_load_3, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.split.0.i.i:123 %tmp_49 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_4_load_4, i64 %k3_buffer_V_5_load_4, i64 %k3_buffer_V_6_load_4, i64 %k3_buffer_V_7_load_4, i64 %k3_buffer_V_8_load_4, i64 %k3_buffer_V_0_load_4, i64 %k3_buffer_V_1_load_4, i64 %k3_buffer_V_2_load_4, i64 %k3_buffer_V_3_load_4, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.split.0.i.i:147 %tmp_50 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_5_load_5, i64 %k3_buffer_V_6_load_5, i64 %k3_buffer_V_7_load_5, i64 %k3_buffer_V_8_load_5, i64 %k3_buffer_V_0_load_5, i64 %k3_buffer_V_1_load_5, i64 %k3_buffer_V_2_load_5, i64 %k3_buffer_V_3_load_5, i64 %k3_buffer_V_4_load_5, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.split.0.i.i:171 %tmp_51 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_6_load_6, i64 %k3_buffer_V_7_load_6, i64 %k3_buffer_V_8_load_6, i64 %k3_buffer_V_0_load_6, i64 %k3_buffer_V_1_load_6, i64 %k3_buffer_V_2_load_6, i64 %k3_buffer_V_3_load_6, i64 %k3_buffer_V_4_load_6, i64 %k3_buffer_V_5_load_6, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.split.0.i.i:195 %tmp_52 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_7_load_7, i64 %k3_buffer_V_8_load_7, i64 %k3_buffer_V_0_load_7, i64 %k3_buffer_V_1_load_7, i64 %k3_buffer_V_2_load_7, i64 %k3_buffer_V_3_load_7, i64 %k3_buffer_V_4_load_7, i64 %k3_buffer_V_5_load_7, i64 %k3_buffer_V_6_load_7, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
.split.0.i.i:219 %tmp_53 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i64, i64 %k3_buffer_V_8_load_8, i64 %k3_buffer_V_0_load_8, i64 %k3_buffer_V_1_load_8, i64 %k3_buffer_V_2_load_8, i64 %k3_buffer_V_3_load_8, i64 %k3_buffer_V_4_load_8, i64 %k3_buffer_V_5_load_8, i64 %k3_buffer_V_6_load_8, i64 %k3_buffer_V_7_load_8, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="576" op_0_bw="576" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64">
<![CDATA[
.split.0.i.i:220 %or_ln174_i_i = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i64.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_53, i64 %tmp_52, i64 %tmp_51, i64 %tmp_50, i64 %tmp_49, i64 %tmp_48, i64 %tmp_47, i64 %tmp_s, i64 %tmp

]]></Node>
<StgValue><ssdm name="or_ln174_i_i"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="576">
<![CDATA[
.split.0.i.i:221 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i576P0A, i576 %k3s, i576 %or_ln174_i_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
.split.0.i.i:222 %br_ln138 = br void %.split2._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="411" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0">
<![CDATA[
.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
