\doxysection{Mem\+Sys\+Ctl\+\_\+\+Type Struct Reference}
\hypertarget{structMemSysCtl__Type}{}\label{structMemSysCtl__Type}\index{MemSysCtl\_Type@{MemSysCtl\_Type}}


Structure type to access the Memory System Control Registers (MEMSYSCTL).  




{\ttfamily \#include $<$core\+\_\+cm55.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga50aeeb7a0f2336e55daf3c017e887308}{MSCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab7bf577222fbef207e960e2e213ec234}{PFCR}}
\item 
uint32\+\_\+t {\bfseries RESERVED1} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae1f50eb38c18dbc2e6d6d6f7783cf979}{ITCMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4feffb03890e7723fbb40471d90e7b4d}{DTCMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga919d0064a3c2b7d07e862718361dfa8f}{PAHBCR}}
\item 
uint32\+\_\+t {\bfseries RESERVED2} \mbox{[}313U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafabc6e56c002042e5a8b22ab3be84a81}{ITGU\+\_\+\+CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9590da56284ca82afe99cefb4c7c3863}{ITGU\+\_\+\+CFG}}
\item 
uint32\+\_\+t {\bfseries RESERVED3} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7bc2ced88877b908b42954837feb91b5}{ITGU\+\_\+\+LUT}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED4} \mbox{[}44U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7139dd0ed6154f11b6eeb9136415ea67}{DTGU\+\_\+\+CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga660b74908248c874bd58c7df609710ce}{DTGU\+\_\+\+CFG}}
\item 
uint32\+\_\+t {\bfseries RESERVED5} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga93f7e04eaf7c80bbc855fe15b6068aaf}{DTGU\+\_\+\+LUT}} \mbox{[}16U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Memory System Control Registers (MEMSYSCTL). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm85_8h}{core\+\_\+cm85.\+h}}\end{DoxyCompactItemize}
