library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_converter_structural is
-- ???????? ?? ????? ??????
end tb_converter_structural;

architecture Behavioral of tb_converter_structural is

    -- ??????? ??? ??????????? DUT
    signal sw_i : std_logic_vector(4 downto 0) := (others => '0');
    signal led_o : std_logic_vector(4 downto 0);

begin

    -------------------------------------------------------------------
    -- ??????????? ?????????? ??? ????????????? (DUT)
    DUT: entity work.converter_structural
        port map(
            sw_i => sw_i,
            led_o => led_o
        );

    -------------------------------------------------------------------
    -- ??????? ?????? ???????? ??????
    stim_proc: process
    begin
        -- ???? ?????? 01111
        sw_i <= "01111"; wait for 50 ns;
        -- ???? ?????? 10111
        sw_i <= "10111"; wait for 50 ns;
        -- ???? ?????? 11011
        sw_i <= "11011"; wait for 50 ns;
        -- ???? ?????? 11101
        sw_i <= "11101"; wait for 50 ns;
        -- ???? ?????? 11110
        sw_i <= "11110"; wait for 50 ns;

        -- ?????????? ?????????
        wait;
    end process;

end architecture;
