Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jan 30 01:13:14 2024
| Host         : s02-etxcn-ap18 running 64-bit Red Hat Enterprise Linux Server release 7.4 (Maipo)
| Command      : report_control_sets -verbose -file SOC_control_sets_placed.rpt
| Design       : SOC
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              43 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_BUFG      |                                  | CPU/FSM_onehot_state[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_BUFG      | CPU/x10[4]_i_1_n_0               |                                 |                2 |              5 |         2.50 |
|  clk_BUFG      | CPU/FSM_onehot_state_reg[0]_0[0] |                                 |                3 |             19 |         6.33 |
|  clk_BUFG      | CPU/instr[30]_i_1_n_0            |                                 |                4 |             19 |         4.75 |
|  CLK_IBUF_BUFG |                                  |                                 |                5 |             20 |         4.00 |
|  clk_BUFG      | CPU/PC_1                         | CPU/FSM_onehot_state[3]_i_1_n_0 |                8 |             31 |         3.88 |
+----------------+----------------------------------+---------------------------------+------------------+----------------+--------------+


