<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Dec 23 23:31:20 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     test
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 16.733ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             step_i0_i0  (from clk +)
   Destination:    FD1P3AX    D              char_c_i0_i5  (to clk +)

   Delay:                  21.587ns  (28.8% logic, 71.2% route), 14 logic levels.

 Constraint Details:

     21.587ns data_path step_i0_i0 to char_c_i0_i5 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 16.733ns

 Path Details: step_i0_i0 to char_c_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i0 (from clk)
Route        38   e 1.759                                  step[0]
LUT4        ---     0.448              A to Z              i1_2_lut_rep_72
Route         9   e 1.315                                  n76696
LUT4        ---     0.448              B to Z              i71213_2_lut_3_lut_4_lut
Route         4   e 1.120                                  n5
LUT4        ---     0.448              B to Z              i5_3_lut_rep_52_4_lut_4_lut
Route         5   e 1.174                                  n76676
LUT4        ---     0.448              A to Z              n76676_bdd_4_lut
Route         2   e 0.954                                  n76438
LUT4        ---     0.448              C to Z              i1_4_lut_adj_4
Route         4   e 1.120                                  n74706
LUT4        ---     0.448              B to Z              i1_2_lut_rep_38
Route         3   e 1.051                                  n76662
LUT4        ---     0.448              B to Z              i1_3_lut_rep_34_4_lut
Route         7   e 1.255                                  n76658
LUT4        ---     0.448              A to Z              i1_2_lut_3_lut
Route         2   e 0.954                                  n76435
LUT4        ---     0.448              B to Z              i3_4_lut_adj_8
Route         1   e 0.788                                  n76436
LUT4        ---     0.448              D to Z              i3_3_lut_4_lut
Route         1   e 0.788                                  n28_adj_1
LUT4        ---     0.448              C to Z              i20_4_lut
Route         1   e 0.788                                  n45
LUT4        ---     0.448              C to Z              i1_4_lut_adj_7
Route        13   e 1.506                                  n73103
LUT4        ---     0.448              C to Z              mux_70592_i5_4_lut
Route         1   e 0.788                                  n73482
                  --------
                   21.587  (28.8% logic, 71.2% route), 14 logic levels.


Error:  The following path violates requirements by 16.733ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             step_i0_i0  (from clk +)
   Destination:    FD1P3AX    D              char_c_i0_i5  (to clk +)

   Delay:                  21.587ns  (28.8% logic, 71.2% route), 14 logic levels.

 Constraint Details:

     21.587ns data_path step_i0_i0 to char_c_i0_i5 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 16.733ns

 Path Details: step_i0_i0 to char_c_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i0 (from clk)
Route        38   e 1.759                                  step[0]
LUT4        ---     0.448              A to Z              i1_2_lut_rep_72
Route         9   e 1.315                                  n76696
LUT4        ---     0.448              B to Z              i71213_2_lut_3_lut_4_lut
Route         4   e 1.120                                  n5
LUT4        ---     0.448              B to Z              i5_3_lut_rep_52_4_lut_4_lut
Route         5   e 1.174                                  n76676
LUT4        ---     0.448              B to Z              i2_2_lut_rep_43_3_lut_4_lut
Route         2   e 0.954                                  n76667
LUT4        ---     0.448              D to Z              i1_4_lut_adj_4
Route         4   e 1.120                                  n74706
LUT4        ---     0.448              B to Z              i1_2_lut_rep_38
Route         3   e 1.051                                  n76662
LUT4        ---     0.448              B to Z              i1_3_lut_rep_34_4_lut
Route         7   e 1.255                                  n76658
LUT4        ---     0.448              A to Z              i1_2_lut_3_lut
Route         2   e 0.954                                  n76435
LUT4        ---     0.448              B to Z              i3_4_lut_adj_8
Route         1   e 0.788                                  n76436
LUT4        ---     0.448              D to Z              i3_3_lut_4_lut
Route         1   e 0.788                                  n28_adj_1
LUT4        ---     0.448              C to Z              i20_4_lut
Route         1   e 0.788                                  n45
LUT4        ---     0.448              C to Z              i1_4_lut_adj_7
Route        13   e 1.506                                  n73103
LUT4        ---     0.448              C to Z              mux_70592_i5_4_lut
Route         1   e 0.788                                  n73482
                  --------
                   21.587  (28.8% logic, 71.2% route), 14 logic levels.


Error:  The following path violates requirements by 16.733ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             step_i0_i0  (from clk +)
   Destination:    FD1P3AX    D              char_c_i0_i6  (to clk +)

   Delay:                  21.587ns  (28.8% logic, 71.2% route), 14 logic levels.

 Constraint Details:

     21.587ns data_path step_i0_i0 to char_c_i0_i6 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 16.733ns

 Path Details: step_i0_i0 to char_c_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i0 (from clk)
Route        38   e 1.759                                  step[0]
LUT4        ---     0.448              A to Z              i1_2_lut_rep_72
Route         9   e 1.315                                  n76696
LUT4        ---     0.448              B to Z              i71213_2_lut_3_lut_4_lut
Route         4   e 1.120                                  n5
LUT4        ---     0.448              B to Z              i5_3_lut_rep_52_4_lut_4_lut
Route         5   e 1.174                                  n76676
LUT4        ---     0.448              B to Z              i2_2_lut_rep_43_3_lut_4_lut
Route         2   e 0.954                                  n76667
LUT4        ---     0.448              D to Z              i1_4_lut_adj_4
Route         4   e 1.120                                  n74706
LUT4        ---     0.448              B to Z              i1_2_lut_rep_38
Route         3   e 1.051                                  n76662
LUT4        ---     0.448              B to Z              i1_3_lut_rep_34_4_lut
Route         7   e 1.255                                  n76658
LUT4        ---     0.448              A to Z              i1_2_lut_3_lut
Route         2   e 0.954                                  n76435
LUT4        ---     0.448              B to Z              i3_4_lut_adj_8
Route         1   e 0.788                                  n76436
LUT4        ---     0.448              D to Z              i3_3_lut_4_lut
Route         1   e 0.788                                  n28_adj_1
LUT4        ---     0.448              C to Z              i20_4_lut
Route         1   e 0.788                                  n45
LUT4        ---     0.448              C to Z              i1_4_lut_adj_7
Route        13   e 1.506                                  n73103
LUT4        ---     0.448              C to Z              i11_3_lut_4_lut_adj_1
Route         1   e 0.788                                  n76339
                  --------
                   21.587  (28.8% logic, 71.2% route), 14 logic levels.

Warning: 21.733 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|    21.733 ns|    14 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n28_adj_1                               |       1|    3477|     84.89%
                                        |        |        |
n45                                     |       1|    3477|     84.89%
                                        |        |        |
n73103                                  |      13|    3477|     84.89%
                                        |        |        |
n76436                                  |       1|    3477|     84.89%
                                        |        |        |
n76435                                  |       2|    2848|     69.53%
                                        |        |        |
n76658                                  |       7|    2322|     56.69%
                                        |        |        |
n76662                                  |       3|    1861|     45.43%
                                        |        |        |
n76676                                  |       5|    1585|     38.70%
                                        |        |        |
n5                                      |       4|    1477|     36.06%
                                        |        |        |
n74706                                  |       4|    1291|     31.52%
                                        |        |        |
n76673                                  |       7|    1053|     25.71%
                                        |        |        |
n76661                                  |       1|     936|     22.85%
                                        |        |        |
n76666                                  |       3|     936|     22.85%
                                        |        |        |
n76699                                  |       5|     896|     21.88%
                                        |        |        |
step[3]                                 |      26|     888|     21.68%
                                        |        |        |
step[0]                                 |      38|     886|     21.63%
                                        |        |        |
step[1]                                 |      37|     886|     21.63%
                                        |        |        |
n3                                      |       4|     873|     21.31%
                                        |        |        |
step[2]                                 |      25|     804|     19.63%
                                        |        |        |
n76438                                  |       2|     768|     18.75%
                                        |        |        |
n76667                                  |       2|     718|     17.53%
                                        |        |        |
n12                                     |       4|     706|     17.24%
                                        |        |        |
step[4]                                 |      21|     632|     15.43%
                                        |        |        |
n15                                     |       5|     611|     14.92%
                                        |        |        |
n76672                                  |       1|     576|     14.06%
                                        |        |        |
n76697                                  |       8|     564|     13.77%
                                        |        |        |
n76696                                  |       9|     530|     12.94%
                                        |        |        |
n76700                                  |       3|     526|     12.84%
                                        |        |        |
n76703                                  |       1|     494|     12.06%
                                        |        |        |
n76702                                  |       1|     468|     11.43%
                                        |        |        |
clk_enable_52                           |      14|     411|     10.03%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 51477627

Constraints cover  22029 paths, 246 nets, and 751 connections (92.1% coverage)


Peak memory: 1436483584 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
