#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0078AED0 .scope module, "BancoPruebas" "BancoPruebas" 2 4;
 .timescale -9 -12;
v007FB3C8_0 .net "Clock", 0 0, v007D0738_0; 1 drivers
v007FB420_0 .net "Reset", 0 0, v0078D6B0_0; 1 drivers
v007FB478_0 .net "oA_Sel", 0 0, v007FB0B0_0; 1 drivers
v007FB4D0_0 .net "oAdd_Sel", 0 0, v007FB108_0; 1 drivers
v007FB528_0 .net "oB_Sel", 0 0, v007FB160_0; 1 drivers
v007FB580_0 .net "oProduct_Sel", 0 0, v007FB1B8_0; 1 drivers
v007FB5D8_0 .net "oShift", 0 0, v007FB210_0; 1 drivers
v007FB630_0 .net "wAck", 0 0, v0078D5D0_0; 1 drivers
v007FB688_0 .net "wValidData", 0 0, v0078D338_0; 1 drivers
S_0078B200 .scope module, "control1" "control_Machine" 2 7, 3 14, S_0078AED0;
 .timescale -9 -12;
v007D36F8_0 .alias "Clock", 0 0, v007FB3C8_0;
v007D3750_0 .alias "Reset", 0 0, v007FB420_0;
v007D37A8_0 .alias "iAck", 0 0, v007FB630_0;
v007FB000_0 .net "iLSB", 0 0, C4<1>; 1 drivers
v007FB058_0 .alias "iValid_Data", 0 0, v007FB688_0;
v007FB0B0_0 .var "oA_Sel", 0 0;
v007FB108_0 .var "oAdd_Sel", 0 0;
v007FB160_0 .var "oB_Sel", 0 0;
v007FB1B8_0 .var "oProduct_Sel", 0 0;
v007FB210_0 .var "oShift", 0 0;
v007FB268_0 .var "rCountReset", 0 0;
v007FB2C0_0 .var "rCounter", 5 0;
v007FB318_0 .var "rCurrentState", 1 0;
v007FB370_0 .var "rNextState", 1 0;
E_007C15E0/0 .event edge, v007FB318_0, v0078D338_0, v007FB000_0, v007FB2C0_0;
E_007C15E0/1 .event edge, v0078D5D0_0;
E_007C15E0 .event/or E_007C15E0/0, E_007C15E0/1;
E_007C1620 .event posedge, v007D0738_0;
S_0078AF58 .scope module, "p1" "probador" 2 8, 4 1, S_0078AED0;
 .timescale -9 -12;
v007D0790_0 .alias "acknowledge", 0 0, v007FB630_0;
v007D6A80_0 .alias "clk", 0 0, v007FB3C8_0;
v007D6AD8_0 .alias "rst", 0 0, v007FB420_0;
v007D6B30_0 .alias "validdata", 0 0, v007FB688_0;
S_0078B178 .scope module, "r1" "reloj" 4 4, 4 10, S_0078AF58;
 .timescale -9 -12;
v007D0738_0 .var "clk", 0 0;
S_0078B0F0 .scope module, "rs" "reset" 4 5, 4 26, S_0078AF58;
 .timescale -9 -12;
v0078D6B0_0 .var "rst", 0 0;
S_0078B068 .scope module, "a1" "ack" 4 6, 4 37, S_0078AF58;
 .timescale -9 -12;
v0078D5D0_0 .var "acknowledge", 0 0;
S_0078AFE0 .scope module, "d1" "valid" 4 7, 4 49, S_0078AF58;
 .timescale -9 -12;
v0078D338_0 .var "validdata", 0 0;
    .scope S_0078B200;
T_0 ;
    %wait E_007C1620;
    %load/v 8, v007D3750_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v007FB318_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v007FB268_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v007FB370_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v007FB318_0, 0, 8;
    %load/v 8, v007FB268_0, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v007FB2C0_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v007FB2C0_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v007FB2C0_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0078B200;
T_1 ;
    %wait E_007C15E0;
    %load/v 8, v007FB318_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_1.2, 6;
    %set/v v007FB370_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %set/v v007FB268_0, 1, 1;
    %set/v v007FB210_0, 0, 1;
    %set/v v007FB0B0_0, 0, 1;
    %set/v v007FB160_0, 0, 1;
    %set/v v007FB1B8_0, 0, 1;
    %set/v v007FB108_0, 0, 1;
    %load/v 8, v007FB058_0, 1;
    %jmp/0xz  T_1.5, 8;
    %movi 8, 1, 2;
    %set/v v007FB370_0, 8, 2;
    %set/v v007FB268_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %set/v v007FB370_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %set/v v007FB0B0_0, 1, 1;
    %set/v v007FB160_0, 1, 1;
    %set/v v007FB1B8_0, 1, 1;
    %load/v 8, v007FB000_0, 1;
    %jmp/0xz  T_1.7, 8;
    %set/v v007FB210_0, 1, 1;
    %jmp T_1.8;
T_1.7 ;
    %set/v v007FB210_0, 1, 1;
    %set/v v007FB108_0, 1, 1;
T_1.8 ;
    %load/v 8, v007FB2C0_0, 6;
   %cmpi/u 8, 32, 6;
    %jmp/0xz  T_1.9, 5;
    %movi 8, 1, 2;
    %set/v v007FB370_0, 8, 2;
    %jmp T_1.10;
T_1.9 ;
    %movi 8, 2, 2;
    %set/v v007FB370_0, 8, 2;
    %set/v v007FB268_0, 1, 1;
T_1.10 ;
    %jmp T_1.4;
T_1.2 ;
    %set/v v007FB2C0_0, 0, 6;
    %set/v v007FB210_0, 0, 1;
    %set/v v007FB108_0, 0, 1;
    %load/v 8, v007D37A8_0, 1;
    %jmp/0xz  T_1.11, 8;
    %set/v v007FB370_0, 0, 2;
    %jmp T_1.12;
T_1.11 ;
    %movi 8, 2, 2;
    %set/v v007FB370_0, 8, 2;
T_1.12 ;
    %jmp T_1.4;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0078B178;
T_2 ;
    %set/v v007D0738_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0078B178;
T_3 ;
    %delay 250000, 0;
    %set/v v007D0738_0, 1, 1;
    %delay 250000, 0;
    %set/v v007D0738_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0078B0F0;
T_4 ;
    %set/v v0078D6B0_0, 0, 1;
    %delay 2000, 0;
    %load/v 8, v0078D6B0_0, 1;
    %inv 8, 1;
    %set/v v0078D6B0_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v0078D6B0_0, 1;
    %inv 8, 1;
    %set/v v0078D6B0_0, 8, 1;
    %end;
    .thread T_4;
    .scope S_0078B068;
T_5 ;
    %set/v v0078D5D0_0, 0, 1;
    %delay 25000000, 0;
    %load/v 8, v0078D5D0_0, 1;
    %inv 8, 1;
    %set/v v0078D5D0_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v0078D5D0_0, 1;
    %inv 8, 1;
    %set/v v0078D5D0_0, 8, 1;
    %end;
    .thread T_5;
    .scope S_0078AFE0;
T_6 ;
    %set/v v0078D338_0, 0, 1;
    %delay 2500000, 0;
    %load/v 8, v0078D338_0, 1;
    %inv 8, 1;
    %set/v v0078D338_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v0078D338_0, 1;
    %inv 8, 1;
    %set/v v0078D338_0, 8, 1;
    %end;
    .thread T_6;
    .scope S_0078AED0;
T_7 ;
    %vpi_call 2 11 "$dumpfile", "signals.vcd";
    %vpi_call 2 12 "$dumpvars";
    %delay 29000000, 0;
    %vpi_call 2 14 "$display", "Test finished";
    %vpi_call 2 15 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./controlMachine.v";
    "./generator.v";
