$date
	Thu Nov 20 16:47:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_file_4_tb $end
$var wire 4 ! l_port_read_1 [3:0] $end
$var wire 4 " l_port_read_0 [3:0] $end
$var reg 1 # l_clk $end
$var reg 4 $ l_port_write [3:0] $end
$var reg 2 % l_reg_read_0 [1:0] $end
$var reg 2 & l_reg_read_1 [1:0] $end
$var reg 2 ' l_reg_write [1:0] $end
$var reg 1 ( l_write_enable $end
$scope module m_dut $end
$var wire 1 # i_clk $end
$var wire 4 ) i_port_write [3:0] $end
$var wire 2 * i_reg_read_0 [1:0] $end
$var wire 2 + i_reg_read_1 [1:0] $end
$var wire 2 , i_reg_write [1:0] $end
$var wire 1 ( i_write_enable $end
$var wire 1 - l_write_enable_reg_1 $end
$var wire 1 . l_write_enable_reg_2 $end
$var wire 1 / l_write_enable_reg_3 $end
$var wire 1 0 l_write_enable_reg_4 $end
$var wire 4 1 o_port_read_1 [3:0] $end
$var wire 4 2 o_port_read_0 [3:0] $end
$var wire 4 3 l_q_4 [3:0] $end
$var wire 4 4 l_q_3 [3:0] $end
$var wire 4 5 l_q_2 [3:0] $end
$var wire 4 6 l_q_1 [3:0] $end
$var wire 4 7 l_decoded_write [3:0] $end
$scope module decoder_2_4 $end
$var wire 2 8 i_binary [1:0] $end
$var reg 4 9 o_one_hot [3:0] $end
$upscope $end
$scope module mux_read_0 $end
$var wire 2 : i_s [1:0] $end
$var wire 4 ; o_out [3:0] $end
$var wire 4 < l_mux_low [3:0] $end
$var wire 4 = l_mux_high [3:0] $end
$var wire 4 > i_in3 [3:0] $end
$var wire 4 ? i_in2 [3:0] $end
$var wire 4 @ i_in1 [3:0] $end
$var wire 4 A i_in0 [3:0] $end
$var parameter 32 B N $end
$scope module mux_final $end
$var wire 1 C i_s $end
$var wire 4 D o_out [3:0] $end
$var wire 4 E i_in1 [3:0] $end
$var wire 4 F i_in0 [3:0] $end
$var parameter 32 G N $end
$upscope $end
$scope module mux_high $end
$var wire 1 H i_s $end
$var wire 4 I o_out [3:0] $end
$var wire 4 J i_in1 [3:0] $end
$var wire 4 K i_in0 [3:0] $end
$var parameter 32 L N $end
$upscope $end
$scope module mux_low $end
$var wire 1 M i_s $end
$var wire 4 N o_out [3:0] $end
$var wire 4 O i_in1 [3:0] $end
$var wire 4 P i_in0 [3:0] $end
$var parameter 32 Q N $end
$upscope $end
$upscope $end
$scope module mux_read_1 $end
$var wire 2 R i_s [1:0] $end
$var wire 4 S o_out [3:0] $end
$var wire 4 T l_mux_low [3:0] $end
$var wire 4 U l_mux_high [3:0] $end
$var wire 4 V i_in3 [3:0] $end
$var wire 4 W i_in2 [3:0] $end
$var wire 4 X i_in1 [3:0] $end
$var wire 4 Y i_in0 [3:0] $end
$var parameter 32 Z N $end
$scope module mux_final $end
$var wire 1 [ i_s $end
$var wire 4 \ o_out [3:0] $end
$var wire 4 ] i_in1 [3:0] $end
$var wire 4 ^ i_in0 [3:0] $end
$var parameter 32 _ N $end
$upscope $end
$scope module mux_high $end
$var wire 1 ` i_s $end
$var wire 4 a o_out [3:0] $end
$var wire 4 b i_in1 [3:0] $end
$var wire 4 c i_in0 [3:0] $end
$var parameter 32 d N $end
$upscope $end
$scope module mux_low $end
$var wire 1 e i_s $end
$var wire 4 f o_out [3:0] $end
$var wire 4 g i_in1 [3:0] $end
$var wire 4 h i_in0 [3:0] $end
$var parameter 32 i N $end
$upscope $end
$upscope $end
$scope module register_1 $end
$var wire 1 # i_clk $end
$var wire 4 j i_d [3:0] $end
$var wire 1 - i_en $end
$var wire 4 k o_q [3:0] $end
$var wire 4 l l_qn [3:0] $end
$scope module dff0 $end
$var wire 1 # i_clk $end
$var wire 1 m i_d $end
$var wire 1 - i_en $end
$var wire 1 n o_qn $end
$var wire 1 o o_q $end
$var wire 1 p l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 p i_d $end
$var wire 1 n o_qn $end
$var wire 1 o o_q $end
$var wire 1 q l_primary_qn $end
$var wire 1 r l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 s i_clk $end
$var wire 1 p i_d $end
$var wire 1 t l_r $end
$var wire 1 u l_s $end
$var wire 1 q o_qn $end
$var wire 1 r o_q $end
$scope module sr_latch_inst $end
$var wire 1 t i_r $end
$var wire 1 u i_s $end
$var wire 1 r o_q $end
$var wire 1 q o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 r i_d $end
$var wire 1 v l_r $end
$var wire 1 w l_s $end
$var wire 1 n o_qn $end
$var wire 1 o o_q $end
$scope module sr_latch_inst $end
$var wire 1 v i_r $end
$var wire 1 w i_s $end
$var wire 1 o o_q $end
$var wire 1 n o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 # i_clk $end
$var wire 1 x i_d $end
$var wire 1 - i_en $end
$var wire 1 y o_qn $end
$var wire 1 z o_q $end
$var wire 1 { l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 { i_d $end
$var wire 1 y o_qn $end
$var wire 1 z o_q $end
$var wire 1 | l_primary_qn $end
$var wire 1 } l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 ~ i_clk $end
$var wire 1 { i_d $end
$var wire 1 !" l_r $end
$var wire 1 "" l_s $end
$var wire 1 | o_qn $end
$var wire 1 } o_q $end
$scope module sr_latch_inst $end
$var wire 1 !" i_r $end
$var wire 1 "" i_s $end
$var wire 1 } o_q $end
$var wire 1 | o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 } i_d $end
$var wire 1 #" l_r $end
$var wire 1 $" l_s $end
$var wire 1 y o_qn $end
$var wire 1 z o_q $end
$scope module sr_latch_inst $end
$var wire 1 #" i_r $end
$var wire 1 $" i_s $end
$var wire 1 z o_q $end
$var wire 1 y o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 # i_clk $end
$var wire 1 %" i_d $end
$var wire 1 - i_en $end
$var wire 1 &" o_qn $end
$var wire 1 '" o_q $end
$var wire 1 (" l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 (" i_d $end
$var wire 1 &" o_qn $end
$var wire 1 '" o_q $end
$var wire 1 )" l_primary_qn $end
$var wire 1 *" l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 +" i_clk $end
$var wire 1 (" i_d $end
$var wire 1 ," l_r $end
$var wire 1 -" l_s $end
$var wire 1 )" o_qn $end
$var wire 1 *" o_q $end
$scope module sr_latch_inst $end
$var wire 1 ," i_r $end
$var wire 1 -" i_s $end
$var wire 1 *" o_q $end
$var wire 1 )" o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 *" i_d $end
$var wire 1 ." l_r $end
$var wire 1 /" l_s $end
$var wire 1 &" o_qn $end
$var wire 1 '" o_q $end
$scope module sr_latch_inst $end
$var wire 1 ." i_r $end
$var wire 1 /" i_s $end
$var wire 1 '" o_q $end
$var wire 1 &" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff3 $end
$var wire 1 # i_clk $end
$var wire 1 0" i_d $end
$var wire 1 - i_en $end
$var wire 1 1" o_qn $end
$var wire 1 2" o_q $end
$var wire 1 3" l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 3" i_d $end
$var wire 1 1" o_qn $end
$var wire 1 2" o_q $end
$var wire 1 4" l_primary_qn $end
$var wire 1 5" l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 6" i_clk $end
$var wire 1 3" i_d $end
$var wire 1 7" l_r $end
$var wire 1 8" l_s $end
$var wire 1 4" o_qn $end
$var wire 1 5" o_q $end
$scope module sr_latch_inst $end
$var wire 1 7" i_r $end
$var wire 1 8" i_s $end
$var wire 1 5" o_q $end
$var wire 1 4" o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 5" i_d $end
$var wire 1 9" l_r $end
$var wire 1 :" l_s $end
$var wire 1 1" o_qn $end
$var wire 1 2" o_q $end
$scope module sr_latch_inst $end
$var wire 1 9" i_r $end
$var wire 1 :" i_s $end
$var wire 1 2" o_q $end
$var wire 1 1" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module register_2 $end
$var wire 1 # i_clk $end
$var wire 4 ;" i_d [3:0] $end
$var wire 1 . i_en $end
$var wire 4 <" o_q [3:0] $end
$var wire 4 =" l_qn [3:0] $end
$scope module dff0 $end
$var wire 1 # i_clk $end
$var wire 1 >" i_d $end
$var wire 1 . i_en $end
$var wire 1 ?" o_qn $end
$var wire 1 @" o_q $end
$var wire 1 A" l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 A" i_d $end
$var wire 1 ?" o_qn $end
$var wire 1 @" o_q $end
$var wire 1 B" l_primary_qn $end
$var wire 1 C" l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 D" i_clk $end
$var wire 1 A" i_d $end
$var wire 1 E" l_r $end
$var wire 1 F" l_s $end
$var wire 1 B" o_qn $end
$var wire 1 C" o_q $end
$scope module sr_latch_inst $end
$var wire 1 E" i_r $end
$var wire 1 F" i_s $end
$var wire 1 C" o_q $end
$var wire 1 B" o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 C" i_d $end
$var wire 1 G" l_r $end
$var wire 1 H" l_s $end
$var wire 1 ?" o_qn $end
$var wire 1 @" o_q $end
$scope module sr_latch_inst $end
$var wire 1 G" i_r $end
$var wire 1 H" i_s $end
$var wire 1 @" o_q $end
$var wire 1 ?" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 # i_clk $end
$var wire 1 I" i_d $end
$var wire 1 . i_en $end
$var wire 1 J" o_qn $end
$var wire 1 K" o_q $end
$var wire 1 L" l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 L" i_d $end
$var wire 1 J" o_qn $end
$var wire 1 K" o_q $end
$var wire 1 M" l_primary_qn $end
$var wire 1 N" l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 O" i_clk $end
$var wire 1 L" i_d $end
$var wire 1 P" l_r $end
$var wire 1 Q" l_s $end
$var wire 1 M" o_qn $end
$var wire 1 N" o_q $end
$scope module sr_latch_inst $end
$var wire 1 P" i_r $end
$var wire 1 Q" i_s $end
$var wire 1 N" o_q $end
$var wire 1 M" o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 N" i_d $end
$var wire 1 R" l_r $end
$var wire 1 S" l_s $end
$var wire 1 J" o_qn $end
$var wire 1 K" o_q $end
$scope module sr_latch_inst $end
$var wire 1 R" i_r $end
$var wire 1 S" i_s $end
$var wire 1 K" o_q $end
$var wire 1 J" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 # i_clk $end
$var wire 1 T" i_d $end
$var wire 1 . i_en $end
$var wire 1 U" o_qn $end
$var wire 1 V" o_q $end
$var wire 1 W" l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 W" i_d $end
$var wire 1 U" o_qn $end
$var wire 1 V" o_q $end
$var wire 1 X" l_primary_qn $end
$var wire 1 Y" l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 Z" i_clk $end
$var wire 1 W" i_d $end
$var wire 1 [" l_r $end
$var wire 1 \" l_s $end
$var wire 1 X" o_qn $end
$var wire 1 Y" o_q $end
$scope module sr_latch_inst $end
$var wire 1 [" i_r $end
$var wire 1 \" i_s $end
$var wire 1 Y" o_q $end
$var wire 1 X" o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 Y" i_d $end
$var wire 1 ]" l_r $end
$var wire 1 ^" l_s $end
$var wire 1 U" o_qn $end
$var wire 1 V" o_q $end
$scope module sr_latch_inst $end
$var wire 1 ]" i_r $end
$var wire 1 ^" i_s $end
$var wire 1 V" o_q $end
$var wire 1 U" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff3 $end
$var wire 1 # i_clk $end
$var wire 1 _" i_d $end
$var wire 1 . i_en $end
$var wire 1 `" o_qn $end
$var wire 1 a" o_q $end
$var wire 1 b" l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 b" i_d $end
$var wire 1 `" o_qn $end
$var wire 1 a" o_q $end
$var wire 1 c" l_primary_qn $end
$var wire 1 d" l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 e" i_clk $end
$var wire 1 b" i_d $end
$var wire 1 f" l_r $end
$var wire 1 g" l_s $end
$var wire 1 c" o_qn $end
$var wire 1 d" o_q $end
$scope module sr_latch_inst $end
$var wire 1 f" i_r $end
$var wire 1 g" i_s $end
$var wire 1 d" o_q $end
$var wire 1 c" o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 d" i_d $end
$var wire 1 h" l_r $end
$var wire 1 i" l_s $end
$var wire 1 `" o_qn $end
$var wire 1 a" o_q $end
$scope module sr_latch_inst $end
$var wire 1 h" i_r $end
$var wire 1 i" i_s $end
$var wire 1 a" o_q $end
$var wire 1 `" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module register_3 $end
$var wire 1 # i_clk $end
$var wire 4 j" i_d [3:0] $end
$var wire 1 / i_en $end
$var wire 4 k" o_q [3:0] $end
$var wire 4 l" l_qn [3:0] $end
$scope module dff0 $end
$var wire 1 # i_clk $end
$var wire 1 m" i_d $end
$var wire 1 / i_en $end
$var wire 1 n" o_qn $end
$var wire 1 o" o_q $end
$var wire 1 p" l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 p" i_d $end
$var wire 1 n" o_qn $end
$var wire 1 o" o_q $end
$var wire 1 q" l_primary_qn $end
$var wire 1 r" l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 s" i_clk $end
$var wire 1 p" i_d $end
$var wire 1 t" l_r $end
$var wire 1 u" l_s $end
$var wire 1 q" o_qn $end
$var wire 1 r" o_q $end
$scope module sr_latch_inst $end
$var wire 1 t" i_r $end
$var wire 1 u" i_s $end
$var wire 1 r" o_q $end
$var wire 1 q" o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 r" i_d $end
$var wire 1 v" l_r $end
$var wire 1 w" l_s $end
$var wire 1 n" o_qn $end
$var wire 1 o" o_q $end
$scope module sr_latch_inst $end
$var wire 1 v" i_r $end
$var wire 1 w" i_s $end
$var wire 1 o" o_q $end
$var wire 1 n" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 # i_clk $end
$var wire 1 x" i_d $end
$var wire 1 / i_en $end
$var wire 1 y" o_qn $end
$var wire 1 z" o_q $end
$var wire 1 {" l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 {" i_d $end
$var wire 1 y" o_qn $end
$var wire 1 z" o_q $end
$var wire 1 |" l_primary_qn $end
$var wire 1 }" l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 ~" i_clk $end
$var wire 1 {" i_d $end
$var wire 1 !# l_r $end
$var wire 1 "# l_s $end
$var wire 1 |" o_qn $end
$var wire 1 }" o_q $end
$scope module sr_latch_inst $end
$var wire 1 !# i_r $end
$var wire 1 "# i_s $end
$var wire 1 }" o_q $end
$var wire 1 |" o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 }" i_d $end
$var wire 1 ## l_r $end
$var wire 1 $# l_s $end
$var wire 1 y" o_qn $end
$var wire 1 z" o_q $end
$scope module sr_latch_inst $end
$var wire 1 ## i_r $end
$var wire 1 $# i_s $end
$var wire 1 z" o_q $end
$var wire 1 y" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 # i_clk $end
$var wire 1 %# i_d $end
$var wire 1 / i_en $end
$var wire 1 &# o_qn $end
$var wire 1 '# o_q $end
$var wire 1 (# l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 (# i_d $end
$var wire 1 &# o_qn $end
$var wire 1 '# o_q $end
$var wire 1 )# l_primary_qn $end
$var wire 1 *# l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 +# i_clk $end
$var wire 1 (# i_d $end
$var wire 1 ,# l_r $end
$var wire 1 -# l_s $end
$var wire 1 )# o_qn $end
$var wire 1 *# o_q $end
$scope module sr_latch_inst $end
$var wire 1 ,# i_r $end
$var wire 1 -# i_s $end
$var wire 1 *# o_q $end
$var wire 1 )# o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 *# i_d $end
$var wire 1 .# l_r $end
$var wire 1 /# l_s $end
$var wire 1 &# o_qn $end
$var wire 1 '# o_q $end
$scope module sr_latch_inst $end
$var wire 1 .# i_r $end
$var wire 1 /# i_s $end
$var wire 1 '# o_q $end
$var wire 1 &# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff3 $end
$var wire 1 # i_clk $end
$var wire 1 0# i_d $end
$var wire 1 / i_en $end
$var wire 1 1# o_qn $end
$var wire 1 2# o_q $end
$var wire 1 3# l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 3# i_d $end
$var wire 1 1# o_qn $end
$var wire 1 2# o_q $end
$var wire 1 4# l_primary_qn $end
$var wire 1 5# l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 6# i_clk $end
$var wire 1 3# i_d $end
$var wire 1 7# l_r $end
$var wire 1 8# l_s $end
$var wire 1 4# o_qn $end
$var wire 1 5# o_q $end
$scope module sr_latch_inst $end
$var wire 1 7# i_r $end
$var wire 1 8# i_s $end
$var wire 1 5# o_q $end
$var wire 1 4# o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 5# i_d $end
$var wire 1 9# l_r $end
$var wire 1 :# l_s $end
$var wire 1 1# o_qn $end
$var wire 1 2# o_q $end
$scope module sr_latch_inst $end
$var wire 1 9# i_r $end
$var wire 1 :# i_s $end
$var wire 1 2# o_q $end
$var wire 1 1# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module register_4 $end
$var wire 1 # i_clk $end
$var wire 4 ;# i_d [3:0] $end
$var wire 1 0 i_en $end
$var wire 4 <# o_q [3:0] $end
$var wire 4 =# l_qn [3:0] $end
$scope module dff0 $end
$var wire 1 # i_clk $end
$var wire 1 ># i_d $end
$var wire 1 0 i_en $end
$var wire 1 ?# o_qn $end
$var wire 1 @# o_q $end
$var wire 1 A# l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 A# i_d $end
$var wire 1 ?# o_qn $end
$var wire 1 @# o_q $end
$var wire 1 B# l_primary_qn $end
$var wire 1 C# l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 D# i_clk $end
$var wire 1 A# i_d $end
$var wire 1 E# l_r $end
$var wire 1 F# l_s $end
$var wire 1 B# o_qn $end
$var wire 1 C# o_q $end
$scope module sr_latch_inst $end
$var wire 1 E# i_r $end
$var wire 1 F# i_s $end
$var wire 1 C# o_q $end
$var wire 1 B# o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 C# i_d $end
$var wire 1 G# l_r $end
$var wire 1 H# l_s $end
$var wire 1 ?# o_qn $end
$var wire 1 @# o_q $end
$scope module sr_latch_inst $end
$var wire 1 G# i_r $end
$var wire 1 H# i_s $end
$var wire 1 @# o_q $end
$var wire 1 ?# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 # i_clk $end
$var wire 1 I# i_d $end
$var wire 1 0 i_en $end
$var wire 1 J# o_qn $end
$var wire 1 K# o_q $end
$var wire 1 L# l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 L# i_d $end
$var wire 1 J# o_qn $end
$var wire 1 K# o_q $end
$var wire 1 M# l_primary_qn $end
$var wire 1 N# l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 O# i_clk $end
$var wire 1 L# i_d $end
$var wire 1 P# l_r $end
$var wire 1 Q# l_s $end
$var wire 1 M# o_qn $end
$var wire 1 N# o_q $end
$scope module sr_latch_inst $end
$var wire 1 P# i_r $end
$var wire 1 Q# i_s $end
$var wire 1 N# o_q $end
$var wire 1 M# o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 N# i_d $end
$var wire 1 R# l_r $end
$var wire 1 S# l_s $end
$var wire 1 J# o_qn $end
$var wire 1 K# o_q $end
$scope module sr_latch_inst $end
$var wire 1 R# i_r $end
$var wire 1 S# i_s $end
$var wire 1 K# o_q $end
$var wire 1 J# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 # i_clk $end
$var wire 1 T# i_d $end
$var wire 1 0 i_en $end
$var wire 1 U# o_qn $end
$var wire 1 V# o_q $end
$var wire 1 W# l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 W# i_d $end
$var wire 1 U# o_qn $end
$var wire 1 V# o_q $end
$var wire 1 X# l_primary_qn $end
$var wire 1 Y# l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 Z# i_clk $end
$var wire 1 W# i_d $end
$var wire 1 [# l_r $end
$var wire 1 \# l_s $end
$var wire 1 X# o_qn $end
$var wire 1 Y# o_q $end
$scope module sr_latch_inst $end
$var wire 1 [# i_r $end
$var wire 1 \# i_s $end
$var wire 1 Y# o_q $end
$var wire 1 X# o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 Y# i_d $end
$var wire 1 ]# l_r $end
$var wire 1 ^# l_s $end
$var wire 1 U# o_qn $end
$var wire 1 V# o_q $end
$scope module sr_latch_inst $end
$var wire 1 ]# i_r $end
$var wire 1 ^# i_s $end
$var wire 1 V# o_q $end
$var wire 1 U# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff3 $end
$var wire 1 # i_clk $end
$var wire 1 _# i_d $end
$var wire 1 0 i_en $end
$var wire 1 `# o_qn $end
$var wire 1 a# o_q $end
$var wire 1 b# l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 b# i_d $end
$var wire 1 `# o_qn $end
$var wire 1 a# o_q $end
$var wire 1 c# l_primary_qn $end
$var wire 1 d# l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 e# i_clk $end
$var wire 1 b# i_d $end
$var wire 1 f# l_r $end
$var wire 1 g# l_s $end
$var wire 1 c# o_qn $end
$var wire 1 d# o_q $end
$scope module sr_latch_inst $end
$var wire 1 f# i_r $end
$var wire 1 g# i_s $end
$var wire 1 d# o_q $end
$var wire 1 c# o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 d# i_d $end
$var wire 1 h# l_r $end
$var wire 1 i# l_s $end
$var wire 1 `# o_qn $end
$var wire 1 a# o_q $end
$scope module sr_latch_inst $end
$var wire 1 h# i_r $end
$var wire 1 i# i_s $end
$var wire 1 a# o_q $end
$var wire 1 `# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 i
b100 d
b100 _
b100 Z
b100 Q
b100 L
b100 G
b100 B
$end
#0
$dumpvars
xi#
xh#
0g#
0f#
0e#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
0\#
0[#
0Z#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
0Q#
0P#
0O#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
0F#
0E#
0D#
xC#
xB#
xA#
x@#
x?#
x>#
bx =#
bx <#
bx ;#
x:#
x9#
08#
07#
06#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
0-#
0,#
0+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
0"#
0!#
0~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
0u"
0t"
0s"
xr"
xq"
xp"
xo"
xn"
xm"
bx l"
bx k"
bx j"
xi"
xh"
0g"
0f"
0e"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
0\"
0["
0Z"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
0Q"
0P"
0O"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
0F"
0E"
0D"
xC"
xB"
xA"
x@"
x?"
x>"
bx ="
bx <"
bx ;"
x:"
x9"
08"
07"
06"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
0-"
0,"
0+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
0""
0!"
0~
x}
x|
x{
xz
xy
xx
xw
xv
0u
0t
0s
xr
xq
xp
xo
xn
xm
bx l
bx k
bx j
bx h
bx g
bx f
xe
bx c
bx b
bx a
x`
bx ^
bx ]
bx \
x[
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx P
bx O
bx N
xM
bx K
bx J
bx I
xH
bx F
bx E
bx D
xC
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
x0
x/
x.
x-
bx ,
bx +
bx *
bx )
x(
bx '
bx &
bx %
bx $
1#
bx "
bx !
$end
#5
1q
1}
1)"
15"
0r
0|
0*"
04"
1t
1""
1,"
18"
xE"
xF"
xP"
xQ"
x["
x\"
xf"
xg"
xt"
xu"
x!#
x"#
x,#
x-#
x7#
x8#
xE#
xF#
xP#
xQ#
x[#
x\#
xf#
xg#
1s
0v
0w
1~
0#"
0$"
1+"
0."
0/"
16"
09"
0:"
1D"
0G"
0H"
1O"
0R"
0S"
1Z"
0]"
0^"
1e"
0h"
0i"
1s"
0v"
0w"
1~"
0##
0$#
1+#
0.#
0/#
16#
09#
0:#
1D#
0G#
0H#
1O#
0R#
0S#
1Z#
0]#
0^#
1e#
0h#
0i#
0#
0p
1{
0("
13"
00
0/
0.
1-
0m
1x
0%"
10"
0>"
1I"
0T"
1_"
0m"
1x"
0%#
10#
0>#
1I#
0T#
1_#
b1 7
b1 9
0e
0`
0[
0M
0H
0C
1(
b1010 $
b1010 )
b1010 j
b1010 ;"
b1010 j"
b1010 ;#
b0 '
b0 ,
b0 8
b0 &
b0 +
b0 R
b0 %
b0 *
b0 :
#10
b1010 !
b1010 1
b1010 S
b1010 \
b1010 "
b1010 2
b1010 ;
b1010 D
1n
1z
1&"
b1010 T
b1010 ^
b1010 f
b1010 <
b1010 F
b1010 N
12"
0t
0o
0""
0y
0,"
b1010 6
b1010 A
b1010 P
b1010 Y
b1010 h
b1010 k
0'"
08"
b101 l
01"
0E"
0F"
0P"
0Q"
0["
0\"
0f"
0g"
0t"
0u"
0!#
0"#
0,#
0-#
07#
08#
0E#
0F#
0P#
0Q#
0[#
0\#
0f#
0g#
0s
1v
0~
1$"
0+"
1."
06"
1:"
0D"
xG"
xH"
0O"
xR"
xS"
0Z"
x]"
x^"
0e"
xh"
xi"
0s"
xv"
xw"
0~"
x##
x$#
0+#
x.#
x/#
06#
x9#
x:#
0D#
xG#
xH#
0O#
xR#
xS#
0Z#
x]#
x^#
0e#
xh#
xi#
1#
#15
1t
1""
1,"
18"
xE"
xF"
xP"
xQ"
x["
x\"
xf"
xg"
xt"
xu"
x!#
x"#
x,#
x-#
x7#
x8#
xE#
xF#
xP#
xQ#
x[#
x\#
xf#
xg#
1s
0v
1~
0$"
1+"
0."
16"
0:"
1D"
0G"
0H"
1O"
0R"
0S"
1Z"
0]"
0^"
1e"
0h"
0i"
1s"
0v"
0w"
1~"
0##
0$#
1+#
0.#
0/#
16#
09#
0:#
1D#
0G#
0H#
1O#
0R#
0S#
1Z#
0]#
0^#
1e#
0h#
0i#
0#
#16
1q"
0r"
1}"
1*#
15#
1t"
0!#
0|"
0,#
0)#
07#
04#
0*"
0u"
1"#
1-#
18#
1,"
1)"
0p"
1{"
1(#
13#
0-"
1/
0-
0("
bx "
bx 2
bx ;
bx D
1%"
1T"
1%#
1T#
b100 7
b100 9
1C
b1110 $
b1110 )
b1110 j
b1110 ;"
b1110 j"
b1110 ;#
b10 '
b10 ,
b10 8
b10 %
b10 *
b10 :
#20
b1110 "
b1110 2
b1110 ;
b1110 D
1n"
b1110 U
b1110 ]
b1110 a
b1110 =
b1110 E
b1110 I
1z"
1'#
12#
0t
0""
0,"
08"
0E"
0F"
0P"
0Q"
0["
0\"
0f"
0g"
0t"
b1110 4
b1110 ?
b1110 K
b1110 W
b1110 c
b1110 k"
0o"
0"#
0y"
0-#
0&#
08#
b1 l"
01#
0E#
0F#
0P#
0Q#
0[#
0\#
0f#
0g#
0s
1v
0~
1$"
0+"
1."
06"
1:"
0D"
xG"
xH"
0O"
xR"
xS"
0Z"
x]"
x^"
0e"
xh"
xi"
0s"
1v"
0~"
1$#
0+#
1/#
06#
1:#
0D#
xG#
xH#
0O#
xR#
xS#
0Z#
x]#
x^#
0e#
xh#
xi#
1#
#25
1t
1""
1,"
18"
xE"
xF"
xP"
xQ"
x["
x\"
xf"
xg"
1t"
1"#
1-#
18#
xE#
xF#
xP#
xQ#
x[#
x\#
xf#
xg#
1s
0v
1~
0$"
1+"
0."
16"
0:"
1D"
0G"
0H"
1O"
0R"
0S"
1Z"
0]"
0^"
1e"
0h"
0i"
1s"
0v"
1~"
0$#
1+#
0/#
16#
0:#
1D#
0G#
0H#
1O#
0R#
0S#
1Z#
0]#
0^#
1e#
0h#
0i#
0#
#26
1C#
1N#
1Y#
1d#
0E#
0B#
0P#
0M#
0[#
0X#
0f#
0c#
0r"
1F#
1Q#
1\#
1g#
1t"
1q"
1A#
1L#
1W#
1b#
0u"
10
0/
0p"
b1110 !
b1110 1
b1110 S
b1110 \
1m
1>"
1m"
1>#
b1000 7
b1000 9
1[
b1111 $
b1111 )
b1111 j
b1111 ;"
b1111 j"
b1111 ;#
b11 '
b11 ,
b11 8
b10 &
b10 +
b10 R
#30
1@#
1K#
1V#
b1111 3
b1111 >
b1111 J
b1111 V
b1111 b
b1111 <#
1a#
0t
0""
0,"
08"
0E"
0F"
0P"
0Q"
0["
0\"
0f"
0g"
0t"
0"#
0-#
08#
0F#
0?#
0Q#
0J#
0\#
0U#
0g#
b0 =#
0`#
0s
1v
0~
1$"
0+"
1."
06"
1:"
0D"
xG"
xH"
0O"
xR"
xS"
0Z"
x]"
x^"
0e"
xh"
xi"
0s"
1v"
0~"
1$#
0+#
1/#
06#
1:#
0D#
1H#
0O#
1S#
0Z#
1^#
0e#
1i#
1#
#35
1t
1""
1,"
18"
xE"
xF"
xP"
xQ"
x["
x\"
xf"
xg"
1t"
1"#
1-#
18#
1F#
1Q#
1\#
1g#
1s
0v
1~
0$"
1+"
0."
16"
0:"
1D"
0G"
0H"
1O"
0R"
0S"
1Z"
0]"
0^"
1e"
0h"
0i"
1s"
0v"
1~"
0$#
1+#
0/#
16#
0:#
1D#
0H#
1O#
0S#
1Z#
0^#
1e#
0i#
0#
#36
1|
0}
1!"
1C#
1N#
1Y#
0""
0E#
0P#
0[#
0{
1F#
1Q#
1\#
00
1-
b1111 "
b1111 2
b1111 ;
b1111 D
1A#
1L#
1W#
b1010 !
b1010 1
b1010 S
b1010 \
bx <
bx F
bx N
b1111 =
b1111 E
b1111 I
0m
0x
0%"
0>"
0I"
0T"
0m"
0x"
0%#
0>#
0I#
0T#
b1 7
b1 9
0[
1M
1H
b1000 $
b1000 )
b1000 j
b1000 ;"
b1000 j"
b1000 ;#
b0 '
b0 ,
b0 8
b0 &
b0 +
b0 R
b11 %
b11 *
b11 :
#40
b1000 !
b1000 1
b1000 S
b1000 \
b111 l
1y
b1000 T
b1000 ^
b1000 f
0t
0!"
b1000 6
b1000 A
b1000 P
b1000 Y
b1000 h
b1000 k
0z
0,"
08"
0E"
0F"
0P"
0Q"
0["
0\"
0f"
0g"
0t"
0"#
0-#
08#
0F#
0Q#
0\#
0g#
0s
1v
0~
1#"
0+"
1."
06"
1:"
0D"
xG"
xH"
0O"
xR"
xS"
0Z"
x]"
x^"
0e"
xh"
xi"
0s"
1v"
0~"
1$#
0+#
1/#
06#
1:#
0D#
1H#
0O#
1S#
0Z#
1^#
0e#
1i#
1#
#45
1t
1!"
1,"
18"
xE"
xF"
xP"
xQ"
x["
x\"
xf"
xg"
1t"
1"#
1-#
18#
1F#
1Q#
1\#
1g#
1s
0v
1~
0#"
1+"
0."
16"
0:"
1D"
0G"
0H"
1O"
0R"
0S"
1Z"
0]"
0^"
1e"
0h"
0i"
1s"
0v"
1~"
0$#
1+#
0/#
16#
0:#
1D#
0H#
1O#
0S#
1Z#
0^#
1e#
0i#
0#
#46
0-
00"
0_"
00#
0_#
0(
b0 $
b0 )
b0 j
b0 ;"
b0 j"
b0 ;#
#50
0t
0!"
0,"
08"
0E"
0F"
0P"
0Q"
0["
0\"
0f"
0g"
0t"
0"#
0-#
08#
0F#
0Q#
0\#
0g#
0s
1v
0~
1#"
0+"
1."
06"
1:"
0D"
xG"
xH"
0O"
xR"
xS"
0Z"
x]"
x^"
0e"
xh"
xi"
0s"
1v"
0~"
1$#
0+#
1/#
06#
1:#
0D#
1H#
0O#
1S#
0Z#
1^#
0e#
1i#
1#
#55
1t
1!"
1,"
18"
xE"
xF"
xP"
xQ"
x["
x\"
xf"
xg"
1t"
1"#
1-#
18#
1F#
1Q#
1\#
1g#
1s
0v
1~
0#"
1+"
0."
16"
0:"
1D"
0G"
0H"
1O"
0R"
0S"
1Z"
0]"
0^"
1e"
0h"
0i"
1s"
0v"
1~"
0$#
1+#
0/#
16#
0:#
1D#
0H#
1O#
0S#
1Z#
0^#
1e#
0i#
0#
#56
