
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101268                       # Number of seconds simulated
sim_ticks                                101267779047                       # Number of ticks simulated
final_tick                               628261676325                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155186                       # Simulator instruction rate (inst/s)
host_op_rate                                   200926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4927146                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912136                       # Number of bytes of host memory used
host_seconds                                 20553.03                       # Real time elapsed on the host
sim_insts                                  3189543902                       # Number of instructions simulated
sim_ops                                    4129643788                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2419584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1097728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1394432                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4916864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1404928                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1404928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18903                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8576                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10894                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38413                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10976                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10976                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23892930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10839855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13769750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                48553094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              50559                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13873396                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13873396                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13873396                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23892930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10839855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13769750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               62426490                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               242848392                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21950058                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17784197                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016636                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8974775                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8289202                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465589                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91158                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185693605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121977836                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21950058                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10754791                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26725893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6178730                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4479410                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11624774                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2016517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221015775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.678223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.050161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194289882     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484739      1.12%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1962347      0.89%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4594934      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998409      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555399      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1183511      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          740295      0.33%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13206259      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221015775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090386                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.502280                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183624501                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6608496                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26620432                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        87013                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4075327                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3782447                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42117                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149604056                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76030                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4075327                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184128824                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1684133                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3490409                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26172425                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1464651                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149464812                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        28529                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        277303                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539618                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       208140                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210265624                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697417039                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697417039                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39570106                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37281                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20738                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4727818                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14540687                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7212369                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       132975                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1596618                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148390520                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37261                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139378556                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142861                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24779710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51572559                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4193                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221015775                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630627                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301823                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160922091     72.81%     72.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25761588     11.66%     84.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12489339      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8335736      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7727436      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2593695      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677801      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378655      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129434      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221015775                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400682     59.13%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138508     20.44%     79.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138445     20.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117071086     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113480      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13021801      9.34%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7155655      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139378556                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.573932                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             677635                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004862                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500593381                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173207962                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135805874                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140056191                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       349453                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3306750                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1010                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       186643                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4075327                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1065096                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97003                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148427781                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10100                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14540687                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7212369                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20727                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81999                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1100612                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2241143                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136838716                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12574396                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2539838                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19728809                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19402975                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7154413                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.563474                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135806483                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135805874                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80439287                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222013622                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.559221                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362317                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25619822                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2020007                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216940448                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566097                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165360540     76.22%     76.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24277676     11.19%     87.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10605069      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6015732      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4360850      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710170      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324426      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954313      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331672      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216940448                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331672                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363037981                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300933837                       # The number of ROB writes
system.switch_cpus0.timesIdled                3016169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21832617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.428484                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.428484                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411780                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411780                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616370869                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189148537                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138149435                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               242848392                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19895107                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16265498                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1937472                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8147428                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7807668                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2039524                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87754                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191576949                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111783551                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19895107                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9847192                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23285658                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5381629                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4687801                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11736912                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1939110                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    222962158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199676500     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1119006      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1703970      0.76%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2329486      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2391701      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2000192      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1136568      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1671579      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10933156      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    222962158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081924                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.460302                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189385117                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6897587                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23224010                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43936                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3411506                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3283845                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          245                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136957448                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1337                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3411506                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189921072                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1302862                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4244365                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22741085                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1341266                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136870357                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1076                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        302836                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       536259                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          829                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    190201876                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    637002813                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    637002813                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164349356                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25852486                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37624                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21580                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3904088                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12993580                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7126242                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125985                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1547464                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136681242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129618258                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25695                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15583142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37031430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5522                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    222962158                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581346                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270633                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168154115     75.42%     75.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22346088     10.02%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11555262      5.18%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8705489      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6769158      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2719113      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1727928      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       874626      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       110379      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    222962158                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23224     10.15%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         84134     36.76%     46.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121513     53.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108593617     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2010815      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16044      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11926098      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7071684      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129618258                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533741                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             228871                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001766                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    482453236                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152302329                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127672257                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129847129                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       303033                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2148076                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       174620                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          148                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3411506                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1039757                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       123331                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136718852                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62635                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12993580                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7126242                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21566                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91300                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1127954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1102119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2230073                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127855708                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11245248                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1762546                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18315311                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18071835                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7070063                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526484                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127672448                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127672257                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73491518                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        196855967                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525728                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373326                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96251836                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118297461                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18429516                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32088                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1969202                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219550652                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538816                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388583                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171186259     77.97%     77.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23846553     10.86%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9062733      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4375620      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3618797      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2162232      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1832608      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       810214      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2655636      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219550652                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96251836                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118297461                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17797123                       # Number of memory references committed
system.switch_cpus1.commit.loads             10845501                       # Number of loads committed
system.switch_cpus1.commit.membars              16044                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16966507                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106629234                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2413757                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2655636                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           353621993                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          276865742                       # The number of ROB writes
system.switch_cpus1.timesIdled                2984245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19886234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96251836                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118297461                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96251836                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.523052                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.523052                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.396345                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.396345                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       576252316                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177150859                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127464996                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32088                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               242848392                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18203896                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16154009                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1574537                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9557007                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9300450                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1163468                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        45730                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    195936951                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             103003841                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18203896                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10463918                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             20850740                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4804936                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2039233                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11987931                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1569257                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    222049074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.773754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       201198334     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          951623      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1769791      0.80%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1536817      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3069704      1.38%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3708738      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          895353      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          490187      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8428527      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    222049074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074960                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.424149                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       194503731                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3487415                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         20818083                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21922                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3217918                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1792730                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4233                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     116088155                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3217918                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       194738617                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1684737                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1099607                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         20595822                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       712368                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     115991903                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         75874                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       436333                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    153280563                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    524608298                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    524608298                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    126790566                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26489990                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16067                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8039                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2224810                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     20095292                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3593789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        65103                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       806452                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         115552687                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16067                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        109756705                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        69502                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17382672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36523576                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    222049074                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.494290                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.177354                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    175070395     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19707042      8.88%     87.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10099899      4.55%     92.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5807985      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6472532      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3229552      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1301491      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       302348      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        57830      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    222049074                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         204308     48.22%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154171     36.39%     84.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        65227     15.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86236931     78.57%     78.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       875344      0.80%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8028      0.01%     79.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19060877     17.37%     96.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3575525      3.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     109756705                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.451956                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             423706                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003860                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    442055690                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    132951695                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    107220882                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     110180411                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       194855                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3336718                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        90896                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3217918                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1185039                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56000                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    115568754                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5001                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     20095292                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3593789                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8039                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          464                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          269                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       711961                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       945881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1657842                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    108781355                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     18822410                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       975348                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22397896                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16799966                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3575486                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.447939                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             107249585                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            107220882                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         61344312                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        141925663                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.441514                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.432228                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     86248635                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     97262783                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18308360                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1578345                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    218831156                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.444465                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.294189                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    182339075     83.32%     83.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     13864074      6.34%     89.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10782870      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2140308      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2709149      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       917517      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3886205      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       865030      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1326928      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    218831156                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     86248635                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      97262783                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20261464                       # Number of memory references committed
system.switch_cpus2.commit.loads             16758571                       # Number of loads committed
system.switch_cpus2.commit.membars               8028                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15330829                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         84635242                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1236401                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1326928                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           333075371                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          234360268                       # The number of ROB writes
system.switch_cpus2.timesIdled                5163611                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20799318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           86248635                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             97262783                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     86248635                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.815678                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.815678                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.355154                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.355154                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       503571360                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      139985693                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      122617129                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16056                       # number of misc regfile writes
system.l20.replacements                         18917                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          729277                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29157                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.012073                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          254.193677                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.106459                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3629.803722                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6347.896142                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024824                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000792                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.354473                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.619912                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54361                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54361                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           20019                       # number of Writeback hits
system.l20.Writeback_hits::total                20019                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54361                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54361                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54361                       # number of overall hits
system.l20.overall_hits::total                  54361                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18903                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18916                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18903                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18916                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18903                       # number of overall misses
system.l20.overall_misses::total                18916                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2764897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4453748681                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4456513578                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2764897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4453748681                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4456513578                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2764897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4453748681                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4456513578                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73264                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73277                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        20019                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            20019                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73264                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73277                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73264                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73277                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258012                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258144                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258012                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258144                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258012                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258144                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212684.384615                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 235610.679839                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 235594.923768                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212684.384615                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 235610.679839                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 235594.923768                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212684.384615                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 235610.679839                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 235594.923768                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3517                       # number of writebacks
system.l20.writebacks::total                     3517                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18903                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18916                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18903                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18916                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18903                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18916                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1960591                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3283475885                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3285436476                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1960591                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3283475885                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3285436476                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1960591                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3283475885                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3285436476                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258012                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258144                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258012                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258144                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258012                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258144                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150814.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173701.311168                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 173685.582364                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 150814.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 173701.311168                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 173685.582364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 150814.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 173701.311168                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 173685.582364                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8589                       # number of replacements
system.l21.tagsinuse                     10239.976889                       # Cycle average of tags in use
system.l21.total_refs                          548453                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18829                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.128100                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          569.897982                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.126365                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3727.699488                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5935.253054                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055654                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000696                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.364033                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.579615                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        41970                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41970                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24469                       # number of Writeback hits
system.l21.Writeback_hits::total                24469                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        41970                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41970                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        41970                       # number of overall hits
system.l21.overall_hits::total                  41970                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8571                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8584                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8576                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8589                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8576                       # number of overall misses
system.l21.overall_misses::total                 8589                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2899147                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1945606732                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1948505879                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1137088                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1137088                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2899147                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1946743820                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1949642967                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2899147                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1946743820                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1949642967                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50541                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50554                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24469                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24469                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50546                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50559                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50546                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50559                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169585                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.169799                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.169667                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169881                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.169667                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169881                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 223011.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 226998.802007                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 226992.763164                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 227417.600000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 227417.600000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 223011.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 226999.046175                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 226993.010479                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 223011.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 226999.046175                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 226993.010479                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5677                       # number of writebacks
system.l21.writebacks::total                     5677                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8571                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8584                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8576                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8589                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8576                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8589                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2094091                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1414939392                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1417033483                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       827698                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       827698                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2094091                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1415767090                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1417861181                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2094091                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1415767090                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1417861181                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169585                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.169799                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.169667                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169881                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.169667                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169881                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161083.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165084.516626                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 165078.457945                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 165539.600000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 165539.600000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 161083.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 165084.781950                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 165078.726394                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 161083.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 165084.781950                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 165078.726394                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         10908                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          194431                       # Total number of references to valid blocks.
system.l22.sampled_refs                         23196                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.382092                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          497.777972                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.139529                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5020.451579                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6760.630921                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040509                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000744                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.408565                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.550182                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33154                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33154                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8885                       # number of Writeback hits
system.l22.Writeback_hits::total                 8885                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33154                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33154                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33154                       # number of overall hits
system.l22.overall_hits::total                  33154                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        10894                       # number of ReadReq misses
system.l22.ReadReq_misses::total                10908                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        10894                       # number of demand (read+write) misses
system.l22.demand_misses::total                 10908                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        10894                       # number of overall misses
system.l22.overall_misses::total                10908                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3231109                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2477859891                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2481091000                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3231109                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2477859891                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2481091000                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3231109                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2477859891                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2481091000                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        44048                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              44062                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8885                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8885                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        44048                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               44062                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        44048                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              44062                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.247321                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.247560                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.247321                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.247560                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.247321                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.247560                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 230793.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 227451.798329                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 227456.087275                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 230793.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 227451.798329                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 227456.087275                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 230793.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 227451.798329                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 227456.087275                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1782                       # number of writebacks
system.l22.writebacks::total                     1782                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        10894                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           10908                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        10894                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            10908                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        10894                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           10908                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2365028                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1803448212                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1805813240                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2365028                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1803448212                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1805813240                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2365028                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1803448212                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1805813240                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.247321                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.247560                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.247321                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.247560                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.247321                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.247560                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 168930.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 165545.090141                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 165549.435277                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 168930.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 165545.090141                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 165549.435277                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 168930.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 165545.090141                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 165549.435277                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996662                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011632383                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060351.085540                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996662                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11624759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11624759                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11624759                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11624759                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11624759                       # number of overall hits
system.cpu0.icache.overall_hits::total       11624759                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3450261                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3450261                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3450261                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3450261                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3450261                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3450261                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11624774                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11624774                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11624774                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11624774                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11624774                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11624774                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 230017.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 230017.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 230017.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 230017.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 230017.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 230017.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2872797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2872797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2872797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2872797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2872797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2872797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 220984.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 220984.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 220984.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 220984.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 220984.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 220984.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73264                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179482934                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73520                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2441.280386                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.003957                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.996043                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902359                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097641                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9417830                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9417830                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20511                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20511                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410488                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410488                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410488                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410488                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180633                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180633                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180633                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180633                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180633                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180633                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22572823111                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22572823111                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22572823111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22572823111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22572823111                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22572823111                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9598463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9598463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16591121                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16591121                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16591121                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16591121                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018819                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010887                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010887                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010887                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010887                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124965.112194                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124965.112194                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124965.112194                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124965.112194                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124965.112194                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124965.112194                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20019                       # number of writebacks
system.cpu0.dcache.writebacks::total            20019                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107369                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107369                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107369                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73264                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73264                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73264                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73264                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73264                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73264                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8177381178                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8177381178                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8177381178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8177381178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8177381178                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8177381178                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007633                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007633                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004416                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004416                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004416                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004416                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 111615.270501                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 111615.270501                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 111615.270501                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111615.270501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 111615.270501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 111615.270501                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996609                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009890626                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048459.687627                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996609                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11736892                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11736892                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11736892                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11736892                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11736892                       # number of overall hits
system.cpu1.icache.overall_hits::total       11736892                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4299161                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4299161                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4299161                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4299161                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4299161                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4299161                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11736912                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11736912                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11736912                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11736912                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11736912                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11736912                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 214958.050000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 214958.050000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 214958.050000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 214958.050000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 214958.050000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 214958.050000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3007492                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3007492                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3007492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3007492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3007492                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3007492                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 231345.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 231345.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 231345.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 231345.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 231345.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 231345.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50546                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170964025                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50802                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3365.301071                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.205998                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.794002                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910961                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089039                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8252862                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8252862                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6915568                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6915568                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16846                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16846                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16044                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16044                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15168430                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15168430                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15168430                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15168430                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       143132                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       143132                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2989                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2989                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       146121                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146121                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       146121                       # number of overall misses
system.cpu1.dcache.overall_misses::total       146121                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16295029084                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16295029084                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    607993984                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    607993984                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16903023068                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16903023068                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16903023068                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16903023068                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8395994                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8395994                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6918557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6918557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15314551                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15314551                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15314551                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15314551                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017048                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017048                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000432                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000432                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009541                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009541                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009541                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009541                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113846.163569                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113846.163569                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 203410.499833                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 203410.499833                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115678.260264                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115678.260264                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115678.260264                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115678.260264                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1677525                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 186391.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24469                       # number of writebacks
system.cpu1.dcache.writebacks::total            24469                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92591                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92591                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2984                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2984                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        95575                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95575                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        95575                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95575                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50541                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50546                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50546                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50546                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50546                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4772013527                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4772013527                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1178588                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1178588                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4773192115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4773192115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4773192115                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4773192115                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94418.660632                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94418.660632                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 235717.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 235717.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94432.637894                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94432.637894                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94432.637894                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94432.637894                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.988371                       # Cycle average of tags in use
system.cpu2.icache.total_refs               920917343                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1702250.171904                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.988371                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022417                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866969                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11987915                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11987915                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11987915                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11987915                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11987915                       # number of overall hits
system.cpu2.icache.overall_hits::total       11987915                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3856781                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3856781                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3856781                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3856781                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3856781                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3856781                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11987931                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11987931                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11987931                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11987931                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11987931                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11987931                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 241048.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 241048.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 241048.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 241048.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 241048.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 241048.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3348847                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3348847                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3348847                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3348847                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3348847                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3348847                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 239203.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 239203.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 44048                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               225926263                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 44304                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5099.455196                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   209.049233                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    46.950767                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.816599                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.183401                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17166768                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17166768                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3486792                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3486792                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8039                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8039                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8028                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8028                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     20653560                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20653560                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     20653560                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20653560                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       159804                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       159804                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       159804                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        159804                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       159804                       # number of overall misses
system.cpu2.dcache.overall_misses::total       159804                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20334450026                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20334450026                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20334450026                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20334450026                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20334450026                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20334450026                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17326572                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17326572                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3486792                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3486792                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8028                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8028                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20813364                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20813364                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20813364                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20813364                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009223                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009223                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007678                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007678                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007678                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007678                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 127246.189244                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 127246.189244                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 127246.189244                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127246.189244                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 127246.189244                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127246.189244                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8885                       # number of writebacks
system.cpu2.dcache.writebacks::total             8885                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       115756                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       115756                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       115756                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       115756                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       115756                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       115756                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        44048                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        44048                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        44048                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        44048                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        44048                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        44048                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4728142913                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4728142913                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4728142913                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4728142913                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4728142913                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4728142913                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107340.694538                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107340.694538                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 107340.694538                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107340.694538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 107340.694538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107340.694538                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
