############################################################################
## This system.ucf file is generated by Base System Builder based on the
## settings in the selected Xilinx Board Definition file. Please add other
## user constraints to this file based on customer design specifications.
############################################################################

# Net sys_clk_pin LOC=;
# Net sys_rst_pin LOC=;
## System level constraints
Net sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 6734 ps;
Net sys_rst_pin TIG;
NET "C405RSTCORERESETREQ" TPTHRU = "RST_GRP";
NET "C405RSTCHIPRESETREQ" TPTHRU = "RST_GRP";
NET "C405RSTSYSRESETREQ" TPTHRU = "RST_GRP";
TIMESPEC "TS_RST1" = FROM CPUS THRU RST_GRP TO FFS  TIG;

## IO Devices constraints

#### Module RS232 constraints

# Net fpga_0_RS232_req_to_send_pin LOC=;
# Net fpga_0_RS232_RX_pin LOC=;
# Net fpga_0_RS232_TX_pin LOC=;

#### Module Generic_GPIO constraints

# Net fpga_0_Generic_GPIO_GPIO_d_out_pin<0> LOC=;
# Net fpga_0_Generic_GPIO_GPIO_d_out_pin<1> LOC=;
# Net fpga_0_Generic_GPIO_GPIO_in_pin<0> LOC=;
# Net fpga_0_Generic_GPIO_GPIO_in_pin<1> LOC=;
# Net fpga_0_Generic_GPIO_GPIO_t_out_pin<0> LOC=;
# Net fpga_0_Generic_GPIO_GPIO_t_out_pin<1> LOC=;
# Net fpga_0_Generic_GPIO_GPIO_IO_pin<0> LOC=;
# Net fpga_0_Generic_GPIO_GPIO_IO_pin<1> LOC=;

#### Module LEDS constraints

# Net fpga_0_LEDS_GPIO_d_out_pin<0> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<1> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<2> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<3> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<4> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<5> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<6> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<7> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<8> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<9> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<10> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<11> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<12> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<13> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<14> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<15> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<16> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<17> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<18> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<19> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<20> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<21> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<22> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<23> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<24> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<25> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<26> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<27> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<28> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<29> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<30> LOC=;
# Net fpga_0_LEDS_GPIO_d_out_pin<31> LOC=;

#### Module Generic_External_Memory constraints

# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<0> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<1> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<2> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<3> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<4> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<5> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<6> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<7> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<8> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<9> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<10> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<11> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<12> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<13> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<14> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_DQ_pin<15> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<0> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<1> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<2> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<3> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<4> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<5> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<6> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<7> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<8> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<9> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<10> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<11> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<12> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<13> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<14> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<15> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<16> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<17> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<18> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<19> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<20> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<21> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<22> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<23> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<24> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<25> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<26> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<27> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<28> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<29> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<30> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_A_pin<31> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_BEN_pin<1> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_BEN_pin<0> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_WEN_pin LOC=;
# Net fpga_0_Generic_External_Memory_Mem_OEN_pin<0> LOC=;
# Net fpga_0_Generic_External_Memory_Mem_CEN_pin<0> LOC=;
# Net fpga_0_Generic_External_Memory_flash_csn_dummy_pin LOC=;
# Net fpga_0_Generic_External_Memory_Mem_RPN_pin LOC=;

