# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: "http://devicetree.org/schemas/arm/mediatek/mediatek,mt7986-wo-dlm.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: MediaTek WED WO hw rx ring interface for MT7986

maintainers:
  - Lorenzo Bianconi <lorenzo@kernel.org>
  - Felix Fietkau <nbd@nbd.name>

description:
  The mediatek WO-dlm provides a configuration interface for WED WO
  rx ring on MT7986 soc.

properties:
  compatible:
    const: mediatek,wocpu_dlm

  reg:
    maxItems: 1

  resets:
    maxItems: 1

  reset-names:
    maxItems: 1

required:
  - compatible
  - reg
  - resets
  - reset-names

additionalProperties: false

examples:
  - |
    #include <dt-bindings/reset/ti-syscon.h>
    soc {
      #address-cells = <2>;
      #size-cells = <2>;

      ethsys: syscon@15000000 {
        #address-cells = <1>;
        #size-cells = <1>;
        compatible = "mediatek,mt7986-ethsys", "syscon";
        reg = <0 0x15000000 0 0x1000>;

        #clock-cells = <1>;
        #reset-cells = <1>;
        ethsysrst: reset-controller {
          compatible = "ti,syscon-reset";
          #reset-cells = <1>;
          ti,reset-bits = <0x34 4 0x34 4 0x34 4 (ASSERT_SET | DEASSERT_CLEAR | STATUS_SET)>;
        };
      };

      wocpu0_dlm: wocpu_dlm@151e8000 {
        compatible = "mediatek,wocpu_dlm";
        reg = <0 0x151e8000 0 0x2000>;
        resets = <&ethsysrst 0>;
        reset-names = "wocpu_rst";
      };
    };
