# Contribution Log

## 09/26/24
- Matthew H: Create Github repository and initial design planning (2 hr)

## 10/1/24
- All: Meet up to decide on meeting times, initial deliverables. (1 hr)

## 10/6/24
- Matthew S: Start Design Plan Draft - 1 hour

## 10/8/24
- All: Meet up to work on Design Plan Draft and iron out details on USB protocol & bus arbitration (2 hr)

## 10/9/24
- Matthew H: proofread and edit Design Plan Draft, create statement of work (1 hr)
- Matthew S: finish statement of work milestones, final proofreading (30 minutes)
- Matthew H: Start learning SystemVerilog, begin scaffolding the HDL structure. (2 hr)

## 10/15/24
- All: Meet up to define requirements for pre-alpha build (1 hr)

## 10/21/24
- Matthew S: Research ftd3xx python source code (2 hours)
- Matthew S: Create initial python script for reading and writing data to USB FIFO (3 hrs)

## 10/22/24
- All: Meet to check on progress, define final goals for pre-alpha build, check on dev board arrivals. (30 minutes)
- Matthew H: Update planning document, add Vivado project to version control (1 hour)
- Matthew S: Test out python ftd3xx module with FTDI FIFO board, identification/connection (1 hour)

## 10/24/24
- All: Meet to work on Pre-Alpha build, further develop hardware architecture and write source code (2 hours)
- Matthew S: Work on the usage of pipes within the FIFO board, and how to properly read/write from them using Python (1 hour)
