#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x1276fe7c0 .scope module, "TB_Pipeline" "TB_Pipeline" 2 15;
 .timescale -9 -9;
v0x107720e40_0 .var "clk", 0 0;
v0x107720ed0_0 .var "debug", 0 0;
v0x107720f60_0 .var "rst", 0 0;
S_0x1076de550 .scope module, "riscv_top" "RISCVTop" 2 52, 3 6 0, S_0x1276fe7c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
P_0x127682970 .param/l "LINE_ADDR_LEN" 0 3 9, +C4<00000000000000000000000000000011>;
v0x107720690_0 .net "clk", 0 0, v0x107720e40_0;  1 drivers
v0x107720720_0 .net "debug", 0 0, v0x107720ed0_0;  1 drivers
v0x107720830_0 .net "instr", 31 0, L_0x10772f240;  1 drivers
v0x107720940_0 .net "instr_addr", 31 0, L_0x1077210e0;  1 drivers
v0x1077209d0_0 .net "mem_addr", 31 0, L_0x10772cd90;  1 drivers
v0x107720a60_0 .net "mem_read_data", 255 0, L_0x10772fde0;  1 drivers
v0x107720af0_0 .net "mem_read_request", 0 0, v0x1076a5680_0;  1 drivers
v0x107720b80_0 .net "mem_request_finish", 0 0, v0x10769f020_0;  1 drivers
v0x107720c10_0 .net "mem_write_data", 255 0, L_0x1077281d0;  1 drivers
v0x107720d20_0 .net "mem_write_request", 0 0, v0x107691690_0;  1 drivers
v0x107720db0_0 .net "rst", 0 0, v0x107720f60_0;  1 drivers
S_0x1076d82d0 .scope module, "instr_rom" "ROM" 3 32, 4 3 0, S_0x1076de550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x10765e050 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x10772f240 .functor BUFZ 32, L_0x10772efe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1076eb070_0 .net *"_ivl_0", 31 0, L_0x10772efe0;  1 drivers
v0x1076ea480_0 .net *"_ivl_2", 31 0, L_0x10772f1a0;  1 drivers
v0x12760b700_0 .net *"_ivl_4", 29 0, L_0x10772f080;  1 drivers
L_0x118069c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12767bd80_0 .net *"_ivl_6", 1 0, L_0x118069c30;  1 drivers
v0x127683050_0 .net "addr", 31 0, L_0x1077210e0;  alias, 1 drivers
v0x127626070_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076d8aa0_0 .net "data_out", 31 0, L_0x10772f240;  alias, 1 drivers
v0x1076ddf90_0 .var/i "i", 31 0;
v0x1076613b0 .array "mem_core", 65535 0, 31 0;
L_0x10772efe0 .array/port v0x1076613b0, L_0x10772f1a0;
L_0x10772f080 .part L_0x1077210e0, 2, 30;
L_0x10772f1a0 .concat [ 30 2 0 0], L_0x10772f080, L_0x118069c30;
S_0x1076dd4c0 .scope module, "main_memory" "MainMemoryWrapper" 3 38, 5 3 0, S_0x1076de550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 256 "write_data";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /OUTPUT 1 "request_finish";
    .port_info 8 /OUTPUT 256 "read_data";
P_0x10765fa60 .param/l "ADDR_LEN" 0 5 5, +C4<00000000000000000000000000001101>;
P_0x10765faa0 .param/l "LINE_ADDR_LEN" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x10765fae0 .param/l "LINE_SIZE" 1 5 22, +C4<00000000000000000000000000000001000>;
P_0x10765fb20 .param/l "RD_CYCLE" 1 5 20, +C4<00000000000000000000000000010001>;
P_0x10765fb60 .param/l "READ" 0 5 26, C4<10>;
P_0x10765fba0 .param/l "READY" 0 5 24, C4<00>;
P_0x10765fbe0 .param/l "WORD_ADDR_LEN" 1 5 14, +C4<00000000000000000000000000000010>;
P_0x10765fc20 .param/l "WRITE" 0 5 25, C4<01>;
P_0x10765fc60 .param/l "WR_CYCLE" 1 5 21, +C4<00000000000000000000000000010001>;
L_0x118069cc0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1076624f0_0 .net/2u *"_ivl_27", 31 0, L_0x118069cc0;  1 drivers
L_0x118069d08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x107685de0_0 .net/2u *"_ivl_31", 31 0, L_0x118069d08;  1 drivers
v0x107684ce0_0 .net "addr", 31 0, L_0x10772cd90;  alias, 1 drivers
v0x10768e300_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x10768c1e0_0 .net "debug", 0 0, v0x107720ed0_0;  alias, 1 drivers
v0x107682ae0_0 .var/i "i", 31 0;
v0x10768d270_0 .var "mem_state", 1 0;
v0x107692540_0 .var "ram_addr", 31 0;
v0x10768f390_0 .net "ram_read_data", 31 0, L_0x107730670;  1 drivers
v0x107694660_0 .var "ram_write", 0 0;
v0x10768b150_0 .var "ram_write_data", 31 0;
v0x107683be0_0 .net "read_data", 255 0, L_0x10772fde0;  alias, 1 drivers
v0x1076914b0_0 .var "read_delay", 31 0;
v0x10768a0c0_0 .net "read_index", 31 0, L_0x107730170;  1 drivers
v0x1076935d0 .array "read_line", 7 0, 31 0;
v0x107690420_0 .net "read_request", 0 0, v0x1076a5680_0;  alias, 1 drivers
v0x10769f020_0 .var "request_finish", 0 0;
v0x1076a11b0_0 .net "rst", 0 0, v0x107720f60_0;  alias, 1 drivers
v0x1076a5400_0 .var "tmp_addr", 31 0;
v0x10769ce20 .array "tmp_read_data", 7 0, 31 0;
v0x1076a0120 .array "tmp_write_data", 7 0, 31 0;
v0x1076a2240_0 .net "write_data", 255 0, L_0x1077281d0;  alias, 1 drivers
v0x1076a32d0_0 .var "write_delay", 31 0;
v0x10769df20_0 .net "write_index", 31 0, L_0x107730270;  1 drivers
v0x1076ab1b0 .array "write_line", 7 0;
v0x1076ab1b0_0 .net v0x1076ab1b0 0, 31 0, L_0x10772f2f0; 1 drivers
v0x1076ab1b0_1 .net v0x1076ab1b0 1, 31 0, L_0x10772f400; 1 drivers
v0x1076ab1b0_2 .net v0x1076ab1b0 2, 31 0, L_0x10772f550; 1 drivers
v0x1076ab1b0_3 .net v0x1076ab1b0 3, 31 0, L_0x10772f6e0; 1 drivers
v0x1076ab1b0_4 .net v0x1076ab1b0 4, 31 0, L_0x10772f910; 1 drivers
v0x1076ab1b0_5 .net v0x1076ab1b0 5, 31 0, L_0x10772fa40; 1 drivers
v0x1076ab1b0_6 .net v0x1076ab1b0 6, 31 0, L_0x10772fbb0; 1 drivers
v0x1076ab1b0_7 .net v0x1076ab1b0 7, 31 0, L_0x10772fd20; 1 drivers
v0x12764b640_0 .net "write_request", 0 0, v0x107691690_0;  alias, 1 drivers
L_0x118069c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12764f5b0_0 .net "zeros", 31 0, L_0x118069c78;  1 drivers
L_0x10772f2f0 .part L_0x1077281d0, 224, 32;
L_0x10772f400 .part L_0x1077281d0, 192, 32;
L_0x10772f550 .part L_0x1077281d0, 160, 32;
L_0x10772f6e0 .part L_0x1077281d0, 128, 32;
L_0x10772f910 .part L_0x1077281d0, 96, 32;
L_0x10772fa40 .part L_0x1077281d0, 64, 32;
L_0x10772fbb0 .part L_0x1077281d0, 32, 32;
L_0x10772fd20 .part L_0x1077281d0, 0, 32;
v0x1076935d0_7 .array/port v0x1076935d0, 7;
v0x1076935d0_6 .array/port v0x1076935d0, 6;
v0x1076935d0_5 .array/port v0x1076935d0, 5;
v0x1076935d0_4 .array/port v0x1076935d0, 4;
LS_0x10772fde0_0_0 .concat8 [ 32 32 32 32], v0x1076935d0_7, v0x1076935d0_6, v0x1076935d0_5, v0x1076935d0_4;
v0x1076935d0_3 .array/port v0x1076935d0, 3;
v0x1076935d0_2 .array/port v0x1076935d0, 2;
v0x1076935d0_1 .array/port v0x1076935d0, 1;
v0x1076935d0_0 .array/port v0x1076935d0, 0;
LS_0x10772fde0_0_4 .concat8 [ 32 32 32 32], v0x1076935d0_3, v0x1076935d0_2, v0x1076935d0_1, v0x1076935d0_0;
L_0x10772fde0 .concat8 [ 128 128 0 0], LS_0x10772fde0_0_0, LS_0x10772fde0_0_4;
L_0x107730170 .arith/sub 32, v0x1076914b0_0, L_0x118069cc0;
L_0x107730270 .arith/sub 32, v0x1076a32d0_0, L_0x118069d08;
S_0x1076dc3c0 .scope generate, "memory_interface[0]" "memory_interface[0]" 5 50, 5 50 0, S_0x1076dd4c0;
 .timescale -9 -9;
P_0x12761b710 .param/l "line" 0 5 50, +C4<00>;
v0x107689040_0 .net *"_ivl_4", 31 0, v0x1076935d0_0;  1 drivers
S_0x1076db2c0 .scope generate, "memory_interface[1]" "memory_interface[1]" 5 50, 5 50 0, S_0x1076dd4c0;
 .timescale -9 -9;
P_0x12761aef0 .param/l "line" 0 5 50, +C4<01>;
v0x107687fa0_0 .net *"_ivl_4", 31 0, v0x1076935d0_1;  1 drivers
S_0x1076da1c0 .scope generate, "memory_interface[2]" "memory_interface[2]" 5 50, 5 50 0, S_0x1076dd4c0;
 .timescale -9 -9;
P_0x12761abd0 .param/l "line" 0 5 50, +C4<010>;
v0x107686f00_0 .net *"_ivl_4", 31 0, v0x1076935d0_2;  1 drivers
S_0x107662b40 .scope generate, "memory_interface[3]" "memory_interface[3]" 5 50, 5 50 0, S_0x1076dd4c0;
 .timescale -9 -9;
P_0x12761b190 .param/l "line" 0 5 50, +C4<011>;
v0x107681a30_0 .net *"_ivl_4", 31 0, v0x1076935d0_3;  1 drivers
S_0x107661a20 .scope generate, "memory_interface[4]" "memory_interface[4]" 5 50, 5 50 0, S_0x1076dd4c0;
 .timescale -9 -9;
P_0x127625920 .param/l "line" 0 5 50, +C4<0100>;
v0x1076a4380_0 .net *"_ivl_4", 31 0, v0x1076935d0_4;  1 drivers
S_0x107664080 .scope generate, "memory_interface[5]" "memory_interface[5]" 5 50, 5 50 0, S_0x1076dd4c0;
 .timescale -9 -9;
P_0x127626650 .param/l "line" 0 5 50, +C4<0101>;
v0x10769bdb0_0 .net *"_ivl_4", 31 0, v0x1076935d0_5;  1 drivers
S_0x107680830 .scope generate, "memory_interface[6]" "memory_interface[6]" 5 50, 5 50 0, S_0x1076dd4c0;
 .timescale -9 -9;
P_0x127625b40 .param/l "line" 0 5 50, +C4<0110>;
v0x1076d4950_0 .net *"_ivl_4", 31 0, v0x1076935d0_6;  1 drivers
S_0x107680560 .scope generate, "memory_interface[7]" "memory_interface[7]" 5 50, 5 50 0, S_0x1076dd4c0;
 .timescale -9 -9;
P_0x1276419e0 .param/l "line" 0 5 50, +C4<0111>;
v0x1076d7c20_0 .net *"_ivl_4", 31 0, v0x1076935d0_7;  1 drivers
S_0x107680290 .scope module, "ram" "RAM" 5 190, 6 3 0, S_0x1076dd4c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1276dfb00 .param/l "ADDR_LEN" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x1276dfb40 .param/l "LEN" 0 6 14, +C4<000000000000000000000000000000010000000000000000>;
L_0x107730670 .functor BUFZ 32, L_0x1077303d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1076f2780_0 .net *"_ivl_0", 31 0, L_0x1077303d0;  1 drivers
v0x1276ce240_0 .net *"_ivl_3", 15 0, L_0x107730470;  1 drivers
v0x12765c1d0_0 .net *"_ivl_4", 17 0, L_0x107730510;  1 drivers
L_0x118069d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127679200_0 .net *"_ivl_7", 1 0, L_0x118069d50;  1 drivers
v0x1076df020_0 .net "addr", 31 0, v0x107692540_0;  1 drivers
v0x1276a8bb0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1276a92d0_0 .net "data_in", 31 0, v0x10768b150_0;  1 drivers
v0x12762ff30_0 .net "data_out", 31 0, L_0x107730670;  alias, 1 drivers
v0x127634ea0_0 .net "debug", 0 0, v0x107720ed0_0;  alias, 1 drivers
v0x1076dce70_0 .var/i "i", 31 0;
v0x1076d9b70 .array "mem_core", 65535 0, 31 0;
v0x1076dbd70_0 .var/i "out_file", 31 0;
v0x1076dac70_0 .var/i "ram_index", 31 0;
v0x1076635f0_0 .net "write_enable", 0 0, v0x107694660_0;  1 drivers
E_0x1076d8950 .event posedge, v0x127626070_0;
L_0x1077303d0 .array/port v0x1076d9b70, L_0x107730510;
L_0x107730470 .part v0x107692540_0, 2, 16;
L_0x107730510 .concat [ 16 2 0 0], L_0x107730470, L_0x118069d50;
S_0x10767ffc0 .scope module, "riscv" "RISCVPipeline" 3 19, 7 19 0, S_0x1076de550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "instr_addr";
    .port_info 5 /OUTPUT 1 "mem_read_request";
    .port_info 6 /OUTPUT 1 "mem_write_request";
    .port_info 7 /OUTPUT 256 "mem_write_data";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /INPUT 1 "mem_request_finish";
    .port_info 10 /INPUT 256 "mem_read_data";
P_0x12764f640 .param/l "LINE_ADDR_LEN" 0 7 20, +C4<00000000000000000000000000000011>;
L_0x1077210e0 .functor BUFZ 32, v0x107715050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x107721150 .functor BUFZ 32, L_0x1077264b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x107725fb0 .functor BUFZ 32, L_0x107726090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x107726eb0 .functor BUFZ 3, L_0x107726ab0, C4<000>, C4<000>, C4<000>;
L_0x107726fa0 .functor BUFZ 3, L_0x107726ab0, C4<000>, C4<000>, C4<000>;
L_0x107730760 .functor BUFT 32, L_0x10772f240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x118068dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10771be70_0 .net/2u *"_ivl_14", 1 0, L_0x118068dd8;  1 drivers
v0x10771bf10_0 .net *"_ivl_16", 0 0, L_0x107727010;  1 drivers
L_0x118068e20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x10771bfb0_0 .net/2u *"_ivl_18", 1 0, L_0x118068e20;  1 drivers
v0x10771c040_0 .net *"_ivl_20", 0 0, L_0x107727110;  1 drivers
L_0x118068e68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x10771c0d0_0 .net/2u *"_ivl_22", 1 0, L_0x118068e68;  1 drivers
v0x10771c1c0_0 .net *"_ivl_24", 0 0, L_0x107727210;  1 drivers
v0x10771c260_0 .net *"_ivl_26", 31 0, L_0x1077273f0;  1 drivers
v0x10771c310_0 .net *"_ivl_28", 31 0, L_0x107727490;  1 drivers
v0x10771c3c0_0 .net "alu_result_ex", 31 0, v0x1076e4720_0;  1 drivers
v0x10771c550_0 .net "alu_result_mem", 31 0, L_0x107726090;  1 drivers
v0x10771c660_0 .net "alu_result_wb", 31 0, L_0x10772d600;  1 drivers
v0x10771c6f0_0 .net "alu_src1_ex", 0 0, L_0x107725120;  1 drivers
v0x10771c800_0 .net "alu_src1_id", 0 0, v0x107709cc0_0;  1 drivers
v0x10771c910_0 .net "alu_src2_ex", 0 0, L_0x107725670;  1 drivers
v0x10771ca20_0 .net "alu_src2_id", 0 0, v0x107709db0_0;  1 drivers
v0x10771cb30_0 .net "alu_type_ex", 3 0, L_0x1077248c0;  1 drivers
v0x10771cc40_0 .net "alu_type_id", 3 0, v0x107709e80_0;  1 drivers
v0x10771cdd0_0 .net "branch_id", 0 0, L_0x107723b00;  1 drivers
v0x10771ce60_0 .net "bubble_ex", 0 0, L_0x10770fe60;  1 drivers
v0x10771cef0_0 .net "bubble_id", 0 0, L_0x10772ee80;  1 drivers
L_0x118069b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10771cf80_0 .net "bubble_if", 0 0, L_0x118069b58;  1 drivers
L_0x118069ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10771d010_0 .net "bubble_mem", 0 0, L_0x118069ba0;  1 drivers
L_0x118069be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10771d0a0_0 .net "bubble_wb", 0 0, L_0x118069be8;  1 drivers
v0x10771d130_0 .net "cache_addr", 31 0, L_0x107725fb0;  1 drivers
v0x10771d1c0_0 .net "cache_read_data", 31 0, v0x10768f570_0;  1 drivers
v0x10771d250_0 .net "cache_read_mem", 0 0, L_0x107726950;  1 drivers
v0x10771d2e0_0 .net "cache_write_data", 31 0, L_0x107721150;  1 drivers
v0x10771d370_0 .net "cache_write_mem", 0 0, L_0x107726650;  1 drivers
v0x10771d400_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x10771d490_0 .net "debug", 0 0, v0x107720ed0_0;  alias, 1 drivers
v0x10771d520_0 .net "imm_ex", 31 0, L_0x1077240a0;  1 drivers
v0x10771d5b0_0 .net "imm_id", 31 0, v0x10770ccc0_0;  1 drivers
v0x10771d640_0 .net "imm_mem", 31 0, L_0x107726350;  1 drivers
v0x10771ccd0_0 .net "imm_wb", 31 0, L_0x10772d7a0;  1 drivers
v0x10771d8d0_0 .net "instr", 31 0, L_0x10772f240;  alias, 1 drivers
v0x10771d960_0 .net "instr_addr", 31 0, L_0x1077210e0;  alias, 1 drivers
v0x10771d9f0_0 .net "instr_funct3_ex", 2 0, L_0x107724a20;  1 drivers
v0x10771db00_0 .net "instr_funct3_id", 2 0, L_0x107723d20;  1 drivers
v0x10771db90_0 .net "instr_funct3_mem", 2 0, L_0x107726ab0;  1 drivers
v0x10771dc20_0 .net "instr_id", 31 0, L_0x107721250;  1 drivers
v0x10771dcb0_0 .net "instr_if", 31 0, L_0x107730760;  1 drivers
v0x10771dd40_0 .net "jal_id", 0 0, L_0x107723bf0;  1 drivers
v0x10771ddd0_0 .net "jalr_id", 0 0, L_0x107723cb0;  1 drivers
v0x10771de60_0 .net "load_type_mem", 2 0, L_0x107726fa0;  1 drivers
v0x10771def0_0 .net "mem2reg_data", 31 0, v0x107715fb0_0;  1 drivers
v0x10771df80_0 .net "mem2reg_data_wb", 31 0, L_0x10772d460;  1 drivers
v0x10771e010_0 .net "mem_addr", 31 0, L_0x10772cd90;  alias, 1 drivers
v0x10771e0a0_0 .net "mem_read_data", 255 0, L_0x10772fde0;  alias, 1 drivers
v0x10771e130_0 .net "mem_read_ex", 0 0, L_0x107725510;  1 drivers
v0x10771e1c0_0 .net "mem_read_id", 0 0, v0x10770ad00_0;  1 drivers
v0x10771e2d0_0 .net "mem_read_request", 0 0, v0x1076a5680_0;  alias, 1 drivers
v0x10771e360_0 .net "mem_request_finish", 0 0, v0x10769f020_0;  alias, 1 drivers
v0x10771e430_0 .net "mem_write_data", 255 0, L_0x1077281d0;  alias, 1 drivers
v0x10771e500_0 .net "mem_write_ex", 0 0, L_0x107724ce0;  1 drivers
v0x10771e610_0 .net "mem_write_id", 0 0, v0x10770ae10_0;  1 drivers
v0x10771e720_0 .net "mem_write_request", 0 0, v0x107691690_0;  alias, 1 drivers
v0x10771e7b0_0 .net "miss", 0 0, L_0x10772c8b0;  1 drivers
v0x10771e840_0 .net "new_pc", 31 0, v0x10770d970_0;  1 drivers
o0x11803c580 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x10771e950_0 .net "nxpc_wb", 31 0, o0x11803c580;  0 drivers
v0x10771e9e0_0 .net "pc_ex", 31 0, L_0x107723ee0;  1 drivers
v0x10771eaf0_0 .net "pc_id", 31 0, L_0x107721390;  1 drivers
v0x10771eb80_0 .net "pc_if", 31 0, v0x107715050_0;  1 drivers
v0x10771ec10_0 .net "pc_plus4_ex", 31 0, L_0x107723fc0;  1 drivers
v0x10771ed20_0 .net "pc_plus4_id", 31 0, L_0x107721510;  1 drivers
v0x10771edb0_0 .net "pc_plus4_if", 31 0, L_0x107720ff0;  1 drivers
v0x10771d6d0_0 .net "pc_plus4_mem", 31 0, L_0x1077261f0;  1 drivers
v0x10771d7e0_0 .net "pc_plus4_wb", 31 0, L_0x10772d940;  1 drivers
v0x10771ee40_0 .net "pc_src", 0 0, v0x10770dc90_0;  1 drivers
v0x10771eed0_0 .net "rd_ex", 4 0, L_0x107724420;  1 drivers
v0x10771ef60_0 .net "rd_id", 4 0, L_0x1077215c0;  1 drivers
v0x10771eff0_0 .net "rd_mem", 4 0, L_0x107726c10;  1 drivers
v0x10771f080_0 .net "rd_wb", 4 0, L_0x10772dae0;  1 drivers
v0x10771f110_0 .net "reg_src_ex", 1 0, L_0x107724b80;  1 drivers
v0x10771f220_0 .net "reg_src_id", 1 0, v0x10770af70_0;  1 drivers
v0x10771f330_0 .net "reg_src_mem", 1 0, L_0x107726e00;  1 drivers
v0x10771f440_0 .net "reg_src_wb", 1 0, L_0x10772d2c0;  1 drivers
v0x10771f4d0_0 .net "reg_write_data_mem_tp", 31 0, L_0x107727660;  1 drivers
v0x10771f560_0 .net "reg_write_data_wb_tp", 31 0, v0x10771bd60_0;  1 drivers
v0x10771f5f0_0 .net "reg_write_ex", 0 0, L_0x107724e40;  1 drivers
v0x10771f680_0 .net "reg_write_id", 0 0, v0x10770b0d0_0;  1 drivers
v0x10771f790_0 .net "reg_write_mem", 0 0, L_0x1077267f0;  1 drivers
v0x10771f820_0 .net "reg_write_wb", 0 0, L_0x10772dc40;  1 drivers
v0x10771f930_0 .net "request_finish", 0 0, v0x10768c3c0_0;  1 drivers
v0x10771f9c0_0 .net "rs1_data_ex", 31 0, L_0x107724180;  1 drivers
v0x10771fa50_0 .net "rs1_data_id", 31 0, L_0x107723920;  1 drivers
v0x10771fae0_0 .net "rs1_ex", 4 0, L_0x107724580;  1 drivers
v0x10771fb70_0 .net "rs1_fwd_ex", 1 0, v0x12762dd70_0;  1 drivers
v0x10771fc80_0 .net "rs1_fwd_id", 1 0, v0x127649290_0;  1 drivers
v0x10771fd10_0 .net "rs1_id", 4 0, L_0x1077216b0;  1 drivers
v0x10771fda0_0 .net "rs2_data_ex", 31 0, L_0x1077242c0;  1 drivers
v0x10771fe30_0 .net "rs2_data_ex_new", 31 0, L_0x1076dc0f0;  1 drivers
v0x10771fec0_0 .net "rs2_data_id", 31 0, L_0x107723a10;  1 drivers
v0x10771ff50_0 .net "rs2_data_mem", 31 0, L_0x1077264b0;  1 drivers
v0x10771ffe0_0 .net "rs2_ex", 4 0, L_0x107724720;  1 drivers
v0x107720070_0 .net "rs2_fwd_ex", 1 0, v0x12762de90_0;  1 drivers
v0x107720180_0 .net "rs2_fwd_id", 1 0, v0x1276cc390_0;  1 drivers
v0x107720210_0 .net "rs2_id", 4 0, L_0x107721730;  1 drivers
v0x1077202a0_0 .net "rst", 0 0, v0x107720f60_0;  alias, 1 drivers
L_0x118069a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x107720330_0 .net "stall_ex", 0 0, L_0x118069a80;  1 drivers
v0x1077203c0_0 .net "stall_id", 0 0, L_0x10772ed90;  1 drivers
v0x107720450_0 .net "stall_if", 0 0, L_0x10772ec40;  1 drivers
L_0x118069ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1077204e0_0 .net "stall_mem", 0 0, L_0x118069ac8;  1 drivers
L_0x118069b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x107720570_0 .net "stall_wb", 0 0, L_0x118069b10;  1 drivers
v0x107720600_0 .net "write_type", 2 0, L_0x107726eb0;  1 drivers
L_0x107727010 .cmp/eq 2, L_0x107726e00, L_0x118068dd8;
L_0x107727110 .cmp/eq 2, L_0x107726e00, L_0x118068e20;
L_0x107727210 .cmp/eq 2, L_0x107726e00, L_0x118068e68;
L_0x1077273f0 .functor MUXZ 32, L_0x1077261f0, L_0x107726350, L_0x107727210, C4<>;
L_0x107727490 .functor MUXZ 32, L_0x1077273f0, v0x107715fb0_0, L_0x107727110, C4<>;
L_0x107727660 .functor MUXZ 32, L_0x107727490, L_0x107726090, L_0x107727010, C4<>;
S_0x10767fcf0 .scope module, "data_cache" "DataCache" 7 213, 8 6 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 3 "write_type";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 1 "miss";
    .port_info 9 /OUTPUT 1 "request_finish";
    .port_info 10 /OUTPUT 32 "read_data";
    .port_info 11 /OUTPUT 1 "mem_read_request";
    .port_info 12 /OUTPUT 1 "mem_write_request";
    .port_info 13 /OUTPUT 256 "mem_write_data";
    .port_info 14 /OUTPUT 32 "mem_addr";
    .port_info 15 /INPUT 1 "mem_request_finish";
    .port_info 16 /INPUT 256 "mem_read_data";
P_0x1276555a0 .param/l "LINE_ADDR_LEN" 0 8 7, +C4<00000000000000000000000000000011>;
P_0x1276555e0 .param/l "LINE_SIZE" 1 8 32, +C4<00000000000000000000000000000001000>;
P_0x127655620 .param/l "MEM_ADDR_LEN" 1 8 30, +C4<000000000000000000000000000001101>;
P_0x127655660 .param/l "READY" 0 8 35, C4<00>;
P_0x1276556a0 .param/l "REPLACE_IN" 0 8 37, C4<10>;
P_0x1276556e0 .param/l "REPLACE_OUT" 0 8 36, C4<01>;
P_0x127655720 .param/l "SET_ADDR_LEN" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x127655760 .param/l "SET_SIZE" 1 8 33, +C4<00000000000000000000000000000001000>;
P_0x1276557a0 .param/l "TAG_ADDR_LEN" 0 8 9, +C4<00000000000000000000000000001010>;
P_0x1276557e0 .param/l "UNUSED_ADDR_LEN" 1 8 31, +C4<000000000000000000000000000000001110>;
P_0x127655820 .param/l "WAY_CNT" 0 8 10, +C4<00000000000000000000000000000100>;
P_0x127655860 .param/l "WORD_ADDR_LEN" 1 8 29, +C4<00000000000000000000000000000010>;
L_0x10772c270 .functor OR 1, L_0x107726950, L_0x107726650, C4<0>, C4<0>;
L_0x10772c540 .functor AND 1, L_0x10772c380, L_0x10772c4a0, C4<1>, C4<1>;
L_0x10772c800 .functor OR 1, L_0x10772c5f0, L_0x10772c760, C4<0>, C4<0>;
L_0x10772c8b0 .functor AND 1, L_0x10772c270, L_0x10772c800, C4<1>, C4<1>;
L_0x10772cf30 .functor BUFZ 10, v0x1076de1f0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x10772d180 .functor BUFZ 32, L_0x10772cfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x107680fc0_0 .net *"_ivl_45", 0 0, L_0x10772c270;  1 drivers
L_0x118069720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x107681050_0 .net/2u *"_ivl_46", 1 0, L_0x118069720;  1 drivers
v0x10768c7e0_0 .net *"_ivl_48", 0 0, L_0x10772c4a0;  1 drivers
v0x10768c870_0 .net *"_ivl_51", 0 0, L_0x10772c540;  1 drivers
v0x107691ab0_0 .net *"_ivl_53", 0 0, L_0x10772c5f0;  1 drivers
v0x107691b40_0 .net *"_ivl_55", 0 0, L_0x10772c760;  1 drivers
v0x10768e900_0 .net *"_ivl_57", 0 0, L_0x10772c800;  1 drivers
v0x10768e990_0 .net *"_ivl_60", 31 0, L_0x10772c9a0;  1 drivers
L_0x118069768 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x107693bd0_0 .net *"_ivl_63", 18 0, L_0x118069768;  1 drivers
v0x107693c60_0 .net *"_ivl_64", 31 0, L_0x10772cb20;  1 drivers
L_0x1180697b0 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10768a6c0_0 .net *"_ivl_67", 18 0, L_0x1180697b0;  1 drivers
L_0x1180697f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10768a750_0 .net/2u *"_ivl_68", 31 0, L_0x1180697f8;  1 drivers
v0x107690a20_0 .net *"_ivl_70", 31 0, L_0x10772cc00;  1 drivers
v0x107690ab0_0 .net *"_ivl_76", 31 0, L_0x10772cfa0;  1 drivers
v0x107692b40_0 .net *"_ivl_78", 4 0, L_0x10772cca0;  1 drivers
L_0x118069840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x107692bd0_0 .net *"_ivl_81", 1 0, L_0x118069840;  1 drivers
v0x10768f990_0 .net "addr", 31 0, L_0x107725fb0;  alias, 1 drivers
v0x10768fa20 .array "cache_data", 255 0, 31 0;
v0x1076a0720_0 .var "cache_state", 1 0;
v0x1076a07b0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076a38d0_0 .net "debug", 0 0, v0x107720ed0_0;  alias, 1 drivers
v0x1076a3960 .array "dirty", 31 0, 0 0;
v0x10769c3d0_0 .var "dirty_ready", 0 0;
v0x10769c460_0 .net "hit", 0 0, L_0x10772c380;  1 drivers
v0x1076a17b0_0 .net "hit_i", 3 0, L_0x10772ae50;  1 drivers
v0x1076a1840_0 .var/i "hit_way", 31 0;
v0x1076a2840_0 .var/i "i", 31 0;
v0x1076a28d0_0 .var/i "j", 31 0;
v0x1076c2ef0_0 .var/i "k", 31 0;
v0x1076c2f80_0 .net "line_addr", 2 0, L_0x10772c130;  1 drivers
v0x1076edd20_0 .var/i "line_index", 31 0;
v0x1076eddb0_0 .net "mem_addr", 31 0, L_0x10772cd90;  alias, 1 drivers
v0x1276807e0_0 .var "mem_read_addr", 12 0;
v0x127680870_0 .net "mem_read_data", 255 0, L_0x10772fde0;  alias, 1 drivers
v0x1076a55f0 .array "mem_read_line", 7 0;
v0x1076a55f0_0 .net v0x1076a55f0 0, 31 0, L_0x1077277b0; 1 drivers
v0x1076a55f0_1 .net v0x1076a55f0 1, 31 0, L_0x107727940; 1 drivers
v0x1076a55f0_2 .net v0x1076a55f0 2, 31 0, L_0x107727a50; 1 drivers
v0x1076a55f0_3 .net v0x1076a55f0 3, 31 0, L_0x107727be0; 1 drivers
v0x1076a55f0_4 .net v0x1076a55f0 4, 31 0, L_0x107727d50; 1 drivers
v0x1076a55f0_5 .net v0x1076a55f0 5, 31 0, L_0x107727f60; 1 drivers
v0x1076a55f0_6 .net v0x1076a55f0 6, 31 0, L_0x1077280d0; 1 drivers
v0x1076a55f0_7 .net v0x1076a55f0 7, 31 0, L_0x107728570; 1 drivers
v0x1076a5680_0 .var "mem_read_request", 0 0;
v0x1076de160_0 .var "mem_read_set_addr", 2 0;
v0x1076de1f0_0 .var "mem_read_tag_addr", 9 0;
v0x1076937b0_0 .net "mem_request_finish", 0 0, v0x10769f020_0;  alias, 1 drivers
v0x107693840_0 .var "mem_write_addr", 12 0;
v0x107692720_0 .net "mem_write_data", 255 0, L_0x1077281d0;  alias, 1 drivers
v0x1076927b0 .array "mem_write_line", 7 0, 31 0;
v0x107691690_0 .var "mem_write_request", 0 0;
v0x107691720_0 .net "miss", 0 0, L_0x10772c8b0;  alias, 1 drivers
v0x107690600_0 .var "now_valid", 0 0;
v0x107690690_0 .var/i "out_file", 31 0;
v0x10768f570_0 .var "read_data", 31 0;
v0x10768f600_0 .net "read_request", 0 0, L_0x107726950;  alias, 1 drivers
v0x10768e4e0_0 .net "replace_in_way_now", 31 0, L_0x10772d180;  1 drivers
v0x10768e570_0 .var "replace_ready", 31 0;
v0x10768d450_0 .var "replace_set_ready", 2 0;
v0x10768d4e0 .array "replace_way", 7 0, 31 0;
v0x10768c3c0_0 .var "request_finish", 0 0;
v0x10768c450_0 .net "rst", 0 0, v0x107720f60_0;  alias, 1 drivers
v0x10768b330_0 .net "set_addr", 2 0, L_0x10772c1d0;  1 drivers
v0x10768b3c0_0 .var/i "set_index", 31 0;
v0x10768a2a0 .array "tag", 31 0, 9 0;
v0x10768a330_0 .net "tag_addr", 9 0, L_0x10772c2e0;  1 drivers
v0x107689210_0 .net "tag_replace_in_now", 9 0, L_0x10772cf30;  1 drivers
v0x1076892a0 .array "valid", 31 0, 0 0;
v0x107688170_0 .var "valid_ready", 0 0;
v0x107688200_0 .var/i "way_i", 31 0;
v0x1076870d0_0 .var/i "way_index", 31 0;
v0x107687160_0 .net "word_addr", 1 0, L_0x10772bfb0;  1 drivers
v0x1076e4f00_0 .net "write_data", 31 0, L_0x107721150;  alias, 1 drivers
v0x1076e4f90_0 .var "write_data_temp", 31 0;
v0x1076e4bf0_0 .net "write_request", 0 0, L_0x107726650;  alias, 1 drivers
v0x1076e4c80_0 .net "write_type", 2 0, L_0x107726eb0;  alias, 1 drivers
E_0x107684d70 .event edge, v0x1076a17b0_0;
L_0x1077277b0 .part L_0x10772fde0, 224, 32;
L_0x107727940 .part L_0x10772fde0, 192, 32;
L_0x107727a50 .part L_0x10772fde0, 160, 32;
L_0x107727be0 .part L_0x10772fde0, 128, 32;
L_0x107727d50 .part L_0x10772fde0, 96, 32;
L_0x107727f60 .part L_0x10772fde0, 64, 32;
L_0x1077280d0 .part L_0x10772fde0, 32, 32;
v0x1076927b0_7 .array/port v0x1076927b0, 7;
v0x1076927b0_6 .array/port v0x1076927b0, 6;
v0x1076927b0_5 .array/port v0x1076927b0, 5;
v0x1076927b0_4 .array/port v0x1076927b0, 4;
LS_0x1077281d0_0_0 .concat8 [ 32 32 32 32], v0x1076927b0_7, v0x1076927b0_6, v0x1076927b0_5, v0x1076927b0_4;
v0x1076927b0_3 .array/port v0x1076927b0, 3;
v0x1076927b0_2 .array/port v0x1076927b0, 2;
v0x1076927b0_1 .array/port v0x1076927b0, 1;
v0x1076927b0_0 .array/port v0x1076927b0, 0;
LS_0x1077281d0_0_4 .concat8 [ 32 32 32 32], v0x1076927b0_3, v0x1076927b0_2, v0x1076927b0_1, v0x1076927b0_0;
L_0x1077281d0 .concat8 [ 128 128 0 0], LS_0x1077281d0_0_0, LS_0x1077281d0_0_4;
L_0x107728570 .part L_0x10772fde0, 0, 32;
L_0x10772ae50 .concat8 [ 1 1 1 1], L_0x107729040, L_0x107729e80, L_0x10772ada0, L_0x10772bf00;
L_0x10772bfb0 .part L_0x107725fb0, 0, 2;
L_0x10772c130 .part L_0x107725fb0, 2, 3;
L_0x10772c1d0 .part L_0x107725fb0, 5, 3;
L_0x10772c2e0 .part L_0x107725fb0, 8, 10;
L_0x10772c380 .reduce/or L_0x10772ae50;
L_0x10772c4a0 .cmp/eeq 2, v0x1076a0720_0, L_0x118069720;
L_0x10772c5f0 .reduce/nor L_0x10772c540;
L_0x10772c760 .reduce/nor v0x10768c3c0_0;
L_0x10772c9a0 .concat [ 13 19 0 0], v0x1276807e0_0, L_0x118069768;
L_0x10772cb20 .concat [ 13 19 0 0], v0x107693840_0, L_0x1180697b0;
L_0x10772cc00 .functor MUXZ 32, L_0x1180697f8, L_0x10772cb20, v0x107691690_0, C4<>;
L_0x10772cd90 .functor MUXZ 32, L_0x10772cc00, L_0x10772c9a0, v0x1076a5680_0, C4<>;
L_0x10772cfa0 .array/port v0x10768d4e0, L_0x10772cca0;
L_0x10772cca0 .concat [ 3 2 0 0], v0x1076de160_0, L_0x118069840;
S_0x10766a3b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 292, 8 292 0, S_0x10767fcf0;
 .timescale -9 -9;
v0x1076bf980_0 .var/i "line", 31 0;
S_0x10766aa60 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 328, 8 328 0, S_0x10767fcf0;
 .timescale -9 -9;
v0x1076bc8a0_0 .var/i "i", 31 0;
S_0x107685330 .scope generate, "hitloop[0]" "hitloop[0]" 8 114, 8 114 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x107694530 .param/l "way" 0 8 114, +C4<00>;
L_0x107729040 .functor AND 1, L_0x107728660, L_0x107728f10, C4<1>, C4<1>;
v0x1076ba2c0_0 .net *"_ivl_0", 0 0, L_0x107728660;  1 drivers
L_0x118068f40 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x1076c1e40_0 .net/2u *"_ivl_10", 9 0, L_0x118068f40;  1 drivers
v0x1076bf860_0 .net *"_ivl_13", 9 0, L_0x107728900;  1 drivers
v0x1076bc780_0 .net *"_ivl_14", 9 0, L_0x107728a60;  1 drivers
v0x1076ba1a0_0 .net *"_ivl_16", 7 0, L_0x107728b30;  1 drivers
L_0x118068f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1076b6e70_0 .net *"_ivl_19", 4 0, L_0x118068f88;  1 drivers
v0x1076b4880_0 .net *"_ivl_2", 7 0, L_0x107728700;  1 drivers
v0x1076055c0_0 .net *"_ivl_20", 9 0, L_0x107728c50;  1 drivers
L_0x118068fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1076a5f40_0 .net *"_ivl_23", 1 0, L_0x118068fd0;  1 drivers
L_0x118069018 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x1076dd160_0 .net/2u *"_ivl_24", 9 0, L_0x118069018;  1 drivers
v0x1076dc060_0 .net *"_ivl_27", 9 0, L_0x107728db0;  1 drivers
v0x1076daf60_0 .net *"_ivl_28", 0 0, L_0x107728f10;  1 drivers
v0x1076d9e60_0 .net *"_ivl_31", 0 0, L_0x107729040;  1 drivers
L_0x118068eb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1076d8090_0 .net *"_ivl_5", 4 0, L_0x118068eb0;  1 drivers
v0x1076627e0_0 .net *"_ivl_6", 9 0, L_0x1077287a0;  1 drivers
L_0x118068ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1076616b0_0 .net *"_ivl_9", 1 0, L_0x118068ef8;  1 drivers
L_0x107728660 .array/port v0x1076892a0, L_0x107728900;
L_0x107728700 .concat [ 3 5 0 0], L_0x10772c1d0, L_0x118068eb0;
L_0x1077287a0 .concat [ 8 2 0 0], L_0x107728700, L_0x118068ef8;
L_0x107728900 .arith/mult 10, L_0x1077287a0, L_0x118068f40;
L_0x107728a60 .array/port v0x10768a2a0, L_0x107728db0;
L_0x107728b30 .concat [ 3 5 0 0], L_0x10772c1d0, L_0x118068f88;
L_0x107728c50 .concat [ 8 2 0 0], L_0x107728b30, L_0x118068fd0;
L_0x107728db0 .arith/mult 10, L_0x107728c50, L_0x118069018;
L_0x107728f10 .cmp/eq 10, L_0x107728a60, L_0x10772c2e0;
S_0x107688560 .scope generate, "hitloop[1]" "hitloop[1]" 8 114, 8 114 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x107683ab0 .param/l "way" 0 8 114, +C4<01>;
L_0x107729e80 .functor AND 1, L_0x1077290f0, L_0x107729cf0, C4<1>, C4<1>;
v0x1076136e0_0 .net *"_ivl_0", 0 0, L_0x1077290f0;  1 drivers
L_0x1180690f0 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x10767f4d0_0 .net/2u *"_ivl_10", 9 0, L_0x1180690f0;  1 drivers
v0x107670ed0_0 .net *"_ivl_13", 9 0, L_0x1077293f0;  1 drivers
L_0x118069138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x107670830_0 .net *"_ivl_18", 0 0, L_0x118069138;  1 drivers
v0x1076860d0_0 .net *"_ivl_19", 10 0, L_0x107729530;  1 drivers
v0x107684fd0_0 .net *"_ivl_2", 7 0, L_0x107729190;  1 drivers
L_0x118069d98 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x107683ed0_0 .net/2u *"_ivl_23", 10 0, L_0x118069d98;  1 drivers
v0x107682dd0_0 .net *"_ivl_24", 10 0, L_0x107729680;  1 drivers
v0x107681cb0_0 .net *"_ivl_26", 9 0, L_0x1077297c0;  1 drivers
v0x10769a830_0 .net *"_ivl_28", 7 0, L_0x1077298a0;  1 drivers
L_0x118069180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x107696230_0 .net *"_ivl_31", 4 0, L_0x118069180;  1 drivers
v0x107639c10_0 .net *"_ivl_32", 9 0, L_0x1077299c0;  1 drivers
L_0x1180691c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10769f310_0 .net *"_ivl_35", 1 0, L_0x1180691c8;  1 drivers
L_0x118069210 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x10769e210_0 .net/2u *"_ivl_36", 9 0, L_0x118069210;  1 drivers
v0x10769d110_0 .net *"_ivl_39", 9 0, L_0x1077251d0;  1 drivers
L_0x118069258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10769c030_0 .net *"_ivl_44", 0 0, L_0x118069258;  1 drivers
v0x1076c3a80_0 .net *"_ivl_45", 10 0, L_0x107725310;  1 drivers
L_0x118069de0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x1076aeb10_0 .net/2u *"_ivl_49", 10 0, L_0x118069de0;  1 drivers
L_0x118069060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1076adec0_0 .net *"_ivl_5", 4 0, L_0x118069060;  1 drivers
v0x1076ae450_0 .net *"_ivl_50", 10 0, L_0x107729bf0;  1 drivers
v0x1076ad760_0 .net *"_ivl_52", 0 0, L_0x107729cf0;  1 drivers
v0x1076ad3f0_0 .net *"_ivl_55", 0 0, L_0x107729e80;  1 drivers
v0x1076acc40_0 .net *"_ivl_6", 9 0, L_0x107729290;  1 drivers
L_0x1180690a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1076ac8c0_0 .net *"_ivl_9", 1 0, L_0x1180690a8;  1 drivers
L_0x1077290f0 .array/port v0x1076892a0, L_0x107729680;
L_0x107729190 .concat [ 3 5 0 0], L_0x10772c1d0, L_0x118069060;
L_0x107729290 .concat [ 8 2 0 0], L_0x107729190, L_0x1180690a8;
L_0x1077293f0 .arith/mult 10, L_0x107729290, L_0x1180690f0;
L_0x107729530 .concat [ 10 1 0 0], L_0x1077293f0, L_0x118069138;
L_0x107729680 .arith/sum 11, L_0x107729530, L_0x118069d98;
L_0x1077297c0 .array/port v0x10768a2a0, L_0x107729bf0;
L_0x1077298a0 .concat [ 3 5 0 0], L_0x10772c1d0, L_0x118069180;
L_0x1077299c0 .concat [ 8 2 0 0], L_0x1077298a0, L_0x1180691c8;
L_0x1077251d0 .arith/mult 10, L_0x1077299c0, L_0x118069210;
L_0x107725310 .concat [ 10 1 0 0], L_0x1077251d0, L_0x118069258;
L_0x107729bf0 .arith/sum 11, L_0x107725310, L_0x118069de0;
L_0x107729cf0 .cmp/eq 10, L_0x1077297c0, L_0x10772c2e0;
S_0x107684230 .scope generate, "hitloop[2]" "hitloop[2]" 8 114, 8 114 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x1076a2110 .param/l "way" 0 8 114, +C4<010>;
L_0x10772ada0 .functor AND 1, L_0x107729f30, L_0x10772ac50, C4<1>, C4<1>;
v0x1076ab350_0 .net *"_ivl_0", 0 0, L_0x107729f30;  1 drivers
L_0x118069330 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x1076ab060_0 .net/2u *"_ivl_10", 9 0, L_0x118069330;  1 drivers
v0x1076aa640_0 .net *"_ivl_13", 9 0, L_0x10772a1d0;  1 drivers
L_0x118069378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1076a9e60_0 .net *"_ivl_18", 0 0, L_0x118069378;  1 drivers
v0x1076b6fa0_0 .net *"_ivl_19", 10 0, L_0x10772a2f0;  1 drivers
v0x1076b49b0_0 .net *"_ivl_2", 7 0, L_0x107729fd0;  1 drivers
L_0x118069e28 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x10765d840_0 .net/2u *"_ivl_23", 10 0, L_0x118069e28;  1 drivers
v0x1076ee9b0_0 .net *"_ivl_24", 10 0, L_0x10772a440;  1 drivers
v0x1076ed370_0 .net *"_ivl_26", 9 0, L_0x10772a580;  1 drivers
v0x1076ed1e0_0 .net *"_ivl_28", 7 0, L_0x10772a660;  1 drivers
L_0x1180693c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1076ecae0_0 .net *"_ivl_31", 4 0, L_0x1180693c0;  1 drivers
v0x1076ec770_0 .net *"_ivl_32", 9 0, L_0x10772a740;  1 drivers
L_0x118069408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1076eb990_0 .net *"_ivl_35", 1 0, L_0x118069408;  1 drivers
L_0x118069450 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x1076eb200_0 .net/2u *"_ivl_36", 9 0, L_0x118069450;  1 drivers
v0x1076eaf20_0 .net *"_ivl_39", 9 0, L_0x10772a890;  1 drivers
L_0x118069498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1076ea5e0_0 .net *"_ivl_44", 0 0, L_0x118069498;  1 drivers
v0x1076e9a20_0 .net *"_ivl_45", 10 0, L_0x10772a9d0;  1 drivers
L_0x118069e70 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x1076e8a50_0 .net/2u *"_ivl_49", 10 0, L_0x118069e70;  1 drivers
L_0x1180692a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1076062e0_0 .net *"_ivl_5", 4 0, L_0x1180692a0;  1 drivers
v0x107606370_0 .net *"_ivl_50", 10 0, L_0x10772ab50;  1 drivers
v0x10765e190_0 .net *"_ivl_52", 0 0, L_0x10772ac50;  1 drivers
v0x10765e220_0 .net *"_ivl_55", 0 0, L_0x10772ada0;  1 drivers
v0x1076638d0_0 .net *"_ivl_6", 9 0, L_0x10772a0b0;  1 drivers
L_0x1180692e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x107663960_0 .net *"_ivl_9", 1 0, L_0x1180692e8;  1 drivers
L_0x107729f30 .array/port v0x1076892a0, L_0x10772a440;
L_0x107729fd0 .concat [ 3 5 0 0], L_0x10772c1d0, L_0x1180692a0;
L_0x10772a0b0 .concat [ 8 2 0 0], L_0x107729fd0, L_0x1180692e8;
L_0x10772a1d0 .arith/mult 10, L_0x10772a0b0, L_0x118069330;
L_0x10772a2f0 .concat [ 10 1 0 0], L_0x10772a1d0, L_0x118069378;
L_0x10772a440 .arith/sum 11, L_0x10772a2f0, L_0x118069e28;
L_0x10772a580 .array/port v0x10768a2a0, L_0x10772ab50;
L_0x10772a660 .concat [ 3 5 0 0], L_0x10772c1d0, L_0x1180693c0;
L_0x10772a740 .concat [ 8 2 0 0], L_0x10772a660, L_0x118069408;
L_0x10772a890 .arith/mult 10, L_0x10772a740, L_0x118069450;
L_0x10772a9d0 .concat [ 10 1 0 0], L_0x10772a890, L_0x118069498;
L_0x10772ab50 .arith/sum 11, L_0x10772a9d0, L_0x118069e70;
L_0x10772ac50 .cmp/eq 10, L_0x10772a580, L_0x10772c2e0;
S_0x1076874c0 .scope generate, "hitloop[3]" "hitloop[3]" 8 114, 8 114 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x107613620 .param/l "way" 0 8 114, +C4<011>;
L_0x10772bf00 .functor AND 1, L_0x10772afe0, L_0x10772bd30, C4<1>, C4<1>;
v0x107670b90_0 .net *"_ivl_0", 0 0, L_0x10772afe0;  1 drivers
L_0x118069570 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x107670c20_0 .net/2u *"_ivl_10", 9 0, L_0x118069570;  1 drivers
v0x1076ee600_0 .net *"_ivl_13", 9 0, L_0x10772b280;  1 drivers
L_0x1180695b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1076ee690_0 .net *"_ivl_18", 0 0, L_0x1180695b8;  1 drivers
v0x10764ae90_0 .net *"_ivl_19", 10 0, L_0x10772b3c0;  1 drivers
v0x10764af20_0 .net *"_ivl_2", 7 0, L_0x10772b080;  1 drivers
L_0x118069eb8 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x1076abab0_0 .net/2u *"_ivl_23", 10 0, L_0x118069eb8;  1 drivers
v0x1076abb40_0 .net *"_ivl_24", 10 0, L_0x10772b4e0;  1 drivers
v0x1076edae0_0 .net *"_ivl_26", 9 0, L_0x10772b620;  1 drivers
v0x1076edb70_0 .net *"_ivl_28", 7 0, L_0x10772b700;  1 drivers
L_0x118069600 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1076eac00_0 .net *"_ivl_31", 4 0, L_0x118069600;  1 drivers
v0x1076eac90_0 .net *"_ivl_32", 9 0, L_0x10772b8a0;  1 drivers
L_0x118069648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10769af30_0 .net *"_ivl_35", 1 0, L_0x118069648;  1 drivers
L_0x118069690 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x10769afc0_0 .net/2u *"_ivl_36", 9 0, L_0x118069690;  1 drivers
v0x1076a5ce0_0 .net *"_ivl_39", 9 0, L_0x10772b990;  1 drivers
L_0x1180696d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1076a5d70_0 .net *"_ivl_44", 0 0, L_0x1180696d8;  1 drivers
v0x1076df200_0 .net *"_ivl_45", 10 0, L_0x10772bab0;  1 drivers
L_0x118069f00 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x1076df290_0 .net/2u *"_ivl_49", 10 0, L_0x118069f00;  1 drivers
L_0x1180694e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x10765f660_0 .net *"_ivl_5", 4 0, L_0x1180694e0;  1 drivers
v0x10765f6f0_0 .net *"_ivl_50", 10 0, L_0x10772bc30;  1 drivers
v0x107663de0_0 .net *"_ivl_52", 0 0, L_0x10772bd30;  1 drivers
v0x107663e70_0 .net *"_ivl_55", 0 0, L_0x10772bf00;  1 drivers
v0x10767b700_0 .net *"_ivl_6", 9 0, L_0x10772b160;  1 drivers
L_0x118069528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10767b790_0 .net *"_ivl_9", 1 0, L_0x118069528;  1 drivers
L_0x10772afe0 .array/port v0x1076892a0, L_0x10772b4e0;
L_0x10772b080 .concat [ 3 5 0 0], L_0x10772c1d0, L_0x1180694e0;
L_0x10772b160 .concat [ 8 2 0 0], L_0x10772b080, L_0x118069528;
L_0x10772b280 .arith/mult 10, L_0x10772b160, L_0x118069570;
L_0x10772b3c0 .concat [ 10 1 0 0], L_0x10772b280, L_0x1180695b8;
L_0x10772b4e0 .arith/sum 11, L_0x10772b3c0, L_0x118069eb8;
L_0x10772b620 .array/port v0x10768a2a0, L_0x10772bc30;
L_0x10772b700 .concat [ 3 5 0 0], L_0x10772c1d0, L_0x118069600;
L_0x10772b8a0 .concat [ 8 2 0 0], L_0x10772b700, L_0x118069648;
L_0x10772b990 .arith/mult 10, L_0x10772b8a0, L_0x118069690;
L_0x10772bab0 .concat [ 10 1 0 0], L_0x10772b990, L_0x1180696d8;
L_0x10772bc30 .arith/sum 11, L_0x10772bab0, L_0x118069f00;
L_0x10772bd30 .cmp/eq 10, L_0x10772b620, L_0x10772c2e0;
S_0x10768db30 .scope generate, "memory_interface[0]" "memory_interface[0]" 8 64, 8 64 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x1076acae0 .param/l "line" 0 8 64, +C4<00>;
v0x107694850_0 .net *"_ivl_2", 31 0, v0x1076927b0_0;  1 drivers
S_0x10768ba10 .scope generate, "memory_interface[1]" "memory_interface[1]" 8 64, 8 64 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x1076a9d30 .param/l "line" 0 8 64, +C4<01>;
v0x1076948e0_0 .net *"_ivl_2", 31 0, v0x1076927b0_1;  1 drivers
S_0x107686430 .scope generate, "memory_interface[2]" "memory_interface[2]" 8 64, 8 64 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x10769cd10 .param/l "line" 0 8 64, +C4<010>;
v0x10768d870_0 .net *"_ivl_2", 31 0, v0x1076927b0_2;  1 drivers
S_0x107682310 .scope generate, "memory_interface[3]" "memory_interface[3]" 8 64, 8 64 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x1076ea2f0 .param/l "line" 0 8 64, +C4<011>;
v0x10768d900_0 .net *"_ivl_2", 31 0, v0x1076927b0_3;  1 drivers
S_0x107681260 .scope generate, "memory_interface[4]" "memory_interface[4]" 8 64, 8 64 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x1076b4910 .param/l "line" 0 8 64, +C4<0100>;
v0x10768b750_0 .net *"_ivl_2", 31 0, v0x1076927b0_4;  1 drivers
S_0x10768caa0 .scope generate, "memory_interface[5]" "memory_interface[5]" 8 64, 8 64 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x1076bc810 .param/l "line" 0 8 64, +C4<0101>;
v0x10768b7e0_0 .net *"_ivl_2", 31 0, v0x1076927b0_5;  1 drivers
S_0x107691d70 .scope generate, "memory_interface[6]" "memory_interface[6]" 8 64, 8 64 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x1076ba350 .param/l "line" 0 8 64, +C4<0110>;
v0x107682050_0 .net *"_ivl_2", 31 0, v0x1076927b0_6;  1 drivers
S_0x10768ebc0 .scope generate, "memory_interface[7]" "memory_interface[7]" 8 64, 8 64 0, S_0x10767fcf0;
 .timescale -9 -9;
P_0x1076ee3e0 .param/l "line" 0 8 64, +C4<0111>;
v0x1076820e0_0 .net *"_ivl_2", 31 0, v0x1076927b0_7;  1 drivers
S_0x107693e90 .scope module, "ex_mem" "EX_MEM" 7 164, 9 2 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x1076e2a10_0 .net "alu_result_ex", 31 0, v0x1076e4720_0;  alias, 1 drivers
v0x1076e2aa0_0 .net "alu_result_mem", 31 0, L_0x107726090;  alias, 1 drivers
v0x10769e840_0 .net "bubble_mem", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x10769e8d0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x10769f940_0 .net "imm_ex", 31 0, L_0x1077240a0;  alias, 1 drivers
v0x10769f9d0_0 .net "imm_mem", 31 0, L_0x107726350;  alias, 1 drivers
v0x10769d740_0 .net "instr_funct3_ex", 2 0, L_0x107724a20;  alias, 1 drivers
v0x10769d7d0_0 .net "instr_funct3_mem", 2 0, L_0x107726ab0;  alias, 1 drivers
v0x1076c56b0_0 .net "mem_addr", 31 0, L_0x107725fb0;  alias, 1 drivers
v0x1076c5740_0 .net "mem_read_ex", 0 0, L_0x107725510;  alias, 1 drivers
v0x1076ebb70_0 .net "mem_read_mem", 0 0, L_0x107726950;  alias, 1 drivers
o0x1180345d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1076ebc00_0 .net "mem_write", 0 0, o0x1180345d0;  0 drivers
v0x127662e50_0 .net "mem_write_ex", 0 0, L_0x107724ce0;  alias, 1 drivers
v0x127662ee0_0 .net "mem_write_mem", 0 0, L_0x107726650;  alias, 1 drivers
v0x107660470_0 .net "pc_plus4_ex", 31 0, L_0x107723fc0;  alias, 1 drivers
v0x107660500_0 .net "pc_plus4_mem", 31 0, L_0x1077261f0;  alias, 1 drivers
v0x107660140_0 .net "rd_ex", 4 0, L_0x107724420;  alias, 1 drivers
v0x1076de820_0 .net "rd_mem", 4 0, L_0x107726c10;  alias, 1 drivers
v0x1076de8b0_0 .net "reg_src_ex", 1 0, L_0x107724b80;  alias, 1 drivers
v0x107660ba0_0 .net "reg_src_mem", 1 0, L_0x107726e00;  alias, 1 drivers
v0x107660c30_0 .net "reg_write_ex", 0 0, L_0x107724e40;  alias, 1 drivers
v0x107660890_0 .net "reg_write_mem", 0 0, L_0x1077267f0;  alias, 1 drivers
v0x107660920_0 .net "rs2_data_ex", 31 0, L_0x1076dc0f0;  alias, 1 drivers
v0x10766a770_0 .net "rs2_data_mem", 31 0, L_0x1077264b0;  alias, 1 drivers
v0x10766a800_0 .net "stall_mem", 0 0, L_0x118069ac8;  alias, 1 drivers
v0x107688830_0 .net "write_data", 31 0, L_0x107721150;  alias, 1 drivers
v0x1076888c0_0 .net "write_type", 2 0, L_0x107726eb0;  alias, 1 drivers
S_0x10768a980 .scope module, "EX_MEM_alu_result" "PipeDff" 9 23, 10 1 0, S_0x107693e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1076e4090 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x107726090 .functor BUFZ 32, v0x1076a0300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1076e4350_0 .net "bubble", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x1076e3ca0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076e3d30_0 .net "data_in", 31 0, v0x1076e4720_0;  alias, 1 drivers
v0x1076e3990_0 .net "data_out", 31 0, L_0x107726090;  alias, 1 drivers
v0x1076e3a20_0 .net "data_out_wire", 31 0, v0x1076a0300_0;  1 drivers
v0x1076a0300_0 .var "data_reg", 31 0;
L_0x118068b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1076a0390_0 .net "default_val", 31 0, L_0x118068b08;  1 drivers
v0x1076a4550_0 .net "stall", 0 0, L_0x118069ac8;  alias, 1 drivers
S_0x107683130 .scope module, "EX_MEM_imm" "PipeDff" 9 25, 10 1 0, S_0x107693e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12760b960 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x107726350 .functor BUFZ 32, v0x1076a1420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1076a34b0_0 .net "bubble", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x1076a3540_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076a2420_0 .net "data_in", 31 0, L_0x1077240a0;  alias, 1 drivers
v0x1076a24b0_0 .net "data_out", 31 0, L_0x107726350;  alias, 1 drivers
v0x1076a1390_0 .net "data_out_wire", 31 0, v0x1076a1420_0;  1 drivers
v0x1076a1420_0 .var "data_reg", 31 0;
L_0x118068b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1076aac70_0 .net "default_val", 31 0, L_0x118068b98;  1 drivers
v0x1076aad00_0 .net "stall", 0 0, L_0x118069ac8;  alias, 1 drivers
S_0x107690ce0 .scope module, "EX_MEM_instr_funct3" "PipeDff" 9 32, 10 1 0, S_0x107693e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x12763c440 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x107726ab0 .functor BUFZ 3, v0x107678e90_0, C4<000>, C4<000>, C4<000>;
v0x12763b0d0_0 .net "bubble", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x1076a7be0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076a7c70_0 .net "data_in", 2 0, L_0x107724a20;  alias, 1 drivers
v0x1076d8c90_0 .net "data_out", 2 0, L_0x107726ab0;  alias, 1 drivers
v0x1076d8d20_0 .net "data_out_wire", 2 0, v0x107678e90_0;  1 drivers
v0x107678e90_0 .var "data_reg", 2 0;
L_0x118068d00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x107678f20_0 .net "default_val", 2 0, L_0x118068d00;  1 drivers
v0x107676fc0_0 .net "stall", 0 0, L_0x118069ac8;  alias, 1 drivers
S_0x107689600 .scope module, "EX_MEM_mem_read" "PipeDff" 9 30, 10 1 0, S_0x107693e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x127686d80 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x107726950 .functor BUFZ 1, v0x10767b390_0, C4<0>, C4<0>, C4<0>;
v0x10767a7d0_0 .net "bubble", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x10767a860_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x10767d4b0_0 .net "data_in", 0 0, L_0x107725510;  alias, 1 drivers
v0x10767d540_0 .net "data_out", 0 0, L_0x107726950;  alias, 1 drivers
v0x10767b300_0 .net "data_out_wire", 0 0, v0x10767b390_0;  1 drivers
v0x10767b390_0 .var "data_reg", 0 0;
L_0x118068cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x107696d10_0 .net "default_val", 0 0, L_0x118068cb8;  1 drivers
v0x107696da0_0 .net "stall", 0 0, L_0x118069ac8;  alias, 1 drivers
S_0x107692e00 .scope module, "EX_MEM_mem_write" "PipeDff" 9 28, 10 1 0, S_0x107693e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x127609000 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x107726650 .functor BUFZ 1, v0x1076ef1e0_0, C4<0>, C4<0>, C4<0>;
v0x107697810_0 .net "bubble", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x1076c6e60_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076c6ef0_0 .net "data_in", 0 0, L_0x107724ce0;  alias, 1 drivers
v0x1076efa40_0 .net "data_out", 0 0, L_0x107726650;  alias, 1 drivers
v0x1076efad0_0 .net "data_out_wire", 0 0, v0x1076ef1e0_0;  1 drivers
v0x1076ef1e0_0 .var "data_reg", 0 0;
L_0x118068c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1076ef270_0 .net "default_val", 0 0, L_0x118068c28;  1 drivers
v0x1076e3120_0 .net "stall", 0 0, L_0x118069ac8;  alias, 1 drivers
S_0x10769aaa0 .scope module, "EX_MEM_pc_plus4" "PipeDff" 9 24, 10 1 0, S_0x107693e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x127686980 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x1077261f0 .functor BUFZ 32, v0x1076a0a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1076964a0_0 .net "bubble", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x107696530_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x10769e570_0 .net "data_in", 31 0, L_0x107723fc0;  alias, 1 drivers
v0x10769e600_0 .net "data_out", 31 0, L_0x1077261f0;  alias, 1 drivers
v0x1076a09e0_0 .net "data_out_wire", 31 0, v0x1076a0a70_0;  1 drivers
v0x1076a0a70_0 .var "data_reg", 31 0;
L_0x118068b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1076a4940_0 .net "default_val", 31 0, L_0x118068b50;  1 drivers
v0x1076a49d0_0 .net "stall", 0 0, L_0x118069ac8;  alias, 1 drivers
S_0x1076a3b90 .scope module, "EX_MEM_rd" "PipeDff" 9 33, 10 1 0, S_0x107693e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1076eafb0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x107726c10 .functor BUFZ 5, v0x1076a2b00_0, C4<00000>, C4<00000>, C4<00000>;
v0x10769c700_0 .net "bubble", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x10769f670_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x10769f700_0 .net "data_in", 4 0, L_0x107724420;  alias, 1 drivers
v0x1076a1a70_0 .net "data_out", 4 0, L_0x107726c10;  alias, 1 drivers
v0x1076a1b00_0 .net "data_out_wire", 4 0, v0x1076a2b00_0;  1 drivers
v0x1076a2b00_0 .var "data_reg", 4 0;
L_0x118068d48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1076a2b90_0 .net "default_val", 4 0, L_0x118068d48;  1 drivers
v0x10769d470_0 .net "stall", 0 0, L_0x118069ac8;  alias, 1 drivers
S_0x10769b5e0 .scope module, "EX_MEM_reg_src" "PipeDff" 9 34, 10 1 0, S_0x107693e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x1076eb2d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x107726e00 .functor BUFZ 2, v0x1076c3680_0, C4<00>, C4<00>, C4<00>;
v0x10769b310_0 .net "bubble", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x10769b3a0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076c3cb0_0 .net "data_in", 1 0, L_0x107724b80;  alias, 1 drivers
v0x1076c3d40_0 .net "data_out", 1 0, L_0x107726e00;  alias, 1 drivers
v0x1076c35f0_0 .net "data_out_wire", 1 0, v0x1076c3680_0;  1 drivers
v0x1076c3680_0 .var "data_reg", 1 0;
L_0x118068d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1076abcb0_0 .net "default_val", 1 0, L_0x118068d90;  1 drivers
v0x1076abd40_0 .net "stall", 0 0, L_0x118069ac8;  alias, 1 drivers
S_0x107606d20 .scope module, "EX_MEM_reg_write" "PipeDff" 9 29, 10 1 0, S_0x107693e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x127608fc0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x1077267f0 .functor BUFZ 1, v0x1076da490_0, C4<0>, C4<0>, C4<0>;
v0x1076dd820_0 .net "bubble", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x1076d9390_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076d9420_0 .net "data_in", 0 0, L_0x107724e40;  alias, 1 drivers
v0x1076db590_0 .net "data_out", 0 0, L_0x1077267f0;  alias, 1 drivers
v0x1076db620_0 .net "data_out_wire", 0 0, v0x1076da490_0;  1 drivers
v0x1076da490_0 .var "data_reg", 0 0;
L_0x118068c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1076da520_0 .net "default_val", 0 0, L_0x118068c70;  1 drivers
v0x107662e10_0 .net "stall", 0 0, L_0x118069ac8;  alias, 1 drivers
S_0x107664370 .scope module, "EX_MEM_rs2_data" "PipeDff" 9 26, 10 1 0, S_0x107693e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1276527b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x1077264b0 .functor BUFZ 32, v0x107686790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x10766ad50_0 .net "bubble", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x10766ade0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107684500_0 .net "data_in", 31 0, L_0x1076dc0f0;  alias, 1 drivers
v0x107684590_0 .net "data_out", 31 0, L_0x1077264b0;  alias, 1 drivers
v0x107686700_0 .net "data_out_wire", 31 0, v0x107686790_0;  1 drivers
v0x107686790_0 .var "data_reg", 31 0;
L_0x118068be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x107683400_0 .net "default_val", 31 0, L_0x118068be0;  1 drivers
v0x107683490_0 .net "stall", 0 0, L_0x118069ac8;  alias, 1 drivers
S_0x1076898d0 .scope module, "ex_module" "EX_MODULE" 7 139, 11 3 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x107725ec0 .functor BUFZ 32, v0x1076e4720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1076dc0f0 .functor BUFZ 32, L_0x1077259b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1076bf1d0_0 .net "alu_result", 31 0, v0x1076e4720_0;  alias, 1 drivers
v0x1076bbf40_0 .net "alu_result_wire", 31 0, L_0x107725ec0;  1 drivers
v0x1076bbfd0_0 .net "alu_src1", 0 0, L_0x107725120;  alias, 1 drivers
v0x1076bc060_0 .net "alu_src2", 0 0, L_0x107725670;  alias, 1 drivers
v0x1076bc0f0_0 .net "alu_type", 3 0, L_0x1077248c0;  alias, 1 drivers
v0x1076b9960_0 .net "imm", 31 0, L_0x1077240a0;  alias, 1 drivers
v0x1076b99f0_0 .net "less_than", 0 0, v0x1076e37d0_0;  1 drivers
v0x1076b9a80_0 .net "op1", 31 0, L_0x107725b50;  1 drivers
v0x1076b9b10_0 .net "op2", 31 0, L_0x107725ce0;  1 drivers
v0x1076b6630_0 .net "pc", 31 0, L_0x107723ee0;  alias, 1 drivers
o0x118035500 .functor BUFZ 1, C4<z>; HiZ drive
v0x1076b66c0_0 .net "pc_src", 0 0, o0x118035500;  0 drivers
v0x1076b6750_0 .net "reg_write_data_mem", 31 0, L_0x107727660;  alias, 1 drivers
v0x1076b67e0_0 .net "reg_write_data_wb", 31 0, v0x10771bd60_0;  alias, 1 drivers
v0x1076b4040_0 .net "rs1_data", 31 0, L_0x107724180;  alias, 1 drivers
v0x1076b40d0_0 .net "rs1_data_new", 31 0, L_0x1077258c0;  1 drivers
v0x1076b4160_0 .net "rs1_fwd_ex", 1 0, v0x12762dd70_0;  alias, 1 drivers
v0x1076b41f0_0 .net "rs2_data", 31 0, L_0x1077242c0;  alias, 1 drivers
v0x1276a70f0_0 .net "rs2_data_ex_new", 31 0, L_0x1076dc0f0;  alias, 1 drivers
v0x1276a7180_0 .net "rs2_data_new", 31 0, L_0x1077259b0;  1 drivers
v0x1276a7210_0 .net "rs2_fwd_ex", 1 0, v0x12762de90_0;  alias, 1 drivers
v0x1276c1420_0 .net "zero", 0 0, v0x1076e3430_0;  1 drivers
S_0x1076e49a0 .scope module, "EX_ALU" "ALU" 11 39, 12 2 0, S_0x1076898d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x1076e3fb0_0 .net "alu_in1", 31 0, L_0x107725b50;  alias, 1 drivers
v0x1076e4690_0 .net "alu_in2", 31 0, L_0x107725ce0;  alias, 1 drivers
v0x1076e4720_0 .var "alu_result", 31 0;
v0x1076e3740_0 .net "alu_type", 3 0, L_0x1077248c0;  alias, 1 drivers
v0x1076e37d0_0 .var "less_than", 0 0;
v0x1076e3430_0 .var "zero", 0 0;
E_0x107660590 .event edge, v0x1076e3740_0, v0x1076e3fb0_0, v0x1076e4690_0, v0x1076e3d30_0;
S_0x1076a4c10 .scope module, "EX_OP_SELECTOR" "OpSelector" 11 23, 13 3 0, S_0x1076898d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x1077258c0 .functor BUFZ 32, v0x1076c2090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1077259b0 .functor BUFZ 32, v0x1076ba480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x118068a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x107725aa0 .functor XNOR 1, L_0x107725120, L_0x118068a78, C4<0>, C4<0>;
L_0x118068ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x107725c30 .functor XNOR 1, L_0x107725670, L_0x118068ac0, C4<0>, C4<0>;
v0x1076b7170_0 .net/2u *"_ivl_10", 0 0, L_0x118068ac0;  1 drivers
v0x1076b4af0_0 .net *"_ivl_12", 0 0, L_0x107725c30;  1 drivers
v0x1076b4b80_0 .net/2u *"_ivl_4", 0 0, L_0x118068a78;  1 drivers
v0x1076f0c20_0 .net *"_ivl_6", 0 0, L_0x107725aa0;  1 drivers
v0x1076f0cb0_0 .net "alu_src1", 0 0, L_0x107725120;  alias, 1 drivers
v0x1076eef10_0 .net "alu_src2", 0 0, L_0x107725670;  alias, 1 drivers
v0x1076eefa0_0 .net "data_op1", 31 0, v0x1076c2090_0;  1 drivers
v0x1076ef030_0 .net "data_op2", 31 0, v0x1076ba480_0;  1 drivers
v0x10764b4a0_0 .net "fwd_ex1", 1 0, v0x12762dd70_0;  alias, 1 drivers
v0x10764b530_0 .net "fwd_ex2", 1 0, v0x12762de90_0;  alias, 1 drivers
v0x10764b5c0_0 .net "imm", 31 0, L_0x1077240a0;  alias, 1 drivers
v0x10765fcf0_0 .net "op1", 31 0, L_0x107725b50;  alias, 1 drivers
v0x10765fd80_0 .net "op2", 31 0, L_0x107725ce0;  alias, 1 drivers
v0x10765fe10_0 .net "pc", 31 0, L_0x107723ee0;  alias, 1 drivers
v0x10765fea0_0 .net "reg_write_data_mem", 31 0, L_0x107727660;  alias, 1 drivers
v0x1076c1600_0 .net "reg_write_data_wb", 31 0, v0x10771bd60_0;  alias, 1 drivers
v0x1076c1690_0 .net "rs1_data", 31 0, L_0x107724180;  alias, 1 drivers
v0x1076bf020_0 .net "rs1_data_new", 31 0, L_0x1077258c0;  alias, 1 drivers
v0x1076bf0b0_0 .net "rs2_data", 31 0, L_0x1077242c0;  alias, 1 drivers
v0x1076bf140_0 .net "rs2_data_new", 31 0, L_0x1077259b0;  alias, 1 drivers
L_0x107725b50 .functor MUXZ 32, L_0x107723ee0, v0x1076c2090_0, L_0x107725aa0, C4<>;
L_0x107725ce0 .functor MUXZ 32, L_0x1077240a0, v0x1076ba480_0, L_0x107725c30, C4<>;
S_0x1076c7330 .scope module, "FWD_MUX_1" "FWD_MUX" 13 13, 14 2 0, S_0x1076a4c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x1076e34c0_0 .net "Data_EX", 31 0, L_0x107724180;  alias, 1 drivers
v0x1076c3230_0 .net "Data_MEM", 31 0, L_0x107727660;  alias, 1 drivers
v0x1076c32c0_0 .net "Data_WB", 31 0, v0x10771bd60_0;  alias, 1 drivers
v0x1076c2090_0 .var "Data_out", 31 0;
v0x1076c2120_0 .net "fwd_ex", 1 0, v0x12762dd70_0;  alias, 1 drivers
E_0x10768fda0 .event edge, v0x1076c2120_0, v0x1076e34c0_0, v0x1076c3230_0, v0x1076c32c0_0;
S_0x1076bfab0 .scope module, "FWD_MUX_2" "FWD_MUX" 13 14, 14 2 0, S_0x1076a4c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x1076bc9d0_0 .net "Data_EX", 31 0, L_0x1077242c0;  alias, 1 drivers
v0x1076bca60_0 .net "Data_MEM", 31 0, L_0x107727660;  alias, 1 drivers
v0x1076ba3f0_0 .net "Data_WB", 31 0, v0x10771bd60_0;  alias, 1 drivers
v0x1076ba480_0 .var "Data_out", 31 0;
v0x1076b70e0_0 .net "fwd_ex", 1 0, v0x12762de90_0;  alias, 1 drivers
E_0x10765d8d0 .event edge, v0x1076b70e0_0, v0x1076bc9d0_0, v0x1076c3230_0, v0x1076c32c0_0;
S_0x1276c14b0 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 7 287, 15 2 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x127657d60_0 .net "rd_mem", 4 0, L_0x107726c10;  alias, 1 drivers
v0x127657df0_0 .net "rd_wb", 4 0, L_0x10772dae0;  alias, 1 drivers
v0x127657e80_0 .net "reg_write_mem", 0 0, L_0x1077267f0;  alias, 1 drivers
v0x127657f10_0 .net "reg_write_wb", 0 0, L_0x10772dc40;  alias, 1 drivers
v0x127657fa0_0 .net "rs1_ex", 4 0, L_0x107724580;  alias, 1 drivers
v0x12762dd70_0 .var "rs1_fwd_ex", 1 0;
v0x12762de00_0 .net "rs2_ex", 4 0, L_0x107724720;  alias, 1 drivers
v0x12762de90_0 .var "rs2_fwd_ex", 1 0;
E_0x1076ac9a0/0 .event edge, v0x1076db590_0, v0x1076a1a70_0, v0x127657fa0_0, v0x127657f10_0;
E_0x1076ac9a0/1 .event edge, v0x127657df0_0, v0x12762de00_0;
E_0x1076ac9a0 .event/or E_0x1076ac9a0/0, E_0x1076ac9a0/1;
S_0x127607480 .scope module, "forward_unit_id" "Forward_Unit_Id" 7 278, 16 2 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x1276075f0_0 .net "branch_id", 0 0, L_0x107723b00;  alias, 1 drivers
v0x127607680_0 .net "jal_id", 0 0, L_0x107723bf0;  alias, 1 drivers
v0x1276490e0_0 .net "jalr_id", 0 0, L_0x107723cb0;  alias, 1 drivers
v0x127649170_0 .net "rd_mem", 4 0, L_0x107726c10;  alias, 1 drivers
v0x127649200_0 .net "reg_write_mem", 0 0, L_0x1077267f0;  alias, 1 drivers
v0x127649290_0 .var "rs1_fwd_id", 1 0;
v0x127649320_0 .net "rs1_id", 4 0, L_0x1077216b0;  alias, 1 drivers
v0x1276cc390_0 .var "rs2_fwd_id", 1 0;
v0x1276cc420_0 .net "rs2_id", 4 0, L_0x107721730;  alias, 1 drivers
E_0x1076adfa0/0 .event edge, v0x1076db590_0, v0x1276075f0_0, v0x1076a1a70_0, v0x127649320_0;
E_0x1076adfa0/1 .event edge, v0x1276490e0_0, v0x1276cc420_0;
E_0x1076adfa0 .event/or E_0x1076adfa0/0, E_0x1076adfa0/1;
S_0x1276cc4b0 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 7 261, 17 2 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /INPUT 1 "miss";
    .port_info 13 /OUTPUT 1 "stall_if";
    .port_info 14 /OUTPUT 1 "bubble_if";
    .port_info 15 /OUTPUT 1 "stall_id";
    .port_info 16 /OUTPUT 1 "bubble_id";
    .port_info 17 /OUTPUT 1 "stall_ex";
    .port_info 18 /OUTPUT 1 "bubble_ex";
    .port_info 19 /OUTPUT 1 "stall_mem";
    .port_info 20 /OUTPUT 1 "bubble_mem";
    .port_info 21 /OUTPUT 1 "stall_wb";
    .port_info 22 /OUTPUT 1 "bubble_wb";
L_0x10772dcf0 .functor OR 1, L_0x107723b00, L_0x107723cb0, C4<0>, C4<0>;
L_0x10772e020 .functor OR 1, L_0x10772dda0, L_0x10772de60, C4<0>, C4<0>;
L_0x10772e0d0 .functor AND 1, L_0x107724e40, L_0x10772e020, C4<1>, C4<1>;
L_0x10772e4e0 .functor OR 1, L_0x10772e180, L_0x10772e340, C4<0>, C4<0>;
L_0x10772e550 .functor AND 1, L_0x107726950, L_0x10772e4e0, C4<1>, C4<1>;
L_0x10772e6c0 .functor OR 1, L_0x10772e0d0, L_0x10772e550, C4<0>, C4<0>;
L_0x10772e770 .functor AND 1, L_0x10772dcf0, L_0x10772e6c0, C4<1>, C4<1>;
L_0x10772e8a0 .functor OR 1, L_0x10772e770, L_0x10772c8b0, C4<0>, C4<0>;
L_0x10772e9d0 .functor OR 1, L_0x107723b00, L_0x107723cb0, C4<0>, C4<0>;
L_0x1077105c0 .functor OR 1, L_0x10772e9d0, L_0x107723bf0, C4<0>, C4<0>;
L_0x10772ec40 .functor BUFZ 1, L_0x10772e8a0, C4<0>, C4<0>, C4<0>;
L_0x10772ed90 .functor BUFZ 1, L_0x10772e8a0, C4<0>, C4<0>, C4<0>;
L_0x10772ee80 .functor BUFZ 1, L_0x1077105c0, C4<0>, C4<0>, C4<0>;
L_0x10770fe60 .functor BUFZ 1, L_0x10772e8a0, C4<0>, C4<0>, C4<0>;
v0x127610390_0 .net *"_ivl_1", 0 0, L_0x10772dcf0;  1 drivers
v0x127610420_0 .net *"_ivl_10", 0 0, L_0x10772e180;  1 drivers
v0x1276104b0_0 .net *"_ivl_12", 0 0, L_0x10772e340;  1 drivers
v0x127610540_0 .net *"_ivl_15", 0 0, L_0x10772e4e0;  1 drivers
v0x1276105d0_0 .net *"_ivl_17", 0 0, L_0x10772e550;  1 drivers
v0x12760a180_0 .net *"_ivl_19", 0 0, L_0x10772e6c0;  1 drivers
v0x12760a210_0 .net *"_ivl_2", 0 0, L_0x10772dda0;  1 drivers
v0x12760a2a0_0 .net *"_ivl_21", 0 0, L_0x10772e770;  1 drivers
v0x12760a330_0 .net *"_ivl_25", 0 0, L_0x10772e9d0;  1 drivers
v0x12760a3c0_0 .net *"_ivl_4", 0 0, L_0x10772de60;  1 drivers
v0x12765aad0_0 .net *"_ivl_7", 0 0, L_0x10772e020;  1 drivers
v0x12765ab60_0 .net *"_ivl_9", 0 0, L_0x10772e0d0;  1 drivers
v0x12765abf0_0 .net "branch_id", 0 0, L_0x107723b00;  alias, 1 drivers
v0x12765ac80_0 .net "bubble", 0 0, L_0x1077105c0;  1 drivers
v0x12765ad10_0 .net "bubble_ex", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x127636180_0 .net "bubble_id", 0 0, L_0x10772ee80;  alias, 1 drivers
v0x127636210_0 .net "bubble_if", 0 0, L_0x118069b58;  alias, 1 drivers
v0x1276363a0_0 .net "bubble_mem", 0 0, L_0x118069ba0;  alias, 1 drivers
v0x127632d60_0 .net "bubble_wb", 0 0, L_0x118069be8;  alias, 1 drivers
v0x127632df0_0 .net "jal_id", 0 0, L_0x107723bf0;  alias, 1 drivers
v0x127632e80_0 .net "jalr_id", 0 0, L_0x107723cb0;  alias, 1 drivers
v0x127632f10_0 .net "mem_read_ex", 0 0, L_0x107725510;  alias, 1 drivers
v0x127632fa0_0 .net "mem_read_mem", 0 0, L_0x107726950;  alias, 1 drivers
v0x12767d7b0_0 .net "miss", 0 0, L_0x10772c8b0;  alias, 1 drivers
v0x12767d840_0 .net "pc_src_id", 0 0, v0x10770dc90_0;  alias, 1 drivers
v0x12767d8d0_0 .net "rd_ex", 4 0, L_0x107724420;  alias, 1 drivers
v0x12767d960_0 .net "rd_mem", 4 0, L_0x107726c10;  alias, 1 drivers
v0x12767d9f0_0 .net "reg_write_ex", 0 0, L_0x107724e40;  alias, 1 drivers
v0x127677bf0_0 .net "rs1_id", 4 0, L_0x1077216b0;  alias, 1 drivers
v0x127677c80_0 .net "rs2_id", 4 0, L_0x107721730;  alias, 1 drivers
v0x127677d10_0 .net "rst", 0 0, v0x107720f60_0;  alias, 1 drivers
v0x127677da0_0 .net "stall", 0 0, L_0x10772e8a0;  1 drivers
v0x127677e30_0 .net "stall_ex", 0 0, L_0x118069a80;  alias, 1 drivers
v0x1276362a0_0 .net "stall_id", 0 0, L_0x10772ed90;  alias, 1 drivers
v0x12767aab0_0 .net "stall_if", 0 0, L_0x10772ec40;  alias, 1 drivers
v0x1276472e0_0 .net "stall_mem", 0 0, L_0x118069ac8;  alias, 1 drivers
v0x127647370_0 .net "stall_wb", 0 0, L_0x118069b10;  alias, 1 drivers
L_0x10772dda0 .cmp/eq 5, L_0x107724420, L_0x1077216b0;
L_0x10772de60 .cmp/eq 5, L_0x107724420, L_0x107721730;
L_0x10772e180 .cmp/eq 5, L_0x107726c10, L_0x1077216b0;
L_0x10772e340 .cmp/eq 5, L_0x107726c10, L_0x107721730;
S_0x12764cf50 .scope module, "id_ex" "ID_EX" 7 114, 18 2 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x107707360_0 .net "alu_src1_ex", 0 0, L_0x107725120;  alias, 1 drivers
v0x1077073f0_0 .net "alu_src1_id", 0 0, v0x107709cc0_0;  alias, 1 drivers
v0x107707480_0 .net "alu_src2_ex", 0 0, L_0x107725670;  alias, 1 drivers
v0x107707530_0 .net "alu_src2_id", 0 0, v0x107709db0_0;  alias, 1 drivers
v0x1077075e0_0 .net "alu_type_ex", 3 0, L_0x1077248c0;  alias, 1 drivers
v0x1077076b0_0 .net "alu_type_id", 3 0, v0x107709e80_0;  alias, 1 drivers
v0x107707740_0 .net "branch_ex", 0 0, L_0x1077253d0;  1 drivers
v0x1077077d0_0 .net "branch_id", 0 0, L_0x107723b00;  alias, 1 drivers
v0x107707860_0 .net "bubble_ex", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x107707970_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107707a00_0 .net "imm_ex", 31 0, L_0x1077240a0;  alias, 1 drivers
v0x107707a90_0 .net "imm_id", 31 0, v0x10770ccc0_0;  alias, 1 drivers
v0x107707b40_0 .net "instr_funct3_ex", 2 0, L_0x107724a20;  alias, 1 drivers
v0x107707bd0_0 .net "instr_funct3_id", 2 0, L_0x107723d20;  alias, 1 drivers
v0x107707c60_0 .net "jal_ex", 0 0, L_0x1077257d0;  1 drivers
v0x107707cf0_0 .net "jal_id", 0 0, L_0x107723bf0;  alias, 1 drivers
v0x107707d80_0 .net "jalr_ex", 0 0, L_0x107724fa0;  1 drivers
v0x107707f30_0 .net "jalr_id", 0 0, L_0x107723cb0;  alias, 1 drivers
v0x107707fc0_0 .net "mem_read_ex", 0 0, L_0x107725510;  alias, 1 drivers
v0x107708050_0 .net "mem_read_id", 0 0, v0x10770ad00_0;  alias, 1 drivers
v0x107708100_0 .net "mem_write_ex", 0 0, L_0x107724ce0;  alias, 1 drivers
v0x107708190_0 .net "mem_write_id", 0 0, v0x10770ae10_0;  alias, 1 drivers
v0x107708220_0 .net "pc_ex", 31 0, L_0x107723ee0;  alias, 1 drivers
v0x1077082b0_0 .net "pc_id", 31 0, L_0x107721390;  alias, 1 drivers
v0x107708340_0 .net "pc_plus4_ex", 31 0, L_0x107723fc0;  alias, 1 drivers
v0x1077083d0_0 .net "pc_plus4_id", 31 0, L_0x107721510;  alias, 1 drivers
v0x107708480_0 .net "rd_ex", 4 0, L_0x107724420;  alias, 1 drivers
v0x107708590_0 .net "rd_id", 4 0, L_0x1077215c0;  alias, 1 drivers
v0x107708640_0 .net "reg_src_ex", 1 0, L_0x107724b80;  alias, 1 drivers
v0x1077086d0_0 .net "reg_src_id", 1 0, v0x10770af70_0;  alias, 1 drivers
v0x107708760_0 .net "reg_write_ex", 0 0, L_0x107724e40;  alias, 1 drivers
v0x107708870_0 .net "reg_write_id", 0 0, v0x10770b0d0_0;  alias, 1 drivers
v0x107708900_0 .net "rs1_data_ex", 31 0, L_0x107724180;  alias, 1 drivers
v0x107708b90_0 .net "rs1_data_id", 31 0, L_0x107723920;  alias, 1 drivers
v0x107708c20_0 .net "rs1_ex", 4 0, L_0x107724580;  alias, 1 drivers
v0x107708cb0_0 .net "rs1_id", 4 0, L_0x1077216b0;  alias, 1 drivers
v0x107708d40_0 .net "rs2_data_ex", 31 0, L_0x1077242c0;  alias, 1 drivers
v0x107708dd0_0 .net "rs2_data_id", 31 0, L_0x107723a10;  alias, 1 drivers
v0x107708e80_0 .net "rs2_ex", 4 0, L_0x107724720;  alias, 1 drivers
v0x107708f10_0 .net "rs2_id", 4 0, L_0x107721730;  alias, 1 drivers
v0x107708fa0_0 .net "stall_ex", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x127682a90 .scope module, "ID_EX_alu_src1" "PipeDff" 18 41, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x107639ca0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x107725120 .functor BUFZ 1, v0x127619250_0, C4<0>, C4<0>, C4<0>;
v0x1276474c0_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x127647550_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x127682c00_0 .net "data_in", 0 0, v0x107709cc0_0;  alias, 1 drivers
v0x127682c90_0 .net "data_out", 0 0, L_0x107725120;  alias, 1 drivers
v0x1276191c0_0 .net "data_out_wire", 0 0, v0x127619250_0;  1 drivers
v0x127619250_0 .var "data_reg", 0 0;
L_0x118068910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1276192e0_0 .net "default_val", 0 0, L_0x118068910;  1 drivers
v0x127619370_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x127608bf0 .scope module, "ID_EX_alu_src2" "PipeDff" 18 44, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x107682e60 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x107725670 .functor BUFZ 1, v0x127640f10_0, C4<0>, C4<0>, C4<0>;
v0x127608d60_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x127608df0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x127624d00_0 .net "data_in", 0 0, v0x107709db0_0;  alias, 1 drivers
v0x1076ae720_0 .net "data_out", 0 0, L_0x107725670;  alias, 1 drivers
v0x127640e80_0 .net "data_out_wire", 0 0, v0x127640f10_0;  1 drivers
v0x127640f10_0 .var "data_reg", 0 0;
L_0x1180689e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127640fa0_0 .net "default_val", 0 0, L_0x1180689e8;  1 drivers
v0x127641030_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1276bdda0 .scope module, "ID_EX_alu_type" "PipeDff" 18 33, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x107686160 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000100>;
L_0x1077248c0 .functor BUFZ 4, v0x1276df450_0, C4<0000>, C4<0000>, C4<0000>;
v0x1276bdf10_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1276bdfa0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1276be030_0 .net "data_in", 3 0, v0x107709e80_0;  alias, 1 drivers
v0x1276df330_0 .net "data_out", 3 0, L_0x1077248c0;  alias, 1 drivers
v0x1276df3c0_0 .net "data_out_wire", 3 0, v0x1276df450_0;  1 drivers
v0x1276df450_0 .var "data_reg", 3 0;
L_0x118068760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1276df4e0_0 .net "default_val", 3 0, L_0x118068760;  1 drivers
v0x1276df570_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x127672250 .scope module, "ID_EX_branch" "PipeDff" 18 42, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x107613770 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x1077253d0 .functor BUFZ 1, v0x12765d5a0_0, C4<0>, C4<0>, C4<0>;
v0x127672450_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1276724e0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x12765d3f0_0 .net "data_in", 0 0, L_0x107723b00;  alias, 1 drivers
v0x12765d480_0 .net "data_out", 0 0, L_0x1077253d0;  alias, 1 drivers
v0x12765d510_0 .net "data_out_wire", 0 0, v0x12765d5a0_0;  1 drivers
v0x12765d5a0_0 .var "data_reg", 0 0;
L_0x118068958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12765d630_0 .net "default_val", 0 0, L_0x118068958;  1 drivers
v0x1276e2690_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1276e2720 .scope module, "ID_EX_imm" "PipeDff" 18 25, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1076daff0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x1077240a0 .functor BUFZ 32, v0x12766a3a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1276e2920_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x12766a160_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x12766a1f0_0 .net "data_in", 31 0, v0x10770ccc0_0;  alias, 1 drivers
v0x12766a280_0 .net "data_out", 31 0, L_0x1077240a0;  alias, 1 drivers
v0x12766a310_0 .net "data_out_wire", 31 0, v0x12766a3a0_0;  1 drivers
v0x12766a3a0_0 .var "data_reg", 31 0;
L_0x1180685b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1076fb710_0 .net "default_val", 31 0, L_0x1180685b0;  1 drivers
v0x1076fb7a0_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1076fb830 .scope module, "ID_EX_instr_funct3" "PipeDff" 18 34, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x107605650 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x107724a20 .functor BUFZ 3, v0x1076fbd00_0, C4<000>, C4<000>, C4<000>;
v0x1076fba30_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1076fbac0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076fbb50_0 .net "data_in", 2 0, L_0x107723d20;  alias, 1 drivers
v0x1076fbbe0_0 .net "data_out", 2 0, L_0x107724a20;  alias, 1 drivers
v0x1076fbc70_0 .net "data_out_wire", 2 0, v0x1076fbd00_0;  1 drivers
v0x1076fbd00_0 .var "data_reg", 2 0;
L_0x1180687a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1076fbd90_0 .net "default_val", 2 0, L_0x1180687a8;  1 drivers
v0x1076fbe20_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1076fbeb0 .scope module, "ID_EX_jal" "PipeDff" 18 45, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1076ec980 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x1077257d0 .functor BUFZ 1, v0x1076fc400_0, C4<0>, C4<0>, C4<0>;
v0x1076fc130_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1076fc1c0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076fc250_0 .net "data_in", 0 0, L_0x107723bf0;  alias, 1 drivers
v0x1076fc2e0_0 .net "data_out", 0 0, L_0x1077257d0;  alias, 1 drivers
v0x1076fc370_0 .net "data_out_wire", 0 0, v0x1076fc400_0;  1 drivers
v0x1076fc400_0 .var "data_reg", 0 0;
L_0x118068a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1076fc4b0_0 .net "default_val", 0 0, L_0x118068a30;  1 drivers
v0x1076fc560_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1076fc680 .scope module, "ID_EX_jalr" "PipeDff" 18 40, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1076fc840 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x107724fa0 .functor BUFZ 1, v0x1076fcdb0_0, C4<0>, C4<0>, C4<0>;
v0x1076fc9d0_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1076fcb70_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076fcc00_0 .net "data_in", 0 0, L_0x107723cb0;  alias, 1 drivers
v0x1076fcc90_0 .net "data_out", 0 0, L_0x107724fa0;  alias, 1 drivers
v0x1076fcd20_0 .net "data_out_wire", 0 0, v0x1076fcdb0_0;  1 drivers
v0x1076fcdb0_0 .var "data_reg", 0 0;
L_0x1180688c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1076fce40_0 .net "default_val", 0 0, L_0x1180688c8;  1 drivers
v0x1076fced0_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1076fd0d0 .scope module, "ID_EX_mem_read" "PipeDff" 18 43, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x127608e80 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x107725510 .functor BUFZ 1, v0x1076fd700_0, C4<0>, C4<0>, C4<0>;
v0x1076fd410_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1076fd4a0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076fd540_0 .net "data_in", 0 0, v0x10770ad00_0;  alias, 1 drivers
v0x1076fd5d0_0 .net "data_out", 0 0, L_0x107725510;  alias, 1 drivers
v0x1076fd660_0 .net "data_out_wire", 0 0, v0x1076fd700_0;  1 drivers
v0x1076fd700_0 .var "data_reg", 0 0;
L_0x1180689a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1076fd7b0_0 .net "default_val", 0 0, L_0x1180689a0;  1 drivers
v0x1076fd860_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1076fd980 .scope module, "ID_EX_mem_write" "PipeDff" 18 38, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1076fdb40 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x107724ce0 .functor BUFZ 1, v0x1076fe000_0, C4<0>, C4<0>, C4<0>;
v0x1076fdcd0_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1076fdd70_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076fde10_0 .net "data_in", 0 0, v0x10770ae10_0;  alias, 1 drivers
v0x1076fdea0_0 .net "data_out", 0 0, L_0x107724ce0;  alias, 1 drivers
v0x1076fdf30_0 .net "data_out_wire", 0 0, v0x1076fe000_0;  1 drivers
v0x1076fe000_0 .var "data_reg", 0 0;
L_0x118068838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1076fe0a0_0 .net "default_val", 0 0, L_0x118068838;  1 drivers
v0x1076fe150_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1076fe270 .scope module, "ID_EX_pc" "PipeDff" 18 23, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1076fe430 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x107723ee0 .functor BUFZ 32, v0x1076fe8f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1076fe5c0_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1076fe660_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076fe700_0 .net "data_in", 31 0, L_0x107721390;  alias, 1 drivers
v0x1076fe790_0 .net "data_out", 31 0, L_0x107723ee0;  alias, 1 drivers
v0x1076fe820_0 .net "data_out_wire", 31 0, v0x1076fe8f0_0;  1 drivers
v0x1076fe8f0_0 .var "data_reg", 31 0;
L_0x118068520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1076fe990_0 .net "default_val", 31 0, L_0x118068520;  1 drivers
v0x1076fea40_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1076feb60 .scope module, "ID_EX_pc_plus4" "PipeDff" 18 24, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1076fed20 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x107723fc0 .functor BUFZ 32, v0x1076ff1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1076feeb0_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1076fef50_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076feff0_0 .net "data_in", 31 0, L_0x107721510;  alias, 1 drivers
v0x1076ff080_0 .net "data_out", 31 0, L_0x107723fc0;  alias, 1 drivers
v0x1076ff110_0 .net "data_out_wire", 31 0, v0x1076ff1e0_0;  1 drivers
v0x1076ff1e0_0 .var "data_reg", 31 0;
L_0x118068568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1076ff280_0 .net "default_val", 31 0, L_0x118068568;  1 drivers
v0x1076ff330_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1076ff450 .scope module, "ID_EX_rd" "PipeDff" 18 29, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1076ff610 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x107724420 .functor BUFZ 5, v0x1076ffaa0_0, C4<00000>, C4<00000>, C4<00000>;
v0x1076ff7a0_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1076ff840_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1076ff8e0_0 .net "data_in", 4 0, L_0x1077215c0;  alias, 1 drivers
v0x1076ff970_0 .net "data_out", 4 0, L_0x107724420;  alias, 1 drivers
v0x1076ffa00_0 .net "data_out_wire", 4 0, v0x1076ffaa0_0;  1 drivers
v0x1076ffaa0_0 .var "data_reg", 4 0;
L_0x118068688 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1076ffb50_0 .net "default_val", 4 0, L_0x118068688;  1 drivers
v0x1076ffc00_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1076ffd20 .scope module, "ID_EX_reg_src" "PipeDff" 18 35, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x1076ffee0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x107724b80 .functor BUFZ 2, v0x107704420_0, C4<00>, C4<00>, C4<00>;
v0x107704110_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1077041a0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107704230_0 .net "data_in", 1 0, v0x10770af70_0;  alias, 1 drivers
v0x1077042c0_0 .net "data_out", 1 0, L_0x107724b80;  alias, 1 drivers
v0x107704350_0 .net "data_out_wire", 1 0, v0x107704420_0;  1 drivers
v0x107704420_0 .var "data_reg", 1 0;
L_0x1180687f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1077044c0_0 .net "default_val", 1 0, L_0x1180687f0;  1 drivers
v0x107704570_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x107704690 .scope module, "ID_EX_reg_write" "PipeDff" 18 39, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x107704850 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x107724e40 .functor BUFZ 1, v0x107704ce0_0, C4<0>, C4<0>, C4<0>;
v0x1077049e0_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x107704a80_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107704b20_0 .net "data_in", 0 0, v0x10770b0d0_0;  alias, 1 drivers
v0x107704bb0_0 .net "data_out", 0 0, L_0x107724e40;  alias, 1 drivers
v0x107704c40_0 .net "data_out_wire", 0 0, v0x107704ce0_0;  1 drivers
v0x107704ce0_0 .var "data_reg", 0 0;
L_0x118068880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x107704d90_0 .net "default_val", 0 0, L_0x118068880;  1 drivers
v0x107704e40_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x107704f60 .scope module, "ID_EX_rs1" "PipeDff" 18 30, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x107705120 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x107724580 .functor BUFZ 5, v0x107705700_0, C4<00000>, C4<00000>, C4<00000>;
v0x1077052b0_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x1076fca70_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107705550_0 .net "data_in", 4 0, L_0x1077216b0;  alias, 1 drivers
v0x1077055e0_0 .net "data_out", 4 0, L_0x107724580;  alias, 1 drivers
v0x107705670_0 .net "data_out_wire", 4 0, v0x107705700_0;  1 drivers
v0x107705700_0 .var "data_reg", 4 0;
L_0x1180686d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x107705790_0 .net "default_val", 4 0, L_0x1180686d0;  1 drivers
v0x107705830_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x107705ac0 .scope module, "ID_EX_rs1_data" "PipeDff" 18 26, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x107705d30 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x107724180 .functor BUFZ 32, v0x107706120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x107705e40_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x107705ed0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107705f60_0 .net "data_in", 31 0, L_0x107723920;  alias, 1 drivers
v0x107705ff0_0 .net "data_out", 31 0, L_0x107724180;  alias, 1 drivers
v0x107706080_0 .net "data_out_wire", 31 0, v0x107706120_0;  1 drivers
v0x107706120_0 .var "data_reg", 31 0;
L_0x1180685f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1077061d0_0 .net "default_val", 31 0, L_0x1180685f8;  1 drivers
v0x107706280_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1077063a0 .scope module, "ID_EX_rs2" "PipeDff" 18 31, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x107706560 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x107724720 .functor BUFZ 5, v0x107706830_0, C4<00000>, C4<00000>, C4<00000>;
v0x1077066f0_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x107706790_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x127624b00_0 .net "data_in", 4 0, L_0x107721730;  alias, 1 drivers
v0x127624b90_0 .net "data_out", 4 0, L_0x107724720;  alias, 1 drivers
v0x127624c20_0 .net "data_out_wire", 4 0, v0x107706830_0;  1 drivers
v0x107706830_0 .var "data_reg", 4 0;
L_0x118068718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1077068c0_0 .net "default_val", 4 0, L_0x118068718;  1 drivers
v0x107706970_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x107706a90 .scope module, "ID_EX_rs2_data" "PipeDff" 18 27, 10 1 0, S_0x12764cf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x107706c50 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x1077242c0 .functor BUFZ 32, v0x1077070e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x107706de0_0 .net "bubble", 0 0, L_0x10770fe60;  alias, 1 drivers
v0x107706e80_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107706f20_0 .net "data_in", 31 0, L_0x107723a10;  alias, 1 drivers
v0x107706fb0_0 .net "data_out", 31 0, L_0x1077242c0;  alias, 1 drivers
v0x107707040_0 .net "data_out_wire", 31 0, v0x1077070e0_0;  1 drivers
v0x1077070e0_0 .var "data_reg", 31 0;
L_0x118068640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x107707190_0 .net "default_val", 31 0, L_0x118068640;  1 drivers
v0x107707240_0 .net "stall", 0 0, L_0x118069a80;  alias, 1 drivers
S_0x1077093c0 .scope module, "id_module" "ID_MODULE" 7 74, 19 7 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x1077215c0 .functor BUFZ 5, v0x10770b040_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1077216b0 .functor BUFZ 5, v0x10770b1a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x107721730 .functor BUFZ 5, v0x10770b230_0, C4<00000>, C4<00000>, C4<00000>;
L_0x107721930 .functor OR 1, L_0x10772dc40, L_0x107721810, C4<0>, C4<0>;
L_0x107721b40 .functor OR 1, L_0x107721930, L_0x107721a00, C4<0>, C4<0>;
L_0x107723920 .functor BUFZ 32, L_0x107722630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x107723a10 .functor BUFZ 32, L_0x107722bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x107723b00 .functor BUFZ 1, v0x10770a760_0, C4<0>, C4<0>, C4<0>;
L_0x107723bf0 .functor BUFZ 1, v0x10770ab10_0, C4<0>, C4<0>, C4<0>;
L_0x107723cb0 .functor BUFZ 1, v0x10770abb0_0, C4<0>, C4<0>, C4<0>;
L_0x107723d20 .functor BUFZ 3, v0x10770aa30_0, C4<000>, C4<000>, C4<000>;
v0x10770f590_0 .net "R_Addr1", 4 0, v0x10770b1a0_0;  1 drivers
v0x10770f640_0 .net "R_Addr2", 4 0, v0x10770b230_0;  1 drivers
v0x10770f720_0 .net "W_Addr", 4 0, v0x10770b040_0;  1 drivers
v0x10770f7b0_0 .net *"_ivl_11", 0 0, L_0x107721930;  1 drivers
L_0x118068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10770f840_0 .net/2u *"_ivl_12", 1 0, L_0x118068178;  1 drivers
v0x10770f930_0 .net *"_ivl_14", 0 0, L_0x107721a00;  1 drivers
L_0x118068130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10770f9d0_0 .net/2u *"_ivl_6", 1 0, L_0x118068130;  1 drivers
v0x10770fa80_0 .net *"_ivl_8", 0 0, L_0x107721810;  1 drivers
v0x10770fb20_0 .net "alu_src1", 0 0, v0x107709cc0_0;  alias, 1 drivers
v0x10770fc30_0 .net "alu_src2", 0 0, v0x107709db0_0;  alias, 1 drivers
v0x10770fcc0_0 .net "alu_type", 3 0, v0x107709e80_0;  alias, 1 drivers
v0x10770fdd0_0 .net "branch", 0 0, L_0x107723b00;  alias, 1 drivers
v0x10770fee0_0 .net "branch_inn", 0 0, v0x10770a760_0;  1 drivers
v0x10770ff70_0 .net "branch_type", 2 0, L_0x107721ca0;  1 drivers
v0x107710000_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107710090_0 .net "funct3_inn", 2 0, v0x10770aa30_0;  1 drivers
v0x107710120_0 .net "imm", 31 0, v0x10770ccc0_0;  alias, 1 drivers
v0x1077102b0_0 .net "instr", 31 0, L_0x107721250;  alias, 1 drivers
v0x107710340_0 .net "instr_funct3", 2 0, L_0x107723d20;  alias, 1 drivers
v0x107710410_0 .net "jal", 0 0, L_0x107723bf0;  alias, 1 drivers
v0x1077104a0_0 .net "jal_inn", 0 0, v0x10770ab10_0;  1 drivers
v0x107710530_0 .net "jalr", 0 0, L_0x107723cb0;  alias, 1 drivers
v0x107710640_0 .net "jalr_inn", 0 0, v0x10770abb0_0;  1 drivers
v0x1077106d0_0 .net "less_than", 0 0, L_0x107723800;  1 drivers
v0x1077107a0_0 .net "load_type", 2 0, L_0x107721d10;  1 drivers
v0x107710830_0 .net "mem_read", 0 0, v0x10770ad00_0;  alias, 1 drivers
v0x1077108c0_0 .net "mem_write", 0 0, v0x10770ae10_0;  alias, 1 drivers
v0x107710950_0 .net "new_pc", 31 0, v0x10770d970_0;  alias, 1 drivers
v0x1077109e0_0 .net "pc", 31 0, L_0x107721390;  alias, 1 drivers
v0x107710a70_0 .net "pc_plus4", 31 0, L_0x107721510;  alias, 1 drivers
v0x107710b00_0 .net "pc_src", 0 0, v0x10770dc90_0;  alias, 1 drivers
v0x107710bd0_0 .net "rd", 4 0, L_0x1077215c0;  alias, 1 drivers
v0x107710ca0_0 .net "rd_wb", 4 0, L_0x10772dae0;  alias, 1 drivers
v0x1077101f0_0 .net "reg_src", 1 0, v0x10770af70_0;  alias, 1 drivers
v0x107710f30_0 .net "reg_write_data_mem", 31 0, L_0x107727660;  alias, 1 drivers
v0x107710fc0_0 .net "reg_write_data_wb", 31 0, v0x10771bd60_0;  alias, 1 drivers
v0x107711050_0 .net "reg_write_enable", 0 0, L_0x107721b40;  1 drivers
v0x1077110e0_0 .net "reg_write_in", 0 0, L_0x10772dc40;  alias, 1 drivers
v0x107711170_0 .net "reg_write_out", 0 0, v0x10770b0d0_0;  alias, 1 drivers
v0x107711200_0 .net "rs1", 4 0, L_0x1077216b0;  alias, 1 drivers
v0x107711310_0 .net "rs1_data", 31 0, L_0x107723920;  alias, 1 drivers
v0x1077113a0_0 .net "rs1_data_new", 31 0, L_0x107722e00;  1 drivers
v0x107711430_0 .net "rs1_data_old", 31 0, L_0x107722630;  1 drivers
v0x107711500_0 .net "rs1_fwd_id", 1 0, v0x127649290_0;  alias, 1 drivers
v0x1077115d0_0 .net "rs2", 4 0, L_0x107721730;  alias, 1 drivers
v0x1077116e0_0 .net "rs2_data", 31 0, L_0x107723a10;  alias, 1 drivers
v0x107711770_0 .net "rs2_data_new", 31 0, L_0x107723040;  1 drivers
v0x107711840_0 .net "rs2_data_old", 31 0, L_0x107722bc0;  1 drivers
v0x107711910_0 .net "rs2_fwd_id", 1 0, v0x1276cc390_0;  alias, 1 drivers
v0x1077119e0_0 .net "store_type", 2 0, L_0x107721e00;  1 drivers
v0x107711a70_0 .net "zero", 0 0, L_0x1077232a0;  1 drivers
L_0x107721810 .cmp/ne 2, v0x127649290_0, L_0x118068130;
L_0x107721a00 .cmp/ne 2, v0x1276cc390_0, L_0x118068178;
S_0x107709930 .scope module, "ID_ALU_Control" "ALUControl" 19 65, 20 3 0, S_0x1077093c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x107709b50_0 .net "R_Data1", 31 0, L_0x107722e00;  alias, 1 drivers
v0x107709c10_0 .net "R_Data2", 31 0, L_0x107723040;  alias, 1 drivers
v0x107709cc0_0 .var "alu_src1", 0 0;
v0x107709db0_0 .var "alu_src2", 0 0;
v0x107709e80_0 .var "alu_type", 3 0;
v0x107709f90_0 .net "funct3", 2 0, L_0x107722050;  1 drivers
v0x10770a020_0 .net "funct7", 6 0, L_0x1077220f0;  1 drivers
v0x10770a0b0_0 .net "imm", 31 0, v0x10770ccc0_0;  alias, 1 drivers
v0x10770a180_0 .net "instr", 31 0, L_0x107721250;  alias, 1 drivers
v0x10770a290_0 .net "opcode", 6 0, L_0x107721eb0;  1 drivers
E_0x12764d1b0 .event edge, v0x10770a290_0, v0x107709f90_0, v0x10770a020_0;
L_0x107721eb0 .part L_0x107721250, 0, 7;
L_0x107722050 .part L_0x107721250, 12, 3;
L_0x1077220f0 .part L_0x107721250, 25, 7;
S_0x10770a380 .scope module, "ID_Control_Unit" "ControlUnit" 19 45, 21 3 0, S_0x1077093c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x107721ca0 .functor BUFZ 3, v0x10770a8b0_0, C4<000>, C4<000>, C4<000>;
L_0x107721d10 .functor BUFZ 3, v0x10770a8b0_0, C4<000>, C4<000>, C4<000>;
L_0x107721e00 .functor BUFZ 3, v0x10770a8b0_0, C4<000>, C4<000>, C4<000>;
v0x10770a760_0 .var "branch", 0 0;
v0x10770a800_0 .net "branch_type", 2 0, L_0x107721ca0;  alias, 1 drivers
v0x10770a8b0_0 .var "funct3", 2 0;
v0x10770a970_0 .net "instr", 31 0, L_0x107721250;  alias, 1 drivers
v0x10770aa30_0 .var "instr_funct3", 2 0;
v0x10770ab10_0 .var "jal", 0 0;
v0x10770abb0_0 .var "jalr", 0 0;
v0x10770ac50_0 .net "load_type", 2 0, L_0x107721d10;  alias, 1 drivers
v0x10770ad00_0 .var "mem_read", 0 0;
v0x10770ae10_0 .var "mem_write", 0 0;
v0x10770aee0_0 .var "opcode", 6 0;
v0x10770af70_0 .var "reg_src", 1 0;
v0x10770b040_0 .var "reg_write_addr", 4 0;
v0x10770b0d0_0 .var "reg_write_enable", 0 0;
v0x10770b1a0_0 .var "rs1_read_addr", 4 0;
v0x10770b230_0 .var "rs2_read_addr", 4 0;
v0x10770b2d0_0 .net "store_type", 2 0, L_0x107721e00;  alias, 1 drivers
E_0x12764d170 .event edge, v0x10770a180_0, v0x10770a8b0_0, v0x10770aee0_0;
S_0x10770b550 .scope module, "ID_ID_Control" "ID_Control" 19 87, 22 2 0, S_0x1077093c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x107723580 .functor OR 1, L_0x107723440, L_0x1077234e0, C4<0>, C4<0>;
L_0x118068400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x10770b850_0 .net/2u *"_ivl_0", 1 0, L_0x118068400;  1 drivers
L_0x118068490 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x10770b8e0_0 .net/2u *"_ivl_14", 2 0, L_0x118068490;  1 drivers
v0x10770b990_0 .net *"_ivl_16", 0 0, L_0x107723440;  1 drivers
L_0x1180684d8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x10770ba40_0 .net/2u *"_ivl_18", 2 0, L_0x1180684d8;  1 drivers
v0x10770baf0_0 .net *"_ivl_2", 0 0, L_0x107722d20;  1 drivers
v0x10770bbd0_0 .net *"_ivl_20", 0 0, L_0x1077234e0;  1 drivers
v0x10770bc70_0 .net *"_ivl_23", 0 0, L_0x107723580;  1 drivers
v0x10770bd10_0 .net *"_ivl_24", 0 0, L_0x107723670;  1 drivers
v0x10770bdb0_0 .net *"_ivl_26", 0 0, L_0x107723710;  1 drivers
L_0x118068448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x10770bec0_0 .net/2u *"_ivl_6", 1 0, L_0x118068448;  1 drivers
v0x10770bf60_0 .net *"_ivl_8", 0 0, L_0x107722fa0;  1 drivers
v0x10770c000_0 .net "alu_type", 3 0, v0x107709e80_0;  alias, 1 drivers
v0x10770c0a0_0 .net "branch", 0 0, v0x10770a760_0;  alias, 1 drivers
v0x10770c150_0 .net "funct3", 2 0, v0x10770aa30_0;  alias, 1 drivers
v0x10770c1e0_0 .net "less_than", 0 0, L_0x107723800;  alias, 1 drivers
v0x10770c270_0 .net "reg_write_data_mem", 31 0, L_0x107727660;  alias, 1 drivers
v0x10770c380_0 .net "rs1_data", 31 0, L_0x107722630;  alias, 1 drivers
v0x10770c510_0 .net "rs1_data_update", 31 0, L_0x107722e00;  alias, 1 drivers
v0x10770c5a0_0 .net "rs1_fwd_id", 1 0, v0x127649290_0;  alias, 1 drivers
v0x10770c630_0 .net "rs2_data", 31 0, L_0x107722bc0;  alias, 1 drivers
v0x10770c6c0_0 .net "rs2_data_update", 31 0, L_0x107723040;  alias, 1 drivers
v0x10770c750_0 .net "rs2_fwd_id", 1 0, v0x1276cc390_0;  alias, 1 drivers
v0x10770c7e0_0 .net "zero", 0 0, L_0x1077232a0;  alias, 1 drivers
L_0x107722d20 .cmp/eq 2, v0x127649290_0, L_0x118068400;
L_0x107722e00 .functor MUXZ 32, L_0x107722630, L_0x107727660, L_0x107722d20, C4<>;
L_0x107722fa0 .cmp/eq 2, v0x1276cc390_0, L_0x118068448;
L_0x107723040 .functor MUXZ 32, L_0x107722bc0, L_0x107727660, L_0x107722fa0, C4<>;
L_0x1077232a0 .cmp/eq 32, L_0x107722e00, L_0x107723040;
L_0x107723440 .cmp/eq 3, v0x10770aa30_0, L_0x118068490;
L_0x1077234e0 .cmp/eq 3, v0x10770aa30_0, L_0x1180684d8;
L_0x107723670 .cmp/gt 32, L_0x107723040, L_0x107722e00;
L_0x107723710 .cmp/gt.s 32, L_0x107723040, L_0x107722e00;
L_0x107723800 .functor MUXZ 1, L_0x107723710, L_0x107723670, L_0x107723580, C4<>;
S_0x10770c990 .scope module, "ID_Imm_Gen" "ImmGen" 19 37, 23 3 0, S_0x1077093c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x10770cc00_0 .var "funct3", 2 0;
v0x10770ccc0_0 .var "imm", 31 0;
v0x10770cd60_0 .var "imm12", 11 0;
v0x10770cdf0_0 .var "imm20", 20 0;
v0x10770ce80_0 .var "immtemp", 31 0;
v0x10770cf60_0 .net "instr", 31 0, L_0x107721250;  alias, 1 drivers
v0x10770d040_0 .var "opcode", 6 0;
E_0x10770cb90/0 .event edge, v0x10770a180_0, v0x10770d040_0, v0x10770cc00_0, v0x10770ce80_0;
E_0x10770cb90/1 .event edge, v0x10770cd60_0, v0x10770cdf0_0;
E_0x10770cb90 .event/or E_0x10770cb90/0, E_0x10770cb90/1;
S_0x10770d100 .scope module, "ID_PC_EX" "PC_EX" 19 98, 24 2 0, S_0x1077093c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x10770d510_0 .net "branch", 0 0, v0x10770a760_0;  alias, 1 drivers
v0x10770d5e0_0 .net "branch_type", 2 0, L_0x107721ca0;  alias, 1 drivers
v0x10770d670_0 .net "imm", 31 0, v0x10770ccc0_0;  alias, 1 drivers
v0x10770d780_0 .net "jal", 0 0, v0x10770ab10_0;  alias, 1 drivers
v0x10770d830_0 .net "jalr", 0 0, v0x10770abb0_0;  alias, 1 drivers
v0x10770d8c0_0 .net "less_than", 0 0, L_0x107723800;  alias, 1 drivers
v0x10770d970_0 .var "new_pc", 31 0;
v0x10770da00_0 .var "new_pc_temp", 31 0;
v0x10770da90_0 .net "pc", 31 0, L_0x107721390;  alias, 1 drivers
v0x10770dbb0_0 .net "pc_plus4", 31 0, L_0x107721510;  alias, 1 drivers
v0x10770dc90_0 .var "pc_src", 0 0;
v0x10770dd20_0 .net "rs1_data", 31 0, L_0x107722e00;  alias, 1 drivers
v0x10770ddf0_0 .net "zero", 0 0, L_0x1077232a0;  alias, 1 drivers
E_0x10770d480/0 .event edge, v0x10770ab10_0, v0x1076fe700_0, v0x12766a1f0_0, v0x10770abb0_0;
E_0x10770d480/1 .event edge, v0x107709b50_0, v0x10770a760_0, v0x10770a800_0, v0x10770c7e0_0;
E_0x10770d480/2 .event edge, v0x10770da00_0, v0x1076feff0_0, v0x10770c1e0_0;
E_0x10770d480 .event/or E_0x10770d480/0, E_0x10770d480/1, E_0x10770d480/2;
S_0x10770df70 .scope module, "ID_RegFile" "RegFile" 19 76, 25 2 0, S_0x1077093c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x10770e280_0 .net *"_ivl_0", 31 0, L_0x107722190;  1 drivers
v0x10770e340_0 .net *"_ivl_10", 6 0, L_0x107722470;  1 drivers
L_0x118068250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10770e3e0_0 .net *"_ivl_13", 1 0, L_0x118068250;  1 drivers
L_0x118068298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10770e470_0 .net/2u *"_ivl_14", 31 0, L_0x118068298;  1 drivers
v0x10770e500_0 .net *"_ivl_18", 31 0, L_0x107722750;  1 drivers
L_0x1180682e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10770e5f0_0 .net *"_ivl_21", 26 0, L_0x1180682e0;  1 drivers
L_0x118068328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10770e6a0_0 .net/2u *"_ivl_22", 31 0, L_0x118068328;  1 drivers
v0x10770e750_0 .net *"_ivl_24", 0 0, L_0x107722890;  1 drivers
v0x10770e7f0_0 .net *"_ivl_26", 31 0, L_0x1077229d0;  1 drivers
v0x10770e900_0 .net *"_ivl_28", 6 0, L_0x107722a70;  1 drivers
L_0x1180681c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10770e9b0_0 .net *"_ivl_3", 26 0, L_0x1180681c0;  1 drivers
L_0x118068370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10770ea60_0 .net *"_ivl_31", 1 0, L_0x118068370;  1 drivers
L_0x1180683b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10770eb10_0 .net/2u *"_ivl_32", 31 0, L_0x1180683b8;  1 drivers
L_0x118068208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10770ebc0_0 .net/2u *"_ivl_4", 31 0, L_0x118068208;  1 drivers
v0x10770ec70_0 .net *"_ivl_6", 0 0, L_0x1077222b0;  1 drivers
v0x10770ed10_0 .net *"_ivl_8", 31 0, L_0x1077223d0;  1 drivers
v0x10770edc0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x10770ef50_0 .var/i "i", 31 0;
v0x10770efe0_0 .net "read_addr1", 4 0, v0x10770b1a0_0;  alias, 1 drivers
v0x10770f090_0 .net "read_addr2", 4 0, v0x10770b230_0;  alias, 1 drivers
v0x10770f120_0 .net "read_data1", 31 0, L_0x107722630;  alias, 1 drivers
v0x10770f1b0_0 .net "read_data2", 31 0, L_0x107722bc0;  alias, 1 drivers
v0x10770f240_0 .net "reg_write_addr", 4 0, L_0x10772dae0;  alias, 1 drivers
v0x10770f2d0_0 .net "reg_write_data", 31 0, v0x10771bd60_0;  alias, 1 drivers
v0x10770f3e0_0 .net "reg_write_enable", 0 0, L_0x107721b40;  alias, 1 drivers
v0x10770f470 .array "register_file", 31 0, 31 0;
E_0x10770e230 .event negedge, v0x127626070_0;
L_0x107722190 .concat [ 5 27 0 0], v0x10770b1a0_0, L_0x1180681c0;
L_0x1077222b0 .cmp/ne 32, L_0x107722190, L_0x118068208;
L_0x1077223d0 .array/port v0x10770f470, L_0x107722470;
L_0x107722470 .concat [ 5 2 0 0], v0x10770b1a0_0, L_0x118068250;
L_0x107722630 .functor MUXZ 32, L_0x118068298, L_0x1077223d0, L_0x1077222b0, C4<>;
L_0x107722750 .concat [ 5 27 0 0], v0x10770b230_0, L_0x1180682e0;
L_0x107722890 .cmp/ne 32, L_0x107722750, L_0x118068328;
L_0x1077229d0 .array/port v0x10770f470, L_0x107722a70;
L_0x107722a70 .concat [ 5 2 0 0], v0x10770b230_0, L_0x118068370;
L_0x107722bc0 .functor MUXZ 32, L_0x1180683b8, L_0x1077229d0, L_0x107722890, C4<>;
S_0x107711da0 .scope module, "if_id" "IF_ID" 7 65, 26 2 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x107713bb0_0 .net "bubble_id", 0 0, L_0x10772ee80;  alias, 1 drivers
v0x107713cc0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107713d50_0 .net "instr_id", 31 0, L_0x107721250;  alias, 1 drivers
v0x107713de0_0 .net "instr_if", 31 0, L_0x10772f240;  alias, 1 drivers
v0x107713e70_0 .net "pc_id", 31 0, L_0x107721390;  alias, 1 drivers
v0x107713f40_0 .net "pc_if", 31 0, v0x107715050_0;  alias, 1 drivers
v0x107713fd0_0 .net "pc_plus4_id", 31 0, L_0x107721510;  alias, 1 drivers
v0x107714060_0 .net "pc_plus4_if", 31 0, L_0x107720ff0;  alias, 1 drivers
v0x107714110_0 .net "stall_id", 0 0, L_0x10772ed90;  alias, 1 drivers
S_0x107712040 .scope module, "IF_ID_instr" "PipeDff" 26 8, 10 1 0, S_0x107711da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1076accd0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x107721250 .functor BUFZ 32, v0x1077126f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x107712380_0 .net "bubble", 0 0, L_0x10772ee80;  alias, 1 drivers
v0x107712430_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1077124c0_0 .net "data_in", 31 0, L_0x10772f240;  alias, 1 drivers
v0x107712550_0 .net "data_out", 31 0, L_0x107721250;  alias, 1 drivers
v0x107712660_0 .net "data_out_wire", 31 0, v0x1077126f0_0;  1 drivers
v0x1077126f0_0 .var "data_reg", 31 0;
L_0x118068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x107712780_0 .net "default_val", 31 0, L_0x118068058;  1 drivers
v0x107712810_0 .net "stall", 0 0, L_0x10772ed90;  alias, 1 drivers
S_0x107712920 .scope module, "IF_ID_pc" "PipeDff" 26 9, 10 1 0, S_0x107711da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x107712af0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x107721390 .functor BUFZ 32, v0x107713040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x107712cb0_0 .net "bubble", 0 0, L_0x10772ee80;  alias, 1 drivers
v0x107712d80_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107712e10_0 .net "data_in", 31 0, v0x107715050_0;  alias, 1 drivers
v0x107712ea0_0 .net "data_out", 31 0, L_0x107721390;  alias, 1 drivers
v0x107712fb0_0 .net "data_out_wire", 31 0, v0x107713040_0;  1 drivers
v0x107713040_0 .var "data_reg", 31 0;
L_0x1180680a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1077130d0_0 .net "default_val", 31 0, L_0x1180680a0;  1 drivers
v0x107713160_0 .net "stall", 0 0, L_0x10772ed90;  alias, 1 drivers
S_0x107713290 .scope module, "IF_ID_pc_plus4" "PipeDff" 26 10, 10 1 0, S_0x107711da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x107713450 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x107721510 .functor BUFZ 32, v0x107713960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x107713610_0 .net "bubble", 0 0, L_0x10772ee80;  alias, 1 drivers
v0x1077136a0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107713730_0 .net "data_in", 31 0, L_0x107720ff0;  alias, 1 drivers
v0x1077137c0_0 .net "data_out", 31 0, L_0x107721510;  alias, 1 drivers
v0x1077138d0_0 .net "data_out_wire", 31 0, v0x107713960_0;  1 drivers
v0x107713960_0 .var "data_reg", 31 0;
L_0x1180680e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1077139f0_0 .net "default_val", 31 0, L_0x1180680e8;  1 drivers
v0x107713a90_0 .net "stall", 0 0, L_0x10772ed90;  alias, 1 drivers
S_0x107714330 .scope module, "if_module" "IF_MODULE" 7 42, 27 5 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x107720ff0 .functor BUFZ 32, v0x107714a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x107715410_0 .net "bubble_if", 0 0, L_0x118069b58;  alias, 1 drivers
v0x1077154b0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107715550_0 .net "new_pc", 31 0, v0x10770d970_0;  alias, 1 drivers
v0x1077155e0_0 .net "pc", 31 0, v0x107715050_0;  alias, 1 drivers
L_0x118068010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1077156f0_0 .net "pc_incre", 31 0, L_0x118068010;  1 drivers
v0x107715790_0 .net "pc_plus4", 31 0, L_0x107720ff0;  alias, 1 drivers
v0x107715860_0 .net "pc_plus4_inn", 31 0, v0x107714a90_0;  1 drivers
v0x107715940_0 .net "pc_src", 0 0, v0x10770dc90_0;  alias, 1 drivers
v0x107715a50_0 .net "rst", 0 0, v0x107720f60_0;  alias, 1 drivers
v0x107715be0_0 .net "stall_if", 0 0, L_0x10772ec40;  alias, 1 drivers
S_0x107714560 .scope module, "IF_ADD" "Adder" 27 27, 28 1 0, S_0x107714330;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x107714730 .param/l "WIDTH" 0 28 1, +C4<00000000000000000000000000100000>;
v0x107714910_0 .net "op_num1", 31 0, v0x107715050_0;  alias, 1 drivers
v0x107714a00_0 .net "op_num2", 31 0, L_0x118068010;  alias, 1 drivers
v0x107714a90_0 .var "res", 31 0;
E_0x1077148c0 .event edge, v0x107712e10_0, v0x107714a00_0;
S_0x107714b20 .scope module, "IF_PC" "PC" 27 17, 29 1 0, S_0x107714330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x107714e20_0 .net "bubble_if", 0 0, L_0x118069b58;  alias, 1 drivers
v0x107714ed0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107714f60_0 .net "new_pc", 31 0, v0x10770d970_0;  alias, 1 drivers
v0x107715050_0 .var "pc", 31 0;
v0x1077150e0_0 .net "pc_plus4", 31 0, v0x107714a90_0;  alias, 1 drivers
v0x1077151b0_0 .net "pc_src", 0 0, v0x10770dc90_0;  alias, 1 drivers
v0x107715240_0 .net "rst", 0 0, v0x107720f60_0;  alias, 1 drivers
v0x1077152d0_0 .net "stall_if", 0 0, L_0x10772ec40;  alias, 1 drivers
E_0x107714df0 .event posedge, v0x1076a11b0_0, v0x127626070_0;
S_0x107715c70 .scope module, "mem_module" "MEM_MODULE" 7 200, 30 2 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x107715ef0_0 .net "load_type", 2 0, L_0x107726fa0;  alias, 1 drivers
v0x107715fb0_0 .var "mem2reg_data", 31 0;
v0x107716050_0 .net "mem_read", 0 0, L_0x107726950;  alias, 1 drivers
v0x107716160_0 .net "mem_read_data", 31 0, v0x10768f570_0;  alias, 1 drivers
v0x107716210_0 .var "temp", 31 0;
E_0x107715e90 .event edge, v0x10768f600_0, v0x107715ef0_0, v0x10768f570_0, v0x107716210_0;
S_0x1077162e0 .scope module, "mem_wb" "MEM_WB" 7 234, 31 2 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x10771a6b0_0 .net "alu_result_mem", 31 0, L_0x107726090;  alias, 1 drivers
v0x10771a740_0 .net "alu_result_wb", 31 0, L_0x10772d600;  alias, 1 drivers
v0x10771a7e0_0 .net "bubble_wb", 0 0, L_0x118069be8;  alias, 1 drivers
v0x10771a990_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x10771aa20_0 .net "imm_mem", 31 0, L_0x107726350;  alias, 1 drivers
v0x10771aaf0_0 .net "imm_wb", 31 0, L_0x10772d7a0;  alias, 1 drivers
v0x10771ab80_0 .net "mem2reg_data_mem", 31 0, v0x107715fb0_0;  alias, 1 drivers
v0x10771ac10_0 .net "mem2reg_data_wb", 31 0, L_0x10772d460;  alias, 1 drivers
v0x10771aca0_0 .net "nxpc_wb", 31 0, o0x11803c580;  alias, 0 drivers
v0x10771adb0_0 .net "pc_plus4_mem", 31 0, L_0x1077261f0;  alias, 1 drivers
v0x10771ae40_0 .net "pc_plus4_wb", 31 0, L_0x10772d940;  alias, 1 drivers
v0x10771aef0_0 .net "rd_mem", 4 0, L_0x107726c10;  alias, 1 drivers
v0x10771af80_0 .net "rd_wb", 4 0, L_0x10772dae0;  alias, 1 drivers
v0x10771b090_0 .net "reg_src_mem", 1 0, L_0x107726e00;  alias, 1 drivers
v0x10771b120_0 .net "reg_src_wb", 1 0, L_0x10772d2c0;  alias, 1 drivers
v0x10771b1b0_0 .net "reg_write_mem", 0 0, L_0x1077267f0;  alias, 1 drivers
v0x10771b240_0 .net "reg_write_wb", 0 0, L_0x10772dc40;  alias, 1 drivers
v0x10771b3d0_0 .net "stall_wb", 0 0, L_0x118069b10;  alias, 1 drivers
S_0x1077166e0 .scope module, "MEM_WB_alu_result" "PipeDff" 31 20, 10 1 0, S_0x1077162e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1077168b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x10772d600 .functor BUFZ 32, v0x107716db0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x107716a70_0 .net "bubble", 0 0, L_0x118069be8;  alias, 1 drivers
v0x107716b30_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107716bc0_0 .net "data_in", 31 0, L_0x107726090;  alias, 1 drivers
v0x107716c50_0 .net "data_out", 31 0, L_0x10772d600;  alias, 1 drivers
v0x107716ce0_0 .net "data_out_wire", 31 0, v0x107716db0_0;  1 drivers
v0x107716db0_0 .var "data_reg", 31 0;
L_0x118069918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x107716e50_0 .net "default_val", 31 0, L_0x118069918;  1 drivers
v0x107716f00_0 .net "stall", 0 0, L_0x118069b10;  alias, 1 drivers
S_0x107717010 .scope module, "MEM_WB_imm" "PipeDff" 31 21, 10 1 0, S_0x1077162e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1077171e0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x10772d7a0 .functor BUFZ 32, v0x1077176f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1077173a0_0 .net "bubble", 0 0, L_0x118069be8;  alias, 1 drivers
v0x107717470_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107717500_0 .net "data_in", 31 0, L_0x107726350;  alias, 1 drivers
v0x107717590_0 .net "data_out", 31 0, L_0x10772d7a0;  alias, 1 drivers
v0x107717620_0 .net "data_out_wire", 31 0, v0x1077176f0_0;  1 drivers
v0x1077176f0_0 .var "data_reg", 31 0;
L_0x118069960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x107717780_0 .net "default_val", 31 0, L_0x118069960;  1 drivers
v0x107717820_0 .net "stall", 0 0, L_0x118069b10;  alias, 1 drivers
S_0x107717960 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 31 19, 10 1 0, S_0x1077162e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x107717b20 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x10772d460 .functor BUFZ 32, v0x107717fd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x107717ce0_0 .net "bubble", 0 0, L_0x118069be8;  alias, 1 drivers
v0x107717d70_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107717e00_0 .net "data_in", 31 0, v0x107715fb0_0;  alias, 1 drivers
v0x107717e90_0 .net "data_out", 31 0, L_0x10772d460;  alias, 1 drivers
v0x107717f20_0 .net "data_out_wire", 31 0, v0x107717fd0_0;  1 drivers
v0x107717fd0_0 .var "data_reg", 31 0;
L_0x1180698d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x107718080_0 .net "default_val", 31 0, L_0x1180698d0;  1 drivers
v0x107718130_0 .net "stall", 0 0, L_0x118069b10;  alias, 1 drivers
S_0x107718250 .scope module, "MEM_WB_pc_plus4" "PipeDff" 31 22, 10 1 0, S_0x1077162e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x107718410 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x10772d940 .functor BUFZ 32, v0x107718910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1077185a0_0 .net "bubble", 0 0, L_0x118069be8;  alias, 1 drivers
v0x107718640_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x1077186e0_0 .net "data_in", 31 0, L_0x1077261f0;  alias, 1 drivers
v0x1077187b0_0 .net "data_out", 31 0, L_0x10772d940;  alias, 1 drivers
v0x107718840_0 .net "data_out_wire", 31 0, v0x107718910_0;  1 drivers
v0x107718910_0 .var "data_reg", 31 0;
L_0x1180699a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1077189b0_0 .net "default_val", 31 0, L_0x1180699a8;  1 drivers
v0x107718a60_0 .net "stall", 0 0, L_0x118069b10;  alias, 1 drivers
S_0x107718be0 .scope module, "MEM_WB_rd" "PipeDff" 31 24, 10 1 0, S_0x1077162e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x107718da0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x10772dae0 .functor BUFZ 5, v0x107719220_0, C4<00000>, C4<00000>, C4<00000>;
v0x107718f30_0 .net "bubble", 0 0, L_0x118069be8;  alias, 1 drivers
v0x107718fd0_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107719070_0 .net "data_in", 4 0, L_0x107726c10;  alias, 1 drivers
v0x107719100_0 .net "data_out", 4 0, L_0x10772dae0;  alias, 1 drivers
v0x107719190_0 .net "data_out_wire", 4 0, v0x107719220_0;  1 drivers
v0x107719220_0 .var "data_reg", 4 0;
L_0x1180699f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1077192d0_0 .net "default_val", 4 0, L_0x1180699f0;  1 drivers
v0x107719380_0 .net "stall", 0 0, L_0x118069b10;  alias, 1 drivers
S_0x1077194a0 .scope module, "MEM_WB_reg_src" "PipeDff" 31 17, 10 1 0, S_0x1077162e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x107719660 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x10772d2c0 .functor BUFZ 2, v0x107719b20_0, C4<00>, C4<00>, C4<00>;
v0x1077197f0_0 .net "bubble", 0 0, L_0x118069be8;  alias, 1 drivers
v0x107719890_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x107719930_0 .net "data_in", 1 0, L_0x107726e00;  alias, 1 drivers
v0x1077199c0_0 .net "data_out", 1 0, L_0x10772d2c0;  alias, 1 drivers
v0x107719a50_0 .net "data_out_wire", 1 0, v0x107719b20_0;  1 drivers
v0x107719b20_0 .var "data_reg", 1 0;
L_0x118069888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x107719bc0_0 .net "default_val", 1 0, L_0x118069888;  1 drivers
v0x107719c70_0 .net "stall", 0 0, L_0x118069b10;  alias, 1 drivers
S_0x107719d90 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 31 25, 10 1 0, S_0x1077162e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x107719f50 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x10772dc40 .functor BUFZ 1, v0x10771a450_0, C4<0>, C4<0>, C4<0>;
v0x10771a0e0_0 .net "bubble", 0 0, L_0x118069be8;  alias, 1 drivers
v0x10771a180_0 .net "clk", 0 0, v0x107720e40_0;  alias, 1 drivers
v0x10771a220_0 .net "data_in", 0 0, L_0x1077267f0;  alias, 1 drivers
v0x10771a330_0 .net "data_out", 0 0, L_0x10772dc40;  alias, 1 drivers
v0x10771a3c0_0 .net "data_out_wire", 0 0, v0x10771a450_0;  1 drivers
v0x10771a450_0 .var "data_reg", 0 0;
L_0x118069a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10771a4e0_0 .net "default_val", 0 0, L_0x118069a38;  1 drivers
v0x10771a590_0 .net "stall", 0 0, L_0x118069b10;  alias, 1 drivers
S_0x10771b640 .scope module, "wb_module" "WB_MODULE" 7 252, 32 2 0, S_0x10767ffc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x1077164a0_0 .net "alu_result", 31 0, L_0x10772d600;  alias, 1 drivers
v0x10771b940_0 .net "imm", 31 0, L_0x10772d7a0;  alias, 1 drivers
v0x10771ba20_0 .net "mem2reg_data", 31 0, L_0x10772d460;  alias, 1 drivers
v0x10771baf0_0 .net "nxpc", 31 0, o0x11803c580;  alias, 0 drivers
v0x10771bb80_0 .net "pc_plus4", 31 0, L_0x10772d940;  alias, 1 drivers
v0x10771bc90_0 .net "reg_src", 1 0, L_0x10772d2c0;  alias, 1 drivers
v0x10771bd60_0 .var "reg_write_data", 31 0;
E_0x107718b40/0 .event edge, v0x1077199c0_0, v0x107716c50_0, v0x107717e90_0, v0x107717590_0;
E_0x107718b40/1 .event edge, v0x1077187b0_0;
E_0x107718b40 .event/or E_0x107718b40/0, E_0x107718b40/1;
    .scope S_0x107714b20;
T_0 ;
    %wait E_0x107714df0;
    %load/vec4 v0x107715240_0;
    %flag_set/vec4 8;
    %load/vec4 v0x107714e20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x107715050_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1077152d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x107715050_0;
    %assign/vec4 v0x107715050_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1077151b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x107714f60_0;
    %assign/vec4 v0x107715050_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x1077150e0_0;
    %assign/vec4 v0x107715050_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x107714560;
T_1 ;
    %wait E_0x1077148c0;
    %load/vec4 v0x107714910_0;
    %load/vec4 v0x107714a00_0;
    %add;
    %store/vec4 v0x107714a90_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x107712040;
T_2 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107712810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x107712660_0;
    %assign/vec4 v0x1077126f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x107712380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x107712780_0;
    %assign/vec4 v0x1077126f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1077124c0_0;
    %assign/vec4 v0x1077126f0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x107712920;
T_3 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107713160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x107712fb0_0;
    %assign/vec4 v0x107713040_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x107712cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1077130d0_0;
    %assign/vec4 v0x107713040_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x107712e10_0;
    %assign/vec4 v0x107713040_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x107713290;
T_4 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107713a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1077138d0_0;
    %assign/vec4 v0x107713960_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x107713610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1077139f0_0;
    %assign/vec4 v0x107713960_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x107713730_0;
    %assign/vec4 v0x107713960_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10770c990;
T_5 ;
    %wait E_0x10770cb90;
    %load/vec4 v0x10770cf60_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x10770cc00_0, 0, 3;
    %load/vec4 v0x10770cf60_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x10770d040_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10770ce80_0, 0, 32;
    %load/vec4 v0x10770d040_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10770ccc0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10770ccc0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x10770cc00_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x10770cc00_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x10770cf60_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770ce80_0, 4, 12;
    %load/vec4 v0x10770ce80_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x10770ccc0_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x10770cf60_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770ce80_0, 4, 5;
    %load/vec4 v0x10770ce80_0;
    %store/vec4 v0x10770ccc0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x10770cf60_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770ce80_0, 4, 7;
    %load/vec4 v0x10770cf60_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770ce80_0, 4, 5;
    %load/vec4 v0x10770ce80_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x10770ccc0_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x10770cf60_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770ce80_0, 4, 12;
    %load/vec4 v0x10770ce80_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x10770ccc0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x10770cf60_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770cd60_0, 4, 1;
    %load/vec4 v0x10770cf60_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770cd60_0, 4, 6;
    %load/vec4 v0x10770cf60_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770cd60_0, 4, 1;
    %load/vec4 v0x10770cf60_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770cd60_0, 4, 4;
    %load/vec4 v0x10770cd60_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770ce80_0, 4, 12;
    %load/vec4 v0x10770ce80_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x10770ccc0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x10770cf60_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770ce80_0, 4, 20;
    %load/vec4 v0x10770ce80_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x10770ccc0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x10770cf60_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770ce80_0, 4, 20;
    %load/vec4 v0x10770ce80_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x10770ccc0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x10770cf60_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770cdf0_0, 4, 1;
    %load/vec4 v0x10770cf60_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770cdf0_0, 4, 8;
    %load/vec4 v0x10770cf60_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770cdf0_0, 4, 1;
    %load/vec4 v0x10770cf60_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770cdf0_0, 4, 10;
    %load/vec4 v0x10770cdf0_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770ce80_0, 4, 20;
    %load/vec4 v0x10770ce80_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x10770ccc0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x10770cf60_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10770ce80_0, 4, 12;
    %load/vec4 v0x10770ce80_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x10770ccc0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x10770a380;
T_6 ;
    %wait E_0x12764d170;
    %load/vec4 v0x10770a970_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x10770aee0_0, 0, 7;
    %load/vec4 v0x10770a970_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x10770a8b0_0, 0, 3;
    %load/vec4 v0x10770a970_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x10770b1a0_0, 0, 5;
    %load/vec4 v0x10770a970_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x10770b230_0, 0, 5;
    %load/vec4 v0x10770a970_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x10770b040_0, 0, 5;
    %load/vec4 v0x10770a8b0_0;
    %store/vec4 v0x10770aa30_0, 0, 3;
    %load/vec4 v0x10770aee0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ae10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770b0d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x10770af70_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ae10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10770af70_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ae10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10770af70_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ad00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770ae10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770b0d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x10770af70_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770abb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ae10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770b0d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x10770af70_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ae10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10770af70_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ae10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10770af70_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ae10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10770af70_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770a760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ae10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770b0d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x10770af70_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ab10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770ae10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770b0d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x10770af70_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x107709930;
T_7 ;
    %wait E_0x12764d1b0;
    %load/vec4 v0x10770a290_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107709cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107709db0_0, 0, 1;
    %load/vec4 v0x107709f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x10770a020_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x10770a020_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107709cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x107709db0_0, 0, 1;
    %load/vec4 v0x107709f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x10770a020_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107709cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x107709db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107709cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x107709db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107709cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107709db0_0, 0, 1;
    %load/vec4 v0x107709f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.43;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.43;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.43;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.43;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.43;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.43;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.43;
T_7.43 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107709cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x107709db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x107709cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x107709db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x107709cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x107709db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107709cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x107709db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x107709e80_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x10770df70;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x10770ef50_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x10770ef50_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x10770ef50_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x10770f470, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10770ef50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x10770ef50_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x10770df70;
T_9 ;
    %wait E_0x10770e230;
    %load/vec4 v0x10770f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x10770f2d0_0;
    %load/vec4 v0x10770f240_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10770f470, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x10770d100;
T_10 ;
    %wait E_0x10770d480;
    %load/vec4 v0x10770d780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x10770da90_0;
    %load/vec4 v0x10770d670_0;
    %add;
    %store/vec4 v0x10770d970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770dc90_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x10770d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x10770dd20_0;
    %load/vec4 v0x10770d670_0;
    %add;
    %store/vec4 v0x10770d970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770dc90_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x10770d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x10770da90_0;
    %load/vec4 v0x10770d670_0;
    %add;
    %store/vec4 v0x10770da00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10770dc90_0, 0, 1;
    %load/vec4 v0x10770d5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x10770dbb0_0;
    %store/vec4 v0x10770d970_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x10770ddf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x10770da00_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x10770dbb0_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x10770d970_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x10770ddf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x10770da00_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x10770dbb0_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x10770d970_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x10770d8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x10770da00_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x10770dbb0_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x10770d970_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x10770d8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x10770da00_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x10770dbb0_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x10770d970_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x10770d8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x10770da00_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x10770dbb0_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x10770d970_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x10770d8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x10770da00_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x10770dbb0_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x10770d970_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10770dc90_0, 0, 1;
    %load/vec4 v0x10770dbb0_0;
    %store/vec4 v0x10770d970_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1076fe270;
T_11 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076fea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1076fe820_0;
    %assign/vec4 v0x1076fe8f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1076fe5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1076fe990_0;
    %assign/vec4 v0x1076fe8f0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1076fe700_0;
    %assign/vec4 v0x1076fe8f0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1076feb60;
T_12 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076ff330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1076ff110_0;
    %assign/vec4 v0x1076ff1e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1076feeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1076ff280_0;
    %assign/vec4 v0x1076ff1e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x1076feff0_0;
    %assign/vec4 v0x1076ff1e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1276e2720;
T_13 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076fb7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x12766a310_0;
    %assign/vec4 v0x12766a3a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1276e2920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1076fb710_0;
    %assign/vec4 v0x12766a3a0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x12766a1f0_0;
    %assign/vec4 v0x12766a3a0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x107705ac0;
T_14 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107706280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x107706080_0;
    %assign/vec4 v0x107706120_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x107705e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1077061d0_0;
    %assign/vec4 v0x107706120_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x107705f60_0;
    %assign/vec4 v0x107706120_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x107706a90;
T_15 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107707240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x107707040_0;
    %assign/vec4 v0x1077070e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x107706de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x107707190_0;
    %assign/vec4 v0x1077070e0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x107706f20_0;
    %assign/vec4 v0x1077070e0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1076ff450;
T_16 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076ffc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1076ffa00_0;
    %assign/vec4 v0x1076ffaa0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1076ff7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1076ffb50_0;
    %assign/vec4 v0x1076ffaa0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x1076ff8e0_0;
    %assign/vec4 v0x1076ffaa0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x107704f60;
T_17 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107705830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x107705670_0;
    %assign/vec4 v0x107705700_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1077052b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x107705790_0;
    %assign/vec4 v0x107705700_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x107705550_0;
    %assign/vec4 v0x107705700_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1077063a0;
T_18 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107706970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x127624c20_0;
    %assign/vec4 v0x107706830_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1077066f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x1077068c0_0;
    %assign/vec4 v0x107706830_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x127624b00_0;
    %assign/vec4 v0x107706830_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1276bdda0;
T_19 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1276df570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1276df3c0_0;
    %assign/vec4 v0x1276df450_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1276bdf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1276df4e0_0;
    %assign/vec4 v0x1276df450_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x1276be030_0;
    %assign/vec4 v0x1276df450_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1076fb830;
T_20 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076fbe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1076fbc70_0;
    %assign/vec4 v0x1076fbd00_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1076fba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1076fbd90_0;
    %assign/vec4 v0x1076fbd00_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x1076fbb50_0;
    %assign/vec4 v0x1076fbd00_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1076ffd20;
T_21 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107704570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x107704350_0;
    %assign/vec4 v0x107704420_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x107704110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1077044c0_0;
    %assign/vec4 v0x107704420_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x107704230_0;
    %assign/vec4 v0x107704420_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1076fd980;
T_22 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076fe150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1076fdf30_0;
    %assign/vec4 v0x1076fe000_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1076fdcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1076fe0a0_0;
    %assign/vec4 v0x1076fe000_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x1076fde10_0;
    %assign/vec4 v0x1076fe000_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x107704690;
T_23 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107704e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x107704c40_0;
    %assign/vec4 v0x107704ce0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1077049e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x107704d90_0;
    %assign/vec4 v0x107704ce0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x107704b20_0;
    %assign/vec4 v0x107704ce0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1076fc680;
T_24 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076fced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1076fcd20_0;
    %assign/vec4 v0x1076fcdb0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1076fc9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x1076fce40_0;
    %assign/vec4 v0x1076fcdb0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x1076fcc00_0;
    %assign/vec4 v0x1076fcdb0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x127682a90;
T_25 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x127619370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1276191c0_0;
    %assign/vec4 v0x127619250_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1276474c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x1276192e0_0;
    %assign/vec4 v0x127619250_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x127682c00_0;
    %assign/vec4 v0x127619250_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x127672250;
T_26 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1276e2690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x12765d510_0;
    %assign/vec4 v0x12765d5a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x127672450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x12765d630_0;
    %assign/vec4 v0x12765d5a0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x12765d3f0_0;
    %assign/vec4 v0x12765d5a0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1076fd0d0;
T_27 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076fd860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1076fd660_0;
    %assign/vec4 v0x1076fd700_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1076fd410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x1076fd7b0_0;
    %assign/vec4 v0x1076fd700_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x1076fd540_0;
    %assign/vec4 v0x1076fd700_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x127608bf0;
T_28 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x127641030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x127640e80_0;
    %assign/vec4 v0x127640f10_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x127608d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x127640fa0_0;
    %assign/vec4 v0x127640f10_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x127624d00_0;
    %assign/vec4 v0x127640f10_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1076fbeb0;
T_29 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076fc560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1076fc370_0;
    %assign/vec4 v0x1076fc400_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1076fc130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x1076fc4b0_0;
    %assign/vec4 v0x1076fc400_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x1076fc250_0;
    %assign/vec4 v0x1076fc400_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1076c7330;
T_30 ;
    %wait E_0x10768fda0;
    %load/vec4 v0x1076c2120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x1076e34c0_0;
    %store/vec4 v0x1076c2090_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x1076e34c0_0;
    %store/vec4 v0x1076c2090_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x1076c3230_0;
    %store/vec4 v0x1076c2090_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x1076c32c0_0;
    %store/vec4 v0x1076c2090_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1076bfab0;
T_31 ;
    %wait E_0x10765d8d0;
    %load/vec4 v0x1076b70e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x1076bc9d0_0;
    %store/vec4 v0x1076ba480_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x1076bc9d0_0;
    %store/vec4 v0x1076ba480_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x1076bca60_0;
    %store/vec4 v0x1076ba480_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x1076ba3f0_0;
    %store/vec4 v0x1076ba480_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1076e49a0;
T_32 ;
    %wait E_0x107660590;
    %load/vec4 v0x1076e3740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1076e4720_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1076e3430_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x1076e3fb0_0;
    %load/vec4 v0x1076e4690_0;
    %add;
    %store/vec4 v0x1076e4720_0, 0, 32;
    %load/vec4 v0x1076e4720_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1076e3430_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x1076e3fb0_0;
    %ix/getv 4, v0x1076e4690_0;
    %shiftl 4;
    %store/vec4 v0x1076e4720_0, 0, 32;
    %load/vec4 v0x1076e4720_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1076e3430_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x1076e3fb0_0;
    %load/vec4 v0x1076e4690_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1076e4720_0, 0, 32;
    %load/vec4 v0x1076e4720_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1076e3430_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x1076e3fb0_0;
    %load/vec4 v0x1076e4690_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1076e4720_0, 0, 32;
    %load/vec4 v0x1076e4720_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1076e3430_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x1076e3fb0_0;
    %load/vec4 v0x1076e4690_0;
    %xor;
    %store/vec4 v0x1076e4720_0, 0, 32;
    %load/vec4 v0x1076e4720_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1076e3430_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x1076e3fb0_0;
    %ix/getv 4, v0x1076e4690_0;
    %shiftr 4;
    %store/vec4 v0x1076e4720_0, 0, 32;
    %load/vec4 v0x1076e4720_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1076e3430_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x1076e3fb0_0;
    %load/vec4 v0x1076e4690_0;
    %or;
    %store/vec4 v0x1076e4720_0, 0, 32;
    %load/vec4 v0x1076e4720_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1076e3430_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x1076e3fb0_0;
    %load/vec4 v0x1076e4690_0;
    %and;
    %store/vec4 v0x1076e4720_0, 0, 32;
    %load/vec4 v0x1076e4720_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1076e3430_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x1076e3fb0_0;
    %load/vec4 v0x1076e4690_0;
    %sub;
    %store/vec4 v0x1076e4720_0, 0, 32;
    %load/vec4 v0x1076e4720_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1076e3430_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x1076e3fb0_0;
    %ix/getv 4, v0x1076e4690_0;
    %shiftr/s 4;
    %store/vec4 v0x1076e4720_0, 0, 32;
    %load/vec4 v0x1076e4720_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1076e3430_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1076e3fb0_0;
    %load/vec4 v0x1076e4690_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1076e37d0_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x10768a980;
T_33 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076a4550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1076e3a20_0;
    %assign/vec4 v0x1076a0300_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1076e4350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x1076a0390_0;
    %assign/vec4 v0x1076a0300_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x1076e3d30_0;
    %assign/vec4 v0x1076a0300_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x10769aaa0;
T_34 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076a49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1076a09e0_0;
    %assign/vec4 v0x1076a0a70_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1076964a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x1076a4940_0;
    %assign/vec4 v0x1076a0a70_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x10769e570_0;
    %assign/vec4 v0x1076a0a70_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x107683130;
T_35 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076aad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1076a1390_0;
    %assign/vec4 v0x1076a1420_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1076a34b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x1076aac70_0;
    %assign/vec4 v0x1076a1420_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x1076a2420_0;
    %assign/vec4 v0x1076a1420_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x107664370;
T_36 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107683490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x107686700_0;
    %assign/vec4 v0x107686790_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x10766ad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x107683400_0;
    %assign/vec4 v0x107686790_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x107684500_0;
    %assign/vec4 v0x107686790_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x107692e00;
T_37 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076e3120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1076efad0_0;
    %assign/vec4 v0x1076ef1e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x107697810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1076ef270_0;
    %assign/vec4 v0x1076ef1e0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x1076c6ef0_0;
    %assign/vec4 v0x1076ef1e0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x107606d20;
T_38 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107662e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1076db620_0;
    %assign/vec4 v0x1076da490_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1076dd820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x1076da520_0;
    %assign/vec4 v0x1076da490_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x1076d9420_0;
    %assign/vec4 v0x1076da490_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x107689600;
T_39 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107696da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x10767b300_0;
    %assign/vec4 v0x10767b390_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x10767a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x107696d10_0;
    %assign/vec4 v0x10767b390_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x10767d4b0_0;
    %assign/vec4 v0x10767b390_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x107690ce0;
T_40 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107676fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1076d8d20_0;
    %assign/vec4 v0x107678e90_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x12763b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x107678f20_0;
    %assign/vec4 v0x107678e90_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x1076a7c70_0;
    %assign/vec4 v0x107678e90_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1076a3b90;
T_41 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x10769d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1076a1b00_0;
    %assign/vec4 v0x1076a2b00_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x10769c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x1076a2b90_0;
    %assign/vec4 v0x1076a2b00_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x10769f700_0;
    %assign/vec4 v0x1076a2b00_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x10769b5e0;
T_42 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076abd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1076c35f0_0;
    %assign/vec4 v0x1076c3680_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x10769b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x1076abcb0_0;
    %assign/vec4 v0x1076c3680_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x1076c3cb0_0;
    %assign/vec4 v0x1076c3680_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x107715c70;
T_43 ;
    %wait E_0x107715e90;
    %load/vec4 v0x107716050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x107715fb0_0, 0, 32;
    %load/vec4 v0x107715ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x107715fb0_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x107716160_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x107716210_0, 4, 8;
    %load/vec4 v0x107716210_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x107715fb0_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x107716160_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x107716210_0, 4, 8;
    %load/vec4 v0x107716210_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x107715fb0_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x107716160_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x107716210_0, 4, 16;
    %load/vec4 v0x107716210_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x107715fb0_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x107716160_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x107716210_0, 4, 16;
    %load/vec4 v0x107716210_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x107715fb0_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x107716160_0;
    %store/vec4 v0x107715fb0_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x10767fcf0;
T_44 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1076a1840_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1076de160_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1076de1f0_0, 0, 10;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1276807e0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x107693840_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107690600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1076e4f90_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x10767fcf0;
T_45 ;
    %wait E_0x107684d70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x107688200_0, 0, 32;
T_45.0 ;
    %load/vec4 v0x107688200_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_45.1, 5;
    %load/vec4 v0x1076a17b0_0;
    %load/vec4 v0x107688200_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x107688200_0;
    %store/vec4 v0x1076a1840_0, 0, 32;
T_45.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x107688200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x107688200_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x10767fcf0;
T_46 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x10768c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10768c3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10768f570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1076a0720_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1076a2840_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x1076a2840_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1076a2840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768d4e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1076a28d0_0, 0, 32;
T_46.4 ;
    %load/vec4 v0x1076a28d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1076a2840_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1076a28d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076892a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1076a2840_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1076a28d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076a3960, 0, 4;
    %load/vec4 v0x1076a28d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1076a28d0_0, 0, 32;
    %jmp T_46.4;
T_46.5 ;
    %load/vec4 v0x1076a2840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1076a2840_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1076c2ef0_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x1076c2ef0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1076c2ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076927b0, 0, 4;
    %load/vec4 v0x1076c2ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1076c2ef0_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1076a0720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %jmp T_46.11;
T_46.8 ;
    %load/vec4 v0x10769c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %load/vec4 v0x10768f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.14, 8;
    %load/vec4 v0x10768b330_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1076a1840_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1076c2f80_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x10768fa20, 4;
    %assign/vec4 v0x10768f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10768c3c0_0, 0;
    %jmp T_46.15;
T_46.14 ;
    %load/vec4 v0x1076e4bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.16, 8;
    %load/vec4 v0x1076e4c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.20, 6;
    %load/vec4 v0x1076e4f00_0;
    %load/vec4 v0x10768b330_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1076a1840_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1076c2f80_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768fa20, 0, 4;
    %jmp T_46.22;
T_46.18 ;
    %load/vec4 v0x107687160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.26, 6;
    %jmp T_46.27;
T_46.23 ;
    %load/vec4 v0x1076e4f00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x10768b330_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1076a1840_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1076c2f80_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768fa20, 4, 5;
    %jmp T_46.27;
T_46.24 ;
    %load/vec4 v0x1076e4f00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x10768b330_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1076a1840_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1076c2f80_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768fa20, 4, 5;
    %jmp T_46.27;
T_46.25 ;
    %load/vec4 v0x1076e4f00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x10768b330_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1076a1840_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1076c2f80_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768fa20, 4, 5;
    %jmp T_46.27;
T_46.26 ;
    %load/vec4 v0x1076e4f00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x10768b330_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1076a1840_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1076c2f80_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768fa20, 0, 4;
    %jmp T_46.27;
T_46.27 ;
    %pop/vec4 1;
    %jmp T_46.22;
T_46.19 ;
    %load/vec4 v0x107687160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.29, 6;
    %jmp T_46.30;
T_46.28 ;
    %load/vec4 v0x1076e4f00_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x10768b330_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1076a1840_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1076c2f80_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768fa20, 4, 5;
    %jmp T_46.30;
T_46.29 ;
    %load/vec4 v0x1076e4f00_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x10768b330_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1076a1840_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1076c2f80_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768fa20, 0, 4;
    %jmp T_46.30;
T_46.30 ;
    %pop/vec4 1;
    %jmp T_46.22;
T_46.20 ;
    %load/vec4 v0x1076e4f00_0;
    %load/vec4 v0x10768b330_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1076a1840_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1076c2f80_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768fa20, 0, 4;
    %jmp T_46.22;
T_46.22 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x10768b330_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x1076a1840_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076a3960, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10768c3c0_0, 0;
    %jmp T_46.17;
T_46.16 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10768f570_0, 0;
T_46.17 ;
T_46.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1076a0720_0, 0;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x1076e4bf0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x10768f600_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.31, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10768c3c0_0, 0;
    %load/vec4 v0x10768f600_0;
    %store/vec4 v0x1076a5680_0, 0, 1;
    %load/vec4 v0x1076e4bf0_0;
    %store/vec4 v0x107691690_0, 0, 1;
    %load/vec4 v0x10768b330_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x10768d4e0, 4;
    %assign/vec4 v0x10768e570_0, 0;
    %load/vec4 v0x10768b330_0;
    %assign/vec4 v0x10768d450_0, 0;
    %load/vec4 v0x10768b330_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x10768b330_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x10768d4e0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1076892a0, 4;
    %assign/vec4 v0x107688170_0, 0;
    %load/vec4 v0x10768b330_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x10768b330_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x10768d4e0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1076a3960, 4;
    %assign/vec4 v0x10769c3d0_0, 0;
    %load/vec4 v0x10768b330_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x10768b330_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x10768d4e0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1076892a0, 4;
    %load/vec4 v0x10768b330_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x10768b330_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x10768d4e0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1076a3960, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.33, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1076a0720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10768e570_0, 4, 1;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v0x10768b330_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x10768b330_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x10768d4e0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x10768a2a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x10768b330_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %pad/u 13;
    %assign/vec4 v0x107693840_0, 0;
    %fork t_1, S_0x10766a3b0;
    %jmp t_0;
    .scope S_0x10766a3b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1076bf980_0, 0, 32;
T_46.35 ;
    %load/vec4 v0x1076bf980_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.36, 5;
    %load/vec4 v0x10768b330_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x10768b330_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x10768d4e0, 5;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1076bf980_0;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x10768fa20, 4;
    %ix/getv/s 3, v0x1076bf980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076927b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1076bf980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1076bf980_0, 0, 32;
    %jmp T_46.35;
T_46.36 ;
    %end;
    .scope S_0x10767fcf0;
t_0 %join;
    %jmp T_46.34;
T_46.33 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1076a0720_0, 0;
T_46.34 ;
    %load/vec4 v0x10768a330_0;
    %assign/vec4 v0x1076de1f0_0, 0;
    %load/vec4 v0x10768b330_0;
    %assign/vec4 v0x1076de160_0, 0;
    %load/vec4 v0x10768f990_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %pad/u 13;
    %assign/vec4 v0x1276807e0_0, 0;
T_46.31 ;
T_46.13 ;
    %jmp T_46.11;
T_46.9 ;
    %load/vec4 v0x1076937b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.37, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1076a0720_0, 0;
T_46.37 ;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x1076937b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.39, 8;
    %fork t_3, S_0x10766aa60;
    %jmp t_2;
    .scope S_0x10766aa60;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1076bc8a0_0, 0, 32;
T_46.41 ;
    %load/vec4 v0x1076bc8a0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.42, 5;
    %ix/getv/s 4, v0x1076bc8a0_0;
    %load/vec4a v0x1076a55f0, 4;
    %load/vec4 v0x1076de160_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1076de160_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x10768d4e0, 4;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1076bc8a0_0;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768fa20, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1076bc8a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1076bc8a0_0, 0, 32;
    %jmp T_46.41;
T_46.42 ;
    %end;
    .scope S_0x10767fcf0;
t_2 %join;
    %load/vec4 v0x1076de1f0_0;
    %load/vec4 v0x1076de160_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x1076de160_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x10768d4e0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768a2a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1076de160_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x1076de160_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x10768d4e0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076892a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x107690600_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1076de160_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x1076de160_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x10768d4e0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076a3960, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1076a0720_0, 0;
    %load/vec4 v0x1076de160_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x10768d4e0, 4;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_46.43, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1076de160_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768d4e0, 0, 4;
    %jmp T_46.44;
T_46.43 ;
    %load/vec4 v0x1076de160_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x10768d4e0, 4;
    %addi 1, 0, 32;
    %load/vec4 v0x1076de160_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10768d4e0, 0, 4;
T_46.44 ;
T_46.39 ;
    %jmp T_46.11;
T_46.11 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x10767fcf0;
T_47 ;
    %vpi_func 8 400 "$fopen" 32, "cache_else1.txt", "w" {0 0 0};
    %store/vec4 v0x107690690_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x10767fcf0;
T_48 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076a38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10768b3c0_0, 0, 32;
T_48.2 ;
    %load/vec4 v0x10768b3c0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1076870d0_0, 0, 32;
T_48.4 ;
    %load/vec4 v0x1076870d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_48.5, 5;
    %load/vec4 v0x10768b3c0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1076870d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1076892a0, 4;
    %load/vec4 v0x10768b3c0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1076870d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1076a3960, 4;
    %load/vec4 v0x10768b3c0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1076870d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x10768a2a0, 4;
    %vpi_call 8 414 "$fwrite", v0x107690690_0, "%d %d %8h ", S<2,vec4,u1>, S<1,vec4,u1>, S<0,vec4,u10> {3 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1076edd20_0, 0, 32;
T_48.6 ;
    %load/vec4 v0x1076edd20_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.7, 5;
    %load/vec4 v0x10768b3c0_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %load/vec4 v0x1076870d0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 44;
    %add;
    %pad/s 45;
    %load/vec4 v0x1076edd20_0;
    %pad/s 45;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x10768fa20, 4;
    %vpi_call 8 420 "$fwrite", v0x107690690_0, "%8h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x1076edd20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1076edd20_0, 0, 32;
    %jmp T_48.6;
T_48.7 ;
    %vpi_call 8 422 "$fwrite", v0x107690690_0, "\012" {0 0 0};
    %load/vec4 v0x1076870d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1076870d0_0, 0, 32;
    %jmp T_48.4;
T_48.5 ;
    %vpi_call 8 424 "$fwrite", v0x107690690_0, "\012" {0 0 0};
    %load/vec4 v0x10768b3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10768b3c0_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1077194a0;
T_49 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107719c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x107719a50_0;
    %assign/vec4 v0x107719b20_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1077197f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x107719bc0_0;
    %assign/vec4 v0x107719b20_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x107719930_0;
    %assign/vec4 v0x107719b20_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x107717960;
T_50 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107718130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x107717f20_0;
    %assign/vec4 v0x107717fd0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x107717ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x107718080_0;
    %assign/vec4 v0x107717fd0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x107717e00_0;
    %assign/vec4 v0x107717fd0_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1077166e0;
T_51 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107716f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x107716ce0_0;
    %assign/vec4 v0x107716db0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x107716a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x107716e50_0;
    %assign/vec4 v0x107716db0_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x107716bc0_0;
    %assign/vec4 v0x107716db0_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x107717010;
T_52 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107717820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x107717620_0;
    %assign/vec4 v0x1077176f0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1077173a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x107717780_0;
    %assign/vec4 v0x1077176f0_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x107717500_0;
    %assign/vec4 v0x1077176f0_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x107718250;
T_53 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107718a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x107718840_0;
    %assign/vec4 v0x107718910_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1077185a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x1077189b0_0;
    %assign/vec4 v0x107718910_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x1077186e0_0;
    %assign/vec4 v0x107718910_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x107718be0;
T_54 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x107719380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x107719190_0;
    %assign/vec4 v0x107719220_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x107718f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x1077192d0_0;
    %assign/vec4 v0x107719220_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x107719070_0;
    %assign/vec4 v0x107719220_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x107719d90;
T_55 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x10771a590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x10771a3c0_0;
    %assign/vec4 v0x10771a450_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x10771a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x10771a4e0_0;
    %assign/vec4 v0x10771a450_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x10771a220_0;
    %assign/vec4 v0x10771a450_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x10771b640;
T_56 ;
    %wait E_0x107718b40;
    %load/vec4 v0x10771bc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10771bd60_0, 0, 32;
    %jmp T_56.5;
T_56.0 ;
    %load/vec4 v0x1077164a0_0;
    %store/vec4 v0x10771bd60_0, 0, 32;
    %jmp T_56.5;
T_56.1 ;
    %load/vec4 v0x10771ba20_0;
    %store/vec4 v0x10771bd60_0, 0, 32;
    %jmp T_56.5;
T_56.2 ;
    %load/vec4 v0x10771b940_0;
    %store/vec4 v0x10771bd60_0, 0, 32;
    %jmp T_56.5;
T_56.3 ;
    %load/vec4 v0x10771bb80_0;
    %store/vec4 v0x10771bd60_0, 0, 32;
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x127607480;
T_57 ;
    %wait E_0x1076adfa0;
    %load/vec4 v0x127649200_0;
    %load/vec4 v0x1276075f0_0;
    %and;
    %load/vec4 v0x127649170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x127649170_0;
    %load/vec4 v0x127649320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x127649290_0, 0, 2;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x127649200_0;
    %load/vec4 v0x1276490e0_0;
    %and;
    %load/vec4 v0x127649170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x127649170_0;
    %load/vec4 v0x127649320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x127649290_0, 0, 2;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127649290_0, 0, 2;
T_57.3 ;
T_57.1 ;
    %load/vec4 v0x127649200_0;
    %load/vec4 v0x1276075f0_0;
    %and;
    %load/vec4 v0x127649170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x127649170_0;
    %load/vec4 v0x1276cc420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1276cc390_0, 0, 2;
    %jmp T_57.5;
T_57.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1276cc390_0, 0, 2;
T_57.5 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1276c14b0;
T_58 ;
    %wait E_0x1076ac9a0;
    %load/vec4 v0x127657e80_0;
    %load/vec4 v0x127657d60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x127657d60_0;
    %load/vec4 v0x127657fa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12762dd70_0, 0, 2;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x127657f10_0;
    %load/vec4 v0x127657d60_0;
    %load/vec4 v0x127657fa0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x127657df0_0;
    %load/vec4 v0x127657fa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12762dd70_0, 0, 2;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12762dd70_0, 0, 2;
T_58.3 ;
T_58.1 ;
    %load/vec4 v0x127657e80_0;
    %load/vec4 v0x127657d60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x127657d60_0;
    %load/vec4 v0x12762de00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12762de90_0, 0, 2;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x127657f10_0;
    %load/vec4 v0x127657d60_0;
    %load/vec4 v0x12762de00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x127657df0_0;
    %load/vec4 v0x12762de00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12762de90_0, 0, 2;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12762de90_0, 0, 2;
T_58.7 ;
T_58.5 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1076d82d0;
T_59 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1076ddf90_0, 0, 32;
T_59.0 ;
    %load/vec4 v0x1076ddf90_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_59.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1076ddf90_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x1076613b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1076ddf90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1076ddf90_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %vpi_call 4 37 "$readmemh", "test_codes/4_naive_test/inst_data.hex", v0x1076613b0 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x107680290;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1076dac70_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x107680290;
T_61 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1076dce70_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x1076dce70_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %flag_or 5, 4;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1076dce70_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x1076d9b70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1076dce70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1076dce70_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %vpi_call 6 73 "$readmemh", "test_codes/4_naive_test/mem_data.hex", v0x1076d9b70 {0 0 0};
    %vpi_func 6 74 "$fopen" 32, "mem_else1.txt", "w" {0 0 0};
    %store/vec4 v0x1076dbd70_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x107680290;
T_62 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x127634ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1076dce70_0, 0, 32;
T_62.2 ;
    %load/vec4 v0x1076dce70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_62.3, 5;
    %vpi_call 6 127 "$fwrite", v0x1076dbd70_0, "%8h\012", &A<v0x1076d9b70, v0x1076dce70_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1076dce70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1076dce70_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x107680290;
T_63 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076635f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x1276a92d0_0;
    %load/vec4 v0x1076df020_0;
    %parti/s 16, 2, 3;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076d9b70, 0, 4;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1076dd4c0;
T_64 ;
    %wait E_0x1076d8950;
    %load/vec4 v0x1076a11b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10768d270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1076914b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1076a32d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10769f020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1076a5400_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x107682ae0_0, 0, 32;
T_64.2 ;
    %load/vec4 v0x107682ae0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x107682ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076935d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x107682ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10769ce20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x107682ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076a0120, 0, 4;
    %load/vec4 v0x107682ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x107682ae0_0, 0, 32;
    %jmp T_64.2;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x107694660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x107692540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10768b150_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x10768d270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %jmp T_64.7;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x107694660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10769f020_0, 0;
    %load/vec4 v0x107684ce0_0;
    %assign/vec4 v0x1076a5400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1076914b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1076a32d0_0, 0;
    %load/vec4 v0x107690420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x10768d270_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x107682ae0_0, 0, 32;
T_64.10 ;
    %load/vec4 v0x107682ae0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.11, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x107682ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10769ce20, 0, 4;
    %load/vec4 v0x107682ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x107682ae0_0, 0, 32;
    %jmp T_64.10;
T_64.11 ;
    %jmp T_64.9;
T_64.8 ;
    %load/vec4 v0x12764b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x10768d270_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x107682ae0_0, 0, 32;
T_64.14 ;
    %load/vec4 v0x107682ae0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.15, 5;
    %ix/getv/s 4, v0x107682ae0_0;
    %load/vec4a v0x1076ab1b0, 4;
    %ix/getv/s 3, v0x107682ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076a0120, 0, 4;
    %load/vec4 v0x107682ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x107682ae0_0, 0, 32;
    %jmp T_64.14;
T_64.15 ;
T_64.12 ;
T_64.9 ;
    %jmp T_64.7;
T_64.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1076914b0_0, 0;
    %load/vec4 v0x1076a32d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1076a32d0_0, 0;
    %load/vec4 v0x1076a32d0_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10769f020_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1076a32d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1076a32d0_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x107694660_0, 0;
    %load/vec4 v0x12764f5b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1076a5400_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12764f5b0_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x10769df20_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x107692540_0, 0;
    %load/vec4 v0x10769df20_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1076a0120, 4;
    %assign/vec4 v0x10768b150_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x107694660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x107692540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10768b150_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x107694660_0, 0;
    %load/vec4 v0x1076a32d0_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10769f020_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10769f020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10768d270_0, 0;
T_64.21 ;
T_64.17 ;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x107694660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1076a32d0_0, 0;
    %load/vec4 v0x1076914b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1076914b0_0, 0;
    %load/vec4 v0x1076914b0_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.22, 5;
    %load/vec4 v0x1076914b0_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_or 5, 4;
    %jmp/0xz  T_64.24, 5;
    %load/vec4 v0x12764f5b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1076a5400_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12764f5b0_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x10768a0c0_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x107692540_0, 0;
T_64.24 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1076914b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1076914b0_0;
    %pad/u 35;
    %cmpi/u 9, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x10768f390_0;
    %load/vec4 v0x1076914b0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10769ce20, 0, 4;
T_64.26 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x1076914b0_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x107682ae0_0, 0, 32;
T_64.30 ;
    %load/vec4 v0x107682ae0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.31, 5;
    %ix/getv/s 4, v0x107682ae0_0;
    %load/vec4a v0x10769ce20, 4;
    %ix/getv/s 3, v0x107682ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076935d0, 0, 4;
    %load/vec4 v0x107682ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x107682ae0_0, 0, 32;
    %jmp T_64.30;
T_64.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10769f020_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10769f020_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x107682ae0_0, 0, 32;
T_64.32 ;
    %load/vec4 v0x107682ae0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.33, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x107682ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1076935d0, 0, 4;
    %load/vec4 v0x107682ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x107682ae0_0, 0, 32;
    %jmp T_64.32;
T_64.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10768d270_0, 0;
T_64.29 ;
T_64.23 ;
    %jmp T_64.7;
T_64.7 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1276fe7c0;
T_65 ;
    %vpi_call 2 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1276fe7c0 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x1276fe7c0;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107720e40_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x1276fe7c0;
T_67 ;
    %delay 1, 0;
    %load/vec4 v0x107720e40_0;
    %inv;
    %store/vec4 v0x107720e40_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x1276fe7c0;
T_68 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x107720f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107720ed0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107720f60_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x107720ed0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x107720ed0_0, 0, 1;
    %vpi_call 2 48 "$stop" {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "tb/tb_cache.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/main_memory_wrapper.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/dp_components/data_cache.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
