============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     10373
   Run Date =   Thu Jun 27 17:16:59 2024

   Run on =     LAPTOP-6R8AHER8
============================================================
RUN-1002 : start command "open_project LED_light.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(71)
HDL-1007 : analyze verilog file ../../../src/rtl/FPGA/fpga_ed4g.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../../src/rtl/FPGA/fpga_ed4g.sv(34)
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/test_pattern.sv
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4D20EG176"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :            OPTION            |            IO            |   SETTING   
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P140/P168/P166/P165/S5  |    gpio    
ARC-1001 :             done             |           P10            |    gpio    
ARC-1001 :           program_b          |           P134           |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |     P46/P44/P47/P43      |  dedicate  
ARC-1001 : ----------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/LED_light_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../LED_light.sdc"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_clock -name SYSCLK -period 40 -waveform 0 20  -add"
RUN-1102 : create_clock: clock name: SYSCLK, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_PLL_150M/pll_inst.clkc[0]} -source [get_ports {sysclk_i}] -master_clock {SYSCLK} -multiply_by 6.0000 [get_pins {u_PLL_150M/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_PLL_150M/pll_inst.clkc[0] -source  -master_clock SYSCLK -multiply_by 6.0000 "
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_generated_clock -add -name clk_150m -source  -master_clock SYSCLK -divide_by 6 -phase 0 "
RUN-1002 : start command "config_chipwatcher ../../debug_150m.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 148 trigger nets, 148 data nets.
KIT-1004 : Chipwatcher code = 1001010010100110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir E:/Anlogic/TD5.6.2/cw/ -file LED_light_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file LED_light_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in LED_light_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=148,BUS_CTRL_NUM=324,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011,32'sb010010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb0100111110}) in E:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=346) in E:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=346) in E:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in E:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=148,BUS_CTRL_NUM=324,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011,32'sb010010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb0100111110}) in E:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=148,BUS_CTRL_NUM=324,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011,32'sb010010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb0100111110}) in E:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0101) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01011) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000000) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in E:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "fpga_ed4g"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=148,BUS_CTRL_NUM=324,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011,32'sb010010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb0100111110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=346)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=346)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=148,BUS_CTRL_NUM=324,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011,32'sb010010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb0100111110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=148,BUS_CTRL_NUM=324,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011,32'sb010010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb0100111110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0101)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01011)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model fpga_ed4g
SYN-1032 : 3857/29 useful/useless nets, 1939/18 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 3094/8 useful/useless nets, 2916/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 3078/16 useful/useless nets, 2904/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 974 better
SYN-1014 : Optimize round 2
SYN-1032 : 2320/45 useful/useless nets, 2146/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.351091s wall, 0.562500s user + 0.062500s system = 0.625000s CPU (46.3%)

RUN-1004 : used memory is 131 MB, reserved memory is 95 MB, peak memory is 132 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 3 IOs to PADs
RUN-1002 : start command "update_pll_param -module fpga_ed4g"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2336/295 useful/useless nets, 2194/151 useful/useless insts
SYN-1016 : Merged 15 instances.
SYN-2571 : Optimize after map_dsp, round 1, 461 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 144 instances.
SYN-2501 : Optimize round 1, 290 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 3349/3 useful/useless nets, 3207/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 13003, tnet num: 3349, tinst num: 3206, tnode num: 17104, tedge num: 19038.
TMR-2508 : Levelizing timing graph completed, there are 277 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 558 (3.05), #lev = 8 (1.35)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 558 (3.05), #lev = 8 (1.35)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1105 instances into 558 LUTs, name keeping = 69%.
SYN-1001 : Packing model "fpga_ed4g" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 941 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 336 adder to BLE ...
SYN-4008 : Packed 336 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.304796s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (49.1%)

RUN-1004 : used memory is 139 MB, reserved memory is 103 MB, peak memory is 167 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.780268s wall, 1.203125s user + 0.109375s system = 1.312500s CPU (47.2%)

RUN-1004 : used memory is 139 MB, reserved memory is 103 MB, peak memory is 167 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net u_PLL_150M/clk0_out will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net u_LED_send/clk will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net u_LED_send/data_in[127] will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net data_in[127] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net u_LED_send/data_in[126] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net data_in[126] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net u_LED_send/data_in[125] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net data_in[125] will be merged to another kept net data_in[124]
SYN-5055 WARNING: The kept net u_LED_send/data_in[124] will be merged to another kept net data_in[124]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 2229/1 useful/useless nets, 2086/0 useful/useless insts
SYN-4016 : Net clk_150m driven by BUFG (426 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (709 clock/control pins, 0 other pins).
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 2086 instances
RUN-0007 : 686 luts, 1126 seqs, 185 mslices, 47 lslices, 3 pads, 33 brams, 0 dsps
RUN-1001 : There are total 2229 nets
RUN-1001 : 1196 nets have 2 pins
RUN-1001 : 954 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     261     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     29      
RUN-1001 :   Yes  |  No   |  Yes  |     834     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2084 instances, 686 luts, 1126 seqs, 232 slices, 20 macros(232 instances: 185 mslices 47 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 9898, tnet num: 2227, tinst num: 2084, tnode num: 13904, tedge num: 15885.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.157332s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 613246
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 2084.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 516094, overlap = 74.25
PHY-3002 : Step(2): len = 440929, overlap = 74.25
PHY-3002 : Step(3): len = 397589, overlap = 74.25
PHY-3002 : Step(4): len = 359628, overlap = 74.25
PHY-3002 : Step(5): len = 333203, overlap = 74.25
PHY-3002 : Step(6): len = 306267, overlap = 74.25
PHY-3002 : Step(7): len = 278178, overlap = 74.25
PHY-3002 : Step(8): len = 254846, overlap = 74.25
PHY-3002 : Step(9): len = 231879, overlap = 74.625
PHY-3002 : Step(10): len = 205873, overlap = 74.25
PHY-3002 : Step(11): len = 184206, overlap = 74.25
PHY-3002 : Step(12): len = 173206, overlap = 74.25
PHY-3002 : Step(13): len = 154878, overlap = 74.5625
PHY-3002 : Step(14): len = 137849, overlap = 74.3125
PHY-3002 : Step(15): len = 131553, overlap = 74.5
PHY-3002 : Step(16): len = 118535, overlap = 74.625
PHY-3002 : Step(17): len = 107628, overlap = 75.5625
PHY-3002 : Step(18): len = 100126, overlap = 75.25
PHY-3002 : Step(19): len = 94164.2, overlap = 75.3125
PHY-3002 : Step(20): len = 88572.4, overlap = 75.25
PHY-3002 : Step(21): len = 85168.1, overlap = 75.1875
PHY-3002 : Step(22): len = 80675.4, overlap = 75.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.602e-06
PHY-3002 : Step(23): len = 78891.2, overlap = 75.5
PHY-3002 : Step(24): len = 78179.1, overlap = 75.4375
PHY-3002 : Step(25): len = 76923.2, overlap = 75.625
PHY-3002 : Step(26): len = 76811.8, overlap = 75.75
PHY-3002 : Step(27): len = 75030.5, overlap = 73.6875
PHY-3002 : Step(28): len = 74340.2, overlap = 73.625
PHY-3002 : Step(29): len = 72650.2, overlap = 69.5
PHY-3002 : Step(30): len = 69654.4, overlap = 69.1875
PHY-3002 : Step(31): len = 67256.1, overlap = 69.375
PHY-3002 : Step(32): len = 62570.3, overlap = 65.4375
PHY-3002 : Step(33): len = 58840.4, overlap = 65.25
PHY-3002 : Step(34): len = 56278.8, overlap = 65.1875
PHY-3002 : Step(35): len = 52526.8, overlap = 77.375
PHY-3002 : Step(36): len = 50708.5, overlap = 77.8125
PHY-3002 : Step(37): len = 49472.1, overlap = 78.4375
PHY-3002 : Step(38): len = 48750, overlap = 78.9375
PHY-3002 : Step(39): len = 46708.4, overlap = 79.1875
PHY-3002 : Step(40): len = 45103.1, overlap = 79.0625
PHY-3002 : Step(41): len = 43213.4, overlap = 79.25
PHY-3002 : Step(42): len = 39819.5, overlap = 77.25
PHY-3002 : Step(43): len = 38478.8, overlap = 77.8125
PHY-3002 : Step(44): len = 37221.3, overlap = 78.4375
PHY-3002 : Step(45): len = 35702, overlap = 80.8125
PHY-3002 : Step(46): len = 35040.4, overlap = 80.8125
PHY-3002 : Step(47): len = 34356.4, overlap = 81.125
PHY-3002 : Step(48): len = 33456.3, overlap = 80.1875
PHY-3002 : Step(49): len = 32085.4, overlap = 79.5625
PHY-3002 : Step(50): len = 31582.3, overlap = 78.8125
PHY-3002 : Step(51): len = 30993.2, overlap = 78.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.20399e-06
PHY-3002 : Step(52): len = 30758.9, overlap = 78.375
PHY-3002 : Step(53): len = 30564.4, overlap = 78.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.8408e-05
PHY-3002 : Step(54): len = 30496.9, overlap = 78.4375
PHY-3002 : Step(55): len = 30496.9, overlap = 78.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.6816e-05
PHY-3002 : Step(56): len = 40834.6, overlap = 74.9375
PHY-3002 : Step(57): len = 40930.9, overlap = 74.9375
PHY-3002 : Step(58): len = 40284.9, overlap = 75.0625
PHY-3002 : Step(59): len = 38909.4, overlap = 75
PHY-3002 : Step(60): len = 35591.1, overlap = 66
PHY-3002 : Step(61): len = 34876.1, overlap = 66.125
PHY-3002 : Step(62): len = 34566, overlap = 66.1875
PHY-3002 : Step(63): len = 34218.5, overlap = 66.25
PHY-3002 : Step(64): len = 33607, overlap = 64.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.95683e-05
PHY-3002 : Step(65): len = 33464.4, overlap = 64.125
PHY-3002 : Step(66): len = 33288.3, overlap = 68.5625
PHY-3002 : Step(67): len = 33007.4, overlap = 68.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.63814e-05
PHY-3002 : Step(68): len = 32901.4, overlap = 68.8125
PHY-3002 : Step(69): len = 32743.6, overlap = 68.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000155945
PHY-3002 : Step(70): len = 32656.3, overlap = 69
PHY-3002 : Step(71): len = 32558, overlap = 69.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000257033
PHY-3002 : Step(72): len = 32480.3, overlap = 69.125
PHY-3002 : Step(73): len = 32392.3, overlap = 69.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008063s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.062509s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.02123e-06
PHY-3002 : Step(74): len = 33161.4, overlap = 52.8438
PHY-3002 : Step(75): len = 33161.8, overlap = 52.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.04247e-06
PHY-3002 : Step(76): len = 32996.2, overlap = 52.3125
PHY-3002 : Step(77): len = 32996.2, overlap = 52.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.60849e-05
PHY-3002 : Step(78): len = 32935.5, overlap = 52.0312
PHY-3002 : Step(79): len = 32935.5, overlap = 52.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075918s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (82.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.90496e-05
PHY-3002 : Step(80): len = 32940.1, overlap = 107.406
PHY-3002 : Step(81): len = 32940.1, overlap = 107.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.80992e-05
PHY-3002 : Step(82): len = 33258.9, overlap = 105.812
PHY-3002 : Step(83): len = 33376.3, overlap = 105.938
PHY-3002 : Step(84): len = 34133, overlap = 97.1562
PHY-3002 : Step(85): len = 34762.1, overlap = 96.3438
PHY-3002 : Step(86): len = 35811.8, overlap = 85.0625
PHY-3002 : Step(87): len = 36517.6, overlap = 84.4688
PHY-3002 : Step(88): len = 37134.4, overlap = 82.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.61984e-05
PHY-3002 : Step(89): len = 36766.5, overlap = 82.5625
PHY-3002 : Step(90): len = 36702.4, overlap = 82.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000149421
PHY-3002 : Step(91): len = 36609.4, overlap = 81.1875
PHY-3002 : Step(92): len = 36651.1, overlap = 80.9688
PHY-3002 : Step(93): len = 36563.7, overlap = 81.3438
PHY-3002 : Step(94): len = 36888.5, overlap = 81.125
PHY-3002 : Step(95): len = 38898.4, overlap = 74.8125
PHY-3002 : Step(96): len = 38891.7, overlap = 76
PHY-3002 : Step(97): len = 39100.9, overlap = 73.9375
PHY-3002 : Step(98): len = 39559.5, overlap = 67.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000298841
PHY-3002 : Step(99): len = 39281.9, overlap = 66.4688
PHY-3002 : Step(100): len = 39334.2, overlap = 66.5938
PHY-3002 : Step(101): len = 40029, overlap = 61.625
PHY-3002 : Step(102): len = 41099.3, overlap = 52.9688
PHY-3002 : Step(103): len = 40791.1, overlap = 52.0625
PHY-3002 : Step(104): len = 40791.1, overlap = 52.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000597683
PHY-3002 : Step(105): len = 40987.1, overlap = 51.1562
PHY-3002 : Step(106): len = 41170.4, overlap = 50.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 9898, tnet num: 2227, tinst num: 2084, tnode num: 13904, tedge num: 15885.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 108.62 peak overflow 3.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2229.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 51464, over cnt = 258(0%), over = 778, worst = 15
PHY-1001 : End global iterations;  0.113465s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (41.3%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 21.88, top10 = 15.63, top15 = 11.63.
PHY-1001 : End incremental global routing;  0.171378s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (45.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.064839s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2076 has valid locations, 33 needs to be replaced
PHY-3001 : design contains 2116 instances, 686 luts, 1158 seqs, 232 slices, 20 macros(232 instances: 185 mslices 47 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 41549.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 10026, tnet num: 2259, tinst num: 2116, tnode num: 14128, tedge num: 16077.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2259 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.173667s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (81.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(107): len = 41590.5, overlap = 13.1562
PHY-3002 : Step(108): len = 41618, overlap = 13.1562
PHY-3002 : Step(109): len = 41681.5, overlap = 13.1562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2259 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.062942s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00089128
PHY-3002 : Step(110): len = 41703.4, overlap = 50.6875
PHY-3002 : Step(111): len = 41703.4, overlap = 50.6875
PHY-3001 : Final: Len = 41703.4, Over = 50.6875
PHY-3001 : End incremental placement;  0.335525s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (60.5%)

OPT-1001 : Total overflow 109.44 peak overflow 3.88
OPT-1001 : End high-fanout net optimization;  0.619659s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (53.0%)

OPT-1001 : Current memory(MB): used = 206, reserve = 170, peak = 206.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1544/2261.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 52632, over cnt = 246(0%), over = 767, worst = 15
PHY-1002 : len = 58096, over cnt = 144(0%), over = 299, worst = 9
PHY-1002 : len = 60736, over cnt = 43(0%), over = 74, worst = 9
PHY-1002 : len = 61744, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 61744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124278s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.59, top5 = 22.28, top10 = 16.71, top15 = 12.97.
OPT-1001 : End congestion update;  0.173548s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (27.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2259 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.057083s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (109.5%)

OPT-0007 : Start: WNS -1815 TNS -2185 NUM_FEPS 2
OPT-0007 : Iter 1: improved WNS -1815 TNS -2185 NUM_FEPS 2 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -1815 TNS -2185 NUM_FEPS 2 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.235617s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (46.4%)

OPT-1001 : Current memory(MB): used = 205, reserve = 168, peak = 206.
OPT-1001 : End physical optimization;  1.025271s wall, 0.468750s user + 0.046875s system = 0.515625s CPU (50.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 686 LUT to BLE ...
SYN-4008 : Packed 686 LUT and 85 SEQ to BLE.
SYN-4003 : Packing 1073 remaining SEQ's ...
SYN-4005 : Packed 588 SEQ with LUT/SLICE
SYN-4006 : 41 single LUT's are left
SYN-4006 : 485 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 1171/1493 primitive instances ...
PHY-3001 : End packing;  0.096394s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.2%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 907 instances
RUN-1001 : 433 mslices, 432 lslices, 3 pads, 33 brams, 0 dsps
RUN-1001 : There are total 2178 nets
RUN-1001 : 1103 nets have 2 pins
RUN-1001 : 996 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 905 instances, 865 slices, 20 macros(232 instances: 185 mslices 47 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : After packing: Len = 43879.6, Over = 68.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 8505, tnet num: 2176, tinst num: 905, tnode num: 11230, tedge num: 13733.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.204405s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (53.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.31964e-05
PHY-3002 : Step(112): len = 43131.1, overlap = 70.25
PHY-3002 : Step(113): len = 42556, overlap = 70.5
PHY-3002 : Step(114): len = 42161.2, overlap = 69.5
PHY-3002 : Step(115): len = 41852.9, overlap = 69.25
PHY-3002 : Step(116): len = 41950.9, overlap = 69.25
PHY-3002 : Step(117): len = 42163.6, overlap = 69.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.63927e-05
PHY-3002 : Step(118): len = 42452.2, overlap = 66.25
PHY-3002 : Step(119): len = 43011.5, overlap = 65.75
PHY-3002 : Step(120): len = 43503.4, overlap = 62.75
PHY-3002 : Step(121): len = 44343.3, overlap = 59.75
PHY-3002 : Step(122): len = 44783.6, overlap = 60
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000132785
PHY-3002 : Step(123): len = 45388.1, overlap = 57.75
PHY-3002 : Step(124): len = 46684, overlap = 54.75
PHY-3002 : Step(125): len = 47877.7, overlap = 52.5
PHY-3002 : Step(126): len = 48524.8, overlap = 51
PHY-3002 : Step(127): len = 48839.7, overlap = 50
PHY-3002 : Step(128): len = 49095.4, overlap = 46
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.128475s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (24.3%)

PHY-3001 : Trial Legalized: Len = 66938.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057448s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000747243
PHY-3002 : Step(129): len = 62514.6, overlap = 5.75
PHY-3002 : Step(130): len = 60183.5, overlap = 8.75
PHY-3002 : Step(131): len = 57656.7, overlap = 11.5
PHY-3002 : Step(132): len = 56347.5, overlap = 14.25
PHY-3002 : Step(133): len = 55595.4, overlap = 17.75
PHY-3002 : Step(134): len = 54948.5, overlap = 21.75
PHY-3002 : Step(135): len = 54381, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00149449
PHY-3002 : Step(136): len = 54578.5, overlap = 23.75
PHY-3002 : Step(137): len = 54913.7, overlap = 22.25
PHY-3002 : Step(138): len = 54982.2, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00298897
PHY-3002 : Step(139): len = 55079.5, overlap = 20.25
PHY-3002 : Step(140): len = 55144.8, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 61960.5, Over = 0
PHY-3001 : Spreading special nets. 43 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.010041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 60 instances has been re-located, deltaX = 23, deltaY = 40, maxDist = 3.
PHY-3001 : Final: Len = 63432.5, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 8505, tnet num: 2176, tinst num: 905, tnode num: 11230, tedge num: 13733.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 51/2178.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 78952, over cnt = 222(0%), over = 370, worst = 7
PHY-1002 : len = 80376, over cnt = 122(0%), over = 173, worst = 4
PHY-1002 : len = 82128, over cnt = 35(0%), over = 44, worst = 4
PHY-1002 : len = 82568, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 82608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.226080s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (13.8%)

PHY-1001 : Congestion index: top1 = 31.25, top5 = 24.82, top10 = 20.22, top15 = 16.51.
PHY-1001 : End incremental global routing;  0.301424s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (25.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.073873s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.420950s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (33.4%)

OPT-1001 : Current memory(MB): used = 207, reserve = 170, peak = 207.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1806/2178.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 82608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008336s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (187.4%)

PHY-1001 : Congestion index: top1 = 31.25, top5 = 24.82, top10 = 20.22, top15 = 16.51.
OPT-1001 : End congestion update;  0.062670s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (74.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.051460s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (60.7%)

OPT-0007 : Start: WNS -1982 TNS -2476 NUM_FEPS 2
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 898 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 905 instances, 865 slices, 20 macros(232 instances: 185 mslices 47 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Initial: Len = 63366.6, Over = 0
PHY-3001 : End spreading;  0.006973s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 63366.6, Over = 0
PHY-3001 : End incremental legalization;  0.048169s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (64.9%)

OPT-0007 : Iter 1: improved WNS -1782 TNS -2276 NUM_FEPS 2 with 2 cells processed and 200 slack improved
OPT-0007 : Iter 2: improved WNS -1782 TNS -2276 NUM_FEPS 2 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.181226s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (60.4%)

OPT-1001 : Current memory(MB): used = 212, reserve = 176, peak = 212.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.047683s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (65.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1797/2178.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 82520, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 82528, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 82560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035333s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 24.84, top10 = 20.20, top15 = 16.48.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.055688s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -1782 TNS -2276 NUM_FEPS 2
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.827586
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -1782ps with logic level 6 
RUN-1001 :       #2 path slack -1776ps with logic level 6 
RUN-1001 :   0 HFN exist on timing critical paths out of 2178 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 2178 nets
OPT-1001 : End physical optimization;  0.981829s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (39.8%)

RUN-1003 : finish command "place" in  5.790944s wall, 1.875000s user + 0.218750s system = 2.093750s CPU (36.2%)

RUN-1004 : used memory is 192 MB, reserved memory is 155 MB, peak memory is 212 MB
RUN-1002 : start command "export_db LED_light_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 907 instances
RUN-1001 : 433 mslices, 432 lslices, 3 pads, 33 brams, 0 dsps
RUN-1001 : There are total 2178 nets
RUN-1001 : 1103 nets have 2 pins
RUN-1001 : 996 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 8505, tnet num: 2176, tinst num: 905, tnode num: 11230, tedge num: 13733.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 433 mslices, 432 lslices, 3 pads, 33 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 78320, over cnt = 227(0%), over = 382, worst = 7
PHY-1002 : len = 80032, over cnt = 111(0%), over = 159, worst = 4
PHY-1002 : len = 81864, over cnt = 15(0%), over = 18, worst = 3
PHY-1002 : len = 81992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.228555s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (34.2%)

PHY-1001 : Congestion index: top1 = 30.97, top5 = 24.69, top10 = 20.03, top15 = 16.30.
PHY-1001 : End global routing;  0.296735s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (36.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 221, reserve = 185, peak = 234.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 490, reserve = 458, peak = 490.
PHY-1001 : End build detailed router design. 3.327957s wall, 1.953125s user + 0.062500s system = 2.015625s CPU (60.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 35864, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.719971s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (71.6%)

PHY-1001 : Current memory(MB): used = 522, reserve = 491, peak = 522.
PHY-1001 : End phase 1; 0.727384s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (70.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 331600, over cnt = 66(0%), over = 66, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 523, reserve = 492, peak = 523.
PHY-1001 : End initial routed; 3.202216s wall, 2.109375s user + 0.078125s system = 2.187500s CPU (68.3%)

PHY-1001 : Update timing.....
PHY-1001 : 487/1961(24%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.903   |  -10.127  |   4   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.267020s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (52.7%)

PHY-1001 : Current memory(MB): used = 526, reserve = 496, peak = 526.
PHY-1001 : End phase 2; 3.469305s wall, 2.250000s user + 0.078125s system = 2.328125s CPU (67.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -3.556ns STNS -9.780ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.062033s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.8%)

PHY-1022 : len = 331688, over cnt = 76(0%), over = 76, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.078281s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (79.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 331440, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.067946s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (46.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 331328, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.066654s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (46.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 331312, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.046715s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (33.4%)

PHY-1001 : Update timing.....
PHY-1001 : 483/1961(24%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.704   |  -9.928   |   4   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.274700s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (73.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 21 feed throughs used by 19 nets
PHY-1001 : End commit to database; 0.261584s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (59.7%)

PHY-1001 : Current memory(MB): used = 545, reserve = 515, peak = 545.
PHY-1001 : End phase 3; 0.947596s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (66.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -3.596ns STNS -9.820ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.064399s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.1%)

PHY-1022 : len = 331344, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.079827s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.596ns, -9.820ns, 4}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 331344, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.021997s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.0%)

PHY-1001 : Update timing.....
PHY-1001 : 483/1961(24%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.704   |  -9.928   |   4   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.253009s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (43.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 22 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.268033s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (52.5%)

PHY-1001 : Current memory(MB): used = 546, reserve = 515, peak = 546.
PHY-1001 : End phase 4; 0.641441s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (53.6%)

PHY-1003 : Routed, final wirelength = 331344
PHY-1001 : Current memory(MB): used = 546, reserve = 516, peak = 546.
PHY-1001 : End export database. 0.010868s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.8%)

PHY-1001 : End detail routing;  9.324467s wall, 5.750000s user + 0.156250s system = 5.906250s CPU (63.3%)

RUN-1003 : finish command "route" in  9.894159s wall, 5.968750s user + 0.156250s system = 6.125000s CPU (61.9%)

RUN-1004 : used memory is 497 MB, reserved memory is 466 MB, peak memory is 546 MB
RUN-1002 : start command "report_area -io_info -file LED_light_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4D20EG176***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                     1156   out of  19600    5.90%
#reg                     1161   out of  19600    5.92%
#le                      1641
  #lut only               480   out of   1641   29.25%
  #reg only               485   out of   1641   29.56%
  #lut&reg                676   out of   1641   41.19%
#dsp                        0   out of     29    0.00%
#bram                      33   out of     64   51.56%
  #bram9k                  33
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    130    2.31%
  #ireg                     0
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        config_inst_syn_9      GCLK               config             config_inst.jtck             381
#2        u_PLL_150M/clk0_buf    GCLK               pll                u_PLL_150M/pll_inst.clkc0    275
#3        sysclk_i_dup_1         GCLK               io                 sysclk_i_syn_2.di            16


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT        P63        LVCMOS25          N/A          PULLUP      NONE    
    cko        OUTPUT        P83        LVCMOS25           8            NONE       OREG    
    sdo        OUTPUT        P82        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |fpga_ed4g      |1641   |924     |232     |1163    |33      |0       |
|  u_LED_send                        |LED_send       |201    |143     |15      |161     |0       |0       |
|  u_PLL_150M                        |PLL_150M       |1      |1       |0       |0       |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |1392   |769     |209     |969     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |1392   |769     |209     |969     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |682    |311     |0       |682     |0       |0       |
|        reg_inst                    |register       |679    |310     |0       |679     |0       |0       |
|        tap_inst                    |tap            |3      |1       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |710    |458     |209     |287     |0       |0       |
|        bus_inst                    |bus_top        |447    |294     |152     |152     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |20     |12      |8       |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |36     |21      |14      |11      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |383    |253     |130     |125     |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |139    |82      |29      |85      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1100  
    #2          2       514   
    #3          3       429   
    #4          4        53   
    #5        5-10       43   
    #6        11-50      25   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.61            

RUN-1002 : start command "export_db LED_light_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 8505, tnet num: 2176, tinst num: 905, tnode num: 11230, tedge num: 13733.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file LED_light_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 2176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 3 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in LED_light_phy.timing, timing summary in LED_light_phy.tsm.
RUN-1002 : start command "export_bid LED_light_inst.bid"
PRG-1000 : <!-- HMAC is: 52af234fe1a13ad87d0e13711b079599a40ad546ded02c16aed33ce96f8019a2 -->
RUN-1002 : start command "bitgen -bit LED_light.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 905
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 2178, pip num: 21340
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 22
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1652 valid insts, and 53804 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000111001001010010100110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_light.bit.
RUN-1003 : finish command "bitgen -bit LED_light.bit" in  3.097235s wall, 17.765625s user + 0.109375s system = 17.875000s CPU (577.1%)

RUN-1004 : used memory is 516 MB, reserved memory is 489 MB, peak memory is 676 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240627_171658.log"
