|audio_generator
Clock => Clock.IN12
nStart => nStart.IN12
Select[0] => Add0.IN2
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[1] => Add0.IN1
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[2] => Add1.IN4
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[3] => Add2.IN6
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[4] => Add3.IN8
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[5] => Add4.IN8
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[6] => Add5.IN8
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[7] => Add6.IN8
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[8] => Add7.IN8
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[9] => Add8.IN8
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[10] => Add9.IN8
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[11] => Add10.IN8
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Out[0] << Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[1] << Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[2] << Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[3] << Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[4] << Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[5] << Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[6] << Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[7] << Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[8] << Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[9] << Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[10] << Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[11] << Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[12] << Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[13] << Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[14] << Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[15] << Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W1
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W1|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W1|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|audio_generator|waveform_generator:W2
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W2|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W2|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|audio_generator|waveform_generator:W3
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W3|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W3|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|audio_generator|waveform_generator:W4
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W4|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W4|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|audio_generator|waveform_generator:W5
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W5|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W5|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|audio_generator|waveform_generator:W6
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W6|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W6|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|audio_generator|waveform_generator:W7
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W7|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W7|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|audio_generator|waveform_generator:W8
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W8|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W8|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|audio_generator|waveform_generator:W9
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W9|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W9|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|audio_generator|waveform_generator:W10
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W10|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W10|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|audio_generator|waveform_generator:W11
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W11|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W11|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|audio_generator|waveform_generator:W12
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x16:U1.port2
amplitude[1] <= rom256x16:U1.port2
amplitude[2] <= rom256x16:U1.port2
amplitude[3] <= rom256x16:U1.port2
amplitude[4] <= rom256x16:U1.port2
amplitude[5] <= rom256x16:U1.port2
amplitude[6] <= rom256x16:U1.port2
amplitude[7] <= rom256x16:U1.port2
amplitude[8] <= rom256x16:U1.port2
amplitude[9] <= rom256x16:U1.port2
amplitude[10] <= rom256x16:U1.port2
amplitude[11] <= rom256x16:U1.port2
amplitude[12] <= rom256x16:U1.port2
amplitude[13] <= rom256x16:U1.port2
amplitude[14] <= rom256x16:U1.port2
amplitude[15] <= rom256x16:U1.port2


|audio_generator|waveform_generator:W12|numerically_controlled_oscillator:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|audio_generator|waveform_generator:W12|rom256x16:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|audio_generator|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05g1:auto_generated.address_a[0]
address_a[1] => altsyncram_05g1:auto_generated.address_a[1]
address_a[2] => altsyncram_05g1:auto_generated.address_a[2]
address_a[3] => altsyncram_05g1:auto_generated.address_a[3]
address_a[4] => altsyncram_05g1:auto_generated.address_a[4]
address_a[5] => altsyncram_05g1:auto_generated.address_a[5]
address_a[6] => altsyncram_05g1:auto_generated.address_a[6]
address_a[7] => altsyncram_05g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_05g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_05g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_05g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_05g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_05g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_05g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_05g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_05g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_05g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_05g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_05g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|audio_generator|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


