INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/bram_bd/ip/bram_bd_mips_bram_0/sim/bram_bd_mips_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_bd_mips_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/bram_bd/ip/bram_bd_weight_bram_0/sim/bram_bd_weight_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_bd_weight_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/bram_bd/ip/bram_bd_data_bram_0/sim/bram_bd_data_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_bd_data_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/bram_bd/ip/bram_bd_xbar_0/sim/bram_bd_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_bd_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/bram_bd/hdl/bram_bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_bd
INFO: [VRFC 10-311] analyzing module bram_bd_axi4_to_lite_ic_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1A44LW3
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_9BGN80
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_VNBXUC
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1W5U1JR
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_96428F
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/imports/hdl/bram_bd_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_bd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/sources/ip_catalog/mips_core/mips_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-1315] redeclaration of ansi port Result is not allowed [/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/sources/ip_catalog/mips_core/mips_cpu.v:976]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/sources/hdl/mips_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/sources/hdl/mips_cpu_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_fpga
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/sources/hdl/mips_cpu_fpga.v:414]
INFO: [VRFC 10-2458] undeclared symbol uart_tx_data_valid, assumed default net type wire [/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/sources/hdl/mips_cpu_fpga.v:415]
INFO: [VRFC 10-2458] undeclared symbol uart_tx_data, assumed default net type wire [/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/sources/hdl/mips_cpu_fpga.v:416]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/sources/testbench/mips_cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/sources/testbench/uart_recv_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_recv_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/vivado_prj/prj_5/prj_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/bram_bd/ip/bram_bd_mips_bram_ctrl_0/sim/bram_bd_mips_bram_ctrl_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram_bd_mips_bram_ctrl_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/bram_bd/ip/bram_bd_weight_bram_ctrl_0/sim/bram_bd_weight_bram_ctrl_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram_bd_weight_bram_ctrl_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/bram_bd/ip/bram_bd_data_bram_ctrl_0/sim/bram_bd_data_bram_ctrl_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram_bd_data_bram_ctrl_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_3/v1/prj5-dnn-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/bram_bd/ip/bram_bd_axi_uart_0/sim/bram_bd_axi_uart_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram_bd_axi_uart_0
