module wideexpr_00946(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[5]?s0:((ctrl[6]?-(4'sb0111):((ctrl[1]?s5:(s2)&(1'sb0)))<<<(($signed(3'sb111))>>>((ctrl[0]?$signed(3'b111):(ctrl[3]?$signed(u2):(s7)>>(s5)))))))&(-(4'sb0001))))>(s6);
  assign y1 = (ctrl[1]?(s7)>>>({{-(4'sb0010),(3'sb110)<<(2'sb01)},5'sb10001,u1,s6}):((2'sb00)<<<(s2))<<(s4));
  assign y2 = $signed({3{5'sb10000}});
  assign y3 = 4'sb1000;
  assign y4 = ((ctrl[3]?$signed(({(ctrl[2]?$signed(5'sb00010):s1),+($signed((4'b1111)<=(4'sb0000))),~&(s0)})^~(+(s6))):$signed(^(+((ctrl[0]?((ctrl[2]?2'sb10:s3))<($signed(5'b11110)):(ctrl[3]?5'b11111:$signed(s6))))))))>>>(u2);
  assign y5 = s5;
  assign y6 = $signed({(ctrl[1]?s3:s2),{{2{{s5,s0,6'b110101}}}},(($signed(2'sb10))==((s4)^(s1)))&({(ctrl[0]?s1:1'sb1),(5'sb00001)>=(2'sb00)})});
  assign y7 = (ctrl[5]?5'sb01010:((ctrl[3]?(ctrl[5]?$signed((ctrl[2]?$signed(3'sb111):3'sb001)):2'sb01):+(2'sb01)))|((ctrl[7]?-($signed((ctrl[1]?(1'sb0)^(6'b010010):{5'sb11010}))):((ctrl[7]?(ctrl[2]?$signed(1'sb1):(1'sb0)^(s5)):3'sb000))>>>(({(ctrl[1]?1'sb0:u4),2'sb01})<<(($unsigned(5'sb11001))^~(~^(1'sb0)))))));
endmodule
