<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 15.20-p005_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID ufrgs-server-09)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Tue Nov 20 16:43:51 2018</TD></TR>
<TR><TD>#  Design:          /TD><TD>z80_topzera</TD></TR>
<TR><TD>#  Command:    </TD><TD>report_summary</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Multi-driven Nets Information Page</H3>
<H4> General Caution: </H4>
<UL>
    <LI>These nets will be excluded from optimization and are normally not produced by synthesis.  There are many cicrumstances where such nets are specifically coded however (bus keepers, wired logic, redundancy etc.)
<P>
    <LI>For the specific case of bus keepers, consider changing your .lib pin for the keeper cell to be type "input".  This will allow Innovus to fully optimize the net if necessary.
</UL>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1>
    <TR>
    <TD>Multi-driven Nets<BR></TD>
    <TD>Fanin<BR></TD>
    <TD>Driver Names<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/alu_/db_high[0]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/alu_/g75 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g48 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g62 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g27 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g8 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/alu_/db_high[2]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/alu_/g46 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g73 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g25 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g60 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g6 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/alu_/db_low[0]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/alu_/g71 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g58 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g44 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g23 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/alu_/db_low[1]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/alu_/g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g70 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g57 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g43 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g22 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/alu_/db_low[2]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/alu_/g69 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g56 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g21 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g42 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_333<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g177 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g137 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_332<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g161 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g121 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_331<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g120 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g160 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_330<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g132 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g172 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_329<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g156 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g116 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_323<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g173 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g133 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_322<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g135 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g175 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_319<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g176 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g136 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_315<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g179 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g139 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_312<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g117 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g157 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_310<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g163 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g123 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_309<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g134 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g174 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_307<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g158 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g118 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_306<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g119 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g159 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_305<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g162 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g122 Q<BR></TD>
    <TR>
    <TD ROWSPAN=14>Z80_INST/n_303<BR></TD>
    <TD ROWSPAN=14>14<BR></TD>
    <TD>Z80_INST/reg_file__b2v_latch_hl_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_hl2_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_de2_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_af2_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_iy_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_bc2_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ix_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_sp_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_wz_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g178 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g138 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/alu_yf_out<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/alu_/g74 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g47 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g26 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g61 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g7 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/alu_xf_out<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/alu_/g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g68 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g41 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g20 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g55 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/alu_shift_db7<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/alu_/g13 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g164 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw2__g9 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/alu_shift_db0<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/alu_/g12 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g171 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw2__g16 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/alu_sf_out<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/alu_/g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g72 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g45 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g24 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/g59 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/db1[0]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/sw2__g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g155 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw1__g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_flags__g40 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_control__g9 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/db1[1]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/reg_file__g154 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw1__g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_control__g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw2__g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_flags__g39 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/db1[2]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/sw2__g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g153 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw1__g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_control__g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_flags__g38 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/db1[3]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/sw2__g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g152 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_control__g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw1__g19 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_flags__g37 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/db1[4]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/sw2__g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_flags__g36 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g151 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_control__g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw1__g18 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/db1[5]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/sw2__g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g150 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_control__g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_flags__g35 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw1__g17 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/db1[6]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/reg_file__g149 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw1__g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_control__g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw2__g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_flags__g34 Q<BR></TD>
    <TR>
    <TD ROWSPAN=5>Z80_INST/db1[7]<BR></TD>
    <TD ROWSPAN=5>5<BR></TD>
    <TD>Z80_INST/sw2__g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g148 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw1__g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_control__g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/alu_flags__g32 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_hi_as[0]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g147 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_hi_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g13 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_hi_as[1]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g146 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_hi_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g12 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_hi_as[2]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g145 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_hi_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g11 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_hi_as[3]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g144 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_hi_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g10 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_hi_as[4]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g143 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_hi_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g9 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_hi_as[5]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g142 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_hi_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g8 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_hi_as[6]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g141 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_hi_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g7 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_hi_as[7]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g140 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_hi_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g6 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_lo_as[0]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g131 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_lo_g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g21 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_lo_as[1]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g130 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_lo_g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g20 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_lo_as[2]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g129 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_lo_g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g19 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_lo_as[3]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g128 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_lo_g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g18 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_lo_as[4]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g127 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_lo_g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g17 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_lo_as[5]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g126 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_lo_g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g16 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_lo_as[6]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g125 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_lo_g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g15 Q<BR></TD>
    <TR>
    <TD ROWSPAN=4>Z80_INST/db_lo_as[7]<BR></TD>
    <TD ROWSPAN=4>4<BR></TD>
    <TD>Z80_INST/reg_file__g124 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_ir_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__b2v_latch_pc_lo_g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/address_latch__g14 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db2[1]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/alu_/g11 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw2__g15 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g170 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db2[2]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/alu_/g10 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g169 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw2__g14 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db2[3]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/alu_/g9 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g168 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw2__g13 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db2[4]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/alu_/g16 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g167 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw2__g12 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db2[5]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/alu_/g15 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g166 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw2__g11 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db2[6]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/alu_/g14 Q<BR></TD>
    <TR>
    <TD>Z80_INST/sw2__g10 Q<BR></TD>
    <TR>
    <TD>Z80_INST/reg_file__g165 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db0[0]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/sw1__g16 Q<BR></TD>
    <TR>
    <TD>Z80_INST/bus_control__g8 Q<BR></TD>
    <TR>
    <TD>Z80_INST/data_pins__g13 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db0[1]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/sw1__g15 Q<BR></TD>
    <TR>
    <TD>Z80_INST/bus_control__g7 Q<BR></TD>
    <TR>
    <TD>Z80_INST/data_pins__g12 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db0[2]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/sw1__g14 Q<BR></TD>
    <TR>
    <TD>Z80_INST/bus_control__g6 Q<BR></TD>
    <TR>
    <TD>Z80_INST/data_pins__g11 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db0[3]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/sw1__g13 Q<BR></TD>
    <TR>
    <TD>Z80_INST/bus_control__g5 Q<BR></TD>
    <TR>
    <TD>Z80_INST/data_pins__g10 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db0[4]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/sw1__g12 Q<BR></TD>
    <TR>
    <TD>Z80_INST/bus_control__g4 Q<BR></TD>
    <TR>
    <TD>Z80_INST/data_pins__g9 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db0[5]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/sw1__g11 Q<BR></TD>
    <TR>
    <TD>Z80_INST/bus_control__g3 Q<BR></TD>
    <TR>
    <TD>Z80_INST/data_pins__g8 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db0[6]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/sw1__g10 Q<BR></TD>
    <TR>
    <TD>Z80_INST/bus_control__g2 Q<BR></TD>
    <TR>
    <TD>Z80_INST/data_pins__g7 Q<BR></TD>
    <TR>
    <TD ROWSPAN=3>Z80_INST/db0[7]<BR></TD>
    <TD ROWSPAN=3>3<BR></TD>
    <TD>Z80_INST/sw1__g9 Q<BR></TD>
    <TR>
    <TD>Z80_INST/bus_control__g1 Q<BR></TD>
    <TR>
    <TD>Z80_INST/data_pins__g6 Q<BR></TD>
</TABLE>

</BODY>
</HTML>
