
Prova_pulita.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012044  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000062c  080122e8  080122e8  000132e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08012914  08012914  00013914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801291c  0801291c  0001391c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08012920  08012920  00013920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000510  24000000  08012924  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004f54  24000510  08012e34  00014510  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24005464  08012e34  00015464  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00014510  2**0
                  CONTENTS, READONLY
 10 .debug_info   00028b03  00000000  00000000  0001453e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000517b  00000000  00000000  0003d041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001d48  00000000  00000000  000421c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000168e  00000000  00000000  00043f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000084a1  00000000  00000000  00045596  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000296f5  00000000  00000000  0004da37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017784e  00000000  00000000  0007712c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001ee97a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008d2c  00000000  00000000  001ee9c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  001f76ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000510 	.word	0x24000510
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080122cc 	.word	0x080122cc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000514 	.word	0x24000514
 80002dc:	080122cc 	.word	0x080122cc

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <calculate_pec>:
} pec_register_t;

// Calcola il PEC per un array di dati


uint16_t calculate_pec(uint8_t *data, uint8_t len) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	70fb      	strb	r3, [r7, #3]
    uint16_t pec = 0x0010; // Valore iniziale
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	81fb      	strh	r3, [r7, #14]

    for (uint8_t i = 0; i < len; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	737b      	strb	r3, [r7, #13]
 8000ab8:	e056      	b.n	8000b68 <calculate_pec+0xc4>
        uint8_t byte = data[i];
 8000aba:	7b7b      	ldrb	r3, [r7, #13]
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	733b      	strb	r3, [r7, #12]

        for (uint8_t bit = 0; bit < 8; bit++) {
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	72fb      	strb	r3, [r7, #11]
 8000ac8:	e048      	b.n	8000b5c <calculate_pec+0xb8>
            uint8_t din = (byte >> 7) & 0x01;
 8000aca:	7b3b      	ldrb	r3, [r7, #12]
 8000acc:	09db      	lsrs	r3, r3, #7
 8000ace:	72bb      	strb	r3, [r7, #10]
            byte <<= 1;
 8000ad0:	7b3b      	ldrb	r3, [r7, #12]
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	733b      	strb	r3, [r7, #12]

            uint8_t in0 = din ^ ((pec >> 14) & 0x01);
 8000ad6:	89fb      	ldrh	r3, [r7, #14]
 8000ad8:	0b9b      	lsrs	r3, r3, #14
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	b25b      	sxtb	r3, r3
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	b25a      	sxtb	r2, r3
 8000ae4:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000ae8:	4053      	eors	r3, r2
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	727b      	strb	r3, [r7, #9]

            pec <<= 1;
 8000aee:	89fb      	ldrh	r3, [r7, #14]
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	81fb      	strh	r3, [r7, #14]

            if (in0) pec ^= (1 << 0);
 8000af4:	7a7b      	ldrb	r3, [r7, #9]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <calculate_pec+0x5e>
 8000afa:	89fb      	ldrh	r3, [r7, #14]
 8000afc:	f083 0301 	eor.w	r3, r3, #1
 8000b00:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 3);
 8000b02:	7a7b      	ldrb	r3, [r7, #9]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d003      	beq.n	8000b10 <calculate_pec+0x6c>
 8000b08:	89fb      	ldrh	r3, [r7, #14]
 8000b0a:	f083 0308 	eor.w	r3, r3, #8
 8000b0e:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 4);
 8000b10:	7a7b      	ldrb	r3, [r7, #9]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <calculate_pec+0x7a>
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	f083 0310 	eor.w	r3, r3, #16
 8000b1c:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 7);
 8000b1e:	7a7b      	ldrb	r3, [r7, #9]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d003      	beq.n	8000b2c <calculate_pec+0x88>
 8000b24:	89fb      	ldrh	r3, [r7, #14]
 8000b26:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8000b2a:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 8);
 8000b2c:	7a7b      	ldrb	r3, [r7, #9]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d003      	beq.n	8000b3a <calculate_pec+0x96>
 8000b32:	89fb      	ldrh	r3, [r7, #14]
 8000b34:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000b38:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 10);
 8000b3a:	7a7b      	ldrb	r3, [r7, #9]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <calculate_pec+0xa4>
 8000b40:	89fb      	ldrh	r3, [r7, #14]
 8000b42:	f483 6380 	eor.w	r3, r3, #1024	@ 0x400
 8000b46:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 14);
 8000b48:	7a7b      	ldrb	r3, [r7, #9]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <calculate_pec+0xb2>
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	f483 4380 	eor.w	r3, r3, #16384	@ 0x4000
 8000b54:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++) {
 8000b56:	7afb      	ldrb	r3, [r7, #11]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	72fb      	strb	r3, [r7, #11]
 8000b5c:	7afb      	ldrb	r3, [r7, #11]
 8000b5e:	2b07      	cmp	r3, #7
 8000b60:	d9b3      	bls.n	8000aca <calculate_pec+0x26>
    for (uint8_t i = 0; i < len; i++) {
 8000b62:	7b7b      	ldrb	r3, [r7, #13]
 8000b64:	3301      	adds	r3, #1
 8000b66:	737b      	strb	r3, [r7, #13]
 8000b68:	7b7a      	ldrb	r2, [r7, #13]
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d3a4      	bcc.n	8000aba <calculate_pec+0x16>
        }
    }

    return (pec & 0x7FFF) << 1;
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	b29b      	uxth	r3, r3
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <verify_pec>:

uint8_t verify_pec(uint8_t *data, uint8_t len, uint16_t received_pec) {
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b084      	sub	sp, #16
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	70fb      	strb	r3, [r7, #3]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	803b      	strh	r3, [r7, #0]
    uint16_t calculated_pec = calculate_pec(data, len);
 8000b92:	78fb      	ldrb	r3, [r7, #3]
 8000b94:	4619      	mov	r1, r3
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ff84 	bl	8000aa4 <calculate_pec>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	81fb      	strh	r3, [r7, #14]
    return (calculated_pec == received_pec);
 8000ba0:	89fa      	ldrh	r2, [r7, #14]
 8000ba2:	883b      	ldrh	r3, [r7, #0]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	bf0c      	ite	eq
 8000ba8:	2301      	moveq	r3, #1
 8000baa:	2300      	movne	r3, #0
 8000bac:	b2db      	uxtb	r3, r3
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <LTC6811_adcv>:
uint16_t LTC6811_adcv(
  uint8_t MD, //ADC Mode
  uint8_t DCP, //Discharge Permit
  uint8_t CH //Cell Channels to be measured
  )
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	71fb      	strb	r3, [r7, #7]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	71bb      	strb	r3, [r7, #6]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	717b      	strb	r3, [r7, #5]
	uint16_t cmd = (1<<9) + (MD<<7) + 0x60 + (DCP<<4) + CH;
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	01db      	lsls	r3, r3, #7
 8000bce:	b29a      	uxth	r2, r3
 8000bd0:	79bb      	ldrb	r3, [r7, #6]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	011b      	lsls	r3, r3, #4
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	4413      	add	r3, r2
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	797b      	ldrb	r3, [r7, #5]
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	4413      	add	r3, r2
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8000be8:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000bea:	89fb      	ldrh	r3, [r7, #14]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3714      	adds	r7, #20
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <LTC6811_adax>:
//Creo il comando per ADC dei GPIO
uint16_t LTC6811_adax(
  uint8_t MD, //ADC Mode
  uint8_t CHG //GPIO Channels to be measured
  )
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	460a      	mov	r2, r1
 8000c02:	71fb      	strb	r3, [r7, #7]
 8000c04:	4613      	mov	r3, r2
 8000c06:	71bb      	strb	r3, [r7, #6]
	uint16_t cmd = (1<<10) + (MD<<7) + 0x60 + CHG;
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	01db      	lsls	r3, r3, #7
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	79bb      	ldrb	r3, [r7, #6]
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	4413      	add	r3, r2
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	f503 638c 	add.w	r3, r3, #1120	@ 0x460
 8000c1c:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000c1e:	89fb      	ldrh	r3, [r7, #14]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <ltc6811_send_command>:

//Funzioni di invio dati
// Invia comando all'LTC6811
HAL_StatusTypeDef ltc6811_send_command(uint16_t command)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4];
   // uint8_t rx_data[4];

    // Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000c36:	88fb      	ldrh	r3, [r7, #6]
 8000c38:	0a1b      	lsrs	r3, r3, #8
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	723b      	strb	r3, [r7, #8]
    tx_data[1] = command & 0xFF;        // CMD1
 8000c40:	88fb      	ldrh	r3, [r7, #6]
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	727b      	strb	r3, [r7, #9]

    uint16_t pec = calculate_pec(tx_data, 2);
 8000c46:	f107 0308 	add.w	r3, r7, #8
 8000c4a:	2102      	movs	r1, #2
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff ff29 	bl	8000aa4 <calculate_pec>
 8000c52:	4603      	mov	r3, r0
 8000c54:	81fb      	strh	r3, [r7, #14]
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000c56:	89fb      	ldrh	r3, [r7, #14]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	72bb      	strb	r3, [r7, #10]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000c60:	89fb      	ldrh	r3, [r7, #14]
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	72fb      	strb	r3, [r7, #11]

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c6c:	480e      	ldr	r0, [pc, #56]	@ (8000ca8 <ltc6811_send_command+0x7c>)
 8000c6e:	f003 fa03 	bl	8004078 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit_IT(&hspi3, tx_data, 4);
 8000c72:	f107 0308 	add.w	r3, r7, #8
 8000c76:	2204      	movs	r2, #4
 8000c78:	4619      	mov	r1, r3
 8000c7a:	480c      	ldr	r0, [pc, #48]	@ (8000cac <ltc6811_send_command+0x80>)
 8000c7c:	f006 fab6 	bl	80071ec <HAL_SPI_Transmit_IT>
 8000c80:	4603      	mov	r3, r0
 8000c82:	737b      	strb	r3, [r7, #13]
    osSemaphoreAcquire(SPITXSemHandle, osWaitForever);
 8000c84:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb0 <ltc6811_send_command+0x84>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f04f 31ff 	mov.w	r1, #4294967295
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f009 fdbd 	bl	800a80c <osSemaphoreAcquire>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000c92:	2201      	movs	r2, #1
 8000c94:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c98:	4803      	ldr	r0, [pc, #12]	@ (8000ca8 <ltc6811_send_command+0x7c>)
 8000c9a:	f003 f9ed 	bl	8004078 <HAL_GPIO_WritePin>

    return status;
 8000c9e:	7b7b      	ldrb	r3, [r7, #13]
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	3710      	adds	r7, #16
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	58020c00 	.word	0x58020c00
 8000cac:	240006a4 	.word	0x240006a4
 8000cb0:	24000540 	.word	0x24000540

08000cb4 <ltc6811_write_data>:

// Scrive dati sull'LTC6811 nei registri
HAL_StatusTypeDef ltc6811_write_data(uint16_t command, uint8_t *data, uint8_t data_len)
{
 8000cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cb8:	b091      	sub	sp, #68	@ 0x44
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	60b9      	str	r1, [r7, #8]
 8000cc0:	81fb      	strh	r3, [r7, #14]
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	737b      	strb	r3, [r7, #13]
 8000cc6:	466b      	mov	r3, sp
 8000cc8:	461e      	mov	r6, r3
	uint8_t tx_data[4];

// Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000cca:	89fb      	ldrh	r3, [r7, #14]
 8000ccc:	0a1b      	lsrs	r3, r3, #8
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	743b      	strb	r3, [r7, #16]
    tx_data[1] = command & 0xFF;        // CMD1
 8000cd4:	89fb      	ldrh	r3, [r7, #14]
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	747b      	strb	r3, [r7, #17]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000cda:	f107 0310 	add.w	r3, r7, #16
 8000cde:	2102      	movs	r1, #2
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff fedf 	bl	8000aa4 <calculate_pec>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	867b      	strh	r3, [r7, #50]	@ 0x32
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000cea:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cec:	0a1b      	lsrs	r3, r3, #8
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	74bb      	strb	r3, [r7, #18]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000cf4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	74fb      	strb	r3, [r7, #19]

    uint8_t tx_buffer[data_len + 2];
 8000cfa:	7b7b      	ldrb	r3, [r7, #13]
 8000cfc:	1c99      	adds	r1, r3, #2
 8000cfe:	1e4b      	subs	r3, r1, #1
 8000d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d02:	460a      	mov	r2, r1
 8000d04:	2300      	movs	r3, #0
 8000d06:	603a      	str	r2, [r7, #0]
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	f04f 0200 	mov.w	r2, #0
 8000d0e:	f04f 0300 	mov.w	r3, #0
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	00c3      	lsls	r3, r0, #3
 8000d16:	6838      	ldr	r0, [r7, #0]
 8000d18:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000d1c:	6838      	ldr	r0, [r7, #0]
 8000d1e:	00c2      	lsls	r2, r0, #3
 8000d20:	460a      	mov	r2, r1
 8000d22:	2300      	movs	r3, #0
 8000d24:	4692      	mov	sl, r2
 8000d26:	469b      	mov	fp, r3
 8000d28:	f04f 0200 	mov.w	r2, #0
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000d34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000d38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	3307      	adds	r3, #7
 8000d40:	08db      	lsrs	r3, r3, #3
 8000d42:	00db      	lsls	r3, r3, #3
 8000d44:	ebad 0d03 	sub.w	sp, sp, r3
 8000d48:	466b      	mov	r3, sp
 8000d4a:	3300      	adds	r3, #0
 8000d4c:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Copia dati
    for (int i = 0; i < data_len; i++) {
 8000d4e:	2300      	movs	r3, #0
 8000d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d52:	e00b      	b.n	8000d6c <ltc6811_write_data+0xb8>
        tx_buffer[i] = data[i];
 8000d54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d56:	68ba      	ldr	r2, [r7, #8]
 8000d58:	4413      	add	r3, r2
 8000d5a:	7819      	ldrb	r1, [r3, #0]
 8000d5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d60:	4413      	add	r3, r2
 8000d62:	460a      	mov	r2, r1
 8000d64:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < data_len; i++) {
 8000d66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d68:	3301      	adds	r3, #1
 8000d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d6c:	7b7b      	ldrb	r3, [r7, #13]
 8000d6e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000d70:	429a      	cmp	r2, r3
 8000d72:	dbef      	blt.n	8000d54 <ltc6811_write_data+0xa0>
    }

    // Calcola e aggiungi PEC
    uint16_t pec1 = calculate_pec(data, data_len);
 8000d74:	7b7b      	ldrb	r3, [r7, #13]
 8000d76:	4619      	mov	r1, r3
 8000d78:	68b8      	ldr	r0, [r7, #8]
 8000d7a:	f7ff fe93 	bl	8000aa4 <calculate_pec>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	84fb      	strh	r3, [r7, #38]	@ 0x26
    tx_buffer[data_len] = (pec1 >> 8) & 0xFF;
 8000d82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d84:	0a1b      	lsrs	r3, r3, #8
 8000d86:	b29a      	uxth	r2, r3
 8000d88:	7b7b      	ldrb	r3, [r7, #13]
 8000d8a:	b2d1      	uxtb	r1, r2
 8000d8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d8e:	54d1      	strb	r1, [r2, r3]
    tx_buffer[data_len + 1] = pec1 & 0xFF;
 8000d90:	7b7b      	ldrb	r3, [r7, #13]
 8000d92:	3301      	adds	r3, #1
 8000d94:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d96:	b2d1      	uxtb	r1, r2
 8000d98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d9a:	54d1      	strb	r1, [r2, r3]

    uint8_t tx_send[data_len + 6];
 8000d9c:	7b7b      	ldrb	r3, [r7, #13]
 8000d9e:	1d99      	adds	r1, r3, #6
 8000da0:	1e4b      	subs	r3, r1, #1
 8000da2:	623b      	str	r3, [r7, #32]
 8000da4:	460a      	mov	r2, r1
 8000da6:	2300      	movs	r3, #0
 8000da8:	4690      	mov	r8, r2
 8000daa:	4699      	mov	r9, r3
 8000dac:	f04f 0200 	mov.w	r2, #0
 8000db0:	f04f 0300 	mov.w	r3, #0
 8000db4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000db8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000dbc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000dc0:	460a      	mov	r2, r1
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	4614      	mov	r4, r2
 8000dc6:	461d      	mov	r5, r3
 8000dc8:	f04f 0200 	mov.w	r2, #0
 8000dcc:	f04f 0300 	mov.w	r3, #0
 8000dd0:	00eb      	lsls	r3, r5, #3
 8000dd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000dd6:	00e2      	lsls	r2, r4, #3
 8000dd8:	460b      	mov	r3, r1
 8000dda:	3307      	adds	r3, #7
 8000ddc:	08db      	lsrs	r3, r3, #3
 8000dde:	00db      	lsls	r3, r3, #3
 8000de0:	ebad 0d03 	sub.w	sp, sp, r3
 8000de4:	466b      	mov	r3, sp
 8000de6:	3300      	adds	r3, #0
 8000de8:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 4; i++) {
 8000dea:	2300      	movs	r3, #0
 8000dec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000dee:	e00c      	b.n	8000e0a <ltc6811_write_data+0x156>
        tx_send[i] = tx_data[i];
 8000df0:	f107 0210 	add.w	r2, r7, #16
 8000df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000df6:	4413      	add	r3, r2
 8000df8:	7819      	ldrb	r1, [r3, #0]
 8000dfa:	69fa      	ldr	r2, [r7, #28]
 8000dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dfe:	4413      	add	r3, r2
 8000e00:	460a      	mov	r2, r1
 8000e02:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8000e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000e06:	3301      	adds	r3, #1
 8000e08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000e0c:	2b03      	cmp	r3, #3
 8000e0e:	ddef      	ble.n	8000df0 <ltc6811_write_data+0x13c>
    }
    for (int i = 0; i < data_len+2; i++) {
 8000e10:	2300      	movs	r3, #0
 8000e12:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e14:	e00a      	b.n	8000e2c <ltc6811_write_data+0x178>
        tx_send[4+i] = tx_buffer[i];
 8000e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e18:	3304      	adds	r3, #4
 8000e1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000e1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e1e:	440a      	add	r2, r1
 8000e20:	7811      	ldrb	r1, [r2, #0]
 8000e22:	69fa      	ldr	r2, [r7, #28]
 8000e24:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < data_len+2; i++) {
 8000e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e28:	3301      	adds	r3, #1
 8000e2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e2c:	7b7b      	ldrb	r3, [r7, #13]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e32:	429a      	cmp	r2, r3
 8000e34:	ddef      	ble.n	8000e16 <ltc6811_write_data+0x162>
    }

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e3c:	4815      	ldr	r0, [pc, #84]	@ (8000e94 <ltc6811_write_data+0x1e0>)
 8000e3e:	f003 f91b 	bl	8004078 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit_IT(&hspi3, tx_send, data_len + 6);
 8000e42:	7b7b      	ldrb	r3, [r7, #13]
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	3306      	adds	r3, #6
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	69f9      	ldr	r1, [r7, #28]
 8000e4e:	4812      	ldr	r0, [pc, #72]	@ (8000e98 <ltc6811_write_data+0x1e4>)
 8000e50:	f006 f9cc 	bl	80071ec <HAL_SPI_Transmit_IT>
 8000e54:	4603      	mov	r3, r0
 8000e56:	76fb      	strb	r3, [r7, #27]
    osStatus_t ret = osSemaphoreAcquire(SPITXSemHandle, osWaitForever);
 8000e58:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <ltc6811_write_data+0x1e8>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e60:	4618      	mov	r0, r3
 8000e62:	f009 fcd3 	bl	800a80c <osSemaphoreAcquire>
 8000e66:	6178      	str	r0, [r7, #20]

    if (ret != osOK){
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d004      	beq.n	8000e78 <ltc6811_write_data+0x1c4>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000e6e:	2201      	movs	r2, #1
 8000e70:	2101      	movs	r1, #1
 8000e72:	480b      	ldr	r0, [pc, #44]	@ (8000ea0 <ltc6811_write_data+0x1ec>)
 8000e74:	f003 f900 	bl	8004078 <HAL_GPIO_WritePin>
    }

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000e78:	2201      	movs	r2, #1
 8000e7a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e7e:	4805      	ldr	r0, [pc, #20]	@ (8000e94 <ltc6811_write_data+0x1e0>)
 8000e80:	f003 f8fa 	bl	8004078 <HAL_GPIO_WritePin>
    return status;
 8000e84:	7efb      	ldrb	r3, [r7, #27]
 8000e86:	46b5      	mov	sp, r6
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3744      	adds	r7, #68	@ 0x44
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e92:	bf00      	nop
 8000e94:	58020c00 	.word	0x58020c00
 8000e98:	240006a4 	.word	0x240006a4
 8000e9c:	24000540 	.word	0x24000540
 8000ea0:	58020400 	.word	0x58020400

08000ea4 <ltc6811_read_data>:

// Legge dati dall'LTC6811
HAL_StatusTypeDef ltc6811_read_data(uint16_t command, uint8_t *rx_data, uint8_t data_len)
{
 8000ea4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ea8:	b089      	sub	sp, #36	@ 0x24
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	4603      	mov	r3, r0
 8000eae:	6039      	str	r1, [r7, #0]
 8000eb0:	80fb      	strh	r3, [r7, #6]
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	717b      	strb	r3, [r7, #5]
 8000eb6:	466b      	mov	r3, sp
 8000eb8:	461e      	mov	r6, r3
	uint8_t tx_data[4];

	// Prepara comando + PEC
	tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000eba:	88fb      	ldrh	r3, [r7, #6]
 8000ebc:	0a1b      	lsrs	r3, r3, #8
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	723b      	strb	r3, [r7, #8]
	tx_data[1] = command & 0xFF;        // CMD1
 8000ec4:	88fb      	ldrh	r3, [r7, #6]
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	727b      	strb	r3, [r7, #9]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000eca:	f107 0308 	add.w	r3, r7, #8
 8000ece:	2102      	movs	r1, #2
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fde7 	bl	8000aa4 <calculate_pec>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	837b      	strh	r3, [r7, #26]
	tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000eda:	8b7b      	ldrh	r3, [r7, #26]
 8000edc:	0a1b      	lsrs	r3, r3, #8
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	72bb      	strb	r3, [r7, #10]
	tx_data[3] = pec & 0xFF;            // PEC1
 8000ee4:	8b7b      	ldrh	r3, [r7, #26]
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	72fb      	strb	r3, [r7, #11]

    uint8_t rx_buffer[data_len + 2];
 8000eea:	797b      	ldrb	r3, [r7, #5]
 8000eec:	1c99      	adds	r1, r3, #2
 8000eee:	1e4b      	subs	r3, r1, #1
 8000ef0:	617b      	str	r3, [r7, #20]
 8000ef2:	460a      	mov	r2, r1
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	4690      	mov	r8, r2
 8000ef8:	4699      	mov	r9, r3
 8000efa:	f04f 0200 	mov.w	r2, #0
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000f06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000f0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000f0e:	460a      	mov	r2, r1
 8000f10:	2300      	movs	r3, #0
 8000f12:	4614      	mov	r4, r2
 8000f14:	461d      	mov	r5, r3
 8000f16:	f04f 0200 	mov.w	r2, #0
 8000f1a:	f04f 0300 	mov.w	r3, #0
 8000f1e:	00eb      	lsls	r3, r5, #3
 8000f20:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000f24:	00e2      	lsls	r2, r4, #3
 8000f26:	460b      	mov	r3, r1
 8000f28:	3307      	adds	r3, #7
 8000f2a:	08db      	lsrs	r3, r3, #3
 8000f2c:	00db      	lsls	r3, r3, #3
 8000f2e:	ebad 0d03 	sub.w	sp, sp, r3
 8000f32:	466b      	mov	r3, sp
 8000f34:	3300      	adds	r3, #0
 8000f36:	613b      	str	r3, [r7, #16]


    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f3e:	4830      	ldr	r0, [pc, #192]	@ (8001000 <ltc6811_read_data+0x15c>)
 8000f40:	f003 f89a 	bl	8004078 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit_IT(&hspi3, tx_data, 4);
 8000f44:	f107 0308 	add.w	r3, r7, #8
 8000f48:	2204      	movs	r2, #4
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	482d      	ldr	r0, [pc, #180]	@ (8001004 <ltc6811_read_data+0x160>)
 8000f4e:	f006 f94d 	bl	80071ec <HAL_SPI_Transmit_IT>
 8000f52:	4603      	mov	r3, r0
 8000f54:	73fb      	strb	r3, [r7, #15]
    osSemaphoreAcquire(SPITXSemHandle, osWaitForever);
 8000f56:	4b2c      	ldr	r3, [pc, #176]	@ (8001008 <ltc6811_read_data+0x164>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f04f 31ff 	mov.w	r1, #4294967295
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f009 fc54 	bl	800a80c <osSemaphoreAcquire>
    HAL_StatusTypeDef status = HAL_SPI_Receive_IT(&hspi3, rx_buffer, data_len+2);
 8000f64:	797b      	ldrb	r3, [r7, #5]
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	3302      	adds	r3, #2
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	6939      	ldr	r1, [r7, #16]
 8000f70:	4824      	ldr	r0, [pc, #144]	@ (8001004 <ltc6811_read_data+0x160>)
 8000f72:	f006 f9e5 	bl	8007340 <HAL_SPI_Receive_IT>
 8000f76:	4603      	mov	r3, r0
 8000f78:	73bb      	strb	r3, [r7, #14]
    osSemaphoreAcquire(SPIRXSemHandle, osWaitForever);
 8000f7a:	4b24      	ldr	r3, [pc, #144]	@ (800100c <ltc6811_read_data+0x168>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f04f 31ff 	mov.w	r1, #4294967295
 8000f82:	4618      	mov	r0, r3
 8000f84:	f009 fc42 	bl	800a80c <osSemaphoreAcquire>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000f88:	2201      	movs	r2, #1
 8000f8a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f8e:	481c      	ldr	r0, [pc, #112]	@ (8001000 <ltc6811_read_data+0x15c>)
 8000f90:	f003 f872 	bl	8004078 <HAL_GPIO_WritePin>
    if (status == HAL_OK) {
 8000f94:	7bbb      	ldrb	r3, [r7, #14]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d12a      	bne.n	8000ff0 <ltc6811_read_data+0x14c>
        // Copia dati (escludi PEC)
        for (int i = 0; i < data_len; i++) {
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	61fb      	str	r3, [r7, #28]
 8000f9e:	e00a      	b.n	8000fb6 <ltc6811_read_data+0x112>
            rx_data[i] = rx_buffer[i];
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	683a      	ldr	r2, [r7, #0]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	6939      	ldr	r1, [r7, #16]
 8000fa8:	69fa      	ldr	r2, [r7, #28]
 8000faa:	440a      	add	r2, r1
 8000fac:	7812      	ldrb	r2, [r2, #0]
 8000fae:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < data_len; i++) {
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	61fb      	str	r3, [r7, #28]
 8000fb6:	797b      	ldrb	r3, [r7, #5]
 8000fb8:	69fa      	ldr	r2, [r7, #28]
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	dbf0      	blt.n	8000fa0 <ltc6811_read_data+0xfc>
        }

        // Verifica PEC
        uint16_t received_pec = (rx_buffer[data_len] << 8) | rx_buffer[data_len + 1];
 8000fbe:	797b      	ldrb	r3, [r7, #5]
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	5cd3      	ldrb	r3, [r2, r3]
 8000fc4:	b21b      	sxth	r3, r3
 8000fc6:	021b      	lsls	r3, r3, #8
 8000fc8:	b21a      	sxth	r2, r3
 8000fca:	797b      	ldrb	r3, [r7, #5]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	6939      	ldr	r1, [r7, #16]
 8000fd0:	5ccb      	ldrb	r3, [r1, r3]
 8000fd2:	b21b      	sxth	r3, r3
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	b21b      	sxth	r3, r3
 8000fd8:	81bb      	strh	r3, [r7, #12]
        if (!verify_pec(rx_data, data_len, received_pec)) {
 8000fda:	89ba      	ldrh	r2, [r7, #12]
 8000fdc:	797b      	ldrb	r3, [r7, #5]
 8000fde:	4619      	mov	r1, r3
 8000fe0:	6838      	ldr	r0, [r7, #0]
 8000fe2:	f7ff fdce 	bl	8000b82 <verify_pec>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d101      	bne.n	8000ff0 <ltc6811_read_data+0x14c>
            return HAL_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	e000      	b.n	8000ff2 <ltc6811_read_data+0x14e>
        }
    }

    return status;
 8000ff0:	7bbb      	ldrb	r3, [r7, #14]
 8000ff2:	46b5      	mov	sp, r6
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3724      	adds	r7, #36	@ 0x24
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000ffe:	bf00      	nop
 8001000:	58020c00 	.word	0x58020c00
 8001004:	240006a4 	.word	0x240006a4
 8001008:	24000540 	.word	0x24000540
 800100c:	24000544 	.word	0x24000544

08001010 <ltc6811_set_config>:
		uint16_t uv,
		uint16_t ov,
		bool dcc[12],
		bool dcto[4]
		)
{
 8001010:	b480      	push	{r7}
 8001012:	b087      	sub	sp, #28
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	4608      	mov	r0, r1
 800101a:	4611      	mov	r1, r2
 800101c:	461a      	mov	r2, r3
 800101e:	4603      	mov	r3, r0
 8001020:	70fb      	strb	r3, [r7, #3]
 8001022:	460b      	mov	r3, r1
 8001024:	70bb      	strb	r3, [r7, #2]
 8001026:	4613      	mov	r3, r2
 8001028:	707b      	strb	r3, [r7, #1]

    configuration_data[0]= (refon<<2)+(dten<<1)+adcopt;
 800102a:	78fb      	ldrb	r3, [r7, #3]
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	b2da      	uxtb	r2, r3
 8001030:	78bb      	ldrb	r3, [r7, #2]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	b2db      	uxtb	r3, r3
 8001036:	4413      	add	r3, r2
 8001038:	b2da      	uxtb	r2, r3
 800103a:	787b      	ldrb	r3, [r7, #1]
 800103c:	4413      	add	r3, r2
 800103e:	b2da      	uxtb	r2, r3
 8001040:	4b41      	ldr	r3, [pc, #260]	@ (8001148 <ltc6811_set_config+0x138>)
 8001042:	701a      	strb	r2, [r3, #0]
    // CFGR0: GPIO pull-down OFF, REFON=0, ADCOPT=0
    for(int i=0; i<5; i++)
 8001044:	2300      	movs	r3, #0
 8001046:	617b      	str	r3, [r7, #20]
 8001048:	e012      	b.n	8001070 <ltc6811_set_config+0x60>
    {
    	configuration_data[0] += (gpio[i]<<(i+3));
 800104a:	4b3f      	ldr	r3, [pc, #252]	@ (8001148 <ltc6811_set_config+0x138>)
 800104c:	781a      	ldrb	r2, [r3, #0]
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	6879      	ldr	r1, [r7, #4]
 8001052:	440b      	add	r3, r1
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	4619      	mov	r1, r3
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	3303      	adds	r3, #3
 800105c:	fa01 f303 	lsl.w	r3, r1, r3
 8001060:	b2db      	uxtb	r3, r3
 8001062:	4413      	add	r3, r2
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4b38      	ldr	r3, [pc, #224]	@ (8001148 <ltc6811_set_config+0x138>)
 8001068:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<5; i++)
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	3301      	adds	r3, #1
 800106e:	617b      	str	r3, [r7, #20]
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	2b04      	cmp	r3, #4
 8001074:	dde9      	ble.n	800104a <ltc6811_set_config+0x3a>
    };
    //0xFC; // 0b11111100 - tutti GPIO pull-down OFF

    // CFGR1: Undervoltage threshold (esempio: 3.3V)
    uint16_t vuv = uv / 16; // 3300mV / (16 * 0.1mV)
 8001076:	8c3b      	ldrh	r3, [r7, #32]
 8001078:	091b      	lsrs	r3, r3, #4
 800107a:	817b      	strh	r3, [r7, #10]
    configuration_data[1] = vuv & 0xFF;
 800107c:	897b      	ldrh	r3, [r7, #10]
 800107e:	b2da      	uxtb	r2, r3
 8001080:	4b31      	ldr	r3, [pc, #196]	@ (8001148 <ltc6811_set_config+0x138>)
 8001082:	705a      	strb	r2, [r3, #1]

    // CFGR3: Overvoltage threshold (esempio: 4.2V)
    uint16_t vov = ov / 16; // 4200mV / (16 * 0.1mV)
 8001084:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001086:	091b      	lsrs	r3, r3, #4
 8001088:	813b      	strh	r3, [r7, #8]
    configuration_data[2] = (vov << 4) | ((vuv >> 8) & 0x0F);
 800108a:	893b      	ldrh	r3, [r7, #8]
 800108c:	b25b      	sxtb	r3, r3
 800108e:	011b      	lsls	r3, r3, #4
 8001090:	b25a      	sxtb	r2, r3
 8001092:	897b      	ldrh	r3, [r7, #10]
 8001094:	0a1b      	lsrs	r3, r3, #8
 8001096:	b29b      	uxth	r3, r3
 8001098:	b25b      	sxtb	r3, r3
 800109a:	f003 030f 	and.w	r3, r3, #15
 800109e:	b25b      	sxtb	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b25b      	sxtb	r3, r3
 80010a4:	b2da      	uxtb	r2, r3
 80010a6:	4b28      	ldr	r3, [pc, #160]	@ (8001148 <ltc6811_set_config+0x138>)
 80010a8:	709a      	strb	r2, [r3, #2]
    configuration_data[3] = (vov >> 4) & 0xFF;
 80010aa:	893b      	ldrh	r3, [r7, #8]
 80010ac:	091b      	lsrs	r3, r3, #4
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4b25      	ldr	r3, [pc, #148]	@ (8001148 <ltc6811_set_config+0x138>)
 80010b4:	70da      	strb	r2, [r3, #3]

    // CFGR4-CFGR5: Discharge control disabilitato
    for (int i=0; i<8; i++)
 80010b6:	2300      	movs	r3, #0
 80010b8:	613b      	str	r3, [r7, #16]
 80010ba:	e011      	b.n	80010e0 <ltc6811_set_config+0xd0>
        {
    	configuration_data[4] += dcc[i]<<i;
 80010bc:	4b22      	ldr	r3, [pc, #136]	@ (8001148 <ltc6811_set_config+0x138>)
 80010be:	791a      	ldrb	r2, [r3, #4]
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80010c4:	440b      	add	r3, r1
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	fa01 f303 	lsl.w	r3, r1, r3
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	4413      	add	r3, r2
 80010d4:	b2da      	uxtb	r2, r3
 80010d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001148 <ltc6811_set_config+0x138>)
 80010d8:	711a      	strb	r2, [r3, #4]
    for (int i=0; i<8; i++)
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	3301      	adds	r3, #1
 80010de:	613b      	str	r3, [r7, #16]
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	2b07      	cmp	r3, #7
 80010e4:	ddea      	ble.n	80010bc <ltc6811_set_config+0xac>
        };
    for (int i=0; i<4; i++)
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	e022      	b.n	8001132 <ltc6811_set_config+0x122>
        {
    	configuration_data[5] += (dcto[i]<<(i+4));
 80010ec:	4b16      	ldr	r3, [pc, #88]	@ (8001148 <ltc6811_set_config+0x138>)
 80010ee:	795a      	ldrb	r2, [r3, #5]
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80010f4:	440b      	add	r3, r1
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4619      	mov	r1, r3
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	3304      	adds	r3, #4
 80010fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001102:	b2db      	uxtb	r3, r3
 8001104:	4413      	add	r3, r2
 8001106:	b2da      	uxtb	r2, r3
 8001108:	4b0f      	ldr	r3, [pc, #60]	@ (8001148 <ltc6811_set_config+0x138>)
 800110a:	715a      	strb	r2, [r3, #5]
    	configuration_data[5] += dcc[i+8]<<i;
 800110c:	4b0e      	ldr	r3, [pc, #56]	@ (8001148 <ltc6811_set_config+0x138>)
 800110e:	795a      	ldrb	r2, [r3, #5]
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	3308      	adds	r3, #8
 8001114:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001116:	440b      	add	r3, r1
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	4619      	mov	r1, r3
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	fa01 f303 	lsl.w	r3, r1, r3
 8001122:	b2db      	uxtb	r3, r3
 8001124:	4413      	add	r3, r2
 8001126:	b2da      	uxtb	r2, r3
 8001128:	4b07      	ldr	r3, [pc, #28]	@ (8001148 <ltc6811_set_config+0x138>)
 800112a:	715a      	strb	r2, [r3, #5]
    for (int i=0; i<4; i++)
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	3301      	adds	r3, #1
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	2b03      	cmp	r3, #3
 8001136:	ddd9      	ble.n	80010ec <ltc6811_set_config+0xdc>
        };

    return configuration_data;
 8001138:	4b03      	ldr	r3, [pc, #12]	@ (8001148 <ltc6811_set_config+0x138>)
}
 800113a:	4618      	mov	r0, r3
 800113c:	371c      	adds	r7, #28
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	24000554 	.word	0x24000554

0800114c <ltc6811_configure>:



// Configura LTC6811
HAL_StatusTypeDef ltc6811_configure(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08c      	sub	sp, #48	@ 0x30
 8001150:	af04      	add	r7, sp, #16

    // Invia comando WRCFGA
	bool gpio_default[5] = {1,1,1,1,1};
 8001152:	4a16      	ldr	r2, [pc, #88]	@ (80011ac <ltc6811_configure+0x60>)
 8001154:	f107 0314 	add.w	r3, r7, #20
 8001158:	e892 0003 	ldmia.w	r2, {r0, r1}
 800115c:	6018      	str	r0, [r3, #0]
 800115e:	3304      	adds	r3, #4
 8001160:	7019      	strb	r1, [r3, #0]
	bool dcc_default[12] = {0};
 8001162:	f107 0308 	add.w	r3, r7, #8
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
	bool dcto_default[4] = {0};
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]

	uint8_t* config_data=ltc6811_set_config(gpio_default, 0, 0, 0, UV_THRESHOLD, OV_THRESHOLD, dcc_default, dcto_default);
 8001172:	f107 0014 	add.w	r0, r7, #20
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	9303      	str	r3, [sp, #12]
 800117a:	f107 0308 	add.w	r3, r7, #8
 800117e:	9302      	str	r3, [sp, #8]
 8001180:	f24a 4310 	movw	r3, #42000	@ 0xa410
 8001184:	9301      	str	r3, [sp, #4]
 8001186:	f248 03e8 	movw	r3, #33000	@ 0x80e8
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	2300      	movs	r3, #0
 800118e:	2200      	movs	r2, #0
 8001190:	2100      	movs	r1, #0
 8001192:	f7ff ff3d 	bl	8001010 <ltc6811_set_config>
 8001196:	61f8      	str	r0, [r7, #28]
    // Invia dati di configurazione
    return ltc6811_write_data(0x0001, config_data, 6);
 8001198:	2206      	movs	r2, #6
 800119a:	69f9      	ldr	r1, [r7, #28]
 800119c:	2001      	movs	r0, #1
 800119e:	f7ff fd89 	bl	8000cb4 <ltc6811_write_data>
 80011a2:	4603      	mov	r3, r0
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3720      	adds	r7, #32
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	080122e8 	.word	0x080122e8

080011b0 <ltc6811_read_cell_voltages>:

// Legge tensioni celle
	HAL_StatusTypeDef ltc6811_read_cell_voltages() {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08c      	sub	sp, #48	@ 0x30
 80011b4:	af00      	add	r7, sp, #0
    // Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
	uint16_t cmd= LTC6811_adcv(MD_7KHZ_3KHZ,DCP_DISABLED, CELL_CH_ALL);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2100      	movs	r1, #0
 80011ba:	2002      	movs	r0, #2
 80011bc:	f7ff fcfb 	bl	8000bb6 <LTC6811_adcv>
 80011c0:	4603      	mov	r3, r0
 80011c2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADCV - tutte le celle, 7kHz
 80011c4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff fd30 	bl	8000c2c <ltc6811_send_command>
 80011cc:	4603      	mov	r3, r0
 80011ce:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 80011d2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d002      	beq.n	80011e0 <ltc6811_read_cell_voltages+0x30>
 80011da:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011de:	e08d      	b.n	80012fc <ltc6811_read_cell_voltages+0x14c>

    // Attendi fine conversione (290s)
    osDelay(3); // 3ms per sicurezza
 80011e0:	2003      	movs	r0, #3
 80011e2:	f009 fa6f 	bl	800a6c4 <osDelay>

    // Leggi tutti i gruppi di registri
    uint8_t cell_data[24]; // 12 celle  2 bytes

    // Leggi gruppo A (celle 1-3)
    status = ltc6811_read_data(RDCVA, &cell_data[0], 6);
 80011e6:	463b      	mov	r3, r7
 80011e8:	2206      	movs	r2, #6
 80011ea:	4619      	mov	r1, r3
 80011ec:	2004      	movs	r0, #4
 80011ee:	f7ff fe59 	bl	8000ea4 <ltc6811_read_data>
 80011f2:	4603      	mov	r3, r0
 80011f4:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 80011f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d002      	beq.n	8001206 <ltc6811_read_cell_voltages+0x56>
 8001200:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001204:	e07a      	b.n	80012fc <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo B (celle 4-6)
    status = ltc6811_read_data(RDCVB, &cell_data[6], 6);
 8001206:	463b      	mov	r3, r7
 8001208:	3306      	adds	r3, #6
 800120a:	2206      	movs	r2, #6
 800120c:	4619      	mov	r1, r3
 800120e:	2006      	movs	r0, #6
 8001210:	f7ff fe48 	bl	8000ea4 <ltc6811_read_data>
 8001214:	4603      	mov	r3, r0
 8001216:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 800121a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800121e:	2b00      	cmp	r3, #0
 8001220:	d002      	beq.n	8001228 <ltc6811_read_cell_voltages+0x78>
 8001222:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001226:	e069      	b.n	80012fc <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo C (celle 7-9)
    status = ltc6811_read_data(RDCVC, &cell_data[12], 6);
 8001228:	463b      	mov	r3, r7
 800122a:	330c      	adds	r3, #12
 800122c:	2206      	movs	r2, #6
 800122e:	4619      	mov	r1, r3
 8001230:	2008      	movs	r0, #8
 8001232:	f7ff fe37 	bl	8000ea4 <ltc6811_read_data>
 8001236:	4603      	mov	r3, r0
 8001238:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 800123c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001240:	2b00      	cmp	r3, #0
 8001242:	d002      	beq.n	800124a <ltc6811_read_cell_voltages+0x9a>
 8001244:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001248:	e058      	b.n	80012fc <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo D (celle 10-12)
    status = ltc6811_read_data(RDCVD, &cell_data[18], 6);
 800124a:	463b      	mov	r3, r7
 800124c:	3312      	adds	r3, #18
 800124e:	2206      	movs	r2, #6
 8001250:	4619      	mov	r1, r3
 8001252:	200a      	movs	r0, #10
 8001254:	f7ff fe26 	bl	8000ea4 <ltc6811_read_data>
 8001258:	4603      	mov	r3, r0
 800125a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 800125e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001262:	2b00      	cmp	r3, #0
 8001264:	d002      	beq.n	800126c <ltc6811_read_cell_voltages+0xbc>
 8001266:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800126a:	e047      	b.n	80012fc <ltc6811_read_cell_voltages+0x14c>

    // Decodifica tensioni
    for (int cell = 0; cell < 12; cell++) {
 800126c:	2300      	movs	r3, #0
 800126e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001270:	e040      	b.n	80012f4 <ltc6811_read_cell_voltages+0x144>
        int group_offset = (cell / 3) * 6;
 8001272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001274:	4a23      	ldr	r2, [pc, #140]	@ (8001304 <ltc6811_read_cell_voltages+0x154>)
 8001276:	fb82 1203 	smull	r1, r2, r2, r3
 800127a:	17db      	asrs	r3, r3, #31
 800127c:	1ad2      	subs	r2, r2, r3
 800127e:	4613      	mov	r3, r2
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4413      	add	r3, r2
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	627b      	str	r3, [r7, #36]	@ 0x24
        int cell_in_group = cell % 3;
 8001288:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800128a:	4b1e      	ldr	r3, [pc, #120]	@ (8001304 <ltc6811_read_cell_voltages+0x154>)
 800128c:	fb83 3102 	smull	r3, r1, r3, r2
 8001290:	17d3      	asrs	r3, r2, #31
 8001292:	1ac9      	subs	r1, r1, r3
 8001294:	460b      	mov	r3, r1
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	440b      	add	r3, r1
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	623b      	str	r3, [r7, #32]
        int byte_offset = group_offset + (cell_in_group * 2);
 800129e:	6a3b      	ldr	r3, [r7, #32]
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012a4:	4413      	add	r3, r2
 80012a6:	61fb      	str	r3, [r7, #28]

        uint16_t raw_voltage = (cell_data[byte_offset+1] << 8) | cell_data[byte_offset];
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	3301      	adds	r3, #1
 80012ac:	3330      	adds	r3, #48	@ 0x30
 80012ae:	443b      	add	r3, r7
 80012b0:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	b21a      	sxth	r2, r3
 80012ba:	4639      	mov	r1, r7
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	440b      	add	r3, r1
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	b21b      	sxth	r3, r3
 80012c4:	4313      	orrs	r3, r2
 80012c6:	b21b      	sxth	r3, r3
 80012c8:	837b      	strh	r3, [r7, #26]
        Batteria[cell].tensione = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 80012ca:	8b7b      	ldrh	r3, [r7, #26]
 80012cc:	ee07 3a90 	vmov	s15, r3
 80012d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012d4:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001308 <ltc6811_read_cell_voltages+0x158>
 80012d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012dc:	490b      	ldr	r1, [pc, #44]	@ (800130c <ltc6811_read_cell_voltages+0x15c>)
 80012de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012e0:	4613      	mov	r3, r2
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	4413      	add	r3, r2
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	440b      	add	r3, r1
 80012ea:	edc3 7a00 	vstr	s15, [r3]
    for (int cell = 0; cell < 12; cell++) {
 80012ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012f0:	3301      	adds	r3, #1
 80012f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012f6:	2b0b      	cmp	r3, #11
 80012f8:	ddbb      	ble.n	8001272 <ltc6811_read_cell_voltages+0xc2>
    }

    return HAL_OK;
 80012fa:	2300      	movs	r3, #0
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3730      	adds	r7, #48	@ 0x30
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	55555556 	.word	0x55555556
 8001308:	38d1b717 	.word	0x38d1b717
 800130c:	24000584 	.word	0x24000584

08001310 <ltc6811_read_gpio_voltages>:

	// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_gpio_voltages(float *gpio_voltage)
	{
 8001310:	b580      	push	{r7, lr}
 8001312:	b08c      	sub	sp, #48	@ 0x30
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
		// Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
		uint16_t cmd= LTC6811_adax(MD_7KHZ_3KHZ, AUX_CH_ALL);
 8001318:	2100      	movs	r1, #0
 800131a:	2002      	movs	r0, #2
 800131c:	f7ff fc6c 	bl	8000bf8 <LTC6811_adax>
 8001320:	4603      	mov	r3, r0
 8001322:	857b      	strh	r3, [r7, #42]	@ 0x2a
	    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADAX - GPIO1, 7kHz
 8001324:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff fc80 	bl	8000c2c <ltc6811_send_command>
 800132c:	4603      	mov	r3, r0
 800132e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 8001332:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001336:	2b00      	cmp	r3, #0
 8001338:	d002      	beq.n	8001340 <ltc6811_read_gpio_voltages+0x30>
 800133a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800133e:	e06b      	b.n	8001418 <ltc6811_read_gpio_voltages+0x108>

	    // Attendi fine conversione
	    osDelay(3); // 3ms per sicurezza
 8001340:	2003      	movs	r0, #3
 8001342:	f009 f9bf 	bl	800a6c4 <osDelay>

	    // Leggi tutti i gruppi di registri
	    uint8_t GPIO_data[12]; // 6 registri  2 bytes

	    // Leggi gruppo A (GPIO 1-3)
	    status = ltc6811_read_data(RDAUXA, &GPIO_data[0], 6);
 8001346:	f107 030c 	add.w	r3, r7, #12
 800134a:	2206      	movs	r2, #6
 800134c:	4619      	mov	r1, r3
 800134e:	200c      	movs	r0, #12
 8001350:	f7ff fda8 	bl	8000ea4 <ltc6811_read_data>
 8001354:	4603      	mov	r3, r0
 8001356:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 800135a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800135e:	2b00      	cmp	r3, #0
 8001360:	d002      	beq.n	8001368 <ltc6811_read_gpio_voltages+0x58>
 8001362:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001366:	e057      	b.n	8001418 <ltc6811_read_gpio_voltages+0x108>

	    // Leggi gruppo B (GPIO 4-5 e Second Reference)
	    status = ltc6811_read_data(RDAUXB, &GPIO_data[6], 6);
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	3306      	adds	r3, #6
 800136e:	2206      	movs	r2, #6
 8001370:	4619      	mov	r1, r3
 8001372:	200e      	movs	r0, #14
 8001374:	f7ff fd96 	bl	8000ea4 <ltc6811_read_data>
 8001378:	4603      	mov	r3, r0
 800137a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 800137e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001382:	2b00      	cmp	r3, #0
 8001384:	d002      	beq.n	800138c <ltc6811_read_gpio_voltages+0x7c>
 8001386:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800138a:	e045      	b.n	8001418 <ltc6811_read_gpio_voltages+0x108>

	    // Decodifica tensioni
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 800138c:	2300      	movs	r3, #0
 800138e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001390:	e03e      	b.n	8001410 <ltc6811_read_gpio_voltages+0x100>
	        int group_offset = (GPIO / 3) * 6;
 8001392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001394:	4a22      	ldr	r2, [pc, #136]	@ (8001420 <ltc6811_read_gpio_voltages+0x110>)
 8001396:	fb82 1203 	smull	r1, r2, r2, r3
 800139a:	17db      	asrs	r3, r3, #31
 800139c:	1ad2      	subs	r2, r2, r3
 800139e:	4613      	mov	r3, r2
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	4413      	add	r3, r2
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	627b      	str	r3, [r7, #36]	@ 0x24
	        int GPIO_in_group = GPIO % 3;
 80013a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001420 <ltc6811_read_gpio_voltages+0x110>)
 80013ac:	fb83 3102 	smull	r3, r1, r3, r2
 80013b0:	17d3      	asrs	r3, r2, #31
 80013b2:	1ac9      	subs	r1, r1, r3
 80013b4:	460b      	mov	r3, r1
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	440b      	add	r3, r1
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	623b      	str	r3, [r7, #32]
	        int byte_offset = group_offset + (GPIO_in_group * 2);
 80013be:	6a3b      	ldr	r3, [r7, #32]
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013c4:	4413      	add	r3, r2
 80013c6:	61fb      	str	r3, [r7, #28]

	        uint16_t raw_voltage = (GPIO_data[byte_offset+1] << 8) | GPIO_data[byte_offset];
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	3301      	adds	r3, #1
 80013cc:	3330      	adds	r3, #48	@ 0x30
 80013ce:	443b      	add	r3, r7
 80013d0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80013d4:	b21b      	sxth	r3, r3
 80013d6:	021b      	lsls	r3, r3, #8
 80013d8:	b21a      	sxth	r2, r3
 80013da:	f107 010c 	add.w	r1, r7, #12
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	440b      	add	r3, r1
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	4313      	orrs	r3, r2
 80013e8:	b21b      	sxth	r3, r3
 80013ea:	837b      	strh	r3, [r7, #26]
	        gpio_voltage[GPIO] = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 80013ec:	8b7b      	ldrh	r3, [r7, #26]
 80013ee:	ee07 3a90 	vmov	s15, r3
 80013f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	4413      	add	r3, r2
 80013fe:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001424 <ltc6811_read_gpio_voltages+0x114>
 8001402:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001406:	edc3 7a00 	vstr	s15, [r3]
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 800140a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800140c:	3301      	adds	r3, #1
 800140e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001412:	2b05      	cmp	r3, #5
 8001414:	ddbd      	ble.n	8001392 <ltc6811_read_gpio_voltages+0x82>
	    }

	    return HAL_OK;
 8001416:	2300      	movs	r3, #0
	}
 8001418:	4618      	mov	r0, r3
 800141a:	3730      	adds	r7, #48	@ 0x30
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	55555556 	.word	0x55555556
 8001424:	38d1b717 	.word	0x38d1b717

08001428 <ltc6811_read_status>:


		// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_status()
		{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
		    // Avvia conversione ADC
		    HAL_StatusTypeDef status = ltc6811_send_command(0x0568); //ADSTAT 7kHz
 800142e:	f44f 60ad 	mov.w	r0, #1384	@ 0x568
 8001432:	f7ff fbfb 	bl	8000c2c <ltc6811_send_command>
 8001436:	4603      	mov	r3, r0
 8001438:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 800143a:	7cfb      	ldrb	r3, [r7, #19]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <ltc6811_read_status+0x1c>
 8001440:	7cfb      	ldrb	r3, [r7, #19]
 8001442:	e101      	b.n	8001648 <ltc6811_read_status+0x220>

		    // Attendi fine conversione
		    osDelay(3); // 3ms per sicurezza
 8001444:	2003      	movs	r0, #3
 8001446:	f009 f93d 	bl	800a6c4 <osDelay>
		    uint8_t Status_A[6]; // 3 registri  2 bytes

		    uint8_t Status_B[6]; // 3 registri  2 bytes

		    // Leggi gruppo A (SC, ITMP, VA)
		    status = ltc6811_read_data(RDSTATA, &Status_A[0], 6);
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	2206      	movs	r2, #6
 8001450:	4619      	mov	r1, r3
 8001452:	2010      	movs	r0, #16
 8001454:	f7ff fd26 	bl	8000ea4 <ltc6811_read_data>
 8001458:	4603      	mov	r3, r0
 800145a:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 800145c:	7cfb      	ldrb	r3, [r7, #19]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <ltc6811_read_status+0x3e>
 8001462:	7cfb      	ldrb	r3, [r7, #19]
 8001464:	e0f0      	b.n	8001648 <ltc6811_read_status+0x220>

		    // Leggi gruppo B (VD, CxOV, CxUV)
		    status = ltc6811_read_data(RDSTATB, &Status_B[0], 6);
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	2206      	movs	r2, #6
 800146a:	4619      	mov	r1, r3
 800146c:	2012      	movs	r0, #18
 800146e:	f7ff fd19 	bl	8000ea4 <ltc6811_read_data>
 8001472:	4603      	mov	r3, r0
 8001474:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 8001476:	7cfb      	ldrb	r3, [r7, #19]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <ltc6811_read_status+0x58>
 800147c:	7cfb      	ldrb	r3, [r7, #19]
 800147e:	e0e3      	b.n	8001648 <ltc6811_read_status+0x220>

		    // Decodifica tensioni

	        somma_celle= ((Status_A[1] << 8) | Status_A[0]) * 0.0001f*20; // Converti in Volt (100V per LSB)
 8001480:	7b7b      	ldrb	r3, [r7, #13]
 8001482:	021b      	lsls	r3, r3, #8
 8001484:	7b3a      	ldrb	r2, [r7, #12]
 8001486:	4313      	orrs	r3, r2
 8001488:	ee07 3a90 	vmov	s15, r3
 800148c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001490:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8001650 <ltc6811_read_status+0x228>
 8001494:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001498:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800149c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014a0:	4b6c      	ldr	r3, [pc, #432]	@ (8001654 <ltc6811_read_status+0x22c>)
 80014a2:	edc3 7a00 	vstr	s15, [r3]

	        int_temperature=((((Status_A[3] << 8) | Status_A[2]) * 0.0001f)/0.0075f)-273; //Converti in temperatura
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
 80014a8:	021b      	lsls	r3, r3, #8
 80014aa:	7bba      	ldrb	r2, [r7, #14]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	ee07 3a90 	vmov	s15, r3
 80014b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014b6:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001650 <ltc6811_read_status+0x228>
 80014ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014be:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8001658 <ltc6811_read_status+0x230>
 80014c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c6:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 800165c <ltc6811_read_status+0x234>
 80014ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014ce:	4b64      	ldr	r3, [pc, #400]	@ (8001660 <ltc6811_read_status+0x238>)
 80014d0:	edc3 7a00 	vstr	s15, [r3]

	        analog_power_supply= ((Status_A[5] << 8) | Status_A[4]) * 0.0001f; // Converti in Volt (100V per LSB)
 80014d4:	7c7b      	ldrb	r3, [r7, #17]
 80014d6:	021b      	lsls	r3, r3, #8
 80014d8:	7c3a      	ldrb	r2, [r7, #16]
 80014da:	4313      	orrs	r3, r2
 80014dc:	ee07 3a90 	vmov	s15, r3
 80014e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014e4:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001650 <ltc6811_read_status+0x228>
 80014e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ec:	4b5d      	ldr	r3, [pc, #372]	@ (8001664 <ltc6811_read_status+0x23c>)
 80014ee:	edc3 7a00 	vstr	s15, [r3]

	        digital_power_supply= ((Status_B[1] << 8) | Status_B[0]) * 0.0001f; // Converti in Volt (100V per LSB)
 80014f2:	797b      	ldrb	r3, [r7, #5]
 80014f4:	021b      	lsls	r3, r3, #8
 80014f6:	793a      	ldrb	r2, [r7, #4]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	ee07 3a90 	vmov	s15, r3
 80014fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001502:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001650 <ltc6811_read_status+0x228>
 8001506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800150a:	4b57      	ldr	r3, [pc, #348]	@ (8001668 <ltc6811_read_status+0x240>)
 800150c:	edc3 7a00 	vstr	s15, [r3]

	        for(int i=0;i<4;i++)
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	e093      	b.n	800163e <ltc6811_read_status+0x216>
	        {
	        	Batteria[i].CUV=(Status_B[2]>>(2*i))&(0x01);
 8001516:	79bb      	ldrb	r3, [r7, #6]
 8001518:	461a      	mov	r2, r3
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	fa42 f303 	asr.w	r3, r2, r3
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	2b00      	cmp	r3, #0
 8001528:	bf14      	ite	ne
 800152a:	2301      	movne	r3, #1
 800152c:	2300      	moveq	r3, #0
 800152e:	b2d8      	uxtb	r0, r3
 8001530:	494e      	ldr	r1, [pc, #312]	@ (800166c <ltc6811_read_status+0x244>)
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	4613      	mov	r3, r2
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	4413      	add	r3, r2
 800153a:	00db      	lsls	r3, r3, #3
 800153c:	440b      	add	r3, r1
 800153e:	3315      	adds	r3, #21
 8001540:	4602      	mov	r2, r0
 8001542:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+4].CUV=(Status_B[3]>>(2*i))&(0x01);
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	461a      	mov	r2, r3
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	fa42 f303 	asr.w	r3, r2, r3
 8001550:	f003 0301 	and.w	r3, r3, #1
 8001554:	697a      	ldr	r2, [r7, #20]
 8001556:	3204      	adds	r2, #4
 8001558:	2b00      	cmp	r3, #0
 800155a:	bf14      	ite	ne
 800155c:	2301      	movne	r3, #1
 800155e:	2300      	moveq	r3, #0
 8001560:	b2d8      	uxtb	r0, r3
 8001562:	4942      	ldr	r1, [pc, #264]	@ (800166c <ltc6811_read_status+0x244>)
 8001564:	4613      	mov	r3, r2
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	4413      	add	r3, r2
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	440b      	add	r3, r1
 800156e:	3315      	adds	r3, #21
 8001570:	4602      	mov	r2, r0
 8001572:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+8].CUV=(Status_B[4]>>(2*i))&(0x01);
 8001574:	7a3b      	ldrb	r3, [r7, #8]
 8001576:	461a      	mov	r2, r3
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	fa42 f303 	asr.w	r3, r2, r3
 8001580:	f003 0301 	and.w	r3, r3, #1
 8001584:	697a      	ldr	r2, [r7, #20]
 8001586:	3208      	adds	r2, #8
 8001588:	2b00      	cmp	r3, #0
 800158a:	bf14      	ite	ne
 800158c:	2301      	movne	r3, #1
 800158e:	2300      	moveq	r3, #0
 8001590:	b2d8      	uxtb	r0, r3
 8001592:	4936      	ldr	r1, [pc, #216]	@ (800166c <ltc6811_read_status+0x244>)
 8001594:	4613      	mov	r3, r2
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	4413      	add	r3, r2
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	440b      	add	r3, r1
 800159e:	3315      	adds	r3, #21
 80015a0:	4602      	mov	r2, r0
 80015a2:	701a      	strb	r2, [r3, #0]

	        	Batteria[i].COV=(Status_B[2]>>(2*i+1))&(0x01);
 80015a4:	79bb      	ldrb	r3, [r7, #6]
 80015a6:	461a      	mov	r2, r3
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	3301      	adds	r3, #1
 80015ae:	fa42 f303 	asr.w	r3, r2, r3
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	bf14      	ite	ne
 80015ba:	2301      	movne	r3, #1
 80015bc:	2300      	moveq	r3, #0
 80015be:	b2d8      	uxtb	r0, r3
 80015c0:	492a      	ldr	r1, [pc, #168]	@ (800166c <ltc6811_read_status+0x244>)
 80015c2:	697a      	ldr	r2, [r7, #20]
 80015c4:	4613      	mov	r3, r2
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	4413      	add	r3, r2
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	440b      	add	r3, r1
 80015ce:	3314      	adds	r3, #20
 80015d0:	4602      	mov	r2, r0
 80015d2:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+4].COV=(Status_B[3]>>(2*i+1))&(0x01);
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	461a      	mov	r2, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	3301      	adds	r3, #1
 80015de:	fa42 f303 	asr.w	r3, r2, r3
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	697a      	ldr	r2, [r7, #20]
 80015e8:	3204      	adds	r2, #4
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	bf14      	ite	ne
 80015ee:	2301      	movne	r3, #1
 80015f0:	2300      	moveq	r3, #0
 80015f2:	b2d8      	uxtb	r0, r3
 80015f4:	491d      	ldr	r1, [pc, #116]	@ (800166c <ltc6811_read_status+0x244>)
 80015f6:	4613      	mov	r3, r2
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	4413      	add	r3, r2
 80015fc:	00db      	lsls	r3, r3, #3
 80015fe:	440b      	add	r3, r1
 8001600:	3314      	adds	r3, #20
 8001602:	4602      	mov	r2, r0
 8001604:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+8].COV=(Status_B[4]>>(2*i+1))&(0x01);
 8001606:	7a3b      	ldrb	r3, [r7, #8]
 8001608:	461a      	mov	r2, r3
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	3301      	adds	r3, #1
 8001610:	fa42 f303 	asr.w	r3, r2, r3
 8001614:	f003 0301 	and.w	r3, r3, #1
 8001618:	697a      	ldr	r2, [r7, #20]
 800161a:	3208      	adds	r2, #8
 800161c:	2b00      	cmp	r3, #0
 800161e:	bf14      	ite	ne
 8001620:	2301      	movne	r3, #1
 8001622:	2300      	moveq	r3, #0
 8001624:	b2d8      	uxtb	r0, r3
 8001626:	4911      	ldr	r1, [pc, #68]	@ (800166c <ltc6811_read_status+0x244>)
 8001628:	4613      	mov	r3, r2
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4413      	add	r3, r2
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	440b      	add	r3, r1
 8001632:	3314      	adds	r3, #20
 8001634:	4602      	mov	r2, r0
 8001636:	701a      	strb	r2, [r3, #0]
	        for(int i=0;i<4;i++)
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	3301      	adds	r3, #1
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	2b03      	cmp	r3, #3
 8001642:	f77f af68 	ble.w	8001516 <ltc6811_read_status+0xee>
	        }

		    return HAL_OK;
 8001646:	2300      	movs	r3, #0
		}
 8001648:	4618      	mov	r0, r3
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	38d1b717 	.word	0x38d1b717
 8001654:	24000574 	.word	0x24000574
 8001658:	3bf5c28f 	.word	0x3bf5c28f
 800165c:	43888000 	.word	0x43888000
 8001660:	24000578 	.word	0x24000578
 8001664:	2400057c 	.word	0x2400057c
 8001668:	24000580 	.word	0x24000580
 800166c:	24000584 	.word	0x24000584

08001670 <stampa_tensioni_celle>:
#include "Tasks.h"

extern UART_HandleTypeDef huart3;


void stampa_tensioni_celle(){
 8001670:	b580      	push	{r7, lr}
 8001672:	b08c      	sub	sp, #48	@ 0x30
 8001674:	af02      	add	r7, sp, #8
	// Stampa risultati misurazione celle
		for (int i = 0; i < 12; i++)
 8001676:	2300      	movs	r3, #0
 8001678:	627b      	str	r3, [r7, #36]	@ 0x24
 800167a:	e026      	b.n	80016ca <stampa_tensioni_celle+0x5a>
		   {
		      char buffer[32];
		      // Converti float in stringa
		      int length = sprintf(buffer, "Valore %d: %.2f V\r\n",i+1, Batteria[i].tensione);
 800167c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167e:	1c59      	adds	r1, r3, #1
 8001680:	4816      	ldr	r0, [pc, #88]	@ (80016dc <stampa_tensioni_celle+0x6c>)
 8001682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001684:	4613      	mov	r3, r2
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	4413      	add	r3, r2
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	4403      	add	r3, r0
 800168e:	edd3 7a00 	vldr	s15, [r3]
 8001692:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001696:	463b      	mov	r3, r7
 8001698:	ed8d 7b00 	vstr	d7, [sp]
 800169c:	460a      	mov	r2, r1
 800169e:	4910      	ldr	r1, [pc, #64]	@ (80016e0 <stampa_tensioni_celle+0x70>)
 80016a0:	4618      	mov	r0, r3
 80016a2:	f00d fa37 	bl	800eb14 <siprintf>
 80016a6:	6238      	str	r0, [r7, #32]
		       // Invia via UART
		      HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 80016a8:	6a3b      	ldr	r3, [r7, #32]
 80016aa:	b29a      	uxth	r2, r3
 80016ac:	463b      	mov	r3, r7
 80016ae:	4619      	mov	r1, r3
 80016b0:	480c      	ldr	r0, [pc, #48]	@ (80016e4 <stampa_tensioni_celle+0x74>)
 80016b2:	f006 feef 	bl	8008494 <HAL_UART_Transmit_IT>
		      osSemaphoreAcquire(UARTSemHandle, osWaitForever);
 80016b6:	4b0c      	ldr	r3, [pc, #48]	@ (80016e8 <stampa_tensioni_celle+0x78>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f04f 31ff 	mov.w	r1, #4294967295
 80016be:	4618      	mov	r0, r3
 80016c0:	f009 f8a4 	bl	800a80c <osSemaphoreAcquire>
		for (int i = 0; i < 12; i++)
 80016c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c6:	3301      	adds	r3, #1
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80016ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016cc:	2b0b      	cmp	r3, #11
 80016ce:	ddd5      	ble.n	800167c <stampa_tensioni_celle+0xc>
		   }
}
 80016d0:	bf00      	nop
 80016d2:	bf00      	nop
 80016d4:	3728      	adds	r7, #40	@ 0x28
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	24000584 	.word	0x24000584
 80016e0:	080122f0 	.word	0x080122f0
 80016e4:	2400080c 	.word	0x2400080c
 80016e8:	24000548 	.word	0x24000548

080016ec <stampa_tensioni_GPIO>:

void stampa_tensioni_GPIO(float *GPIO_voltages){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b094      	sub	sp, #80	@ 0x50
 80016f0:	af02      	add	r7, sp, #8
 80016f2:	6078      	str	r0, [r7, #4]
	// Stampa risultati Misurazione tensione su GPIO
	char buffer[50];
	for (int i = 0; i < 5; i++)
 80016f4:	2300      	movs	r3, #0
 80016f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80016f8:	e025      	b.n	8001746 <stampa_tensioni_GPIO+0x5a>
   {
       // Converti float in stringa
       int length = sprintf(buffer, "Valore GPIO %d: %.2f V\r\n",i+1, GPIO_voltages[i]);
 80016fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016fc:	1c59      	adds	r1, r3, #1
 80016fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	edd3 7a00 	vldr	s15, [r3]
 800170a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800170e:	f107 0308 	add.w	r3, r7, #8
 8001712:	ed8d 7b00 	vstr	d7, [sp]
 8001716:	460a      	mov	r2, r1
 8001718:	491d      	ldr	r1, [pc, #116]	@ (8001790 <stampa_tensioni_GPIO+0xa4>)
 800171a:	4618      	mov	r0, r3
 800171c:	f00d f9fa 	bl	800eb14 <siprintf>
 8001720:	63f8      	str	r0, [r7, #60]	@ 0x3c
       // Invia via UART
       HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 8001722:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001724:	b29a      	uxth	r2, r3
 8001726:	f107 0308 	add.w	r3, r7, #8
 800172a:	4619      	mov	r1, r3
 800172c:	4819      	ldr	r0, [pc, #100]	@ (8001794 <stampa_tensioni_GPIO+0xa8>)
 800172e:	f006 feb1 	bl	8008494 <HAL_UART_Transmit_IT>
	      osSemaphoreAcquire(UARTSemHandle, osWaitForever);
 8001732:	4b19      	ldr	r3, [pc, #100]	@ (8001798 <stampa_tensioni_GPIO+0xac>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f04f 31ff 	mov.w	r1, #4294967295
 800173a:	4618      	mov	r0, r3
 800173c:	f009 f866 	bl	800a80c <osSemaphoreAcquire>
	for (int i = 0; i < 5; i++)
 8001740:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001742:	3301      	adds	r3, #1
 8001744:	647b      	str	r3, [r7, #68]	@ 0x44
 8001746:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001748:	2b04      	cmp	r3, #4
 800174a:	ddd6      	ble.n	80016fa <stampa_tensioni_GPIO+0xe>
    }
	    // Converti float in stringa
	int length = sprintf(buffer, "Valore Second Reference: %.2f V\r\n", GPIO_voltages[5]);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3314      	adds	r3, #20
 8001750:	edd3 7a00 	vldr	s15, [r3]
 8001754:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001758:	f107 0008 	add.w	r0, r7, #8
 800175c:	ec53 2b17 	vmov	r2, r3, d7
 8001760:	490e      	ldr	r1, [pc, #56]	@ (800179c <stampa_tensioni_GPIO+0xb0>)
 8001762:	f00d f9d7 	bl	800eb14 <siprintf>
 8001766:	6438      	str	r0, [r7, #64]	@ 0x40
	    // Invia via UART
	HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 8001768:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800176a:	b29a      	uxth	r2, r3
 800176c:	f107 0308 	add.w	r3, r7, #8
 8001770:	4619      	mov	r1, r3
 8001772:	4808      	ldr	r0, [pc, #32]	@ (8001794 <stampa_tensioni_GPIO+0xa8>)
 8001774:	f006 fe8e 	bl	8008494 <HAL_UART_Transmit_IT>
    osSemaphoreAcquire(UARTSemHandle, osWaitForever);
 8001778:	4b07      	ldr	r3, [pc, #28]	@ (8001798 <stampa_tensioni_GPIO+0xac>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f04f 31ff 	mov.w	r1, #4294967295
 8001780:	4618      	mov	r0, r3
 8001782:	f009 f843 	bl	800a80c <osSemaphoreAcquire>
}
 8001786:	bf00      	nop
 8001788:	3748      	adds	r7, #72	@ 0x48
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	08012304 	.word	0x08012304
 8001794:	2400080c 	.word	0x2400080c
 8001798:	24000548 	.word	0x24000548
 800179c:	08012320 	.word	0x08012320

080017a0 <stampa_somma_celle>:

void stampa_somma_celle(float somma_celle){
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b090      	sub	sp, #64	@ 0x40
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	ed87 0a01 	vstr	s0, [r7, #4]
	// Stampa Misurazione somma celle

		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La tensione di somma delle celle : %.2f V\r\n", somma_celle);
 80017aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80017ae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017b2:	f107 0008 	add.w	r0, r7, #8
 80017b6:	ec53 2b17 	vmov	r2, r3, d7
 80017ba:	490b      	ldr	r1, [pc, #44]	@ (80017e8 <stampa_somma_celle+0x48>)
 80017bc:	f00d f9aa 	bl	800eb14 <siprintf>
 80017c0:	63f8      	str	r0, [r7, #60]	@ 0x3c
       // Invia via UART
       HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 80017c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017c4:	b29a      	uxth	r2, r3
 80017c6:	f107 0308 	add.w	r3, r7, #8
 80017ca:	4619      	mov	r1, r3
 80017cc:	4807      	ldr	r0, [pc, #28]	@ (80017ec <stampa_somma_celle+0x4c>)
 80017ce:	f006 fe61 	bl	8008494 <HAL_UART_Transmit_IT>
       osSemaphoreAcquire(UARTSemHandle, osWaitForever);
 80017d2:	4b07      	ldr	r3, [pc, #28]	@ (80017f0 <stampa_somma_celle+0x50>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f04f 31ff 	mov.w	r1, #4294967295
 80017da:	4618      	mov	r0, r3
 80017dc:	f009 f816 	bl	800a80c <osSemaphoreAcquire>
}
 80017e0:	bf00      	nop
 80017e2:	3740      	adds	r7, #64	@ 0x40
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	08012344 	.word	0x08012344
 80017ec:	2400080c 	.word	0x2400080c
 80017f0:	24000548 	.word	0x24000548

080017f4 <stampa_temperatura_interna>:

void stampa_temperatura_interna(float temperatura){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b090      	sub	sp, #64	@ 0x40
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	ed87 0a01 	vstr	s0, [r7, #4]
	// Stampa Temperatura interna del chip
		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La temperatura interna del chip : %.2f\r\n", temperatura);
 80017fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001802:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001806:	f107 0008 	add.w	r0, r7, #8
 800180a:	ec53 2b17 	vmov	r2, r3, d7
 800180e:	490b      	ldr	r1, [pc, #44]	@ (800183c <stampa_temperatura_interna+0x48>)
 8001810:	f00d f980 	bl	800eb14 <siprintf>
 8001814:	63f8      	str	r0, [r7, #60]	@ 0x3c
       // Invia via UART
       HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 8001816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001818:	b29a      	uxth	r2, r3
 800181a:	f107 0308 	add.w	r3, r7, #8
 800181e:	4619      	mov	r1, r3
 8001820:	4807      	ldr	r0, [pc, #28]	@ (8001840 <stampa_temperatura_interna+0x4c>)
 8001822:	f006 fe37 	bl	8008494 <HAL_UART_Transmit_IT>
	      osSemaphoreAcquire(UARTSemHandle, osWaitForever);
 8001826:	4b07      	ldr	r3, [pc, #28]	@ (8001844 <stampa_temperatura_interna+0x50>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f04f 31ff 	mov.w	r1, #4294967295
 800182e:	4618      	mov	r0, r3
 8001830:	f008 ffec 	bl	800a80c <osSemaphoreAcquire>
}
 8001834:	bf00      	nop
 8001836:	3740      	adds	r7, #64	@ 0x40
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	08012374 	.word	0x08012374
 8001840:	2400080c 	.word	0x2400080c
 8001844:	24000548 	.word	0x24000548

08001848 <stampa_SOC>:

void stampa_SOC(void){
 8001848:	b580      	push	{r7, lr}
 800184a:	b08e      	sub	sp, #56	@ 0x38
 800184c:	af00      	add	r7, sp, #0
	// Stampa SOC della prima cella
		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "Il SOC della prima cella : %.2f\r\n", Batteria[1].SOC);
 800184e:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <stampa_SOC+0x44>)
 8001850:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001854:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001858:	4638      	mov	r0, r7
 800185a:	ec53 2b17 	vmov	r2, r3, d7
 800185e:	490c      	ldr	r1, [pc, #48]	@ (8001890 <stampa_SOC+0x48>)
 8001860:	f00d f958 	bl	800eb14 <siprintf>
 8001864:	6378      	str	r0, [r7, #52]	@ 0x34
       // Invia via UART
       HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 8001866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001868:	b29a      	uxth	r2, r3
 800186a:	463b      	mov	r3, r7
 800186c:	4619      	mov	r1, r3
 800186e:	4809      	ldr	r0, [pc, #36]	@ (8001894 <stampa_SOC+0x4c>)
 8001870:	f006 fe10 	bl	8008494 <HAL_UART_Transmit_IT>
	      osSemaphoreAcquire(UARTSemHandle, osWaitForever);
 8001874:	4b08      	ldr	r3, [pc, #32]	@ (8001898 <stampa_SOC+0x50>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f04f 31ff 	mov.w	r1, #4294967295
 800187c:	4618      	mov	r0, r3
 800187e:	f008 ffc5 	bl	800a80c <osSemaphoreAcquire>
}
 8001882:	bf00      	nop
 8001884:	3738      	adds	r7, #56	@ 0x38
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	24000584 	.word	0x24000584
 8001890:	080123a0 	.word	0x080123a0
 8001894:	2400080c 	.word	0x2400080c
 8001898:	24000548 	.word	0x24000548

0800189c <MainTask>:
#include "global.h"
#include "funzioni_SOC.h"
#include "Manage_bms.h"

void MainTask(void *argument)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]


  for (;;)
  {
      osThreadResume(TaskMisureHandle);
 80018a4:	4b0d      	ldr	r3, [pc, #52]	@ (80018dc <MainTask+0x40>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f008 feea 	bl	800a682 <osThreadResume>
      osSemaphoreRelease(BinSemHandle);
 80018ae:	4b0c      	ldr	r3, [pc, #48]	@ (80018e0 <MainTask+0x44>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f008 fffc 	bl	800a8b0 <osSemaphoreRelease>

      Manage_bms();
 80018b8:	f000 f816 	bl	80018e8 <Manage_bms>

      osThreadResume(TaskComunicazioneHandle);
 80018bc:	4b09      	ldr	r3, [pc, #36]	@ (80018e4 <MainTask+0x48>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f008 fede 	bl	800a682 <osThreadResume>
      osSemaphoreRelease(BinSemHandle);
 80018c6:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <MainTask+0x44>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f008 fff0 	bl	800a8b0 <osSemaphoreRelease>

      osDelay(1);
 80018d0:	2001      	movs	r0, #1
 80018d2:	f008 fef7 	bl	800a6c4 <osDelay>
      osThreadResume(TaskMisureHandle);
 80018d6:	bf00      	nop
 80018d8:	e7e4      	b.n	80018a4 <MainTask+0x8>
 80018da:	bf00      	nop
 80018dc:	24000530 	.word	0x24000530
 80018e0:	2400053c 	.word	0x2400053c
 80018e4:	24000534 	.word	0x24000534

080018e8 <Manage_bms>:


#include "global.h"
#include "stdbool.h"

void Manage_bms(void){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80018ee:	2200      	movs	r2, #0
 80018f0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018f4:	4828      	ldr	r0, [pc, #160]	@ (8001998 <Manage_bms+0xb0>)
 80018f6:	f002 fbbf 	bl	8004078 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80018fa:	2200      	movs	r2, #0
 80018fc:	2101      	movs	r1, #1
 80018fe:	4826      	ldr	r0, [pc, #152]	@ (8001998 <Manage_bms+0xb0>)
 8001900:	f002 fbba 	bl	8004078 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	2102      	movs	r1, #2
 8001908:	4824      	ldr	r0, [pc, #144]	@ (800199c <Manage_bms+0xb4>)
 800190a:	f002 fbb5 	bl	8004078 <HAL_GPIO_WritePin>

    //---Controllo sulla corrente---


	if(Batteria[1].corrente<0){
 800190e:	4b24      	ldr	r3, [pc, #144]	@ (80019a0 <Manage_bms+0xb8>)
 8001910:	edd3 7a07 	vldr	s15, [r3, #28]
 8001914:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191c:	d40d      	bmi.n	800193a <Manage_bms+0x52>

		//accendi un led per segnalare la scarica
	    //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);

	}else if (Batteria[1].corrente>0.0f){
 800191e:	4b20      	ldr	r3, [pc, #128]	@ (80019a0 <Manage_bms+0xb8>)
 8001920:	edd3 7a07 	vldr	s15, [r3, #28]
 8001924:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192c:	dd05      	ble.n	800193a <Manage_bms+0x52>

		//accendi un led per segnalare la scarica
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 800192e:	2201      	movs	r2, #1
 8001930:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001934:	4818      	ldr	r0, [pc, #96]	@ (8001998 <Manage_bms+0xb0>)
 8001936:	f002 fb9f 	bl	8004078 <HAL_GPIO_WritePin>

	}

	//---Controllo sulle tensioni---

	bool alarm_present=false;
 800193a:	2300      	movs	r3, #0
 800193c:	71fb      	strb	r3, [r7, #7]

	for (int i=0; i<12; i++){
 800193e:	2300      	movs	r3, #0
 8001940:	603b      	str	r3, [r7, #0]
 8001942:	e01a      	b.n	800197a <Manage_bms+0x92>
		if(Batteria[i].COV==true||Batteria[i].CUV==true){
 8001944:	4916      	ldr	r1, [pc, #88]	@ (80019a0 <Manage_bms+0xb8>)
 8001946:	683a      	ldr	r2, [r7, #0]
 8001948:	4613      	mov	r3, r2
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	4413      	add	r3, r2
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	440b      	add	r3, r1
 8001952:	3314      	adds	r3, #20
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d10a      	bne.n	8001970 <Manage_bms+0x88>
 800195a:	4911      	ldr	r1, [pc, #68]	@ (80019a0 <Manage_bms+0xb8>)
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	4613      	mov	r3, r2
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	4413      	add	r3, r2
 8001964:	00db      	lsls	r3, r3, #3
 8001966:	440b      	add	r3, r1
 8001968:	3315      	adds	r3, #21
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <Manage_bms+0x8c>
			alarm_present=true;
 8001970:	2301      	movs	r3, #1
 8001972:	71fb      	strb	r3, [r7, #7]
	for (int i=0; i<12; i++){
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	3301      	adds	r3, #1
 8001978:	603b      	str	r3, [r7, #0]
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	2b0b      	cmp	r3, #11
 800197e:	dde1      	ble.n	8001944 <Manage_bms+0x5c>
		}
	}

	if(alarm_present){
 8001980:	79fb      	ldrb	r3, [r7, #7]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d004      	beq.n	8001990 <Manage_bms+0xa8>
	    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 8001986:	2201      	movs	r2, #1
 8001988:	2102      	movs	r1, #2
 800198a:	4804      	ldr	r0, [pc, #16]	@ (800199c <Manage_bms+0xb4>)
 800198c:	f002 fb74 	bl	8004078 <HAL_GPIO_WritePin>
	}

}
 8001990:	bf00      	nop
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	58020400 	.word	0x58020400
 800199c:	58021000 	.word	0x58021000
 80019a0:	24000584 	.word	0x24000584

080019a4 <TaskCalcoloSOC>:
#include <stdio.h>
#include "funzioni_SOC.h"
#include "global.h"

void TaskCalcoloSOC(void *argument)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]

  for (;;)
  {
	  calcolo_SOC();
 80019ac:	f000 fb5a 	bl	8002064 <calcolo_SOC>
      osThreadSuspend (TaskCalcoloSOCHandle);
 80019b0:	4b03      	ldr	r3, [pc, #12]	@ (80019c0 <TaskCalcoloSOC+0x1c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f008 fe43 	bl	800a640 <osThreadSuspend>
	  calcolo_SOC();
 80019ba:	bf00      	nop
 80019bc:	e7f6      	b.n	80019ac <TaskCalcoloSOC+0x8>
 80019be:	bf00      	nop
 80019c0:	24000538 	.word	0x24000538

080019c4 <TaskComunicazione>:
#include "Comunicazione_ADC.h"
#include "global.h"
#include "funzioni_SOC.h"

void TaskComunicazione(void *argument)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]


  for (;;)
  {
	  osSemaphoreAcquire(BinSemHandle,osWaitForever);
 80019cc:	4b13      	ldr	r3, [pc, #76]	@ (8001a1c <TaskComunicazione+0x58>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f04f 31ff 	mov.w	r1, #4294967295
 80019d4:	4618      	mov	r0, r3
 80019d6:	f008 ff19 	bl	800a80c <osSemaphoreAcquire>
      stampa_tensioni_celle();
 80019da:	f7ff fe49 	bl	8001670 <stampa_tensioni_celle>
      stampa_tensioni_GPIO(tensione_GPIO);
 80019de:	4810      	ldr	r0, [pc, #64]	@ (8001a20 <TaskComunicazione+0x5c>)
 80019e0:	f7ff fe84 	bl	80016ec <stampa_tensioni_GPIO>
      stampa_temperatura_interna(int_temperature);
 80019e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a24 <TaskComunicazione+0x60>)
 80019e6:	edd3 7a00 	vldr	s15, [r3]
 80019ea:	eeb0 0a67 	vmov.f32	s0, s15
 80019ee:	f7ff ff01 	bl	80017f4 <stampa_temperatura_interna>
      stampa_somma_celle(somma_celle);
 80019f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a28 <TaskComunicazione+0x64>)
 80019f4:	edd3 7a00 	vldr	s15, [r3]
 80019f8:	eeb0 0a67 	vmov.f32	s0, s15
 80019fc:	f7ff fed0 	bl	80017a0 <stampa_somma_celle>
      stampa_SOC();
 8001a00:	f7ff ff22 	bl	8001848 <stampa_SOC>
      osSemaphoreRelease(BinSemHandle);
 8001a04:	4b05      	ldr	r3, [pc, #20]	@ (8001a1c <TaskComunicazione+0x58>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f008 ff51 	bl	800a8b0 <osSemaphoreRelease>
      osThreadSuspend (TaskComunicazioneHandle);
 8001a0e:	4b07      	ldr	r3, [pc, #28]	@ (8001a2c <TaskComunicazione+0x68>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f008 fe14 	bl	800a640 <osThreadSuspend>
	  osSemaphoreAcquire(BinSemHandle,osWaitForever);
 8001a18:	bf00      	nop
 8001a1a:	e7d7      	b.n	80019cc <TaskComunicazione+0x8>
 8001a1c:	2400053c 	.word	0x2400053c
 8001a20:	2400055c 	.word	0x2400055c
 8001a24:	24000578 	.word	0x24000578
 8001a28:	24000574 	.word	0x24000574
 8001a2c:	24000534 	.word	0x24000534

08001a30 <TaskMisure>:
#include "Comunicazione_UART.h"

extern UART_HandleTypeDef huart3;

void TaskMisure(void *argument)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
	osSemaphoreAcquire(BinSemHandle,osWaitForever);
 8001a38:	4b10      	ldr	r3, [pc, #64]	@ (8001a7c <TaskMisure+0x4c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a40:	4618      	mov	r0, r3
 8001a42:	f008 fee3 	bl	800a80c <osSemaphoreAcquire>
	ltc6811_configure();
 8001a46:	f7ff fb81 	bl	800114c <ltc6811_configure>


  for (;;){
	  ltc6811_read_cell_voltages();
 8001a4a:	f7ff fbb1 	bl	80011b0 <ltc6811_read_cell_voltages>
	  ltc6811_read_gpio_voltages(tensione_GPIO);
 8001a4e:	480c      	ldr	r0, [pc, #48]	@ (8001a80 <TaskMisure+0x50>)
 8001a50:	f7ff fc5e 	bl	8001310 <ltc6811_read_gpio_voltages>
	  ltc6811_read_status();
 8001a54:	f7ff fce8 	bl	8001428 <ltc6811_read_status>
      osThreadResume(TaskCalcoloSOCHandle);
 8001a58:	4b0a      	ldr	r3, [pc, #40]	@ (8001a84 <TaskMisure+0x54>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f008 fe10 	bl	800a682 <osThreadResume>

      osSemaphoreRelease(BinSemHandle);
 8001a62:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <TaskMisure+0x4c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f008 ff22 	bl	800a8b0 <osSemaphoreRelease>
      osThreadSuspend (TaskMisureHandle);
 8001a6c:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <TaskMisure+0x58>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f008 fde5 	bl	800a640 <osThreadSuspend>
	  ltc6811_read_cell_voltages();
 8001a76:	bf00      	nop
 8001a78:	e7e7      	b.n	8001a4a <TaskMisure+0x1a>
 8001a7a:	bf00      	nop
 8001a7c:	2400053c 	.word	0x2400053c
 8001a80:	2400055c 	.word	0x2400055c
 8001a84:	24000538 	.word	0x24000538
 8001a88:	24000530 	.word	0x24000530

08001a8c <StartTasks>:
osSemaphoreId_t UARTSemHandle;
const osSemaphoreAttr_t UARTSem_attributes = {
  .name = "UARTSem"
};
void StartTasks(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b0a4      	sub	sp, #144	@ 0x90
 8001a90:	af00      	add	r7, sp, #0
  const osThreadAttr_t mainTaskAttr = {
 8001a92:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001a96:	2224      	movs	r2, #36	@ 0x24
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f00d f89f 	bl	800ebde <memset>
 8001aa0:	4b3e      	ldr	r3, [pc, #248]	@ (8001b9c <StartTasks+0x110>)
 8001aa2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001aa4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001aa8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001aac:	2318      	movs	r3, #24
 8001aae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    .name = "MainTask",
    .stack_size = 1024,
    .priority = osPriorityNormal
  };

  const osThreadAttr_t misureAttr = {
 8001ab2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ab6:	2224      	movs	r2, #36	@ 0x24
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4618      	mov	r0, r3
 8001abc:	f00d f88f 	bl	800ebde <memset>
 8001ac0:	4b37      	ldr	r3, [pc, #220]	@ (8001ba0 <StartTasks+0x114>)
 8001ac2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ac4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001ac8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001aca:	2319      	movs	r3, #25
 8001acc:	663b      	str	r3, [r7, #96]	@ 0x60
    .name = "TaskMisure",
    .stack_size = 1024*10,
    .priority = osPriorityNormal1
  };

  const osThreadAttr_t ComunicazioneAttr = {
 8001ace:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad2:	2224      	movs	r2, #36	@ 0x24
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f00d f881 	bl	800ebde <memset>
 8001adc:	4b31      	ldr	r3, [pc, #196]	@ (8001ba4 <StartTasks+0x118>)
 8001ade:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ae0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001ae6:	2319      	movs	r3, #25
 8001ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    .name = "TaskComunicazione",
    .stack_size = 1024,
    .priority = osPriorityNormal1
  };

  const osThreadAttr_t SOCAttr = {
 8001aea:	463b      	mov	r3, r7
 8001aec:	2224      	movs	r2, #36	@ 0x24
 8001aee:	2100      	movs	r1, #0
 8001af0:	4618      	mov	r0, r3
 8001af2:	f00d f874 	bl	800ebde <memset>
 8001af6:	4b2c      	ldr	r3, [pc, #176]	@ (8001ba8 <StartTasks+0x11c>)
 8001af8:	603b      	str	r3, [r7, #0]
 8001afa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001afe:	617b      	str	r3, [r7, #20]
 8001b00:	2318      	movs	r3, #24
 8001b02:	61bb      	str	r3, [r7, #24]
    .stack_size = 1024,
    .priority = osPriorityNormal
  };

  /* creo i thread */
  MainTaskHandle = osThreadNew(MainTask, NULL, &mainTaskAttr);
 8001b04:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001b08:	461a      	mov	r2, r3
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	4827      	ldr	r0, [pc, #156]	@ (8001bac <StartTasks+0x120>)
 8001b0e:	f008 fd05 	bl	800a51c <osThreadNew>
 8001b12:	4603      	mov	r3, r0
 8001b14:	4a26      	ldr	r2, [pc, #152]	@ (8001bb0 <StartTasks+0x124>)
 8001b16:	6013      	str	r3, [r2, #0]
  TaskMisureHandle = osThreadNew(TaskMisure, NULL, &misureAttr);
 8001b18:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	2100      	movs	r1, #0
 8001b20:	4824      	ldr	r0, [pc, #144]	@ (8001bb4 <StartTasks+0x128>)
 8001b22:	f008 fcfb 	bl	800a51c <osThreadNew>
 8001b26:	4603      	mov	r3, r0
 8001b28:	4a23      	ldr	r2, [pc, #140]	@ (8001bb8 <StartTasks+0x12c>)
 8001b2a:	6013      	str	r3, [r2, #0]
  TaskComunicazioneHandle = osThreadNew(TaskComunicazione, NULL, &ComunicazioneAttr);
 8001b2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b30:	461a      	mov	r2, r3
 8001b32:	2100      	movs	r1, #0
 8001b34:	4821      	ldr	r0, [pc, #132]	@ (8001bbc <StartTasks+0x130>)
 8001b36:	f008 fcf1 	bl	800a51c <osThreadNew>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	4a20      	ldr	r2, [pc, #128]	@ (8001bc0 <StartTasks+0x134>)
 8001b3e:	6013      	str	r3, [r2, #0]
  TaskCalcoloSOCHandle = osThreadNew(TaskCalcoloSOC, NULL, &SOCAttr);
 8001b40:	463b      	mov	r3, r7
 8001b42:	461a      	mov	r2, r3
 8001b44:	2100      	movs	r1, #0
 8001b46:	481f      	ldr	r0, [pc, #124]	@ (8001bc4 <StartTasks+0x138>)
 8001b48:	f008 fce8 	bl	800a51c <osThreadNew>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8001bc8 <StartTasks+0x13c>)
 8001b50:	6013      	str	r3, [r2, #0]

  //Creo i semafori per i task e le interrupt
  BinSemHandle = osSemaphoreNew(1, 0, &BinSem_attributes);
 8001b52:	4a1e      	ldr	r2, [pc, #120]	@ (8001bcc <StartTasks+0x140>)
 8001b54:	2100      	movs	r1, #0
 8001b56:	2001      	movs	r0, #1
 8001b58:	f008 fdcf 	bl	800a6fa <osSemaphoreNew>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	4a1c      	ldr	r2, [pc, #112]	@ (8001bd0 <StartTasks+0x144>)
 8001b60:	6013      	str	r3, [r2, #0]
  SPITXSemHandle = osSemaphoreNew(1, 0, &SPITXSem_attributes);
 8001b62:	4a1c      	ldr	r2, [pc, #112]	@ (8001bd4 <StartTasks+0x148>)
 8001b64:	2100      	movs	r1, #0
 8001b66:	2001      	movs	r0, #1
 8001b68:	f008 fdc7 	bl	800a6fa <osSemaphoreNew>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8001bd8 <StartTasks+0x14c>)
 8001b70:	6013      	str	r3, [r2, #0]
  SPIRXSemHandle = osSemaphoreNew(1, 0, &SPIRXSem_attributes);
 8001b72:	4a1a      	ldr	r2, [pc, #104]	@ (8001bdc <StartTasks+0x150>)
 8001b74:	2100      	movs	r1, #0
 8001b76:	2001      	movs	r0, #1
 8001b78:	f008 fdbf 	bl	800a6fa <osSemaphoreNew>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	4a18      	ldr	r2, [pc, #96]	@ (8001be0 <StartTasks+0x154>)
 8001b80:	6013      	str	r3, [r2, #0]
  UARTSemHandle = osSemaphoreNew(1, 0, &UARTSem_attributes);
 8001b82:	4a18      	ldr	r2, [pc, #96]	@ (8001be4 <StartTasks+0x158>)
 8001b84:	2100      	movs	r1, #0
 8001b86:	2001      	movs	r0, #1
 8001b88:	f008 fdb7 	bl	800a6fa <osSemaphoreNew>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	4a16      	ldr	r2, [pc, #88]	@ (8001be8 <StartTasks+0x15c>)
 8001b90:	6013      	str	r3, [r2, #0]
}
 8001b92:	bf00      	nop
 8001b94:	3790      	adds	r7, #144	@ 0x90
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	080123ec 	.word	0x080123ec
 8001ba0:	080123f8 	.word	0x080123f8
 8001ba4:	08012404 	.word	0x08012404
 8001ba8:	08012418 	.word	0x08012418
 8001bac:	0800189d 	.word	0x0800189d
 8001bb0:	2400052c 	.word	0x2400052c
 8001bb4:	08001a31 	.word	0x08001a31
 8001bb8:	24000530 	.word	0x24000530
 8001bbc:	080019c5 	.word	0x080019c5
 8001bc0:	24000534 	.word	0x24000534
 8001bc4:	080019a5 	.word	0x080019a5
 8001bc8:	24000538 	.word	0x24000538
 8001bcc:	0801244c 	.word	0x0801244c
 8001bd0:	2400053c 	.word	0x2400053c
 8001bd4:	0801245c 	.word	0x0801245c
 8001bd8:	24000540 	.word	0x24000540
 8001bdc:	0801246c 	.word	0x0801246c
 8001be0:	24000544 	.word	0x24000544
 8001be4:	0801247c 	.word	0x0801247c
 8001be8:	24000548 	.word	0x24000548

08001bec <SPITXCompleteCallback>:

void SPITXCompleteCallback(SPI_HandleTypeDef *spi)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
      osSemaphoreRelease(SPITXSemHandle);
 8001bf4:	4b04      	ldr	r3, [pc, #16]	@ (8001c08 <SPITXCompleteCallback+0x1c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f008 fe59 	bl	800a8b0 <osSemaphoreRelease>
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	24000540 	.word	0x24000540

08001c0c <SPIRXCompleteCallback>:
void SPIRXCompleteCallback(SPI_HandleTypeDef *spi)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
      osSemaphoreRelease(SPIRXSemHandle);
 8001c14:	4b04      	ldr	r3, [pc, #16]	@ (8001c28 <SPIRXCompleteCallback+0x1c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f008 fe49 	bl	800a8b0 <osSemaphoreRelease>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	24000544 	.word	0x24000544

08001c2c <UARTCompleteCallback>:
void UARTCompleteCallback(UART_HandleTypeDef *huart)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
      osSemaphoreRelease(UARTSemHandle);
 8001c34:	4b04      	ldr	r3, [pc, #16]	@ (8001c48 <UARTCompleteCallback+0x1c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f008 fe39 	bl	800a8b0 <osSemaphoreRelease>
}
 8001c3e:	bf00      	nop
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	24000548 	.word	0x24000548

08001c4c <clamp01>:
    80.0, 81.0, 82.0, 83.0, 84.0, 85.0, 86.0, 87.0, 88.0, 89.0,
    90.0, 91.0, 92.0, 93.0, 94.0, 95.0, 96.0, 97.0, 98.0, 99.0, 100.0
};


float clamp01(float x) {
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x < 0.0f) return 0.0f;
 8001c56:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c5a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c62:	d502      	bpl.n	8001c6a <clamp01+0x1e>
 8001c64:	f04f 0300 	mov.w	r3, #0
 8001c68:	e00b      	b.n	8001c82 <clamp01+0x36>
    if (x > 100.0f) return 100.0f;
 8001c6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c6e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001c94 <clamp01+0x48>
 8001c72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7a:	dd01      	ble.n	8001c80 <clamp01+0x34>
 8001c7c:	4b06      	ldr	r3, [pc, #24]	@ (8001c98 <clamp01+0x4c>)
 8001c7e:	e000      	b.n	8001c82 <clamp01+0x36>
    return x;
 8001c80:	687b      	ldr	r3, [r7, #4]
}
 8001c82:	ee07 3a90 	vmov	s15, r3
 8001c86:	eeb0 0a67 	vmov.f32	s0, s15
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	42c80000 	.word	0x42c80000
 8001c98:	42c80000 	.word	0x42c80000

08001c9c <lerp>:

float lerp(float a, float b, float t) {
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	ed87 0a03 	vstr	s0, [r7, #12]
 8001ca6:	edc7 0a02 	vstr	s1, [r7, #8]
 8001caa:	ed87 1a01 	vstr	s2, [r7, #4]
    return a + (b - a) * t;
 8001cae:	ed97 7a02 	vldr	s14, [r7, #8]
 8001cb2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cba:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cc2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cc6:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001cca:	eeb0 0a67 	vmov.f32	s0, s15
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <soc_from_ocv>:

// Interpolazione lineare inversa OCV->SoC:

float soc_from_ocv(float voltage_V) {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08c      	sub	sp, #48	@ 0x30
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	ed87 0a01 	vstr	s0, [r7, #4]

	//Ho ridotto i valori di 3 volt per poterlo testare con l'alimentatore per ora

	// Clamp se fuori dalla tabella
    if (voltage_V <= (ocv_table[0]/1000-3.0f)) return clamp01(soc_table[0]);
 8001ce2:	4b5b      	ldr	r3, [pc, #364]	@ (8001e50 <soc_from_ocv+0x178>)
 8001ce4:	ed93 7a00 	vldr	s14, [r3]
 8001ce8:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 8001e54 <soc_from_ocv+0x17c>
 8001cec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cf0:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001cf4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cf8:	ed97 7a01 	vldr	s14, [r7, #4]
 8001cfc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d04:	d809      	bhi.n	8001d1a <soc_from_ocv+0x42>
 8001d06:	4b54      	ldr	r3, [pc, #336]	@ (8001e58 <soc_from_ocv+0x180>)
 8001d08:	edd3 7a00 	vldr	s15, [r3]
 8001d0c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d10:	f7ff ff9c 	bl	8001c4c <clamp01>
 8001d14:	eef0 7a40 	vmov.f32	s15, s0
 8001d18:	e094      	b.n	8001e44 <soc_from_ocv+0x16c>
    if (voltage_V >= (ocv_table[100]/1000-3.0f)) return clamp01(soc_table[100]);
 8001d1a:	4b4d      	ldr	r3, [pc, #308]	@ (8001e50 <soc_from_ocv+0x178>)
 8001d1c:	ed93 7a64 	vldr	s14, [r3, #400]	@ 0x190
 8001d20:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8001e54 <soc_from_ocv+0x17c>
 8001d24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d28:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001d2c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d30:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3c:	db09      	blt.n	8001d52 <soc_from_ocv+0x7a>
 8001d3e:	4b46      	ldr	r3, [pc, #280]	@ (8001e58 <soc_from_ocv+0x180>)
 8001d40:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8001d44:	eeb0 0a67 	vmov.f32	s0, s15
 8001d48:	f7ff ff80 	bl	8001c4c <clamp01>
 8001d4c:	eef0 7a40 	vmov.f32	s15, s0
 8001d50:	e078      	b.n	8001e44 <soc_from_ocv+0x16c>

    // Trova segmento [i, i+1] tale che ocv_v[i] <= V < ocv_v[i+1]
    size_t lo = 0, hi = 100;
 8001d52:	2300      	movs	r3, #0
 8001d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d56:	2364      	movs	r3, #100	@ 0x64
 8001d58:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (hi - lo > 1) {
 8001d5a:	e020      	b.n	8001d9e <soc_from_ocv+0xc6>
        size_t mid = lo + (hi - lo) / 2;
 8001d5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	085b      	lsrs	r3, r3, #1
 8001d64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d66:	4413      	add	r3, r2
 8001d68:	60fb      	str	r3, [r7, #12]
        if ((ocv_table[mid]/1000-3.0f) <= voltage_V) lo = mid;
 8001d6a:	4a39      	ldr	r2, [pc, #228]	@ (8001e50 <soc_from_ocv+0x178>)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	4413      	add	r3, r2
 8001d72:	ed93 7a00 	vldr	s14, [r3]
 8001d76:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001e54 <soc_from_ocv+0x17c>
 8001d7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d7e:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001d82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d86:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d92:	db02      	blt.n	8001d9a <soc_from_ocv+0xc2>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d98:	e001      	b.n	8001d9e <soc_from_ocv+0xc6>
        else hi = mid;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (hi - lo > 1) {
 8001d9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d8d9      	bhi.n	8001d5c <soc_from_ocv+0x84>
    }

    float v0 = ocv_table[lo]/1000-3;
 8001da8:	4a29      	ldr	r2, [pc, #164]	@ (8001e50 <soc_from_ocv+0x178>)
 8001daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	ed93 7a00 	vldr	s14, [r3]
 8001db4:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8001e54 <soc_from_ocv+0x17c>
 8001db8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dbc:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001dc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001dc4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float v1 = ocv_table[lo + 1]/1000-3;
 8001dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dca:	3301      	adds	r3, #1
 8001dcc:	4a20      	ldr	r2, [pc, #128]	@ (8001e50 <soc_from_ocv+0x178>)
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	4413      	add	r3, r2
 8001dd2:	ed93 7a00 	vldr	s14, [r3]
 8001dd6:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001e54 <soc_from_ocv+0x17c>
 8001dda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dde:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001de2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001de6:	edc7 7a08 	vstr	s15, [r7, #32]
    float s0 = soc_table[lo];
 8001dea:	4a1b      	ldr	r2, [pc, #108]	@ (8001e58 <soc_from_ocv+0x180>)
 8001dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	4413      	add	r3, r2
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	61fb      	str	r3, [r7, #28]
    float s1 = soc_table[lo + 1];
 8001df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001df8:	3301      	adds	r3, #1
 8001dfa:	4a17      	ldr	r2, [pc, #92]	@ (8001e58 <soc_from_ocv+0x180>)
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4413      	add	r3, r2
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	61bb      	str	r3, [r7, #24]

    float t = (voltage_V - v0) / (v1 - v0);
 8001e04:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e08:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e0c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001e10:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e14:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e20:	edc7 7a05 	vstr	s15, [r7, #20]
    float s = lerp(s0, s1, t);
 8001e24:	ed97 1a05 	vldr	s2, [r7, #20]
 8001e28:	edd7 0a06 	vldr	s1, [r7, #24]
 8001e2c:	ed97 0a07 	vldr	s0, [r7, #28]
 8001e30:	f7ff ff34 	bl	8001c9c <lerp>
 8001e34:	ed87 0a04 	vstr	s0, [r7, #16]
    return clamp01(s);
 8001e38:	ed97 0a04 	vldr	s0, [r7, #16]
 8001e3c:	f7ff ff06 	bl	8001c4c <clamp01>
 8001e40:	eef0 7a40 	vmov.f32	s15, s0
}
 8001e44:	eeb0 0a67 	vmov.f32	s0, s15
 8001e48:	3730      	adds	r7, #48	@ 0x30
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	24000000 	.word	0x24000000
 8001e54:	447a0000 	.word	0x447a0000
 8001e58:	24000194 	.word	0x24000194

08001e5c <soc_update_coulomb_count>:

// Coulomb counting: dSoC = (I * dt / 3600) / Capacity, con efficienze.
// Convenzione: I > 0 carica => SoC aumenta; I < 0 scarica => SoC diminuisce.
void soc_update_coulomb_count(float* soc, float current_A, float dt_s, const SoCConfig* cfg) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b088      	sub	sp, #32
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	ed87 0a02 	vstr	s0, [r7, #8]
 8001e68:	edc7 0a01 	vstr	s1, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
    if (!soc || cfg->capacity_Ah <= 0.0f || dt_s <= 0.0f) return;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d068      	beq.n	8001f46 <soc_update_coulomb_count+0xea>
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	edd3 7a00 	vldr	s15, [r3]
 8001e7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e82:	d960      	bls.n	8001f46 <soc_update_coulomb_count+0xea>
 8001e84:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e88:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e90:	d959      	bls.n	8001f46 <soc_update_coulomb_count+0xea>

    float eta = 1.0f;
 8001e92:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001e96:	61fb      	str	r3, [r7, #28]
    if (current_A > 0.0f) {
 8001e98:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea4:	dd0e      	ble.n	8001ec4 <soc_update_coulomb_count+0x68>
        eta = (cfg->eta_charge > 0.0f) ? cfg->eta_charge : 1.0f;
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	edd3 7a01 	vldr	s15, [r3, #4]
 8001eac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb4:	dd02      	ble.n	8001ebc <soc_update_coulomb_count+0x60>
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	e001      	b.n	8001ec0 <soc_update_coulomb_count+0x64>
 8001ebc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001ec0:	61fb      	str	r3, [r7, #28]
 8001ec2:	e014      	b.n	8001eee <soc_update_coulomb_count+0x92>
    } else if (current_A < 0.0f) {
 8001ec4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ec8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed0:	d50d      	bpl.n	8001eee <soc_update_coulomb_count+0x92>
        eta = (cfg->eta_discharge > 0.0f) ? cfg->eta_discharge : 1.0f;
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ed8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee0:	dd02      	ble.n	8001ee8 <soc_update_coulomb_count+0x8c>
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	e001      	b.n	8001eec <soc_update_coulomb_count+0x90>
 8001ee8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001eec:	61fb      	str	r3, [r7, #28]
    }

    // Ah trasferiti in questo dt
    float dAh = (current_A * dt_s / 3600.0f) * eta;
 8001eee:	ed97 7a02 	vldr	s14, [r7, #8]
 8001ef2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ef6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001efa:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001f50 <soc_update_coulomb_count+0xf4>
 8001efe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f02:	ed97 7a07 	vldr	s14, [r7, #28]
 8001f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f0a:	edc7 7a06 	vstr	s15, [r7, #24]

    // dSoC = dQ / Qn
    float dsoc = dAh / cfg->capacity_Ah;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	ed93 7a00 	vldr	s14, [r3]
 8001f14:	edd7 6a06 	vldr	s13, [r7, #24]
 8001f18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f1c:	edc7 7a05 	vstr	s15, [r7, #20]

    float s = *soc + dsoc;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	edd3 7a00 	vldr	s15, [r3]
 8001f26:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f2e:	edc7 7a04 	vstr	s15, [r7, #16]
    *soc = clamp01(s);
 8001f32:	ed97 0a04 	vldr	s0, [r7, #16]
 8001f36:	f7ff fe89 	bl	8001c4c <clamp01>
 8001f3a:	eef0 7a40 	vmov.f32	s15, s0
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	edc3 7a00 	vstr	s15, [r3]
 8001f44:	e000      	b.n	8001f48 <soc_update_coulomb_count+0xec>
    if (!soc || cfg->capacity_Ah <= 0.0f || dt_s <= 0.0f) return;
 8001f46:	bf00      	nop
}
 8001f48:	3720      	adds	r7, #32
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	45610000 	.word	0x45610000

08001f54 <soc_update_hybrid>:
void soc_update_hybrid(float* soc_estimate,
                       float voltage_V,
                       float current_A,
                       float dt_s,
                       const SoCConfig* cfg,
                       float alpha) {
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08a      	sub	sp, #40	@ 0x28
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6178      	str	r0, [r7, #20]
 8001f5c:	ed87 0a04 	vstr	s0, [r7, #16]
 8001f60:	edc7 0a03 	vstr	s1, [r7, #12]
 8001f64:	ed87 1a02 	vstr	s2, [r7, #8]
 8001f68:	6079      	str	r1, [r7, #4]
 8001f6a:	edc7 1a00 	vstr	s3, [r7]
    if (!soc_estimate) return;
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d044      	beq.n	8001ffe <soc_update_hybrid+0xaa>
    if (alpha < 0.0f) alpha = 0.0f;
 8001f74:	edd7 7a00 	vldr	s15, [r7]
 8001f78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f80:	d502      	bpl.n	8001f88 <soc_update_hybrid+0x34>
 8001f82:	f04f 0300 	mov.w	r3, #0
 8001f86:	603b      	str	r3, [r7, #0]
    if (alpha > 1.0f) alpha = 1.0f;
 8001f88:	edd7 7a00 	vldr	s15, [r7]
 8001f8c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001f90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f98:	dd02      	ble.n	8001fa0 <soc_update_hybrid+0x4c>
 8001f9a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001f9e:	603b      	str	r3, [r7, #0]

    // Step 1: integrazione coulomb counting
    soc_update_coulomb_count(soc_estimate, current_A, dt_s, cfg);
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	edd7 0a02 	vldr	s1, [r7, #8]
 8001fa6:	ed97 0a03 	vldr	s0, [r7, #12]
 8001faa:	6978      	ldr	r0, [r7, #20]
 8001fac:	f7ff ff56 	bl	8001e5c <soc_update_coulomb_count>

    // Step 2: correzione con OCV
    float soc_ocv = soc_from_ocv(voltage_V);
 8001fb0:	ed97 0a04 	vldr	s0, [r7, #16]
 8001fb4:	f7ff fe90 	bl	8001cd8 <soc_from_ocv>
 8001fb8:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    float soc_cc = *soc_estimate;
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	623b      	str	r3, [r7, #32]

    float soc_fused = alpha * soc_cc + (1.0f - alpha) * soc_ocv;
 8001fc2:	ed97 7a00 	vldr	s14, [r7]
 8001fc6:	edd7 7a08 	vldr	s15, [r7, #32]
 8001fca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001fd2:	edd7 7a00 	vldr	s15, [r7]
 8001fd6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001fda:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001fde:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fe2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe6:	edc7 7a07 	vstr	s15, [r7, #28]
    *soc_estimate = clamp01(soc_fused);
 8001fea:	ed97 0a07 	vldr	s0, [r7, #28]
 8001fee:	f7ff fe2d 	bl	8001c4c <clamp01>
 8001ff2:	eef0 7a40 	vmov.f32	s15, s0
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	edc3 7a00 	vstr	s15, [r3]
 8001ffc:	e000      	b.n	8002000 <soc_update_hybrid+0xac>
    if (!soc_estimate) return;
 8001ffe:	bf00      	nop
}
 8002000:	3728      	adds	r7, #40	@ 0x28
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <compute_cells_soc_from_voltage>:

void compute_cells_soc_from_voltage(Cella* cells)
{
 8002006:	b590      	push	{r4, r7, lr}
 8002008:	b085      	sub	sp, #20
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
    if (!cells) return;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d023      	beq.n	800205c <compute_cells_soc_from_voltage+0x56>

    for (size_t i = 0; i < NUM_CELLS; ++i) {
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	e01c      	b.n	8002054 <compute_cells_soc_from_voltage+0x4e>
        cells[i].SOC = soc_from_ocv(cells[i].tensione);
 800201a:	68fa      	ldr	r2, [r7, #12]
 800201c:	4613      	mov	r3, r2
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	4413      	add	r3, r2
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	461a      	mov	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4413      	add	r3, r2
 800202a:	edd3 7a00 	vldr	s15, [r3]
 800202e:	68fa      	ldr	r2, [r7, #12]
 8002030:	4613      	mov	r3, r2
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	4413      	add	r3, r2
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	461a      	mov	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	189c      	adds	r4, r3, r2
 800203e:	eeb0 0a67 	vmov.f32	s0, s15
 8002042:	f7ff fe49 	bl	8001cd8 <soc_from_ocv>
 8002046:	eef0 7a40 	vmov.f32	s15, s0
 800204a:	edc4 7a03 	vstr	s15, [r4, #12]
    for (size_t i = 0; i < NUM_CELLS; ++i) {
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	3301      	adds	r3, #1
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2b0b      	cmp	r3, #11
 8002058:	d9df      	bls.n	800201a <compute_cells_soc_from_voltage+0x14>
 800205a:	e000      	b.n	800205e <compute_cells_soc_from_voltage+0x58>
    if (!cells) return;
 800205c:	bf00      	nop
    }
}
 800205e:	3714      	adds	r7, #20
 8002060:	46bd      	mov	sp, r7
 8002062:	bd90      	pop	{r4, r7, pc}

08002064 <calcolo_SOC>:



	   // Inizializzo la stima con l'OCV calcolato sopra
void calcolo_SOC(){
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
	static bool initialized=false;
	if(!initialized){
 800206a:	4b2e      	ldr	r3, [pc, #184]	@ (8002124 <calcolo_SOC+0xc0>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	f083 0301 	eor.w	r3, r3, #1
 8002072:	b2db      	uxtb	r3, r3
 8002074:	2b00      	cmp	r3, #0
 8002076:	d005      	beq.n	8002084 <calcolo_SOC+0x20>
		compute_cells_soc_from_voltage (Batteria);
 8002078:	482b      	ldr	r0, [pc, #172]	@ (8002128 <calcolo_SOC+0xc4>)
 800207a:	f7ff ffc4 	bl	8002006 <compute_cells_soc_from_voltage>
		initialized= true;
 800207e:	4b29      	ldr	r3, [pc, #164]	@ (8002124 <calcolo_SOC+0xc0>)
 8002080:	2201      	movs	r2, #1
 8002082:	701a      	strb	r2, [r3, #0]
	}
	static uint32_t last_ms = 0;
	uint32_t now_ms = HAL_GetTick();
 8002084:	f000 ff74 	bl	8002f70 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]
	float dt_s = (last_ms == 0) ? 0.0f : (now_ms - last_ms) / 1000.0f;
 800208a:	4b28      	ldr	r3, [pc, #160]	@ (800212c <calcolo_SOC+0xc8>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00c      	beq.n	80020ac <calcolo_SOC+0x48>
 8002092:	4b26      	ldr	r3, [pc, #152]	@ (800212c <calcolo_SOC+0xc8>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	ee07 3a90 	vmov	s15, r3
 800209e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020a2:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8002130 <calcolo_SOC+0xcc>
 80020a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020aa:	e001      	b.n	80020b0 <calcolo_SOC+0x4c>
 80020ac:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8002134 <calcolo_SOC+0xd0>
 80020b0:	edc7 7a03 	vstr	s15, [r7, #12]
	last_ms = now_ms;
 80020b4:	4a1d      	ldr	r2, [pc, #116]	@ (800212c <calcolo_SOC+0xc8>)
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	6013      	str	r3, [r2, #0]

    float alpha = 0.98f;
 80020ba:	4b1f      	ldr	r3, [pc, #124]	@ (8002138 <calcolo_SOC+0xd4>)
 80020bc:	60bb      	str	r3, [r7, #8]
    float Ic = -0.1f;
 80020be:	4b1f      	ldr	r3, [pc, #124]	@ (800213c <calcolo_SOC+0xd8>)
 80020c0:	607b      	str	r3, [r7, #4]
    Batteria[1].corrente=Ic;
 80020c2:	4a19      	ldr	r2, [pc, #100]	@ (8002128 <calcolo_SOC+0xc4>)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	61d3      	str	r3, [r2, #28]
	// Un passo di aggiornamento ibrido
    for (int i = 0; i < 12; ++i) {
 80020c8:	2300      	movs	r3, #0
 80020ca:	617b      	str	r3, [r7, #20]
 80020cc:	e022      	b.n	8002114 <calcolo_SOC+0xb0>
        soc_update_hybrid(&Batteria[i].SOC, Batteria[i].tensione, Batteria[1].corrente, dt_s, &cfg, alpha);
 80020ce:	697a      	ldr	r2, [r7, #20]
 80020d0:	4613      	mov	r3, r2
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	4413      	add	r3, r2
 80020d6:	00db      	lsls	r3, r3, #3
 80020d8:	3308      	adds	r3, #8
 80020da:	4a13      	ldr	r2, [pc, #76]	@ (8002128 <calcolo_SOC+0xc4>)
 80020dc:	4413      	add	r3, r2
 80020de:	1d18      	adds	r0, r3, #4
 80020e0:	4911      	ldr	r1, [pc, #68]	@ (8002128 <calcolo_SOC+0xc4>)
 80020e2:	697a      	ldr	r2, [r7, #20]
 80020e4:	4613      	mov	r3, r2
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	4413      	add	r3, r2
 80020ea:	00db      	lsls	r3, r3, #3
 80020ec:	440b      	add	r3, r1
 80020ee:	edd3 7a00 	vldr	s15, [r3]
 80020f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002128 <calcolo_SOC+0xc4>)
 80020f4:	ed93 7a07 	vldr	s14, [r3, #28]
 80020f8:	edd7 1a02 	vldr	s3, [r7, #8]
 80020fc:	4910      	ldr	r1, [pc, #64]	@ (8002140 <calcolo_SOC+0xdc>)
 80020fe:	ed97 1a03 	vldr	s2, [r7, #12]
 8002102:	eef0 0a47 	vmov.f32	s1, s14
 8002106:	eeb0 0a67 	vmov.f32	s0, s15
 800210a:	f7ff ff23 	bl	8001f54 <soc_update_hybrid>
    for (int i = 0; i < 12; ++i) {
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	3301      	adds	r3, #1
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	2b0b      	cmp	r3, #11
 8002118:	ddd9      	ble.n	80020ce <calcolo_SOC+0x6a>
    }

}
 800211a:	bf00      	nop
 800211c:	bf00      	nop
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	2400054c 	.word	0x2400054c
 8002128:	24000584 	.word	0x24000584
 800212c:	24000550 	.word	0x24000550
 8002130:	447a0000 	.word	0x447a0000
 8002134:	00000000 	.word	0x00000000
 8002138:	3f7ae148 	.word	0x3f7ae148
 800213c:	bdcccccd 	.word	0xbdcccccd
 8002140:	24000328 	.word	0x24000328

08002144 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002148:	f000 fa78 	bl	800263c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800214c:	f000 fec0 	bl	8002ed0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002150:	f000 f838 	bl	80021c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002154:	f000 f9a8 	bl	80024a8 <MX_GPIO_Init>
  MX_SPI3_Init();
 8002158:	f000 f8ae 	bl	80022b8 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 800215c:	f000 f958 	bl	8002410 <MX_USART3_UART_Init>
  MX_SPI5_Init();
 8002160:	f000 f900 	bl	8002364 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */

  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_TX_COMPLETE_CB_ID, SPITXCompleteCallback);
 8002164:	4a0f      	ldr	r2, [pc, #60]	@ (80021a4 <main+0x60>)
 8002166:	2100      	movs	r1, #0
 8002168:	480f      	ldr	r0, [pc, #60]	@ (80021a8 <main+0x64>)
 800216a:	f004 ff93 	bl	8007094 <HAL_SPI_RegisterCallback>
  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_RX_COMPLETE_CB_ID, SPIRXCompleteCallback);
 800216e:	4a0f      	ldr	r2, [pc, #60]	@ (80021ac <main+0x68>)
 8002170:	2101      	movs	r1, #1
 8002172:	480d      	ldr	r0, [pc, #52]	@ (80021a8 <main+0x64>)
 8002174:	f004 ff8e 	bl	8007094 <HAL_SPI_RegisterCallback>
  HAL_UART_RegisterCallback(&huart3, HAL_UART_TX_COMPLETE_CB_ID, UARTCompleteCallback);
 8002178:	4a0d      	ldr	r2, [pc, #52]	@ (80021b0 <main+0x6c>)
 800217a:	2101      	movs	r1, #1
 800217c:	480d      	ldr	r0, [pc, #52]	@ (80021b4 <main+0x70>)
 800217e:	f006 f8cf 	bl	8008320 <HAL_UART_RegisterCallback>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002182:	f008 f981 	bl	800a488 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002186:	4a0c      	ldr	r2, [pc, #48]	@ (80021b8 <main+0x74>)
 8002188:	2100      	movs	r1, #0
 800218a:	480c      	ldr	r0, [pc, #48]	@ (80021bc <main+0x78>)
 800218c:	f008 f9c6 	bl	800a51c <osThreadNew>
 8002190:	4603      	mov	r3, r0
 8002192:	4a0b      	ldr	r2, [pc, #44]	@ (80021c0 <main+0x7c>)
 8002194:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  StartTasks();
 8002196:	f7ff fc79 	bl	8001a8c <StartTasks>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800219a:	f008 f999 	bl	800a4d0 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800219e:	bf00      	nop
 80021a0:	e7fd      	b.n	800219e <main+0x5a>
 80021a2:	bf00      	nop
 80021a4:	08001bed 	.word	0x08001bed
 80021a8:	240006a4 	.word	0x240006a4
 80021ac:	08001c0d 	.word	0x08001c0d
 80021b0:	08001c2d 	.word	0x08001c2d
 80021b4:	2400080c 	.word	0x2400080c
 80021b8:	0801248c 	.word	0x0801248c
 80021bc:	0800262d 	.word	0x0800262d
 80021c0:	240008d8 	.word	0x240008d8

080021c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b09c      	sub	sp, #112	@ 0x70
 80021c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ce:	224c      	movs	r2, #76	@ 0x4c
 80021d0:	2100      	movs	r1, #0
 80021d2:	4618      	mov	r0, r3
 80021d4:	f00c fd03 	bl	800ebde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021d8:	1d3b      	adds	r3, r7, #4
 80021da:	2220      	movs	r2, #32
 80021dc:	2100      	movs	r1, #0
 80021de:	4618      	mov	r0, r3
 80021e0:	f00c fcfd 	bl	800ebde <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80021e4:	2002      	movs	r0, #2
 80021e6:	f001 ff61 	bl	80040ac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021ea:	2300      	movs	r3, #0
 80021ec:	603b      	str	r3, [r7, #0]
 80021ee:	4b30      	ldr	r3, [pc, #192]	@ (80022b0 <SystemClock_Config+0xec>)
 80021f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f2:	4a2f      	ldr	r2, [pc, #188]	@ (80022b0 <SystemClock_Config+0xec>)
 80021f4:	f023 0301 	bic.w	r3, r3, #1
 80021f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80021fa:	4b2d      	ldr	r3, [pc, #180]	@ (80022b0 <SystemClock_Config+0xec>)
 80021fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	603b      	str	r3, [r7, #0]
 8002204:	4b2b      	ldr	r3, [pc, #172]	@ (80022b4 <SystemClock_Config+0xf0>)
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	4a2a      	ldr	r2, [pc, #168]	@ (80022b4 <SystemClock_Config+0xf0>)
 800220a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800220e:	6193      	str	r3, [r2, #24]
 8002210:	4b28      	ldr	r3, [pc, #160]	@ (80022b4 <SystemClock_Config+0xf0>)
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002218:	603b      	str	r3, [r7, #0]
 800221a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800221c:	bf00      	nop
 800221e:	4b25      	ldr	r3, [pc, #148]	@ (80022b4 <SystemClock_Config+0xf0>)
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002226:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800222a:	d1f8      	bne.n	800221e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800222c:	2301      	movs	r3, #1
 800222e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002230:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002234:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002236:	2302      	movs	r3, #2
 8002238:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800223a:	2302      	movs	r3, #2
 800223c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800223e:	2301      	movs	r3, #1
 8002240:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002242:	2364      	movs	r3, #100	@ 0x64
 8002244:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002246:	2302      	movs	r3, #2
 8002248:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800224a:	2304      	movs	r3, #4
 800224c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800224e:	2302      	movs	r3, #2
 8002250:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002252:	230c      	movs	r3, #12
 8002254:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002256:	2300      	movs	r3, #0
 8002258:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800225a:	2300      	movs	r3, #0
 800225c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800225e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002262:	4618      	mov	r0, r3
 8002264:	f001 ff5c 	bl	8004120 <HAL_RCC_OscConfig>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800226e:	f000 fa23 	bl	80026b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002272:	233f      	movs	r3, #63	@ 0x3f
 8002274:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002276:	2303      	movs	r3, #3
 8002278:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800227e:	2308      	movs	r3, #8
 8002280:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002282:	2340      	movs	r3, #64	@ 0x40
 8002284:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002286:	2340      	movs	r3, #64	@ 0x40
 8002288:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800228a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800228e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002290:	2340      	movs	r3, #64	@ 0x40
 8002292:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002294:	1d3b      	adds	r3, r7, #4
 8002296:	2102      	movs	r1, #2
 8002298:	4618      	mov	r0, r3
 800229a:	f002 fb9b 	bl	80049d4 <HAL_RCC_ClockConfig>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80022a4:	f000 fa08 	bl	80026b8 <Error_Handler>
  }
}
 80022a8:	bf00      	nop
 80022aa:	3770      	adds	r7, #112	@ 0x70
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	58000400 	.word	0x58000400
 80022b4:	58024800 	.word	0x58024800

080022b8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80022bc:	4b27      	ldr	r3, [pc, #156]	@ (800235c <MX_SPI3_Init+0xa4>)
 80022be:	4a28      	ldr	r2, [pc, #160]	@ (8002360 <MX_SPI3_Init+0xa8>)
 80022c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80022c2:	4b26      	ldr	r3, [pc, #152]	@ (800235c <MX_SPI3_Init+0xa4>)
 80022c4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80022c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80022ca:	4b24      	ldr	r3, [pc, #144]	@ (800235c <MX_SPI3_Init+0xa4>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80022d0:	4b22      	ldr	r3, [pc, #136]	@ (800235c <MX_SPI3_Init+0xa4>)
 80022d2:	2207      	movs	r2, #7
 80022d4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022d6:	4b21      	ldr	r3, [pc, #132]	@ (800235c <MX_SPI3_Init+0xa4>)
 80022d8:	2200      	movs	r2, #0
 80022da:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022dc:	4b1f      	ldr	r3, [pc, #124]	@ (800235c <MX_SPI3_Init+0xa4>)
 80022de:	2200      	movs	r2, #0
 80022e0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80022e2:	4b1e      	ldr	r3, [pc, #120]	@ (800235c <MX_SPI3_Init+0xa4>)
 80022e4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80022e8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80022ea:	4b1c      	ldr	r3, [pc, #112]	@ (800235c <MX_SPI3_Init+0xa4>)
 80022ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022f0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022f2:	4b1a      	ldr	r3, [pc, #104]	@ (800235c <MX_SPI3_Init+0xa4>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80022f8:	4b18      	ldr	r3, [pc, #96]	@ (800235c <MX_SPI3_Init+0xa4>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022fe:	4b17      	ldr	r3, [pc, #92]	@ (800235c <MX_SPI3_Init+0xa4>)
 8002300:	2200      	movs	r2, #0
 8002302:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8002304:	4b15      	ldr	r3, [pc, #84]	@ (800235c <MX_SPI3_Init+0xa4>)
 8002306:	2200      	movs	r2, #0
 8002308:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800230a:	4b14      	ldr	r3, [pc, #80]	@ (800235c <MX_SPI3_Init+0xa4>)
 800230c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002310:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002312:	4b12      	ldr	r3, [pc, #72]	@ (800235c <MX_SPI3_Init+0xa4>)
 8002314:	2200      	movs	r2, #0
 8002316:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002318:	4b10      	ldr	r3, [pc, #64]	@ (800235c <MX_SPI3_Init+0xa4>)
 800231a:	2200      	movs	r2, #0
 800231c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800231e:	4b0f      	ldr	r3, [pc, #60]	@ (800235c <MX_SPI3_Init+0xa4>)
 8002320:	2200      	movs	r2, #0
 8002322:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002324:	4b0d      	ldr	r3, [pc, #52]	@ (800235c <MX_SPI3_Init+0xa4>)
 8002326:	2200      	movs	r2, #0
 8002328:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800232a:	4b0c      	ldr	r3, [pc, #48]	@ (800235c <MX_SPI3_Init+0xa4>)
 800232c:	2200      	movs	r2, #0
 800232e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002330:	4b0a      	ldr	r3, [pc, #40]	@ (800235c <MX_SPI3_Init+0xa4>)
 8002332:	2200      	movs	r2, #0
 8002334:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002336:	4b09      	ldr	r3, [pc, #36]	@ (800235c <MX_SPI3_Init+0xa4>)
 8002338:	2200      	movs	r2, #0
 800233a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800233c:	4b07      	ldr	r3, [pc, #28]	@ (800235c <MX_SPI3_Init+0xa4>)
 800233e:	2200      	movs	r2, #0
 8002340:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002342:	4b06      	ldr	r3, [pc, #24]	@ (800235c <MX_SPI3_Init+0xa4>)
 8002344:	2200      	movs	r2, #0
 8002346:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002348:	4804      	ldr	r0, [pc, #16]	@ (800235c <MX_SPI3_Init+0xa4>)
 800234a:	f004 fd3d 	bl	8006dc8 <HAL_SPI_Init>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8002354:	f000 f9b0 	bl	80026b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}
 800235c:	240006a4 	.word	0x240006a4
 8002360:	40003c00 	.word	0x40003c00

08002364 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002368:	4b27      	ldr	r3, [pc, #156]	@ (8002408 <MX_SPI5_Init+0xa4>)
 800236a:	4a28      	ldr	r2, [pc, #160]	@ (800240c <MX_SPI5_Init+0xa8>)
 800236c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800236e:	4b26      	ldr	r3, [pc, #152]	@ (8002408 <MX_SPI5_Init+0xa4>)
 8002370:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002374:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002376:	4b24      	ldr	r3, [pc, #144]	@ (8002408 <MX_SPI5_Init+0xa4>)
 8002378:	2200      	movs	r2, #0
 800237a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800237c:	4b22      	ldr	r3, [pc, #136]	@ (8002408 <MX_SPI5_Init+0xa4>)
 800237e:	2207      	movs	r2, #7
 8002380:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002382:	4b21      	ldr	r3, [pc, #132]	@ (8002408 <MX_SPI5_Init+0xa4>)
 8002384:	2200      	movs	r2, #0
 8002386:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002388:	4b1f      	ldr	r3, [pc, #124]	@ (8002408 <MX_SPI5_Init+0xa4>)
 800238a:	2200      	movs	r2, #0
 800238c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800238e:	4b1e      	ldr	r3, [pc, #120]	@ (8002408 <MX_SPI5_Init+0xa4>)
 8002390:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002394:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002396:	4b1c      	ldr	r3, [pc, #112]	@ (8002408 <MX_SPI5_Init+0xa4>)
 8002398:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800239c:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800239e:	4b1a      	ldr	r3, [pc, #104]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80023a4:	4b18      	ldr	r3, [pc, #96]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023aa:	4b17      	ldr	r3, [pc, #92]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 80023b0:	4b15      	ldr	r3, [pc, #84]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80023b6:	4b14      	ldr	r3, [pc, #80]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023b8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023bc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80023be:	4b12      	ldr	r3, [pc, #72]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80023c4:	4b10      	ldr	r3, [pc, #64]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80023ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80023d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80023d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023d8:	2200      	movs	r2, #0
 80023da:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80023dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023de:	2200      	movs	r2, #0
 80023e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80023e2:	4b09      	ldr	r3, [pc, #36]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80023e8:	4b07      	ldr	r3, [pc, #28]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80023ee:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80023f4:	4804      	ldr	r0, [pc, #16]	@ (8002408 <MX_SPI5_Init+0xa4>)
 80023f6:	f004 fce7 	bl	8006dc8 <HAL_SPI_Init>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8002400:	f000 f95a 	bl	80026b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002404:	bf00      	nop
 8002406:	bd80      	pop	{r7, pc}
 8002408:	24000758 	.word	0x24000758
 800240c:	40015000 	.word	0x40015000

08002410 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002414:	4b22      	ldr	r3, [pc, #136]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 8002416:	4a23      	ldr	r2, [pc, #140]	@ (80024a4 <MX_USART3_UART_Init+0x94>)
 8002418:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800241a:	4b21      	ldr	r3, [pc, #132]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 800241c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002420:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002422:	4b1f      	ldr	r3, [pc, #124]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 8002424:	2200      	movs	r2, #0
 8002426:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002428:	4b1d      	ldr	r3, [pc, #116]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 800242a:	2200      	movs	r2, #0
 800242c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800242e:	4b1c      	ldr	r3, [pc, #112]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 8002430:	2200      	movs	r2, #0
 8002432:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002434:	4b1a      	ldr	r3, [pc, #104]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 8002436:	220c      	movs	r2, #12
 8002438:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800243a:	4b19      	ldr	r3, [pc, #100]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 800243c:	2200      	movs	r2, #0
 800243e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002440:	4b17      	ldr	r3, [pc, #92]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 8002442:	2200      	movs	r2, #0
 8002444:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002446:	4b16      	ldr	r3, [pc, #88]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 8002448:	2200      	movs	r2, #0
 800244a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800244c:	4b14      	ldr	r3, [pc, #80]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 800244e:	2200      	movs	r2, #0
 8002450:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002452:	4b13      	ldr	r3, [pc, #76]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 8002454:	2200      	movs	r2, #0
 8002456:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002458:	4811      	ldr	r0, [pc, #68]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 800245a:	f005 ff01 	bl	8008260 <HAL_UART_Init>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002464:	f000 f928 	bl	80026b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002468:	2100      	movs	r1, #0
 800246a:	480d      	ldr	r0, [pc, #52]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 800246c:	f007 fefe 	bl	800a26c <HAL_UARTEx_SetTxFifoThreshold>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002476:	f000 f91f 	bl	80026b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800247a:	2100      	movs	r1, #0
 800247c:	4808      	ldr	r0, [pc, #32]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 800247e:	f007 ff33 	bl	800a2e8 <HAL_UARTEx_SetRxFifoThreshold>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002488:	f000 f916 	bl	80026b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800248c:	4804      	ldr	r0, [pc, #16]	@ (80024a0 <MX_USART3_UART_Init+0x90>)
 800248e:	f007 feb4 	bl	800a1fa <HAL_UARTEx_DisableFifoMode>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002498:	f000 f90e 	bl	80026b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800249c:	bf00      	nop
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	2400080c 	.word	0x2400080c
 80024a4:	40004800 	.word	0x40004800

080024a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08c      	sub	sp, #48	@ 0x30
 80024ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ae:	f107 031c 	add.w	r3, r7, #28
 80024b2:	2200      	movs	r2, #0
 80024b4:	601a      	str	r2, [r3, #0]
 80024b6:	605a      	str	r2, [r3, #4]
 80024b8:	609a      	str	r2, [r3, #8]
 80024ba:	60da      	str	r2, [r3, #12]
 80024bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024be:	4b57      	ldr	r3, [pc, #348]	@ (800261c <MX_GPIO_Init+0x174>)
 80024c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024c4:	4a55      	ldr	r2, [pc, #340]	@ (800261c <MX_GPIO_Init+0x174>)
 80024c6:	f043 0320 	orr.w	r3, r3, #32
 80024ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024ce:	4b53      	ldr	r3, [pc, #332]	@ (800261c <MX_GPIO_Init+0x174>)
 80024d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024d4:	f003 0320 	and.w	r3, r3, #32
 80024d8:	61bb      	str	r3, [r7, #24]
 80024da:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024dc:	4b4f      	ldr	r3, [pc, #316]	@ (800261c <MX_GPIO_Init+0x174>)
 80024de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024e2:	4a4e      	ldr	r2, [pc, #312]	@ (800261c <MX_GPIO_Init+0x174>)
 80024e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024ec:	4b4b      	ldr	r3, [pc, #300]	@ (800261c <MX_GPIO_Init+0x174>)
 80024ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fa:	4b48      	ldr	r3, [pc, #288]	@ (800261c <MX_GPIO_Init+0x174>)
 80024fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002500:	4a46      	ldr	r2, [pc, #280]	@ (800261c <MX_GPIO_Init+0x174>)
 8002502:	f043 0302 	orr.w	r3, r3, #2
 8002506:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800250a:	4b44      	ldr	r3, [pc, #272]	@ (800261c <MX_GPIO_Init+0x174>)
 800250c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	613b      	str	r3, [r7, #16]
 8002516:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002518:	4b40      	ldr	r3, [pc, #256]	@ (800261c <MX_GPIO_Init+0x174>)
 800251a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800251e:	4a3f      	ldr	r2, [pc, #252]	@ (800261c <MX_GPIO_Init+0x174>)
 8002520:	f043 0308 	orr.w	r3, r3, #8
 8002524:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002528:	4b3c      	ldr	r3, [pc, #240]	@ (800261c <MX_GPIO_Init+0x174>)
 800252a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800252e:	f003 0308 	and.w	r3, r3, #8
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002536:	4b39      	ldr	r3, [pc, #228]	@ (800261c <MX_GPIO_Init+0x174>)
 8002538:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800253c:	4a37      	ldr	r2, [pc, #220]	@ (800261c <MX_GPIO_Init+0x174>)
 800253e:	f043 0304 	orr.w	r3, r3, #4
 8002542:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002546:	4b35      	ldr	r3, [pc, #212]	@ (800261c <MX_GPIO_Init+0x174>)
 8002548:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800254c:	f003 0304 	and.w	r3, r3, #4
 8002550:	60bb      	str	r3, [r7, #8]
 8002552:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002554:	4b31      	ldr	r3, [pc, #196]	@ (800261c <MX_GPIO_Init+0x174>)
 8002556:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800255a:	4a30      	ldr	r2, [pc, #192]	@ (800261c <MX_GPIO_Init+0x174>)
 800255c:	f043 0310 	orr.w	r3, r3, #16
 8002560:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002564:	4b2d      	ldr	r3, [pc, #180]	@ (800261c <MX_GPIO_Init+0x174>)
 8002566:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800256a:	f003 0310 	and.w	r3, r3, #16
 800256e:	607b      	str	r3, [r7, #4]
 8002570:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 8002572:	2200      	movs	r2, #0
 8002574:	f244 0101 	movw	r1, #16385	@ 0x4001
 8002578:	4829      	ldr	r0, [pc, #164]	@ (8002620 <MX_GPIO_Init+0x178>)
 800257a:	f001 fd7d 	bl	8004078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800257e:	2201      	movs	r2, #1
 8002580:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002584:	4827      	ldr	r0, [pc, #156]	@ (8002624 <MX_GPIO_Init+0x17c>)
 8002586:	f001 fd77 	bl	8004078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800258a:	2201      	movs	r2, #1
 800258c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002590:	4823      	ldr	r0, [pc, #140]	@ (8002620 <MX_GPIO_Init+0x178>)
 8002592:	f001 fd71 	bl	8004078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8002596:	2200      	movs	r2, #0
 8002598:	2102      	movs	r1, #2
 800259a:	4823      	ldr	r0, [pc, #140]	@ (8002628 <MX_GPIO_Init+0x180>)
 800259c:	f001 fd6c 	bl	8004078 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_8;
 80025a0:	f244 1301 	movw	r3, #16641	@ 0x4101
 80025a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025a6:	2301      	movs	r3, #1
 80025a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025aa:	2300      	movs	r3, #0
 80025ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ae:	2300      	movs	r3, #0
 80025b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025b2:	f107 031c 	add.w	r3, r7, #28
 80025b6:	4619      	mov	r1, r3
 80025b8:	4819      	ldr	r0, [pc, #100]	@ (8002620 <MX_GPIO_Init+0x178>)
 80025ba:	f001 fbad 	bl	8003d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80025be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80025c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025c4:	2301      	movs	r3, #1
 80025c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025cc:	2300      	movs	r3, #0
 80025ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025d0:	f107 031c 	add.w	r3, r7, #28
 80025d4:	4619      	mov	r1, r3
 80025d6:	4813      	ldr	r0, [pc, #76]	@ (8002624 <MX_GPIO_Init+0x17c>)
 80025d8:	f001 fb9e 	bl	8003d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80025dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80025e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025e2:	2300      	movs	r3, #0
 80025e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e6:	2300      	movs	r3, #0
 80025e8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ea:	f107 031c 	add.w	r3, r7, #28
 80025ee:	4619      	mov	r1, r3
 80025f0:	480b      	ldr	r0, [pc, #44]	@ (8002620 <MX_GPIO_Init+0x178>)
 80025f2:	f001 fb91 	bl	8003d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80025f6:	2302      	movs	r3, #2
 80025f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025fa:	2301      	movs	r3, #1
 80025fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fe:	2300      	movs	r3, #0
 8002600:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002602:	2300      	movs	r3, #0
 8002604:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002606:	f107 031c 	add.w	r3, r7, #28
 800260a:	4619      	mov	r1, r3
 800260c:	4806      	ldr	r0, [pc, #24]	@ (8002628 <MX_GPIO_Init+0x180>)
 800260e:	f001 fb83 	bl	8003d18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002612:	bf00      	nop
 8002614:	3730      	adds	r7, #48	@ 0x30
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	58024400 	.word	0x58024400
 8002620:	58020400 	.word	0x58020400
 8002624:	58020c00 	.word	0x58020c00
 8002628:	58021000 	.word	0x58021000

0800262c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002634:	2001      	movs	r0, #1
 8002636:	f008 f845 	bl	800a6c4 <osDelay>
 800263a:	e7fb      	b.n	8002634 <StartDefaultTask+0x8>

0800263c <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002642:	463b      	mov	r3, r7
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	605a      	str	r2, [r3, #4]
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800264e:	f000 fd87 	bl	8003160 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002652:	2301      	movs	r3, #1
 8002654:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002656:	2300      	movs	r3, #0
 8002658:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800265a:	2300      	movs	r3, #0
 800265c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800265e:	231f      	movs	r3, #31
 8002660:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002662:	2387      	movs	r3, #135	@ 0x87
 8002664:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002666:	2300      	movs	r3, #0
 8002668:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800266a:	2300      	movs	r3, #0
 800266c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800266e:	2301      	movs	r3, #1
 8002670:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002672:	2301      	movs	r3, #1
 8002674:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002676:	2300      	movs	r3, #0
 8002678:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800267a:	2300      	movs	r3, #0
 800267c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800267e:	463b      	mov	r3, r7
 8002680:	4618      	mov	r0, r3
 8002682:	f000 fda5 	bl	80031d0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002686:	2004      	movs	r0, #4
 8002688:	f000 fd82 	bl	8003190 <HAL_MPU_Enable>

}
 800268c:	bf00      	nop
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a04      	ldr	r2, [pc, #16]	@ (80026b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d101      	bne.n	80026aa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80026a6:	f000 fc4f 	bl	8002f48 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40010000 	.word	0x40010000

080026b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026bc:	b672      	cpsid	i
}
 80026be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026c0:	bf00      	nop
 80026c2:	e7fd      	b.n	80026c0 <Error_Handler+0x8>

080026c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026ca:	4b10      	ldr	r3, [pc, #64]	@ (800270c <HAL_MspInit+0x48>)
 80026cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80026d0:	4a0e      	ldr	r2, [pc, #56]	@ (800270c <HAL_MspInit+0x48>)
 80026d2:	f043 0302 	orr.w	r3, r3, #2
 80026d6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80026da:	4b0c      	ldr	r3, [pc, #48]	@ (800270c <HAL_MspInit+0x48>)
 80026dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80026e0:	f003 0302 	and.w	r3, r3, #2
 80026e4:	607b      	str	r3, [r7, #4]
 80026e6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80026e8:	2200      	movs	r2, #0
 80026ea:	210f      	movs	r1, #15
 80026ec:	f06f 0001 	mvn.w	r0, #1
 80026f0:	f000 fd0e 	bl	8003110 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 80026f4:	2200      	movs	r2, #0
 80026f6:	2105      	movs	r1, #5
 80026f8:	2051      	movs	r0, #81	@ 0x51
 80026fa:	f000 fd09 	bl	8003110 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80026fe:	2051      	movs	r0, #81	@ 0x51
 8002700:	f000 fd20 	bl	8003144 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002704:	bf00      	nop
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	58024400 	.word	0x58024400

08002710 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b0be      	sub	sp, #248	@ 0xf8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002718:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	605a      	str	r2, [r3, #4]
 8002722:	609a      	str	r2, [r3, #8]
 8002724:	60da      	str	r2, [r3, #12]
 8002726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002728:	f107 0320 	add.w	r3, r7, #32
 800272c:	22c0      	movs	r2, #192	@ 0xc0
 800272e:	2100      	movs	r1, #0
 8002730:	4618      	mov	r0, r3
 8002732:	f00c fa54 	bl	800ebde <memset>
  if(hspi->Instance==SPI3)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a7a      	ldr	r2, [pc, #488]	@ (8002924 <HAL_SPI_MspInit+0x214>)
 800273c:	4293      	cmp	r3, r2
 800273e:	f040 8088 	bne.w	8002852 <HAL_SPI_MspInit+0x142>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8002742:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002746:	f04f 0300 	mov.w	r3, #0
 800274a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 800274e:	2301      	movs	r3, #1
 8002750:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 18;
 8002752:	2312      	movs	r3, #18
 8002754:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 15;
 8002756:	230f      	movs	r3, #15
 8002758:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 15;
 800275a:	230f      	movs	r3, #15
 800275c:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 800275e:	2302      	movs	r3, #2
 8002760:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8002762:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002766:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8002768:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800276c:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 6144;
 800276e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002772:	667b      	str	r3, [r7, #100]	@ 0x64
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 8002774:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002778:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800277c:	f107 0320 	add.w	r3, r7, #32
 8002780:	4618      	mov	r0, r3
 8002782:	f002 fcf5 	bl	8005170 <HAL_RCCEx_PeriphCLKConfig>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <HAL_SPI_MspInit+0x80>
    {
      Error_Handler();
 800278c:	f7ff ff94 	bl	80026b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002790:	4b65      	ldr	r3, [pc, #404]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 8002792:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002796:	4a64      	ldr	r2, [pc, #400]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 8002798:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800279c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80027a0:	4b61      	ldr	r3, [pc, #388]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80027a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027aa:	61fb      	str	r3, [r7, #28]
 80027ac:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ae:	4b5e      	ldr	r3, [pc, #376]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80027b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027b4:	4a5c      	ldr	r2, [pc, #368]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80027b6:	f043 0302 	orr.w	r3, r3, #2
 80027ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027be:	4b5a      	ldr	r3, [pc, #360]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80027c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027c4:	f003 0302 	and.w	r3, r3, #2
 80027c8:	61bb      	str	r3, [r7, #24]
 80027ca:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027cc:	4b56      	ldr	r3, [pc, #344]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80027ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027d2:	4a55      	ldr	r2, [pc, #340]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80027d4:	f043 0304 	orr.w	r3, r3, #4
 80027d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027dc:	4b52      	ldr	r3, [pc, #328]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80027de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027e2:	f003 0304 	and.w	r3, r3, #4
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	697b      	ldr	r3, [r7, #20]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027ea:	2304      	movs	r3, #4
 80027ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f0:	2302      	movs	r3, #2
 80027f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f6:	2300      	movs	r3, #0
 80027f8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027fc:	2300      	movs	r3, #0
 80027fe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8002802:	2307      	movs	r3, #7
 8002804:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002808:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800280c:	4619      	mov	r1, r3
 800280e:	4847      	ldr	r0, [pc, #284]	@ (800292c <HAL_SPI_MspInit+0x21c>)
 8002810:	f001 fa82 	bl	8003d18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002814:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002818:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281c:	2302      	movs	r3, #2
 800281e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002822:	2300      	movs	r3, #0
 8002824:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002828:	2300      	movs	r3, #0
 800282a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800282e:	2306      	movs	r3, #6
 8002830:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002834:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002838:	4619      	mov	r1, r3
 800283a:	483d      	ldr	r0, [pc, #244]	@ (8002930 <HAL_SPI_MspInit+0x220>)
 800283c:	f001 fa6c 	bl	8003d18 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002840:	2200      	movs	r2, #0
 8002842:	2105      	movs	r1, #5
 8002844:	2033      	movs	r0, #51	@ 0x33
 8002846:	f000 fc63 	bl	8003110 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800284a:	2033      	movs	r0, #51	@ 0x33
 800284c:	f000 fc7a 	bl	8003144 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002850:	e064      	b.n	800291c <HAL_SPI_MspInit+0x20c>
  else if(hspi->Instance==SPI5)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a37      	ldr	r2, [pc, #220]	@ (8002934 <HAL_SPI_MspInit+0x224>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d15f      	bne.n	800291c <HAL_SPI_MspInit+0x20c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 800285c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002860:	f04f 0300 	mov.w	r3, #0
 8002864:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8002868:	2301      	movs	r3, #1
 800286a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 25;
 800286c:	2319      	movs	r3, #25
 800286e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8002870:	2302      	movs	r3, #2
 8002872:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 20;
 8002874:	2314      	movs	r3, #20
 8002876:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002878:	2302      	movs	r3, #2
 800287a:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800287c:	23c0      	movs	r3, #192	@ 0xc0
 800287e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8002880:	2300      	movs	r3, #0
 8002882:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8002884:	2300      	movs	r3, #0
 8002886:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 8002888:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800288c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002890:	f107 0320 	add.w	r3, r7, #32
 8002894:	4618      	mov	r0, r3
 8002896:	f002 fc6b 	bl	8005170 <HAL_RCCEx_PeriphCLKConfig>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <HAL_SPI_MspInit+0x194>
      Error_Handler();
 80028a0:	f7ff ff0a 	bl	80026b8 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80028a4:	4b20      	ldr	r3, [pc, #128]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80028a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80028ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80028b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80028b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028be:	613b      	str	r3, [r7, #16]
 80028c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80028c2:	4b19      	ldr	r3, [pc, #100]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80028c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028c8:	4a17      	ldr	r2, [pc, #92]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80028ca:	f043 0320 	orr.w	r3, r3, #32
 80028ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028d2:	4b15      	ldr	r3, [pc, #84]	@ (8002928 <HAL_SPI_MspInit+0x218>)
 80028d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028d8:	f003 0320 	and.w	r3, r3, #32
 80028dc:	60fb      	str	r3, [r7, #12]
 80028de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80028e0:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80028e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e8:	2302      	movs	r3, #2
 80028ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f4:	2300      	movs	r3, #0
 80028f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80028fa:	2305      	movs	r3, #5
 80028fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002900:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002904:	4619      	mov	r1, r3
 8002906:	480c      	ldr	r0, [pc, #48]	@ (8002938 <HAL_SPI_MspInit+0x228>)
 8002908:	f001 fa06 	bl	8003d18 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI5_IRQn, 5, 0);
 800290c:	2200      	movs	r2, #0
 800290e:	2105      	movs	r1, #5
 8002910:	2055      	movs	r0, #85	@ 0x55
 8002912:	f000 fbfd 	bl	8003110 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 8002916:	2055      	movs	r0, #85	@ 0x55
 8002918:	f000 fc14 	bl	8003144 <HAL_NVIC_EnableIRQ>
}
 800291c:	bf00      	nop
 800291e:	37f8      	adds	r7, #248	@ 0xf8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40003c00 	.word	0x40003c00
 8002928:	58024400 	.word	0x58024400
 800292c:	58020400 	.word	0x58020400
 8002930:	58020800 	.word	0x58020800
 8002934:	40015000 	.word	0x40015000
 8002938:	58021400 	.word	0x58021400

0800293c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b0ba      	sub	sp, #232	@ 0xe8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002944:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
 8002952:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002954:	f107 0310 	add.w	r3, r7, #16
 8002958:	22c0      	movs	r2, #192	@ 0xc0
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f00c f93e 	bl	800ebde <memset>
  if(huart->Instance==USART3)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a2b      	ldr	r2, [pc, #172]	@ (8002a14 <HAL_UART_MspInit+0xd8>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d14e      	bne.n	8002a0a <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800296c:	f04f 0202 	mov.w	r2, #2
 8002970:	f04f 0300 	mov.w	r3, #0
 8002974:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002978:	2300      	movs	r3, #0
 800297a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800297e:	f107 0310 	add.w	r3, r7, #16
 8002982:	4618      	mov	r0, r3
 8002984:	f002 fbf4 	bl	8005170 <HAL_RCCEx_PeriphCLKConfig>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800298e:	f7ff fe93 	bl	80026b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002992:	4b21      	ldr	r3, [pc, #132]	@ (8002a18 <HAL_UART_MspInit+0xdc>)
 8002994:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002998:	4a1f      	ldr	r2, [pc, #124]	@ (8002a18 <HAL_UART_MspInit+0xdc>)
 800299a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800299e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80029a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002a18 <HAL_UART_MspInit+0xdc>)
 80029a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80029a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029ac:	60fb      	str	r3, [r7, #12]
 80029ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029b0:	4b19      	ldr	r3, [pc, #100]	@ (8002a18 <HAL_UART_MspInit+0xdc>)
 80029b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029b6:	4a18      	ldr	r2, [pc, #96]	@ (8002a18 <HAL_UART_MspInit+0xdc>)
 80029b8:	f043 0302 	orr.w	r3, r3, #2
 80029bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80029c0:	4b15      	ldr	r3, [pc, #84]	@ (8002a18 <HAL_UART_MspInit+0xdc>)
 80029c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	60bb      	str	r3, [r7, #8]
 80029cc:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80029ce:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80029d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d6:	2302      	movs	r3, #2
 80029d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029dc:	2300      	movs	r3, #0
 80029de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e2:	2300      	movs	r3, #0
 80029e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029e8:	2307      	movs	r3, #7
 80029ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ee:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80029f2:	4619      	mov	r1, r3
 80029f4:	4809      	ldr	r0, [pc, #36]	@ (8002a1c <HAL_UART_MspInit+0xe0>)
 80029f6:	f001 f98f 	bl	8003d18 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80029fa:	2200      	movs	r2, #0
 80029fc:	2105      	movs	r1, #5
 80029fe:	2027      	movs	r0, #39	@ 0x27
 8002a00:	f000 fb86 	bl	8003110 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a04:	2027      	movs	r0, #39	@ 0x27
 8002a06:	f000 fb9d 	bl	8003144 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8002a0a:	bf00      	nop
 8002a0c:	37e8      	adds	r7, #232	@ 0xe8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	40004800 	.word	0x40004800
 8002a18:	58024400 	.word	0x58024400
 8002a1c:	58020400 	.word	0x58020400

08002a20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b08e      	sub	sp, #56	@ 0x38
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2b0f      	cmp	r3, #15
 8002a2c:	d844      	bhi.n	8002ab8 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	6879      	ldr	r1, [r7, #4]
 8002a32:	2019      	movs	r0, #25
 8002a34:	f000 fb6c 	bl	8003110 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002a38:	2019      	movs	r0, #25
 8002a3a:	f000 fb83 	bl	8003144 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8002a3e:	4a24      	ldr	r2, [pc, #144]	@ (8002ad0 <HAL_InitTick+0xb0>)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002a44:	4b23      	ldr	r3, [pc, #140]	@ (8002ad4 <HAL_InitTick+0xb4>)
 8002a46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a4a:	4a22      	ldr	r2, [pc, #136]	@ (8002ad4 <HAL_InitTick+0xb4>)
 8002a4c:	f043 0301 	orr.w	r3, r3, #1
 8002a50:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002a54:	4b1f      	ldr	r3, [pc, #124]	@ (8002ad4 <HAL_InitTick+0xb4>)
 8002a56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	60bb      	str	r3, [r7, #8]
 8002a60:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002a62:	f107 020c 	add.w	r2, r7, #12
 8002a66:	f107 0310 	add.w	r3, r7, #16
 8002a6a:	4611      	mov	r1, r2
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f002 fb3d 	bl	80050ec <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002a72:	f002 fb25 	bl	80050c0 <HAL_RCC_GetPCLK2Freq>
 8002a76:	4603      	mov	r3, r0
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a7e:	4a16      	ldr	r2, [pc, #88]	@ (8002ad8 <HAL_InitTick+0xb8>)
 8002a80:	fba2 2303 	umull	r2, r3, r2, r3
 8002a84:	0c9b      	lsrs	r3, r3, #18
 8002a86:	3b01      	subs	r3, #1
 8002a88:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002a8a:	4b14      	ldr	r3, [pc, #80]	@ (8002adc <HAL_InitTick+0xbc>)
 8002a8c:	4a14      	ldr	r2, [pc, #80]	@ (8002ae0 <HAL_InitTick+0xc0>)
 8002a8e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002a90:	4b12      	ldr	r3, [pc, #72]	@ (8002adc <HAL_InitTick+0xbc>)
 8002a92:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002a96:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002a98:	4a10      	ldr	r2, [pc, #64]	@ (8002adc <HAL_InitTick+0xbc>)
 8002a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a9c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002adc <HAL_InitTick+0xbc>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aa4:	4b0d      	ldr	r3, [pc, #52]	@ (8002adc <HAL_InitTick+0xbc>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002aaa:	480c      	ldr	r0, [pc, #48]	@ (8002adc <HAL_InitTick+0xbc>)
 8002aac:	f005 f911 	bl	8007cd2 <HAL_TIM_Base_Init>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d107      	bne.n	8002ac6 <HAL_InitTick+0xa6>
 8002ab6:	e001      	b.n	8002abc <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e005      	b.n	8002ac8 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002abc:	4807      	ldr	r0, [pc, #28]	@ (8002adc <HAL_InitTick+0xbc>)
 8002abe:	f005 f969 	bl	8007d94 <HAL_TIM_Base_Start_IT>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	e000      	b.n	8002ac8 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3738      	adds	r7, #56	@ 0x38
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	2400033c 	.word	0x2400033c
 8002ad4:	58024400 	.word	0x58024400
 8002ad8:	431bde83 	.word	0x431bde83
 8002adc:	240008dc 	.word	0x240008dc
 8002ae0:	40010000 	.word	0x40010000

08002ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ae8:	bf00      	nop
 8002aea:	e7fd      	b.n	8002ae8 <NMI_Handler+0x4>

08002aec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002af0:	bf00      	nop
 8002af2:	e7fd      	b.n	8002af0 <HardFault_Handler+0x4>

08002af4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002af8:	bf00      	nop
 8002afa:	e7fd      	b.n	8002af8 <MemManage_Handler+0x4>

08002afc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b00:	bf00      	nop
 8002b02:	e7fd      	b.n	8002b00 <BusFault_Handler+0x4>

08002b04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b08:	bf00      	nop
 8002b0a:	e7fd      	b.n	8002b08 <UsageFault_Handler+0x4>

08002b0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b10:	bf00      	nop
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
	...

08002b1c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b20:	4802      	ldr	r0, [pc, #8]	@ (8002b2c <TIM1_UP_IRQHandler+0x10>)
 8002b22:	f005 f9af 	bl	8007e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002b26:	bf00      	nop
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	240008dc 	.word	0x240008dc

08002b30 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002b34:	4802      	ldr	r0, [pc, #8]	@ (8002b40 <USART3_IRQHandler+0x10>)
 8002b36:	f005 fd41 	bl	80085bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	2400080c 	.word	0x2400080c

08002b44 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002b48:	4802      	ldr	r0, [pc, #8]	@ (8002b54 <SPI3_IRQHandler+0x10>)
 8002b4a:	f004 fca3 	bl	8007494 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	240006a4 	.word	0x240006a4

08002b58 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
	...

08002b68 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 8002b6c:	4802      	ldr	r0, [pc, #8]	@ (8002b78 <SPI5_IRQHandler+0x10>)
 8002b6e:	f004 fc91 	bl	8007494 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	24000758 	.word	0x24000758

08002b7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  return 1;
 8002b80:	2301      	movs	r3, #1
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <_kill>:

int _kill(int pid, int sig)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b96:	f00c f8d3 	bl	800ed40 <__errno>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2216      	movs	r2, #22
 8002b9e:	601a      	str	r2, [r3, #0]
  return -1;
 8002ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <_exit>:

void _exit (int status)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff ffe7 	bl	8002b8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bbe:	bf00      	nop
 8002bc0:	e7fd      	b.n	8002bbe <_exit+0x12>

08002bc2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b086      	sub	sp, #24
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	60f8      	str	r0, [r7, #12]
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bce:	2300      	movs	r3, #0
 8002bd0:	617b      	str	r3, [r7, #20]
 8002bd2:	e00a      	b.n	8002bea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bd4:	f3af 8000 	nop.w
 8002bd8:	4601      	mov	r1, r0
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	1c5a      	adds	r2, r3, #1
 8002bde:	60ba      	str	r2, [r7, #8]
 8002be0:	b2ca      	uxtb	r2, r1
 8002be2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	3301      	adds	r3, #1
 8002be8:	617b      	str	r3, [r7, #20]
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	dbf0      	blt.n	8002bd4 <_read+0x12>
  }

  return len;
 8002bf2:	687b      	ldr	r3, [r7, #4]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c08:	2300      	movs	r3, #0
 8002c0a:	617b      	str	r3, [r7, #20]
 8002c0c:	e009      	b.n	8002c22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	1c5a      	adds	r2, r3, #1
 8002c12:	60ba      	str	r2, [r7, #8]
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	617b      	str	r3, [r7, #20]
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	dbf1      	blt.n	8002c0e <_write+0x12>
  }
  return len;
 8002c2a:	687b      	ldr	r3, [r7, #4]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3718      	adds	r7, #24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <_close>:

int _close(int file)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c5c:	605a      	str	r2, [r3, #4]
  return 0;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <_isatty>:

int _isatty(int file)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c74:	2301      	movs	r3, #1
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b085      	sub	sp, #20
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	60f8      	str	r0, [r7, #12]
 8002c8a:	60b9      	str	r1, [r7, #8]
 8002c8c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ca4:	4a14      	ldr	r2, [pc, #80]	@ (8002cf8 <_sbrk+0x5c>)
 8002ca6:	4b15      	ldr	r3, [pc, #84]	@ (8002cfc <_sbrk+0x60>)
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cb0:	4b13      	ldr	r3, [pc, #76]	@ (8002d00 <_sbrk+0x64>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d102      	bne.n	8002cbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cb8:	4b11      	ldr	r3, [pc, #68]	@ (8002d00 <_sbrk+0x64>)
 8002cba:	4a12      	ldr	r2, [pc, #72]	@ (8002d04 <_sbrk+0x68>)
 8002cbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cbe:	4b10      	ldr	r3, [pc, #64]	@ (8002d00 <_sbrk+0x64>)
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d207      	bcs.n	8002cdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ccc:	f00c f838 	bl	800ed40 <__errno>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	220c      	movs	r2, #12
 8002cd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cda:	e009      	b.n	8002cf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cdc:	4b08      	ldr	r3, [pc, #32]	@ (8002d00 <_sbrk+0x64>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ce2:	4b07      	ldr	r3, [pc, #28]	@ (8002d00 <_sbrk+0x64>)
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4413      	add	r3, r2
 8002cea:	4a05      	ldr	r2, [pc, #20]	@ (8002d00 <_sbrk+0x64>)
 8002cec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cee:	68fb      	ldr	r3, [r7, #12]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3718      	adds	r7, #24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	24080000 	.word	0x24080000
 8002cfc:	00000400 	.word	0x00000400
 8002d00:	24000928 	.word	0x24000928
 8002d04:	24005468 	.word	0x24005468

08002d08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002d0c:	4b43      	ldr	r3, [pc, #268]	@ (8002e1c <SystemInit+0x114>)
 8002d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d12:	4a42      	ldr	r2, [pc, #264]	@ (8002e1c <SystemInit+0x114>)
 8002d14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002d1c:	4b40      	ldr	r3, [pc, #256]	@ (8002e20 <SystemInit+0x118>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 030f 	and.w	r3, r3, #15
 8002d24:	2b06      	cmp	r3, #6
 8002d26:	d807      	bhi.n	8002d38 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002d28:	4b3d      	ldr	r3, [pc, #244]	@ (8002e20 <SystemInit+0x118>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f023 030f 	bic.w	r3, r3, #15
 8002d30:	4a3b      	ldr	r2, [pc, #236]	@ (8002e20 <SystemInit+0x118>)
 8002d32:	f043 0307 	orr.w	r3, r3, #7
 8002d36:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002d38:	4b3a      	ldr	r3, [pc, #232]	@ (8002e24 <SystemInit+0x11c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a39      	ldr	r2, [pc, #228]	@ (8002e24 <SystemInit+0x11c>)
 8002d3e:	f043 0301 	orr.w	r3, r3, #1
 8002d42:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002d44:	4b37      	ldr	r3, [pc, #220]	@ (8002e24 <SystemInit+0x11c>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002d4a:	4b36      	ldr	r3, [pc, #216]	@ (8002e24 <SystemInit+0x11c>)
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	4935      	ldr	r1, [pc, #212]	@ (8002e24 <SystemInit+0x11c>)
 8002d50:	4b35      	ldr	r3, [pc, #212]	@ (8002e28 <SystemInit+0x120>)
 8002d52:	4013      	ands	r3, r2
 8002d54:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002d56:	4b32      	ldr	r3, [pc, #200]	@ (8002e20 <SystemInit+0x118>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0308 	and.w	r3, r3, #8
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d007      	beq.n	8002d72 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002d62:	4b2f      	ldr	r3, [pc, #188]	@ (8002e20 <SystemInit+0x118>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f023 030f 	bic.w	r3, r3, #15
 8002d6a:	4a2d      	ldr	r2, [pc, #180]	@ (8002e20 <SystemInit+0x118>)
 8002d6c:	f043 0307 	orr.w	r3, r3, #7
 8002d70:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002d72:	4b2c      	ldr	r3, [pc, #176]	@ (8002e24 <SystemInit+0x11c>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002d78:	4b2a      	ldr	r3, [pc, #168]	@ (8002e24 <SystemInit+0x11c>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002d7e:	4b29      	ldr	r3, [pc, #164]	@ (8002e24 <SystemInit+0x11c>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002d84:	4b27      	ldr	r3, [pc, #156]	@ (8002e24 <SystemInit+0x11c>)
 8002d86:	4a29      	ldr	r2, [pc, #164]	@ (8002e2c <SystemInit+0x124>)
 8002d88:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002d8a:	4b26      	ldr	r3, [pc, #152]	@ (8002e24 <SystemInit+0x11c>)
 8002d8c:	4a28      	ldr	r2, [pc, #160]	@ (8002e30 <SystemInit+0x128>)
 8002d8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002d90:	4b24      	ldr	r3, [pc, #144]	@ (8002e24 <SystemInit+0x11c>)
 8002d92:	4a28      	ldr	r2, [pc, #160]	@ (8002e34 <SystemInit+0x12c>)
 8002d94:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002d96:	4b23      	ldr	r3, [pc, #140]	@ (8002e24 <SystemInit+0x11c>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002d9c:	4b21      	ldr	r3, [pc, #132]	@ (8002e24 <SystemInit+0x11c>)
 8002d9e:	4a25      	ldr	r2, [pc, #148]	@ (8002e34 <SystemInit+0x12c>)
 8002da0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002da2:	4b20      	ldr	r3, [pc, #128]	@ (8002e24 <SystemInit+0x11c>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002da8:	4b1e      	ldr	r3, [pc, #120]	@ (8002e24 <SystemInit+0x11c>)
 8002daa:	4a22      	ldr	r2, [pc, #136]	@ (8002e34 <SystemInit+0x12c>)
 8002dac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002dae:	4b1d      	ldr	r3, [pc, #116]	@ (8002e24 <SystemInit+0x11c>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002db4:	4b1b      	ldr	r3, [pc, #108]	@ (8002e24 <SystemInit+0x11c>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a1a      	ldr	r2, [pc, #104]	@ (8002e24 <SystemInit+0x11c>)
 8002dba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dbe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002dc0:	4b18      	ldr	r3, [pc, #96]	@ (8002e24 <SystemInit+0x11c>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e38 <SystemInit+0x130>)
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	4b1c      	ldr	r3, [pc, #112]	@ (8002e3c <SystemInit+0x134>)
 8002dcc:	4013      	ands	r3, r2
 8002dce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dd2:	d202      	bcs.n	8002dda <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e40 <SystemInit+0x138>)
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002dda:	4b12      	ldr	r3, [pc, #72]	@ (8002e24 <SystemInit+0x11c>)
 8002ddc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002de0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d113      	bne.n	8002e10 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002de8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e24 <SystemInit+0x11c>)
 8002dea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002dee:	4a0d      	ldr	r2, [pc, #52]	@ (8002e24 <SystemInit+0x11c>)
 8002df0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002df4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002df8:	4b12      	ldr	r3, [pc, #72]	@ (8002e44 <SystemInit+0x13c>)
 8002dfa:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002dfe:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002e00:	4b08      	ldr	r3, [pc, #32]	@ (8002e24 <SystemInit+0x11c>)
 8002e02:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002e06:	4a07      	ldr	r2, [pc, #28]	@ (8002e24 <SystemInit+0x11c>)
 8002e08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002e0c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002e10:	bf00      	nop
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	e000ed00 	.word	0xe000ed00
 8002e20:	52002000 	.word	0x52002000
 8002e24:	58024400 	.word	0x58024400
 8002e28:	eaf6ed7f 	.word	0xeaf6ed7f
 8002e2c:	02020200 	.word	0x02020200
 8002e30:	01ff0000 	.word	0x01ff0000
 8002e34:	01010280 	.word	0x01010280
 8002e38:	5c001000 	.word	0x5c001000
 8002e3c:	ffff0000 	.word	0xffff0000
 8002e40:	51008108 	.word	0x51008108
 8002e44:	52004000 	.word	0x52004000

08002e48 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002e4c:	4b09      	ldr	r3, [pc, #36]	@ (8002e74 <ExitRun0Mode+0x2c>)
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	4a08      	ldr	r2, [pc, #32]	@ (8002e74 <ExitRun0Mode+0x2c>)
 8002e52:	f043 0302 	orr.w	r3, r3, #2
 8002e56:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002e58:	bf00      	nop
 8002e5a:	4b06      	ldr	r3, [pc, #24]	@ (8002e74 <ExitRun0Mode+0x2c>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0f9      	beq.n	8002e5a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002e66:	bf00      	nop
 8002e68:	bf00      	nop
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	58024800 	.word	0x58024800

08002e78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002e78:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002eb4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002e7c:	f7ff ffe4 	bl	8002e48 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e80:	f7ff ff42 	bl	8002d08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e84:	480c      	ldr	r0, [pc, #48]	@ (8002eb8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e86:	490d      	ldr	r1, [pc, #52]	@ (8002ebc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e88:	4a0d      	ldr	r2, [pc, #52]	@ (8002ec0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e8c:	e002      	b.n	8002e94 <LoopCopyDataInit>

08002e8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e92:	3304      	adds	r3, #4

08002e94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e98:	d3f9      	bcc.n	8002e8e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ec4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e9c:	4c0a      	ldr	r4, [pc, #40]	@ (8002ec8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ea0:	e001      	b.n	8002ea6 <LoopFillZerobss>

08002ea2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ea2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ea4:	3204      	adds	r2, #4

08002ea6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ea6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ea8:	d3fb      	bcc.n	8002ea2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002eaa:	f00b ff4f 	bl	800ed4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002eae:	f7ff f949 	bl	8002144 <main>
  bx  lr
 8002eb2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002eb4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002eb8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002ebc:	24000510 	.word	0x24000510
  ldr r2, =_sidata
 8002ec0:	08012924 	.word	0x08012924
  ldr r2, =_sbss
 8002ec4:	24000510 	.word	0x24000510
  ldr r4, =_ebss
 8002ec8:	24005464 	.word	0x24005464

08002ecc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ecc:	e7fe      	b.n	8002ecc <ADC3_IRQHandler>
	...

08002ed0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ed6:	2003      	movs	r0, #3
 8002ed8:	f000 f90f 	bl	80030fa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002edc:	f001 ff30 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	4b15      	ldr	r3, [pc, #84]	@ (8002f38 <HAL_Init+0x68>)
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	0a1b      	lsrs	r3, r3, #8
 8002ee8:	f003 030f 	and.w	r3, r3, #15
 8002eec:	4913      	ldr	r1, [pc, #76]	@ (8002f3c <HAL_Init+0x6c>)
 8002eee:	5ccb      	ldrb	r3, [r1, r3]
 8002ef0:	f003 031f 	and.w	r3, r3, #31
 8002ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ef8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002efa:	4b0f      	ldr	r3, [pc, #60]	@ (8002f38 <HAL_Init+0x68>)
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	f003 030f 	and.w	r3, r3, #15
 8002f02:	4a0e      	ldr	r2, [pc, #56]	@ (8002f3c <HAL_Init+0x6c>)
 8002f04:	5cd3      	ldrb	r3, [r2, r3]
 8002f06:	f003 031f 	and.w	r3, r3, #31
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f10:	4a0b      	ldr	r2, [pc, #44]	@ (8002f40 <HAL_Init+0x70>)
 8002f12:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f14:	4a0b      	ldr	r2, [pc, #44]	@ (8002f44 <HAL_Init+0x74>)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f1a:	2005      	movs	r0, #5
 8002f1c:	f7ff fd80 	bl	8002a20 <HAL_InitTick>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e002      	b.n	8002f30 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002f2a:	f7ff fbcb 	bl	80026c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f2e:	2300      	movs	r3, #0
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3708      	adds	r7, #8
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	58024400 	.word	0x58024400
 8002f3c:	080124b0 	.word	0x080124b0
 8002f40:	24000338 	.word	0x24000338
 8002f44:	24000334 	.word	0x24000334

08002f48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f4c:	4b06      	ldr	r3, [pc, #24]	@ (8002f68 <HAL_IncTick+0x20>)
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	461a      	mov	r2, r3
 8002f52:	4b06      	ldr	r3, [pc, #24]	@ (8002f6c <HAL_IncTick+0x24>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4413      	add	r3, r2
 8002f58:	4a04      	ldr	r2, [pc, #16]	@ (8002f6c <HAL_IncTick+0x24>)
 8002f5a:	6013      	str	r3, [r2, #0]
}
 8002f5c:	bf00      	nop
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	24000340 	.word	0x24000340
 8002f6c:	2400092c 	.word	0x2400092c

08002f70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  return uwTick;
 8002f74:	4b03      	ldr	r3, [pc, #12]	@ (8002f84 <HAL_GetTick+0x14>)
 8002f76:	681b      	ldr	r3, [r3, #0]
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	2400092c 	.word	0x2400092c

08002f88 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002f8c:	4b03      	ldr	r3, [pc, #12]	@ (8002f9c <HAL_GetREVID+0x14>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	0c1b      	lsrs	r3, r3, #16
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	5c001000 	.word	0x5c001000

08002fa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe0 <__NVIC_SetPriorityGrouping+0x40>)
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fb6:	68ba      	ldr	r2, [r7, #8]
 8002fb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002fc8:	4b06      	ldr	r3, [pc, #24]	@ (8002fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fce:	4a04      	ldr	r2, [pc, #16]	@ (8002fe0 <__NVIC_SetPriorityGrouping+0x40>)
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	60d3      	str	r3, [r2, #12]
}
 8002fd4:	bf00      	nop
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	e000ed00 	.word	0xe000ed00
 8002fe4:	05fa0000 	.word	0x05fa0000

08002fe8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fec:	4b04      	ldr	r3, [pc, #16]	@ (8003000 <__NVIC_GetPriorityGrouping+0x18>)
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	0a1b      	lsrs	r3, r3, #8
 8002ff2:	f003 0307 	and.w	r3, r3, #7
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	e000ed00 	.word	0xe000ed00

08003004 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	4603      	mov	r3, r0
 800300c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800300e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003012:	2b00      	cmp	r3, #0
 8003014:	db0b      	blt.n	800302e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003016:	88fb      	ldrh	r3, [r7, #6]
 8003018:	f003 021f 	and.w	r2, r3, #31
 800301c:	4907      	ldr	r1, [pc, #28]	@ (800303c <__NVIC_EnableIRQ+0x38>)
 800301e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003022:	095b      	lsrs	r3, r3, #5
 8003024:	2001      	movs	r0, #1
 8003026:	fa00 f202 	lsl.w	r2, r0, r2
 800302a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	e000e100 	.word	0xe000e100

08003040 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	6039      	str	r1, [r7, #0]
 800304a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800304c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003050:	2b00      	cmp	r3, #0
 8003052:	db0a      	blt.n	800306a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	b2da      	uxtb	r2, r3
 8003058:	490c      	ldr	r1, [pc, #48]	@ (800308c <__NVIC_SetPriority+0x4c>)
 800305a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800305e:	0112      	lsls	r2, r2, #4
 8003060:	b2d2      	uxtb	r2, r2
 8003062:	440b      	add	r3, r1
 8003064:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003068:	e00a      	b.n	8003080 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	b2da      	uxtb	r2, r3
 800306e:	4908      	ldr	r1, [pc, #32]	@ (8003090 <__NVIC_SetPriority+0x50>)
 8003070:	88fb      	ldrh	r3, [r7, #6]
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	3b04      	subs	r3, #4
 8003078:	0112      	lsls	r2, r2, #4
 800307a:	b2d2      	uxtb	r2, r2
 800307c:	440b      	add	r3, r1
 800307e:	761a      	strb	r2, [r3, #24]
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr
 800308c:	e000e100 	.word	0xe000e100
 8003090:	e000ed00 	.word	0xe000ed00

08003094 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003094:	b480      	push	{r7}
 8003096:	b089      	sub	sp, #36	@ 0x24
 8003098:	af00      	add	r7, sp, #0
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030a8:	69fb      	ldr	r3, [r7, #28]
 80030aa:	f1c3 0307 	rsb	r3, r3, #7
 80030ae:	2b04      	cmp	r3, #4
 80030b0:	bf28      	it	cs
 80030b2:	2304      	movcs	r3, #4
 80030b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	3304      	adds	r3, #4
 80030ba:	2b06      	cmp	r3, #6
 80030bc:	d902      	bls.n	80030c4 <NVIC_EncodePriority+0x30>
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	3b03      	subs	r3, #3
 80030c2:	e000      	b.n	80030c6 <NVIC_EncodePriority+0x32>
 80030c4:	2300      	movs	r3, #0
 80030c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c8:	f04f 32ff 	mov.w	r2, #4294967295
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	43da      	mvns	r2, r3
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	401a      	ands	r2, r3
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030dc:	f04f 31ff 	mov.w	r1, #4294967295
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	fa01 f303 	lsl.w	r3, r1, r3
 80030e6:	43d9      	mvns	r1, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ec:	4313      	orrs	r3, r2
         );
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3724      	adds	r7, #36	@ 0x24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b082      	sub	sp, #8
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7ff ff4c 	bl	8002fa0 <__NVIC_SetPriorityGrouping>
}
 8003108:	bf00      	nop
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
 800311c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800311e:	f7ff ff63 	bl	8002fe8 <__NVIC_GetPriorityGrouping>
 8003122:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	68b9      	ldr	r1, [r7, #8]
 8003128:	6978      	ldr	r0, [r7, #20]
 800312a:	f7ff ffb3 	bl	8003094 <NVIC_EncodePriority>
 800312e:	4602      	mov	r2, r0
 8003130:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003134:	4611      	mov	r1, r2
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff ff82 	bl	8003040 <__NVIC_SetPriority>
}
 800313c:	bf00      	nop
 800313e:	3718      	adds	r7, #24
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	4603      	mov	r3, r0
 800314c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800314e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003152:	4618      	mov	r0, r3
 8003154:	f7ff ff56 	bl	8003004 <__NVIC_EnableIRQ>
}
 8003158:	bf00      	nop
 800315a:	3708      	adds	r7, #8
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003164:	f3bf 8f5f 	dmb	sy
}
 8003168:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800316a:	4b07      	ldr	r3, [pc, #28]	@ (8003188 <HAL_MPU_Disable+0x28>)
 800316c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316e:	4a06      	ldr	r2, [pc, #24]	@ (8003188 <HAL_MPU_Disable+0x28>)
 8003170:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003174:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003176:	4b05      	ldr	r3, [pc, #20]	@ (800318c <HAL_MPU_Disable+0x2c>)
 8003178:	2200      	movs	r2, #0
 800317a:	605a      	str	r2, [r3, #4]
}
 800317c:	bf00      	nop
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	e000ed00 	.word	0xe000ed00
 800318c:	e000ed90 	.word	0xe000ed90

08003190 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003198:	4a0b      	ldr	r2, [pc, #44]	@ (80031c8 <HAL_MPU_Enable+0x38>)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f043 0301 	orr.w	r3, r3, #1
 80031a0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80031a2:	4b0a      	ldr	r3, [pc, #40]	@ (80031cc <HAL_MPU_Enable+0x3c>)
 80031a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a6:	4a09      	ldr	r2, [pc, #36]	@ (80031cc <HAL_MPU_Enable+0x3c>)
 80031a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031ac:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80031ae:	f3bf 8f4f 	dsb	sy
}
 80031b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80031b4:	f3bf 8f6f 	isb	sy
}
 80031b8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80031ba:	bf00      	nop
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	e000ed90 	.word	0xe000ed90
 80031cc:	e000ed00 	.word	0xe000ed00

080031d0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	785a      	ldrb	r2, [r3, #1]
 80031dc:	4b1b      	ldr	r3, [pc, #108]	@ (800324c <HAL_MPU_ConfigRegion+0x7c>)
 80031de:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80031e0:	4b1a      	ldr	r3, [pc, #104]	@ (800324c <HAL_MPU_ConfigRegion+0x7c>)
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	4a19      	ldr	r2, [pc, #100]	@ (800324c <HAL_MPU_ConfigRegion+0x7c>)
 80031e6:	f023 0301 	bic.w	r3, r3, #1
 80031ea:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80031ec:	4a17      	ldr	r2, [pc, #92]	@ (800324c <HAL_MPU_ConfigRegion+0x7c>)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	7b1b      	ldrb	r3, [r3, #12]
 80031f8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	7adb      	ldrb	r3, [r3, #11]
 80031fe:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003200:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	7a9b      	ldrb	r3, [r3, #10]
 8003206:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003208:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	7b5b      	ldrb	r3, [r3, #13]
 800320e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003210:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	7b9b      	ldrb	r3, [r3, #14]
 8003216:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003218:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	7bdb      	ldrb	r3, [r3, #15]
 800321e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003220:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	7a5b      	ldrb	r3, [r3, #9]
 8003226:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003228:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	7a1b      	ldrb	r3, [r3, #8]
 800322e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003230:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	7812      	ldrb	r2, [r2, #0]
 8003236:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003238:	4a04      	ldr	r2, [pc, #16]	@ (800324c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800323a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800323c:	6113      	str	r3, [r2, #16]
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	e000ed90 	.word	0xe000ed90

08003250 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003258:	f7ff fe8a 	bl	8002f70 <HAL_GetTick>
 800325c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d101      	bne.n	8003268 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e2dc      	b.n	8003822 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2b02      	cmp	r3, #2
 8003272:	d008      	beq.n	8003286 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2280      	movs	r2, #128	@ 0x80
 8003278:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e2cd      	b.n	8003822 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a76      	ldr	r2, [pc, #472]	@ (8003464 <HAL_DMA_Abort+0x214>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d04a      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a74      	ldr	r2, [pc, #464]	@ (8003468 <HAL_DMA_Abort+0x218>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d045      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a73      	ldr	r2, [pc, #460]	@ (800346c <HAL_DMA_Abort+0x21c>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d040      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a71      	ldr	r2, [pc, #452]	@ (8003470 <HAL_DMA_Abort+0x220>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d03b      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a70      	ldr	r2, [pc, #448]	@ (8003474 <HAL_DMA_Abort+0x224>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d036      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a6e      	ldr	r2, [pc, #440]	@ (8003478 <HAL_DMA_Abort+0x228>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d031      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a6d      	ldr	r2, [pc, #436]	@ (800347c <HAL_DMA_Abort+0x22c>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d02c      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a6b      	ldr	r2, [pc, #428]	@ (8003480 <HAL_DMA_Abort+0x230>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d027      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a6a      	ldr	r2, [pc, #424]	@ (8003484 <HAL_DMA_Abort+0x234>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d022      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a68      	ldr	r2, [pc, #416]	@ (8003488 <HAL_DMA_Abort+0x238>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d01d      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a67      	ldr	r2, [pc, #412]	@ (800348c <HAL_DMA_Abort+0x23c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d018      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a65      	ldr	r2, [pc, #404]	@ (8003490 <HAL_DMA_Abort+0x240>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d013      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a64      	ldr	r2, [pc, #400]	@ (8003494 <HAL_DMA_Abort+0x244>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d00e      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a62      	ldr	r2, [pc, #392]	@ (8003498 <HAL_DMA_Abort+0x248>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d009      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a61      	ldr	r2, [pc, #388]	@ (800349c <HAL_DMA_Abort+0x24c>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d004      	beq.n	8003326 <HAL_DMA_Abort+0xd6>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a5f      	ldr	r2, [pc, #380]	@ (80034a0 <HAL_DMA_Abort+0x250>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d101      	bne.n	800332a <HAL_DMA_Abort+0xda>
 8003326:	2301      	movs	r3, #1
 8003328:	e000      	b.n	800332c <HAL_DMA_Abort+0xdc>
 800332a:	2300      	movs	r3, #0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d013      	beq.n	8003358 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f022 021e 	bic.w	r2, r2, #30
 800333e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	695a      	ldr	r2, [r3, #20]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800334e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	617b      	str	r3, [r7, #20]
 8003356:	e00a      	b.n	800336e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 020e 	bic.w	r2, r2, #14
 8003366:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a3c      	ldr	r2, [pc, #240]	@ (8003464 <HAL_DMA_Abort+0x214>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d072      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a3a      	ldr	r2, [pc, #232]	@ (8003468 <HAL_DMA_Abort+0x218>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d06d      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a39      	ldr	r2, [pc, #228]	@ (800346c <HAL_DMA_Abort+0x21c>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d068      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a37      	ldr	r2, [pc, #220]	@ (8003470 <HAL_DMA_Abort+0x220>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d063      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a36      	ldr	r2, [pc, #216]	@ (8003474 <HAL_DMA_Abort+0x224>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d05e      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a34      	ldr	r2, [pc, #208]	@ (8003478 <HAL_DMA_Abort+0x228>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d059      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a33      	ldr	r2, [pc, #204]	@ (800347c <HAL_DMA_Abort+0x22c>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d054      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a31      	ldr	r2, [pc, #196]	@ (8003480 <HAL_DMA_Abort+0x230>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d04f      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a30      	ldr	r2, [pc, #192]	@ (8003484 <HAL_DMA_Abort+0x234>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d04a      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a2e      	ldr	r2, [pc, #184]	@ (8003488 <HAL_DMA_Abort+0x238>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d045      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a2d      	ldr	r2, [pc, #180]	@ (800348c <HAL_DMA_Abort+0x23c>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d040      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a2b      	ldr	r2, [pc, #172]	@ (8003490 <HAL_DMA_Abort+0x240>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d03b      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a2a      	ldr	r2, [pc, #168]	@ (8003494 <HAL_DMA_Abort+0x244>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d036      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a28      	ldr	r2, [pc, #160]	@ (8003498 <HAL_DMA_Abort+0x248>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d031      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a27      	ldr	r2, [pc, #156]	@ (800349c <HAL_DMA_Abort+0x24c>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d02c      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a25      	ldr	r2, [pc, #148]	@ (80034a0 <HAL_DMA_Abort+0x250>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d027      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a24      	ldr	r2, [pc, #144]	@ (80034a4 <HAL_DMA_Abort+0x254>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d022      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a22      	ldr	r2, [pc, #136]	@ (80034a8 <HAL_DMA_Abort+0x258>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d01d      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a21      	ldr	r2, [pc, #132]	@ (80034ac <HAL_DMA_Abort+0x25c>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d018      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a1f      	ldr	r2, [pc, #124]	@ (80034b0 <HAL_DMA_Abort+0x260>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d013      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a1e      	ldr	r2, [pc, #120]	@ (80034b4 <HAL_DMA_Abort+0x264>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d00e      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a1c      	ldr	r2, [pc, #112]	@ (80034b8 <HAL_DMA_Abort+0x268>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d009      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a1b      	ldr	r2, [pc, #108]	@ (80034bc <HAL_DMA_Abort+0x26c>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d004      	beq.n	800345e <HAL_DMA_Abort+0x20e>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a19      	ldr	r2, [pc, #100]	@ (80034c0 <HAL_DMA_Abort+0x270>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d132      	bne.n	80034c4 <HAL_DMA_Abort+0x274>
 800345e:	2301      	movs	r3, #1
 8003460:	e031      	b.n	80034c6 <HAL_DMA_Abort+0x276>
 8003462:	bf00      	nop
 8003464:	40020010 	.word	0x40020010
 8003468:	40020028 	.word	0x40020028
 800346c:	40020040 	.word	0x40020040
 8003470:	40020058 	.word	0x40020058
 8003474:	40020070 	.word	0x40020070
 8003478:	40020088 	.word	0x40020088
 800347c:	400200a0 	.word	0x400200a0
 8003480:	400200b8 	.word	0x400200b8
 8003484:	40020410 	.word	0x40020410
 8003488:	40020428 	.word	0x40020428
 800348c:	40020440 	.word	0x40020440
 8003490:	40020458 	.word	0x40020458
 8003494:	40020470 	.word	0x40020470
 8003498:	40020488 	.word	0x40020488
 800349c:	400204a0 	.word	0x400204a0
 80034a0:	400204b8 	.word	0x400204b8
 80034a4:	58025408 	.word	0x58025408
 80034a8:	5802541c 	.word	0x5802541c
 80034ac:	58025430 	.word	0x58025430
 80034b0:	58025444 	.word	0x58025444
 80034b4:	58025458 	.word	0x58025458
 80034b8:	5802546c 	.word	0x5802546c
 80034bc:	58025480 	.word	0x58025480
 80034c0:	58025494 	.word	0x58025494
 80034c4:	2300      	movs	r3, #0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d007      	beq.n	80034da <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a6d      	ldr	r2, [pc, #436]	@ (8003694 <HAL_DMA_Abort+0x444>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d04a      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a6b      	ldr	r2, [pc, #428]	@ (8003698 <HAL_DMA_Abort+0x448>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d045      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a6a      	ldr	r2, [pc, #424]	@ (800369c <HAL_DMA_Abort+0x44c>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d040      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a68      	ldr	r2, [pc, #416]	@ (80036a0 <HAL_DMA_Abort+0x450>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d03b      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a67      	ldr	r2, [pc, #412]	@ (80036a4 <HAL_DMA_Abort+0x454>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d036      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a65      	ldr	r2, [pc, #404]	@ (80036a8 <HAL_DMA_Abort+0x458>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d031      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a64      	ldr	r2, [pc, #400]	@ (80036ac <HAL_DMA_Abort+0x45c>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d02c      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a62      	ldr	r2, [pc, #392]	@ (80036b0 <HAL_DMA_Abort+0x460>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d027      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a61      	ldr	r2, [pc, #388]	@ (80036b4 <HAL_DMA_Abort+0x464>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d022      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a5f      	ldr	r2, [pc, #380]	@ (80036b8 <HAL_DMA_Abort+0x468>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d01d      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a5e      	ldr	r2, [pc, #376]	@ (80036bc <HAL_DMA_Abort+0x46c>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d018      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a5c      	ldr	r2, [pc, #368]	@ (80036c0 <HAL_DMA_Abort+0x470>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d013      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a5b      	ldr	r2, [pc, #364]	@ (80036c4 <HAL_DMA_Abort+0x474>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d00e      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a59      	ldr	r2, [pc, #356]	@ (80036c8 <HAL_DMA_Abort+0x478>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d009      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a58      	ldr	r2, [pc, #352]	@ (80036cc <HAL_DMA_Abort+0x47c>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d004      	beq.n	800357a <HAL_DMA_Abort+0x32a>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a56      	ldr	r2, [pc, #344]	@ (80036d0 <HAL_DMA_Abort+0x480>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d108      	bne.n	800358c <HAL_DMA_Abort+0x33c>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f022 0201 	bic.w	r2, r2, #1
 8003588:	601a      	str	r2, [r3, #0]
 800358a:	e007      	b.n	800359c <HAL_DMA_Abort+0x34c>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f022 0201 	bic.w	r2, r2, #1
 800359a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800359c:	e013      	b.n	80035c6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800359e:	f7ff fce7 	bl	8002f70 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	2b05      	cmp	r3, #5
 80035aa:	d90c      	bls.n	80035c6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2220      	movs	r2, #32
 80035b0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2203      	movs	r2, #3
 80035b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e12d      	b.n	8003822 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d1e5      	bne.n	800359e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a2f      	ldr	r2, [pc, #188]	@ (8003694 <HAL_DMA_Abort+0x444>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d04a      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a2d      	ldr	r2, [pc, #180]	@ (8003698 <HAL_DMA_Abort+0x448>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d045      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a2c      	ldr	r2, [pc, #176]	@ (800369c <HAL_DMA_Abort+0x44c>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d040      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a2a      	ldr	r2, [pc, #168]	@ (80036a0 <HAL_DMA_Abort+0x450>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d03b      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a29      	ldr	r2, [pc, #164]	@ (80036a4 <HAL_DMA_Abort+0x454>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d036      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a27      	ldr	r2, [pc, #156]	@ (80036a8 <HAL_DMA_Abort+0x458>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d031      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a26      	ldr	r2, [pc, #152]	@ (80036ac <HAL_DMA_Abort+0x45c>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d02c      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a24      	ldr	r2, [pc, #144]	@ (80036b0 <HAL_DMA_Abort+0x460>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d027      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a23      	ldr	r2, [pc, #140]	@ (80036b4 <HAL_DMA_Abort+0x464>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d022      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a21      	ldr	r2, [pc, #132]	@ (80036b8 <HAL_DMA_Abort+0x468>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d01d      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a20      	ldr	r2, [pc, #128]	@ (80036bc <HAL_DMA_Abort+0x46c>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d018      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a1e      	ldr	r2, [pc, #120]	@ (80036c0 <HAL_DMA_Abort+0x470>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d013      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a1d      	ldr	r2, [pc, #116]	@ (80036c4 <HAL_DMA_Abort+0x474>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d00e      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a1b      	ldr	r2, [pc, #108]	@ (80036c8 <HAL_DMA_Abort+0x478>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d009      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a1a      	ldr	r2, [pc, #104]	@ (80036cc <HAL_DMA_Abort+0x47c>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d004      	beq.n	8003672 <HAL_DMA_Abort+0x422>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a18      	ldr	r2, [pc, #96]	@ (80036d0 <HAL_DMA_Abort+0x480>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d101      	bne.n	8003676 <HAL_DMA_Abort+0x426>
 8003672:	2301      	movs	r3, #1
 8003674:	e000      	b.n	8003678 <HAL_DMA_Abort+0x428>
 8003676:	2300      	movs	r3, #0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d02b      	beq.n	80036d4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003680:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003686:	f003 031f 	and.w	r3, r3, #31
 800368a:	223f      	movs	r2, #63	@ 0x3f
 800368c:	409a      	lsls	r2, r3
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	609a      	str	r2, [r3, #8]
 8003692:	e02a      	b.n	80036ea <HAL_DMA_Abort+0x49a>
 8003694:	40020010 	.word	0x40020010
 8003698:	40020028 	.word	0x40020028
 800369c:	40020040 	.word	0x40020040
 80036a0:	40020058 	.word	0x40020058
 80036a4:	40020070 	.word	0x40020070
 80036a8:	40020088 	.word	0x40020088
 80036ac:	400200a0 	.word	0x400200a0
 80036b0:	400200b8 	.word	0x400200b8
 80036b4:	40020410 	.word	0x40020410
 80036b8:	40020428 	.word	0x40020428
 80036bc:	40020440 	.word	0x40020440
 80036c0:	40020458 	.word	0x40020458
 80036c4:	40020470 	.word	0x40020470
 80036c8:	40020488 	.word	0x40020488
 80036cc:	400204a0 	.word	0x400204a0
 80036d0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036de:	f003 031f 	and.w	r3, r3, #31
 80036e2:	2201      	movs	r2, #1
 80036e4:	409a      	lsls	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a4f      	ldr	r2, [pc, #316]	@ (800382c <HAL_DMA_Abort+0x5dc>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d072      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a4d      	ldr	r2, [pc, #308]	@ (8003830 <HAL_DMA_Abort+0x5e0>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d06d      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a4c      	ldr	r2, [pc, #304]	@ (8003834 <HAL_DMA_Abort+0x5e4>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d068      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a4a      	ldr	r2, [pc, #296]	@ (8003838 <HAL_DMA_Abort+0x5e8>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d063      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a49      	ldr	r2, [pc, #292]	@ (800383c <HAL_DMA_Abort+0x5ec>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d05e      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a47      	ldr	r2, [pc, #284]	@ (8003840 <HAL_DMA_Abort+0x5f0>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d059      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a46      	ldr	r2, [pc, #280]	@ (8003844 <HAL_DMA_Abort+0x5f4>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d054      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a44      	ldr	r2, [pc, #272]	@ (8003848 <HAL_DMA_Abort+0x5f8>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d04f      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a43      	ldr	r2, [pc, #268]	@ (800384c <HAL_DMA_Abort+0x5fc>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d04a      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a41      	ldr	r2, [pc, #260]	@ (8003850 <HAL_DMA_Abort+0x600>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d045      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a40      	ldr	r2, [pc, #256]	@ (8003854 <HAL_DMA_Abort+0x604>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d040      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a3e      	ldr	r2, [pc, #248]	@ (8003858 <HAL_DMA_Abort+0x608>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d03b      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a3d      	ldr	r2, [pc, #244]	@ (800385c <HAL_DMA_Abort+0x60c>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d036      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a3b      	ldr	r2, [pc, #236]	@ (8003860 <HAL_DMA_Abort+0x610>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d031      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a3a      	ldr	r2, [pc, #232]	@ (8003864 <HAL_DMA_Abort+0x614>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d02c      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a38      	ldr	r2, [pc, #224]	@ (8003868 <HAL_DMA_Abort+0x618>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d027      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a37      	ldr	r2, [pc, #220]	@ (800386c <HAL_DMA_Abort+0x61c>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d022      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a35      	ldr	r2, [pc, #212]	@ (8003870 <HAL_DMA_Abort+0x620>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d01d      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a34      	ldr	r2, [pc, #208]	@ (8003874 <HAL_DMA_Abort+0x624>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d018      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a32      	ldr	r2, [pc, #200]	@ (8003878 <HAL_DMA_Abort+0x628>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d013      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a31      	ldr	r2, [pc, #196]	@ (800387c <HAL_DMA_Abort+0x62c>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d00e      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a2f      	ldr	r2, [pc, #188]	@ (8003880 <HAL_DMA_Abort+0x630>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d009      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a2e      	ldr	r2, [pc, #184]	@ (8003884 <HAL_DMA_Abort+0x634>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d004      	beq.n	80037da <HAL_DMA_Abort+0x58a>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a2c      	ldr	r2, [pc, #176]	@ (8003888 <HAL_DMA_Abort+0x638>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d101      	bne.n	80037de <HAL_DMA_Abort+0x58e>
 80037da:	2301      	movs	r3, #1
 80037dc:	e000      	b.n	80037e0 <HAL_DMA_Abort+0x590>
 80037de:	2300      	movs	r3, #0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d015      	beq.n	8003810 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80037ec:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00c      	beq.n	8003810 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003800:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003804:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800380e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3718      	adds	r7, #24
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	40020010 	.word	0x40020010
 8003830:	40020028 	.word	0x40020028
 8003834:	40020040 	.word	0x40020040
 8003838:	40020058 	.word	0x40020058
 800383c:	40020070 	.word	0x40020070
 8003840:	40020088 	.word	0x40020088
 8003844:	400200a0 	.word	0x400200a0
 8003848:	400200b8 	.word	0x400200b8
 800384c:	40020410 	.word	0x40020410
 8003850:	40020428 	.word	0x40020428
 8003854:	40020440 	.word	0x40020440
 8003858:	40020458 	.word	0x40020458
 800385c:	40020470 	.word	0x40020470
 8003860:	40020488 	.word	0x40020488
 8003864:	400204a0 	.word	0x400204a0
 8003868:	400204b8 	.word	0x400204b8
 800386c:	58025408 	.word	0x58025408
 8003870:	5802541c 	.word	0x5802541c
 8003874:	58025430 	.word	0x58025430
 8003878:	58025444 	.word	0x58025444
 800387c:	58025458 	.word	0x58025458
 8003880:	5802546c 	.word	0x5802546c
 8003884:	58025480 	.word	0x58025480
 8003888:	58025494 	.word	0x58025494

0800388c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e237      	b.n	8003d0e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d004      	beq.n	80038b4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2280      	movs	r2, #128	@ 0x80
 80038ae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e22c      	b.n	8003d0e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a5c      	ldr	r2, [pc, #368]	@ (8003a2c <HAL_DMA_Abort_IT+0x1a0>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d04a      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a5b      	ldr	r2, [pc, #364]	@ (8003a30 <HAL_DMA_Abort_IT+0x1a4>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d045      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a59      	ldr	r2, [pc, #356]	@ (8003a34 <HAL_DMA_Abort_IT+0x1a8>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d040      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a58      	ldr	r2, [pc, #352]	@ (8003a38 <HAL_DMA_Abort_IT+0x1ac>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d03b      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a56      	ldr	r2, [pc, #344]	@ (8003a3c <HAL_DMA_Abort_IT+0x1b0>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d036      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a55      	ldr	r2, [pc, #340]	@ (8003a40 <HAL_DMA_Abort_IT+0x1b4>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d031      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a53      	ldr	r2, [pc, #332]	@ (8003a44 <HAL_DMA_Abort_IT+0x1b8>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d02c      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a52      	ldr	r2, [pc, #328]	@ (8003a48 <HAL_DMA_Abort_IT+0x1bc>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d027      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a50      	ldr	r2, [pc, #320]	@ (8003a4c <HAL_DMA_Abort_IT+0x1c0>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d022      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a4f      	ldr	r2, [pc, #316]	@ (8003a50 <HAL_DMA_Abort_IT+0x1c4>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d01d      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a4d      	ldr	r2, [pc, #308]	@ (8003a54 <HAL_DMA_Abort_IT+0x1c8>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d018      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a4c      	ldr	r2, [pc, #304]	@ (8003a58 <HAL_DMA_Abort_IT+0x1cc>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d013      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a4a      	ldr	r2, [pc, #296]	@ (8003a5c <HAL_DMA_Abort_IT+0x1d0>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d00e      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a49      	ldr	r2, [pc, #292]	@ (8003a60 <HAL_DMA_Abort_IT+0x1d4>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d009      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a47      	ldr	r2, [pc, #284]	@ (8003a64 <HAL_DMA_Abort_IT+0x1d8>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d004      	beq.n	8003954 <HAL_DMA_Abort_IT+0xc8>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a46      	ldr	r2, [pc, #280]	@ (8003a68 <HAL_DMA_Abort_IT+0x1dc>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d101      	bne.n	8003958 <HAL_DMA_Abort_IT+0xcc>
 8003954:	2301      	movs	r3, #1
 8003956:	e000      	b.n	800395a <HAL_DMA_Abort_IT+0xce>
 8003958:	2300      	movs	r3, #0
 800395a:	2b00      	cmp	r3, #0
 800395c:	f000 8086 	beq.w	8003a6c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2204      	movs	r2, #4
 8003964:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a2f      	ldr	r2, [pc, #188]	@ (8003a2c <HAL_DMA_Abort_IT+0x1a0>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d04a      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a2e      	ldr	r2, [pc, #184]	@ (8003a30 <HAL_DMA_Abort_IT+0x1a4>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d045      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a2c      	ldr	r2, [pc, #176]	@ (8003a34 <HAL_DMA_Abort_IT+0x1a8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d040      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a2b      	ldr	r2, [pc, #172]	@ (8003a38 <HAL_DMA_Abort_IT+0x1ac>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d03b      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a29      	ldr	r2, [pc, #164]	@ (8003a3c <HAL_DMA_Abort_IT+0x1b0>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d036      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a28      	ldr	r2, [pc, #160]	@ (8003a40 <HAL_DMA_Abort_IT+0x1b4>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d031      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a26      	ldr	r2, [pc, #152]	@ (8003a44 <HAL_DMA_Abort_IT+0x1b8>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d02c      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a25      	ldr	r2, [pc, #148]	@ (8003a48 <HAL_DMA_Abort_IT+0x1bc>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d027      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a23      	ldr	r2, [pc, #140]	@ (8003a4c <HAL_DMA_Abort_IT+0x1c0>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d022      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a22      	ldr	r2, [pc, #136]	@ (8003a50 <HAL_DMA_Abort_IT+0x1c4>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d01d      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a20      	ldr	r2, [pc, #128]	@ (8003a54 <HAL_DMA_Abort_IT+0x1c8>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d018      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a1f      	ldr	r2, [pc, #124]	@ (8003a58 <HAL_DMA_Abort_IT+0x1cc>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d013      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a1d      	ldr	r2, [pc, #116]	@ (8003a5c <HAL_DMA_Abort_IT+0x1d0>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d00e      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a1c      	ldr	r2, [pc, #112]	@ (8003a60 <HAL_DMA_Abort_IT+0x1d4>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d009      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a1a      	ldr	r2, [pc, #104]	@ (8003a64 <HAL_DMA_Abort_IT+0x1d8>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d004      	beq.n	8003a08 <HAL_DMA_Abort_IT+0x17c>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a19      	ldr	r2, [pc, #100]	@ (8003a68 <HAL_DMA_Abort_IT+0x1dc>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d108      	bne.n	8003a1a <HAL_DMA_Abort_IT+0x18e>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f022 0201 	bic.w	r2, r2, #1
 8003a16:	601a      	str	r2, [r3, #0]
 8003a18:	e178      	b.n	8003d0c <HAL_DMA_Abort_IT+0x480>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 0201 	bic.w	r2, r2, #1
 8003a28:	601a      	str	r2, [r3, #0]
 8003a2a:	e16f      	b.n	8003d0c <HAL_DMA_Abort_IT+0x480>
 8003a2c:	40020010 	.word	0x40020010
 8003a30:	40020028 	.word	0x40020028
 8003a34:	40020040 	.word	0x40020040
 8003a38:	40020058 	.word	0x40020058
 8003a3c:	40020070 	.word	0x40020070
 8003a40:	40020088 	.word	0x40020088
 8003a44:	400200a0 	.word	0x400200a0
 8003a48:	400200b8 	.word	0x400200b8
 8003a4c:	40020410 	.word	0x40020410
 8003a50:	40020428 	.word	0x40020428
 8003a54:	40020440 	.word	0x40020440
 8003a58:	40020458 	.word	0x40020458
 8003a5c:	40020470 	.word	0x40020470
 8003a60:	40020488 	.word	0x40020488
 8003a64:	400204a0 	.word	0x400204a0
 8003a68:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 020e 	bic.w	r2, r2, #14
 8003a7a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a6c      	ldr	r2, [pc, #432]	@ (8003c34 <HAL_DMA_Abort_IT+0x3a8>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d04a      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a6b      	ldr	r2, [pc, #428]	@ (8003c38 <HAL_DMA_Abort_IT+0x3ac>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d045      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a69      	ldr	r2, [pc, #420]	@ (8003c3c <HAL_DMA_Abort_IT+0x3b0>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d040      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a68      	ldr	r2, [pc, #416]	@ (8003c40 <HAL_DMA_Abort_IT+0x3b4>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d03b      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a66      	ldr	r2, [pc, #408]	@ (8003c44 <HAL_DMA_Abort_IT+0x3b8>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d036      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a65      	ldr	r2, [pc, #404]	@ (8003c48 <HAL_DMA_Abort_IT+0x3bc>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d031      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a63      	ldr	r2, [pc, #396]	@ (8003c4c <HAL_DMA_Abort_IT+0x3c0>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d02c      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a62      	ldr	r2, [pc, #392]	@ (8003c50 <HAL_DMA_Abort_IT+0x3c4>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d027      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a60      	ldr	r2, [pc, #384]	@ (8003c54 <HAL_DMA_Abort_IT+0x3c8>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d022      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a5f      	ldr	r2, [pc, #380]	@ (8003c58 <HAL_DMA_Abort_IT+0x3cc>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d01d      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a5d      	ldr	r2, [pc, #372]	@ (8003c5c <HAL_DMA_Abort_IT+0x3d0>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d018      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a5c      	ldr	r2, [pc, #368]	@ (8003c60 <HAL_DMA_Abort_IT+0x3d4>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d013      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a5a      	ldr	r2, [pc, #360]	@ (8003c64 <HAL_DMA_Abort_IT+0x3d8>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d00e      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a59      	ldr	r2, [pc, #356]	@ (8003c68 <HAL_DMA_Abort_IT+0x3dc>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d009      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a57      	ldr	r2, [pc, #348]	@ (8003c6c <HAL_DMA_Abort_IT+0x3e0>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d004      	beq.n	8003b1c <HAL_DMA_Abort_IT+0x290>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a56      	ldr	r2, [pc, #344]	@ (8003c70 <HAL_DMA_Abort_IT+0x3e4>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d108      	bne.n	8003b2e <HAL_DMA_Abort_IT+0x2a2>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0201 	bic.w	r2, r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	e007      	b.n	8003b3e <HAL_DMA_Abort_IT+0x2b2>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0201 	bic.w	r2, r2, #1
 8003b3c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a3c      	ldr	r2, [pc, #240]	@ (8003c34 <HAL_DMA_Abort_IT+0x3a8>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d072      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a3a      	ldr	r2, [pc, #232]	@ (8003c38 <HAL_DMA_Abort_IT+0x3ac>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d06d      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a39      	ldr	r2, [pc, #228]	@ (8003c3c <HAL_DMA_Abort_IT+0x3b0>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d068      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a37      	ldr	r2, [pc, #220]	@ (8003c40 <HAL_DMA_Abort_IT+0x3b4>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d063      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a36      	ldr	r2, [pc, #216]	@ (8003c44 <HAL_DMA_Abort_IT+0x3b8>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d05e      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a34      	ldr	r2, [pc, #208]	@ (8003c48 <HAL_DMA_Abort_IT+0x3bc>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d059      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a33      	ldr	r2, [pc, #204]	@ (8003c4c <HAL_DMA_Abort_IT+0x3c0>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d054      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a31      	ldr	r2, [pc, #196]	@ (8003c50 <HAL_DMA_Abort_IT+0x3c4>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d04f      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a30      	ldr	r2, [pc, #192]	@ (8003c54 <HAL_DMA_Abort_IT+0x3c8>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d04a      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a2e      	ldr	r2, [pc, #184]	@ (8003c58 <HAL_DMA_Abort_IT+0x3cc>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d045      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a2d      	ldr	r2, [pc, #180]	@ (8003c5c <HAL_DMA_Abort_IT+0x3d0>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d040      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a2b      	ldr	r2, [pc, #172]	@ (8003c60 <HAL_DMA_Abort_IT+0x3d4>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d03b      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a2a      	ldr	r2, [pc, #168]	@ (8003c64 <HAL_DMA_Abort_IT+0x3d8>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d036      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a28      	ldr	r2, [pc, #160]	@ (8003c68 <HAL_DMA_Abort_IT+0x3dc>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d031      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a27      	ldr	r2, [pc, #156]	@ (8003c6c <HAL_DMA_Abort_IT+0x3e0>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d02c      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a25      	ldr	r2, [pc, #148]	@ (8003c70 <HAL_DMA_Abort_IT+0x3e4>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d027      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a24      	ldr	r2, [pc, #144]	@ (8003c74 <HAL_DMA_Abort_IT+0x3e8>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d022      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a22      	ldr	r2, [pc, #136]	@ (8003c78 <HAL_DMA_Abort_IT+0x3ec>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d01d      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a21      	ldr	r2, [pc, #132]	@ (8003c7c <HAL_DMA_Abort_IT+0x3f0>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d018      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a1f      	ldr	r2, [pc, #124]	@ (8003c80 <HAL_DMA_Abort_IT+0x3f4>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d013      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a1e      	ldr	r2, [pc, #120]	@ (8003c84 <HAL_DMA_Abort_IT+0x3f8>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d00e      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a1c      	ldr	r2, [pc, #112]	@ (8003c88 <HAL_DMA_Abort_IT+0x3fc>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d009      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a1b      	ldr	r2, [pc, #108]	@ (8003c8c <HAL_DMA_Abort_IT+0x400>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d004      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x3a2>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a19      	ldr	r2, [pc, #100]	@ (8003c90 <HAL_DMA_Abort_IT+0x404>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d132      	bne.n	8003c94 <HAL_DMA_Abort_IT+0x408>
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e031      	b.n	8003c96 <HAL_DMA_Abort_IT+0x40a>
 8003c32:	bf00      	nop
 8003c34:	40020010 	.word	0x40020010
 8003c38:	40020028 	.word	0x40020028
 8003c3c:	40020040 	.word	0x40020040
 8003c40:	40020058 	.word	0x40020058
 8003c44:	40020070 	.word	0x40020070
 8003c48:	40020088 	.word	0x40020088
 8003c4c:	400200a0 	.word	0x400200a0
 8003c50:	400200b8 	.word	0x400200b8
 8003c54:	40020410 	.word	0x40020410
 8003c58:	40020428 	.word	0x40020428
 8003c5c:	40020440 	.word	0x40020440
 8003c60:	40020458 	.word	0x40020458
 8003c64:	40020470 	.word	0x40020470
 8003c68:	40020488 	.word	0x40020488
 8003c6c:	400204a0 	.word	0x400204a0
 8003c70:	400204b8 	.word	0x400204b8
 8003c74:	58025408 	.word	0x58025408
 8003c78:	5802541c 	.word	0x5802541c
 8003c7c:	58025430 	.word	0x58025430
 8003c80:	58025444 	.word	0x58025444
 8003c84:	58025458 	.word	0x58025458
 8003c88:	5802546c 	.word	0x5802546c
 8003c8c:	58025480 	.word	0x58025480
 8003c90:	58025494 	.word	0x58025494
 8003c94:	2300      	movs	r3, #0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d028      	beq.n	8003cec <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ca4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ca8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cae:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb4:	f003 031f 	and.w	r3, r3, #31
 8003cb8:	2201      	movs	r2, #1
 8003cba:	409a      	lsls	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003cc8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00c      	beq.n	8003cec <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cdc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ce0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003cea:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d003      	beq.n	8003d0c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3710      	adds	r7, #16
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop

08003d18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b089      	sub	sp, #36	@ 0x24
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003d22:	2300      	movs	r3, #0
 8003d24:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003d26:	4b89      	ldr	r3, [pc, #548]	@ (8003f4c <HAL_GPIO_Init+0x234>)
 8003d28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003d2a:	e194      	b.n	8004056 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	2101      	movs	r1, #1
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	fa01 f303 	lsl.w	r3, r1, r3
 8003d38:	4013      	ands	r3, r2
 8003d3a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 8186 	beq.w	8004050 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f003 0303 	and.w	r3, r3, #3
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d005      	beq.n	8003d5c <HAL_GPIO_Init+0x44>
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f003 0303 	and.w	r3, r3, #3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d130      	bne.n	8003dbe <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	2203      	movs	r2, #3
 8003d68:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6c:	43db      	mvns	r3, r3
 8003d6e:	69ba      	ldr	r2, [r7, #24]
 8003d70:	4013      	ands	r3, r2
 8003d72:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	68da      	ldr	r2, [r3, #12]
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d80:	69ba      	ldr	r2, [r7, #24]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d92:	2201      	movs	r2, #1
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9a:	43db      	mvns	r3, r3
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	4013      	ands	r3, r2
 8003da0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	091b      	lsrs	r3, r3, #4
 8003da8:	f003 0201 	and.w	r2, r3, #1
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	fa02 f303 	lsl.w	r3, r2, r3
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	69ba      	ldr	r2, [r7, #24]
 8003dbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f003 0303 	and.w	r3, r3, #3
 8003dc6:	2b03      	cmp	r3, #3
 8003dc8:	d017      	beq.n	8003dfa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	2203      	movs	r2, #3
 8003dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	4013      	ands	r3, r2
 8003de0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	689a      	ldr	r2, [r3, #8]
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	69ba      	ldr	r2, [r7, #24]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f003 0303 	and.w	r3, r3, #3
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d123      	bne.n	8003e4e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	08da      	lsrs	r2, r3, #3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	3208      	adds	r2, #8
 8003e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	f003 0307 	and.w	r3, r3, #7
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	220f      	movs	r2, #15
 8003e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e22:	43db      	mvns	r3, r3
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	4013      	ands	r3, r2
 8003e28:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	691a      	ldr	r2, [r3, #16]
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	f003 0307 	and.w	r3, r3, #7
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	08da      	lsrs	r2, r3, #3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	3208      	adds	r2, #8
 8003e48:	69b9      	ldr	r1, [r7, #24]
 8003e4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	2203      	movs	r2, #3
 8003e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	4013      	ands	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f003 0203 	and.w	r2, r3, #3
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	fa02 f303 	lsl.w	r3, r2, r3
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	69ba      	ldr	r2, [r7, #24]
 8003e80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	f000 80e0 	beq.w	8004050 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e90:	4b2f      	ldr	r3, [pc, #188]	@ (8003f50 <HAL_GPIO_Init+0x238>)
 8003e92:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003e96:	4a2e      	ldr	r2, [pc, #184]	@ (8003f50 <HAL_GPIO_Init+0x238>)
 8003e98:	f043 0302 	orr.w	r3, r3, #2
 8003e9c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003ea0:	4b2b      	ldr	r3, [pc, #172]	@ (8003f50 <HAL_GPIO_Init+0x238>)
 8003ea2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	60fb      	str	r3, [r7, #12]
 8003eac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003eae:	4a29      	ldr	r2, [pc, #164]	@ (8003f54 <HAL_GPIO_Init+0x23c>)
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	089b      	lsrs	r3, r3, #2
 8003eb4:	3302      	adds	r3, #2
 8003eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	f003 0303 	and.w	r3, r3, #3
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	220f      	movs	r2, #15
 8003ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eca:	43db      	mvns	r3, r3
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	4013      	ands	r3, r2
 8003ed0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a20      	ldr	r2, [pc, #128]	@ (8003f58 <HAL_GPIO_Init+0x240>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d052      	beq.n	8003f80 <HAL_GPIO_Init+0x268>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a1f      	ldr	r2, [pc, #124]	@ (8003f5c <HAL_GPIO_Init+0x244>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d031      	beq.n	8003f46 <HAL_GPIO_Init+0x22e>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a1e      	ldr	r2, [pc, #120]	@ (8003f60 <HAL_GPIO_Init+0x248>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d02b      	beq.n	8003f42 <HAL_GPIO_Init+0x22a>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a1d      	ldr	r2, [pc, #116]	@ (8003f64 <HAL_GPIO_Init+0x24c>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d025      	beq.n	8003f3e <HAL_GPIO_Init+0x226>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8003f68 <HAL_GPIO_Init+0x250>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d01f      	beq.n	8003f3a <HAL_GPIO_Init+0x222>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a1b      	ldr	r2, [pc, #108]	@ (8003f6c <HAL_GPIO_Init+0x254>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d019      	beq.n	8003f36 <HAL_GPIO_Init+0x21e>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a1a      	ldr	r2, [pc, #104]	@ (8003f70 <HAL_GPIO_Init+0x258>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d013      	beq.n	8003f32 <HAL_GPIO_Init+0x21a>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a19      	ldr	r2, [pc, #100]	@ (8003f74 <HAL_GPIO_Init+0x25c>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d00d      	beq.n	8003f2e <HAL_GPIO_Init+0x216>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a18      	ldr	r2, [pc, #96]	@ (8003f78 <HAL_GPIO_Init+0x260>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d007      	beq.n	8003f2a <HAL_GPIO_Init+0x212>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a17      	ldr	r2, [pc, #92]	@ (8003f7c <HAL_GPIO_Init+0x264>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d101      	bne.n	8003f26 <HAL_GPIO_Init+0x20e>
 8003f22:	2309      	movs	r3, #9
 8003f24:	e02d      	b.n	8003f82 <HAL_GPIO_Init+0x26a>
 8003f26:	230a      	movs	r3, #10
 8003f28:	e02b      	b.n	8003f82 <HAL_GPIO_Init+0x26a>
 8003f2a:	2308      	movs	r3, #8
 8003f2c:	e029      	b.n	8003f82 <HAL_GPIO_Init+0x26a>
 8003f2e:	2307      	movs	r3, #7
 8003f30:	e027      	b.n	8003f82 <HAL_GPIO_Init+0x26a>
 8003f32:	2306      	movs	r3, #6
 8003f34:	e025      	b.n	8003f82 <HAL_GPIO_Init+0x26a>
 8003f36:	2305      	movs	r3, #5
 8003f38:	e023      	b.n	8003f82 <HAL_GPIO_Init+0x26a>
 8003f3a:	2304      	movs	r3, #4
 8003f3c:	e021      	b.n	8003f82 <HAL_GPIO_Init+0x26a>
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e01f      	b.n	8003f82 <HAL_GPIO_Init+0x26a>
 8003f42:	2302      	movs	r3, #2
 8003f44:	e01d      	b.n	8003f82 <HAL_GPIO_Init+0x26a>
 8003f46:	2301      	movs	r3, #1
 8003f48:	e01b      	b.n	8003f82 <HAL_GPIO_Init+0x26a>
 8003f4a:	bf00      	nop
 8003f4c:	58000080 	.word	0x58000080
 8003f50:	58024400 	.word	0x58024400
 8003f54:	58000400 	.word	0x58000400
 8003f58:	58020000 	.word	0x58020000
 8003f5c:	58020400 	.word	0x58020400
 8003f60:	58020800 	.word	0x58020800
 8003f64:	58020c00 	.word	0x58020c00
 8003f68:	58021000 	.word	0x58021000
 8003f6c:	58021400 	.word	0x58021400
 8003f70:	58021800 	.word	0x58021800
 8003f74:	58021c00 	.word	0x58021c00
 8003f78:	58022000 	.word	0x58022000
 8003f7c:	58022400 	.word	0x58022400
 8003f80:	2300      	movs	r3, #0
 8003f82:	69fa      	ldr	r2, [r7, #28]
 8003f84:	f002 0203 	and.w	r2, r2, #3
 8003f88:	0092      	lsls	r2, r2, #2
 8003f8a:	4093      	lsls	r3, r2
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f92:	4938      	ldr	r1, [pc, #224]	@ (8004074 <HAL_GPIO_Init+0x35c>)
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	089b      	lsrs	r3, r3, #2
 8003f98:	3302      	adds	r3, #2
 8003f9a:	69ba      	ldr	r2, [r7, #24]
 8003f9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	43db      	mvns	r3, r3
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	4013      	ands	r3, r2
 8003fb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d003      	beq.n	8003fc6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003fc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003fce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	43db      	mvns	r3, r3
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d003      	beq.n	8003ff4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003fec:	69ba      	ldr	r2, [r7, #24]
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003ff4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	43db      	mvns	r3, r3
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4013      	ands	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d003      	beq.n	8004020 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	69ba      	ldr	r2, [r7, #24]
 8004024:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	43db      	mvns	r3, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4013      	ands	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	4313      	orrs	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	69ba      	ldr	r2, [r7, #24]
 800404e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	3301      	adds	r3, #1
 8004054:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	fa22 f303 	lsr.w	r3, r2, r3
 8004060:	2b00      	cmp	r3, #0
 8004062:	f47f ae63 	bne.w	8003d2c <HAL_GPIO_Init+0x14>
  }
}
 8004066:	bf00      	nop
 8004068:	bf00      	nop
 800406a:	3724      	adds	r7, #36	@ 0x24
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	58000400 	.word	0x58000400

08004078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	460b      	mov	r3, r1
 8004082:	807b      	strh	r3, [r7, #2]
 8004084:	4613      	mov	r3, r2
 8004086:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004088:	787b      	ldrb	r3, [r7, #1]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d003      	beq.n	8004096 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800408e:	887a      	ldrh	r2, [r7, #2]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004094:	e003      	b.n	800409e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004096:	887b      	ldrh	r3, [r7, #2]
 8004098:	041a      	lsls	r2, r3, #16
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	619a      	str	r2, [r3, #24]
}
 800409e:	bf00      	nop
 80040a0:	370c      	adds	r7, #12
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr
	...

080040ac <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80040b4:	4b19      	ldr	r3, [pc, #100]	@ (800411c <HAL_PWREx_ConfigSupply+0x70>)
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b04      	cmp	r3, #4
 80040be:	d00a      	beq.n	80040d6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80040c0:	4b16      	ldr	r3, [pc, #88]	@ (800411c <HAL_PWREx_ConfigSupply+0x70>)
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d001      	beq.n	80040d2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e01f      	b.n	8004112 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80040d2:	2300      	movs	r3, #0
 80040d4:	e01d      	b.n	8004112 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80040d6:	4b11      	ldr	r3, [pc, #68]	@ (800411c <HAL_PWREx_ConfigSupply+0x70>)
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	f023 0207 	bic.w	r2, r3, #7
 80040de:	490f      	ldr	r1, [pc, #60]	@ (800411c <HAL_PWREx_ConfigSupply+0x70>)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80040e6:	f7fe ff43 	bl	8002f70 <HAL_GetTick>
 80040ea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80040ec:	e009      	b.n	8004102 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80040ee:	f7fe ff3f 	bl	8002f70 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80040fc:	d901      	bls.n	8004102 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e007      	b.n	8004112 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004102:	4b06      	ldr	r3, [pc, #24]	@ (800411c <HAL_PWREx_ConfigSupply+0x70>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800410a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800410e:	d1ee      	bne.n	80040ee <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	58024800 	.word	0x58024800

08004120 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b08c      	sub	sp, #48	@ 0x30
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d102      	bne.n	8004134 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	f000 bc48 	b.w	80049c4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 8088 	beq.w	8004252 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004142:	4b99      	ldr	r3, [pc, #612]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800414a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800414c:	4b96      	ldr	r3, [pc, #600]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 800414e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004150:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004154:	2b10      	cmp	r3, #16
 8004156:	d007      	beq.n	8004168 <HAL_RCC_OscConfig+0x48>
 8004158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800415a:	2b18      	cmp	r3, #24
 800415c:	d111      	bne.n	8004182 <HAL_RCC_OscConfig+0x62>
 800415e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004160:	f003 0303 	and.w	r3, r3, #3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d10c      	bne.n	8004182 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004168:	4b8f      	ldr	r3, [pc, #572]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d06d      	beq.n	8004250 <HAL_RCC_OscConfig+0x130>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d169      	bne.n	8004250 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	f000 bc21 	b.w	80049c4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800418a:	d106      	bne.n	800419a <HAL_RCC_OscConfig+0x7a>
 800418c:	4b86      	ldr	r3, [pc, #536]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a85      	ldr	r2, [pc, #532]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004192:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004196:	6013      	str	r3, [r2, #0]
 8004198:	e02e      	b.n	80041f8 <HAL_RCC_OscConfig+0xd8>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10c      	bne.n	80041bc <HAL_RCC_OscConfig+0x9c>
 80041a2:	4b81      	ldr	r3, [pc, #516]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a80      	ldr	r2, [pc, #512]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041ac:	6013      	str	r3, [r2, #0]
 80041ae:	4b7e      	ldr	r3, [pc, #504]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a7d      	ldr	r2, [pc, #500]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041b8:	6013      	str	r3, [r2, #0]
 80041ba:	e01d      	b.n	80041f8 <HAL_RCC_OscConfig+0xd8>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041c4:	d10c      	bne.n	80041e0 <HAL_RCC_OscConfig+0xc0>
 80041c6:	4b78      	ldr	r3, [pc, #480]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a77      	ldr	r2, [pc, #476]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041d0:	6013      	str	r3, [r2, #0]
 80041d2:	4b75      	ldr	r3, [pc, #468]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a74      	ldr	r2, [pc, #464]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041dc:	6013      	str	r3, [r2, #0]
 80041de:	e00b      	b.n	80041f8 <HAL_RCC_OscConfig+0xd8>
 80041e0:	4b71      	ldr	r3, [pc, #452]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a70      	ldr	r2, [pc, #448]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041ea:	6013      	str	r3, [r2, #0]
 80041ec:	4b6e      	ldr	r3, [pc, #440]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a6d      	ldr	r2, [pc, #436]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80041f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d013      	beq.n	8004228 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004200:	f7fe feb6 	bl	8002f70 <HAL_GetTick>
 8004204:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004208:	f7fe feb2 	bl	8002f70 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b64      	cmp	r3, #100	@ 0x64
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e3d4      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800421a:	4b63      	ldr	r3, [pc, #396]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0f0      	beq.n	8004208 <HAL_RCC_OscConfig+0xe8>
 8004226:	e014      	b.n	8004252 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004228:	f7fe fea2 	bl	8002f70 <HAL_GetTick>
 800422c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800422e:	e008      	b.n	8004242 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004230:	f7fe fe9e 	bl	8002f70 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b64      	cmp	r3, #100	@ 0x64
 800423c:	d901      	bls.n	8004242 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e3c0      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004242:	4b59      	ldr	r3, [pc, #356]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1f0      	bne.n	8004230 <HAL_RCC_OscConfig+0x110>
 800424e:	e000      	b.n	8004252 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004250:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	2b00      	cmp	r3, #0
 800425c:	f000 80ca 	beq.w	80043f4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004260:	4b51      	ldr	r3, [pc, #324]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004262:	691b      	ldr	r3, [r3, #16]
 8004264:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004268:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800426a:	4b4f      	ldr	r3, [pc, #316]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 800426c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800426e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004270:	6a3b      	ldr	r3, [r7, #32]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d007      	beq.n	8004286 <HAL_RCC_OscConfig+0x166>
 8004276:	6a3b      	ldr	r3, [r7, #32]
 8004278:	2b18      	cmp	r3, #24
 800427a:	d156      	bne.n	800432a <HAL_RCC_OscConfig+0x20a>
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	f003 0303 	and.w	r3, r3, #3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d151      	bne.n	800432a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004286:	4b48      	ldr	r3, [pc, #288]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0304 	and.w	r3, r3, #4
 800428e:	2b00      	cmp	r3, #0
 8004290:	d005      	beq.n	800429e <HAL_RCC_OscConfig+0x17e>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d101      	bne.n	800429e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e392      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800429e:	4b42      	ldr	r3, [pc, #264]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f023 0219 	bic.w	r2, r3, #25
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	493f      	ldr	r1, [pc, #252]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80042ac:	4313      	orrs	r3, r2
 80042ae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b0:	f7fe fe5e 	bl	8002f70 <HAL_GetTick>
 80042b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042b6:	e008      	b.n	80042ca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042b8:	f7fe fe5a 	bl	8002f70 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e37c      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042ca:	4b37      	ldr	r3, [pc, #220]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d0f0      	beq.n	80042b8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042d6:	f7fe fe57 	bl	8002f88 <HAL_GetREVID>
 80042da:	4603      	mov	r3, r0
 80042dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d817      	bhi.n	8004314 <HAL_RCC_OscConfig+0x1f4>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	2b40      	cmp	r3, #64	@ 0x40
 80042ea:	d108      	bne.n	80042fe <HAL_RCC_OscConfig+0x1de>
 80042ec:	4b2e      	ldr	r3, [pc, #184]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80042f4:	4a2c      	ldr	r2, [pc, #176]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80042f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042fa:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042fc:	e07a      	b.n	80043f4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042fe:	4b2a      	ldr	r3, [pc, #168]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	031b      	lsls	r3, r3, #12
 800430c:	4926      	ldr	r1, [pc, #152]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 800430e:	4313      	orrs	r3, r2
 8004310:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004312:	e06f      	b.n	80043f4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004314:	4b24      	ldr	r3, [pc, #144]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	061b      	lsls	r3, r3, #24
 8004322:	4921      	ldr	r1, [pc, #132]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004324:	4313      	orrs	r3, r2
 8004326:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004328:	e064      	b.n	80043f4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d047      	beq.n	80043c2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004332:	4b1d      	ldr	r3, [pc, #116]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f023 0219 	bic.w	r2, r3, #25
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	491a      	ldr	r1, [pc, #104]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004340:	4313      	orrs	r3, r2
 8004342:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004344:	f7fe fe14 	bl	8002f70 <HAL_GetTick>
 8004348:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800434c:	f7fe fe10 	bl	8002f70 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b02      	cmp	r3, #2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e332      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800435e:	4b12      	ldr	r3, [pc, #72]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0304 	and.w	r3, r3, #4
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0f0      	beq.n	800434c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800436a:	f7fe fe0d 	bl	8002f88 <HAL_GetREVID>
 800436e:	4603      	mov	r3, r0
 8004370:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004374:	4293      	cmp	r3, r2
 8004376:	d819      	bhi.n	80043ac <HAL_RCC_OscConfig+0x28c>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	2b40      	cmp	r3, #64	@ 0x40
 800437e:	d108      	bne.n	8004392 <HAL_RCC_OscConfig+0x272>
 8004380:	4b09      	ldr	r3, [pc, #36]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004388:	4a07      	ldr	r2, [pc, #28]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 800438a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800438e:	6053      	str	r3, [r2, #4]
 8004390:	e030      	b.n	80043f4 <HAL_RCC_OscConfig+0x2d4>
 8004392:	4b05      	ldr	r3, [pc, #20]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	031b      	lsls	r3, r3, #12
 80043a0:	4901      	ldr	r1, [pc, #4]	@ (80043a8 <HAL_RCC_OscConfig+0x288>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	604b      	str	r3, [r1, #4]
 80043a6:	e025      	b.n	80043f4 <HAL_RCC_OscConfig+0x2d4>
 80043a8:	58024400 	.word	0x58024400
 80043ac:	4b9a      	ldr	r3, [pc, #616]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	691b      	ldr	r3, [r3, #16]
 80043b8:	061b      	lsls	r3, r3, #24
 80043ba:	4997      	ldr	r1, [pc, #604]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	604b      	str	r3, [r1, #4]
 80043c0:	e018      	b.n	80043f4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043c2:	4b95      	ldr	r3, [pc, #596]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a94      	ldr	r2, [pc, #592]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80043c8:	f023 0301 	bic.w	r3, r3, #1
 80043cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ce:	f7fe fdcf 	bl	8002f70 <HAL_GetTick>
 80043d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80043d4:	e008      	b.n	80043e8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043d6:	f7fe fdcb 	bl	8002f70 <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d901      	bls.n	80043e8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80043e4:	2303      	movs	r3, #3
 80043e6:	e2ed      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80043e8:	4b8b      	ldr	r3, [pc, #556]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0304 	and.w	r3, r3, #4
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1f0      	bne.n	80043d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0310 	and.w	r3, r3, #16
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 80a9 	beq.w	8004554 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004402:	4b85      	ldr	r3, [pc, #532]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800440a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800440c:	4b82      	ldr	r3, [pc, #520]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800440e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004410:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	2b08      	cmp	r3, #8
 8004416:	d007      	beq.n	8004428 <HAL_RCC_OscConfig+0x308>
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	2b18      	cmp	r3, #24
 800441c:	d13a      	bne.n	8004494 <HAL_RCC_OscConfig+0x374>
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	f003 0303 	and.w	r3, r3, #3
 8004424:	2b01      	cmp	r3, #1
 8004426:	d135      	bne.n	8004494 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004428:	4b7b      	ldr	r3, [pc, #492]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004430:	2b00      	cmp	r3, #0
 8004432:	d005      	beq.n	8004440 <HAL_RCC_OscConfig+0x320>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	69db      	ldr	r3, [r3, #28]
 8004438:	2b80      	cmp	r3, #128	@ 0x80
 800443a:	d001      	beq.n	8004440 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e2c1      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004440:	f7fe fda2 	bl	8002f88 <HAL_GetREVID>
 8004444:	4603      	mov	r3, r0
 8004446:	f241 0203 	movw	r2, #4099	@ 0x1003
 800444a:	4293      	cmp	r3, r2
 800444c:	d817      	bhi.n	800447e <HAL_RCC_OscConfig+0x35e>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	2b20      	cmp	r3, #32
 8004454:	d108      	bne.n	8004468 <HAL_RCC_OscConfig+0x348>
 8004456:	4b70      	ldr	r3, [pc, #448]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800445e:	4a6e      	ldr	r2, [pc, #440]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 8004460:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004464:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004466:	e075      	b.n	8004554 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004468:	4b6b      	ldr	r3, [pc, #428]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a1b      	ldr	r3, [r3, #32]
 8004474:	069b      	lsls	r3, r3, #26
 8004476:	4968      	ldr	r1, [pc, #416]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 8004478:	4313      	orrs	r3, r2
 800447a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800447c:	e06a      	b.n	8004554 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800447e:	4b66      	ldr	r3, [pc, #408]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6a1b      	ldr	r3, [r3, #32]
 800448a:	061b      	lsls	r3, r3, #24
 800448c:	4962      	ldr	r1, [pc, #392]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800448e:	4313      	orrs	r3, r2
 8004490:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004492:	e05f      	b.n	8004554 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	69db      	ldr	r3, [r3, #28]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d042      	beq.n	8004522 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800449c:	4b5e      	ldr	r3, [pc, #376]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a5d      	ldr	r2, [pc, #372]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80044a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044a8:	f7fe fd62 	bl	8002f70 <HAL_GetTick>
 80044ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80044ae:	e008      	b.n	80044c2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80044b0:	f7fe fd5e 	bl	8002f70 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e280      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80044c2:	4b55      	ldr	r3, [pc, #340]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d0f0      	beq.n	80044b0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80044ce:	f7fe fd5b 	bl	8002f88 <HAL_GetREVID>
 80044d2:	4603      	mov	r3, r0
 80044d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80044d8:	4293      	cmp	r3, r2
 80044da:	d817      	bhi.n	800450c <HAL_RCC_OscConfig+0x3ec>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a1b      	ldr	r3, [r3, #32]
 80044e0:	2b20      	cmp	r3, #32
 80044e2:	d108      	bne.n	80044f6 <HAL_RCC_OscConfig+0x3d6>
 80044e4:	4b4c      	ldr	r3, [pc, #304]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80044ec:	4a4a      	ldr	r2, [pc, #296]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80044ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80044f2:	6053      	str	r3, [r2, #4]
 80044f4:	e02e      	b.n	8004554 <HAL_RCC_OscConfig+0x434>
 80044f6:	4b48      	ldr	r3, [pc, #288]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	069b      	lsls	r3, r3, #26
 8004504:	4944      	ldr	r1, [pc, #272]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 8004506:	4313      	orrs	r3, r2
 8004508:	604b      	str	r3, [r1, #4]
 800450a:	e023      	b.n	8004554 <HAL_RCC_OscConfig+0x434>
 800450c:	4b42      	ldr	r3, [pc, #264]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a1b      	ldr	r3, [r3, #32]
 8004518:	061b      	lsls	r3, r3, #24
 800451a:	493f      	ldr	r1, [pc, #252]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800451c:	4313      	orrs	r3, r2
 800451e:	60cb      	str	r3, [r1, #12]
 8004520:	e018      	b.n	8004554 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004522:	4b3d      	ldr	r3, [pc, #244]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a3c      	ldr	r2, [pc, #240]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 8004528:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800452c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452e:	f7fe fd1f 	bl	8002f70 <HAL_GetTick>
 8004532:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004534:	e008      	b.n	8004548 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004536:	f7fe fd1b 	bl	8002f70 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d901      	bls.n	8004548 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e23d      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004548:	4b33      	ldr	r3, [pc, #204]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1f0      	bne.n	8004536 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0308 	and.w	r3, r3, #8
 800455c:	2b00      	cmp	r3, #0
 800455e:	d036      	beq.n	80045ce <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	695b      	ldr	r3, [r3, #20]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d019      	beq.n	800459c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004568:	4b2b      	ldr	r3, [pc, #172]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800456a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800456c:	4a2a      	ldr	r2, [pc, #168]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800456e:	f043 0301 	orr.w	r3, r3, #1
 8004572:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004574:	f7fe fcfc 	bl	8002f70 <HAL_GetTick>
 8004578:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800457a:	e008      	b.n	800458e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800457c:	f7fe fcf8 	bl	8002f70 <HAL_GetTick>
 8004580:	4602      	mov	r2, r0
 8004582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004584:	1ad3      	subs	r3, r2, r3
 8004586:	2b02      	cmp	r3, #2
 8004588:	d901      	bls.n	800458e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800458a:	2303      	movs	r3, #3
 800458c:	e21a      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800458e:	4b22      	ldr	r3, [pc, #136]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 8004590:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004592:	f003 0302 	and.w	r3, r3, #2
 8004596:	2b00      	cmp	r3, #0
 8004598:	d0f0      	beq.n	800457c <HAL_RCC_OscConfig+0x45c>
 800459a:	e018      	b.n	80045ce <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800459c:	4b1e      	ldr	r3, [pc, #120]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800459e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045a0:	4a1d      	ldr	r2, [pc, #116]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80045a2:	f023 0301 	bic.w	r3, r3, #1
 80045a6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a8:	f7fe fce2 	bl	8002f70 <HAL_GetTick>
 80045ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80045ae:	e008      	b.n	80045c2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045b0:	f7fe fcde 	bl	8002f70 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e200      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80045c2:	4b15      	ldr	r3, [pc, #84]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80045c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1f0      	bne.n	80045b0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0320 	and.w	r3, r3, #32
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d039      	beq.n	800464e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d01c      	beq.n	800461c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80045e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a0c      	ldr	r2, [pc, #48]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 80045e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80045ec:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80045ee:	f7fe fcbf 	bl	8002f70 <HAL_GetTick>
 80045f2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80045f4:	e008      	b.n	8004608 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045f6:	f7fe fcbb 	bl	8002f70 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d901      	bls.n	8004608 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e1dd      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004608:	4b03      	ldr	r3, [pc, #12]	@ (8004618 <HAL_RCC_OscConfig+0x4f8>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d0f0      	beq.n	80045f6 <HAL_RCC_OscConfig+0x4d6>
 8004614:	e01b      	b.n	800464e <HAL_RCC_OscConfig+0x52e>
 8004616:	bf00      	nop
 8004618:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800461c:	4b9b      	ldr	r3, [pc, #620]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a9a      	ldr	r2, [pc, #616]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004622:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004626:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004628:	f7fe fca2 	bl	8002f70 <HAL_GetTick>
 800462c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800462e:	e008      	b.n	8004642 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004630:	f7fe fc9e 	bl	8002f70 <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e1c0      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004642:	4b92      	ldr	r3, [pc, #584]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1f0      	bne.n	8004630 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0304 	and.w	r3, r3, #4
 8004656:	2b00      	cmp	r3, #0
 8004658:	f000 8081 	beq.w	800475e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800465c:	4b8c      	ldr	r3, [pc, #560]	@ (8004890 <HAL_RCC_OscConfig+0x770>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a8b      	ldr	r2, [pc, #556]	@ (8004890 <HAL_RCC_OscConfig+0x770>)
 8004662:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004666:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004668:	f7fe fc82 	bl	8002f70 <HAL_GetTick>
 800466c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004670:	f7fe fc7e 	bl	8002f70 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b64      	cmp	r3, #100	@ 0x64
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e1a0      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004682:	4b83      	ldr	r3, [pc, #524]	@ (8004890 <HAL_RCC_OscConfig+0x770>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800468a:	2b00      	cmp	r3, #0
 800468c:	d0f0      	beq.n	8004670 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	2b01      	cmp	r3, #1
 8004694:	d106      	bne.n	80046a4 <HAL_RCC_OscConfig+0x584>
 8004696:	4b7d      	ldr	r3, [pc, #500]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800469a:	4a7c      	ldr	r2, [pc, #496]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 800469c:	f043 0301 	orr.w	r3, r3, #1
 80046a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80046a2:	e02d      	b.n	8004700 <HAL_RCC_OscConfig+0x5e0>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10c      	bne.n	80046c6 <HAL_RCC_OscConfig+0x5a6>
 80046ac:	4b77      	ldr	r3, [pc, #476]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b0:	4a76      	ldr	r2, [pc, #472]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046b2:	f023 0301 	bic.w	r3, r3, #1
 80046b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80046b8:	4b74      	ldr	r3, [pc, #464]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046bc:	4a73      	ldr	r2, [pc, #460]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046be:	f023 0304 	bic.w	r3, r3, #4
 80046c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80046c4:	e01c      	b.n	8004700 <HAL_RCC_OscConfig+0x5e0>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	2b05      	cmp	r3, #5
 80046cc:	d10c      	bne.n	80046e8 <HAL_RCC_OscConfig+0x5c8>
 80046ce:	4b6f      	ldr	r3, [pc, #444]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d2:	4a6e      	ldr	r2, [pc, #440]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046d4:	f043 0304 	orr.w	r3, r3, #4
 80046d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80046da:	4b6c      	ldr	r3, [pc, #432]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046de:	4a6b      	ldr	r2, [pc, #428]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046e0:	f043 0301 	orr.w	r3, r3, #1
 80046e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80046e6:	e00b      	b.n	8004700 <HAL_RCC_OscConfig+0x5e0>
 80046e8:	4b68      	ldr	r3, [pc, #416]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ec:	4a67      	ldr	r2, [pc, #412]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046ee:	f023 0301 	bic.w	r3, r3, #1
 80046f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80046f4:	4b65      	ldr	r3, [pc, #404]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046f8:	4a64      	ldr	r2, [pc, #400]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80046fa:	f023 0304 	bic.w	r3, r3, #4
 80046fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d015      	beq.n	8004734 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004708:	f7fe fc32 	bl	8002f70 <HAL_GetTick>
 800470c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800470e:	e00a      	b.n	8004726 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004710:	f7fe fc2e 	bl	8002f70 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800471e:	4293      	cmp	r3, r2
 8004720:	d901      	bls.n	8004726 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e14e      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004726:	4b59      	ldr	r3, [pc, #356]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d0ee      	beq.n	8004710 <HAL_RCC_OscConfig+0x5f0>
 8004732:	e014      	b.n	800475e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004734:	f7fe fc1c 	bl	8002f70 <HAL_GetTick>
 8004738:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800473a:	e00a      	b.n	8004752 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800473c:	f7fe fc18 	bl	8002f70 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	f241 3288 	movw	r2, #5000	@ 0x1388
 800474a:	4293      	cmp	r3, r2
 800474c:	d901      	bls.n	8004752 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e138      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004752:	4b4e      	ldr	r3, [pc, #312]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d1ee      	bne.n	800473c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004762:	2b00      	cmp	r3, #0
 8004764:	f000 812d 	beq.w	80049c2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004768:	4b48      	ldr	r3, [pc, #288]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004770:	2b18      	cmp	r3, #24
 8004772:	f000 80bd 	beq.w	80048f0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477a:	2b02      	cmp	r3, #2
 800477c:	f040 809e 	bne.w	80048bc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004780:	4b42      	ldr	r3, [pc, #264]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a41      	ldr	r2, [pc, #260]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004786:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800478a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800478c:	f7fe fbf0 	bl	8002f70 <HAL_GetTick>
 8004790:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004792:	e008      	b.n	80047a6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004794:	f7fe fbec 	bl	8002f70 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e10e      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80047a6:	4b39      	ldr	r3, [pc, #228]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1f0      	bne.n	8004794 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047b2:	4b36      	ldr	r3, [pc, #216]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80047b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047b6:	4b37      	ldr	r3, [pc, #220]	@ (8004894 <HAL_RCC_OscConfig+0x774>)
 80047b8:	4013      	ands	r3, r2
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80047c2:	0112      	lsls	r2, r2, #4
 80047c4:	430a      	orrs	r2, r1
 80047c6:	4931      	ldr	r1, [pc, #196]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047d0:	3b01      	subs	r3, #1
 80047d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047da:	3b01      	subs	r3, #1
 80047dc:	025b      	lsls	r3, r3, #9
 80047de:	b29b      	uxth	r3, r3
 80047e0:	431a      	orrs	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e6:	3b01      	subs	r3, #1
 80047e8:	041b      	lsls	r3, r3, #16
 80047ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80047ee:	431a      	orrs	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047f4:	3b01      	subs	r3, #1
 80047f6:	061b      	lsls	r3, r3, #24
 80047f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80047fc:	4923      	ldr	r1, [pc, #140]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004802:	4b22      	ldr	r3, [pc, #136]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004806:	4a21      	ldr	r2, [pc, #132]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004808:	f023 0301 	bic.w	r3, r3, #1
 800480c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800480e:	4b1f      	ldr	r3, [pc, #124]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004810:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004812:	4b21      	ldr	r3, [pc, #132]	@ (8004898 <HAL_RCC_OscConfig+0x778>)
 8004814:	4013      	ands	r3, r2
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800481a:	00d2      	lsls	r2, r2, #3
 800481c:	491b      	ldr	r1, [pc, #108]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 800481e:	4313      	orrs	r3, r2
 8004820:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004822:	4b1a      	ldr	r3, [pc, #104]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004826:	f023 020c 	bic.w	r2, r3, #12
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482e:	4917      	ldr	r1, [pc, #92]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004830:	4313      	orrs	r3, r2
 8004832:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004834:	4b15      	ldr	r3, [pc, #84]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004838:	f023 0202 	bic.w	r2, r3, #2
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004840:	4912      	ldr	r1, [pc, #72]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004842:	4313      	orrs	r3, r2
 8004844:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004846:	4b11      	ldr	r3, [pc, #68]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484a:	4a10      	ldr	r2, [pc, #64]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 800484c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004850:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004852:	4b0e      	ldr	r3, [pc, #56]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004856:	4a0d      	ldr	r2, [pc, #52]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004858:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800485c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800485e:	4b0b      	ldr	r3, [pc, #44]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004862:	4a0a      	ldr	r2, [pc, #40]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004864:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004868:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800486a:	4b08      	ldr	r3, [pc, #32]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 800486c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800486e:	4a07      	ldr	r2, [pc, #28]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004870:	f043 0301 	orr.w	r3, r3, #1
 8004874:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004876:	4b05      	ldr	r3, [pc, #20]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a04      	ldr	r2, [pc, #16]	@ (800488c <HAL_RCC_OscConfig+0x76c>)
 800487c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004880:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004882:	f7fe fb75 	bl	8002f70 <HAL_GetTick>
 8004886:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004888:	e011      	b.n	80048ae <HAL_RCC_OscConfig+0x78e>
 800488a:	bf00      	nop
 800488c:	58024400 	.word	0x58024400
 8004890:	58024800 	.word	0x58024800
 8004894:	fffffc0c 	.word	0xfffffc0c
 8004898:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800489c:	f7fe fb68 	bl	8002f70 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d901      	bls.n	80048ae <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e08a      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80048ae:	4b47      	ldr	r3, [pc, #284]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d0f0      	beq.n	800489c <HAL_RCC_OscConfig+0x77c>
 80048ba:	e082      	b.n	80049c2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048bc:	4b43      	ldr	r3, [pc, #268]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a42      	ldr	r2, [pc, #264]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 80048c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c8:	f7fe fb52 	bl	8002f70 <HAL_GetTick>
 80048cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048ce:	e008      	b.n	80048e2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d0:	f7fe fb4e 	bl	8002f70 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d901      	bls.n	80048e2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e070      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048e2:	4b3a      	ldr	r3, [pc, #232]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1f0      	bne.n	80048d0 <HAL_RCC_OscConfig+0x7b0>
 80048ee:	e068      	b.n	80049c2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80048f0:	4b36      	ldr	r3, [pc, #216]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 80048f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80048f6:	4b35      	ldr	r3, [pc, #212]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 80048f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048fa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004900:	2b01      	cmp	r3, #1
 8004902:	d031      	beq.n	8004968 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	f003 0203 	and.w	r2, r3, #3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800490e:	429a      	cmp	r2, r3
 8004910:	d12a      	bne.n	8004968 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	091b      	lsrs	r3, r3, #4
 8004916:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800491e:	429a      	cmp	r2, r3
 8004920:	d122      	bne.n	8004968 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800492e:	429a      	cmp	r2, r3
 8004930:	d11a      	bne.n	8004968 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	0a5b      	lsrs	r3, r3, #9
 8004936:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800493e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004940:	429a      	cmp	r2, r3
 8004942:	d111      	bne.n	8004968 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	0c1b      	lsrs	r3, r3, #16
 8004948:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004950:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004952:	429a      	cmp	r2, r3
 8004954:	d108      	bne.n	8004968 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	0e1b      	lsrs	r3, r3, #24
 800495a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004962:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004964:	429a      	cmp	r2, r3
 8004966:	d001      	beq.n	800496c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e02b      	b.n	80049c4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800496c:	4b17      	ldr	r3, [pc, #92]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 800496e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004970:	08db      	lsrs	r3, r3, #3
 8004972:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004976:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800497c:	693a      	ldr	r2, [r7, #16]
 800497e:	429a      	cmp	r2, r3
 8004980:	d01f      	beq.n	80049c2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004982:	4b12      	ldr	r3, [pc, #72]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 8004984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004986:	4a11      	ldr	r2, [pc, #68]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 8004988:	f023 0301 	bic.w	r3, r3, #1
 800498c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800498e:	f7fe faef 	bl	8002f70 <HAL_GetTick>
 8004992:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004994:	bf00      	nop
 8004996:	f7fe faeb 	bl	8002f70 <HAL_GetTick>
 800499a:	4602      	mov	r2, r0
 800499c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499e:	4293      	cmp	r3, r2
 80049a0:	d0f9      	beq.n	8004996 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80049a2:	4b0a      	ldr	r3, [pc, #40]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 80049a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049a6:	4b0a      	ldr	r3, [pc, #40]	@ (80049d0 <HAL_RCC_OscConfig+0x8b0>)
 80049a8:	4013      	ands	r3, r2
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80049ae:	00d2      	lsls	r2, r2, #3
 80049b0:	4906      	ldr	r1, [pc, #24]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80049b6:	4b05      	ldr	r3, [pc, #20]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 80049b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ba:	4a04      	ldr	r2, [pc, #16]	@ (80049cc <HAL_RCC_OscConfig+0x8ac>)
 80049bc:	f043 0301 	orr.w	r3, r3, #1
 80049c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3730      	adds	r7, #48	@ 0x30
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	58024400 	.word	0x58024400
 80049d0:	ffff0007 	.word	0xffff0007

080049d4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b086      	sub	sp, #24
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e19c      	b.n	8004d22 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049e8:	4b8a      	ldr	r3, [pc, #552]	@ (8004c14 <HAL_RCC_ClockConfig+0x240>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 030f 	and.w	r3, r3, #15
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d910      	bls.n	8004a18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049f6:	4b87      	ldr	r3, [pc, #540]	@ (8004c14 <HAL_RCC_ClockConfig+0x240>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f023 020f 	bic.w	r2, r3, #15
 80049fe:	4985      	ldr	r1, [pc, #532]	@ (8004c14 <HAL_RCC_ClockConfig+0x240>)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a06:	4b83      	ldr	r3, [pc, #524]	@ (8004c14 <HAL_RCC_ClockConfig+0x240>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 030f 	and.w	r3, r3, #15
 8004a0e:	683a      	ldr	r2, [r7, #0]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d001      	beq.n	8004a18 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e184      	b.n	8004d22 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0304 	and.w	r3, r3, #4
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d010      	beq.n	8004a46 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	691a      	ldr	r2, [r3, #16]
 8004a28:	4b7b      	ldr	r3, [pc, #492]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d908      	bls.n	8004a46 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004a34:	4b78      	ldr	r3, [pc, #480]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	4975      	ldr	r1, [pc, #468]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0308 	and.w	r3, r3, #8
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d010      	beq.n	8004a74 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	695a      	ldr	r2, [r3, #20]
 8004a56:	4b70      	ldr	r3, [pc, #448]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004a58:	69db      	ldr	r3, [r3, #28]
 8004a5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d908      	bls.n	8004a74 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004a62:	4b6d      	ldr	r3, [pc, #436]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	496a      	ldr	r1, [pc, #424]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 0310 	and.w	r3, r3, #16
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d010      	beq.n	8004aa2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	699a      	ldr	r2, [r3, #24]
 8004a84:	4b64      	ldr	r3, [pc, #400]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004a86:	69db      	ldr	r3, [r3, #28]
 8004a88:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d908      	bls.n	8004aa2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004a90:	4b61      	ldr	r3, [pc, #388]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004a92:	69db      	ldr	r3, [r3, #28]
 8004a94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	495e      	ldr	r1, [pc, #376]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0320 	and.w	r3, r3, #32
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d010      	beq.n	8004ad0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	69da      	ldr	r2, [r3, #28]
 8004ab2:	4b59      	ldr	r3, [pc, #356]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d908      	bls.n	8004ad0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004abe:	4b56      	ldr	r3, [pc, #344]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	69db      	ldr	r3, [r3, #28]
 8004aca:	4953      	ldr	r1, [pc, #332]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0302 	and.w	r3, r3, #2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d010      	beq.n	8004afe <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68da      	ldr	r2, [r3, #12]
 8004ae0:	4b4d      	ldr	r3, [pc, #308]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	f003 030f 	and.w	r3, r3, #15
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d908      	bls.n	8004afe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004aec:	4b4a      	ldr	r3, [pc, #296]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	f023 020f 	bic.w	r2, r3, #15
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	4947      	ldr	r1, [pc, #284]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d055      	beq.n	8004bb6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004b0a:	4b43      	ldr	r3, [pc, #268]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	4940      	ldr	r1, [pc, #256]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d107      	bne.n	8004b34 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b24:	4b3c      	ldr	r3, [pc, #240]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d121      	bne.n	8004b74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e0f6      	b.n	8004d22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	2b03      	cmp	r3, #3
 8004b3a:	d107      	bne.n	8004b4c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004b3c:	4b36      	ldr	r3, [pc, #216]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d115      	bne.n	8004b74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e0ea      	b.n	8004d22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d107      	bne.n	8004b64 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004b54:	4b30      	ldr	r3, [pc, #192]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d109      	bne.n	8004b74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e0de      	b.n	8004d22 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b64:	4b2c      	ldr	r3, [pc, #176]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0304 	and.w	r3, r3, #4
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d101      	bne.n	8004b74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e0d6      	b.n	8004d22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b74:	4b28      	ldr	r3, [pc, #160]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	f023 0207 	bic.w	r2, r3, #7
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	4925      	ldr	r1, [pc, #148]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b86:	f7fe f9f3 	bl	8002f70 <HAL_GetTick>
 8004b8a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b8c:	e00a      	b.n	8004ba4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b8e:	f7fe f9ef 	bl	8002f70 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d901      	bls.n	8004ba4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e0be      	b.n	8004d22 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	00db      	lsls	r3, r3, #3
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d1eb      	bne.n	8004b8e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0302 	and.w	r3, r3, #2
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d010      	beq.n	8004be4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	68da      	ldr	r2, [r3, #12]
 8004bc6:	4b14      	ldr	r3, [pc, #80]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004bc8:	699b      	ldr	r3, [r3, #24]
 8004bca:	f003 030f 	and.w	r3, r3, #15
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d208      	bcs.n	8004be4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bd2:	4b11      	ldr	r3, [pc, #68]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	f023 020f 	bic.w	r2, r3, #15
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	490e      	ldr	r1, [pc, #56]	@ (8004c18 <HAL_RCC_ClockConfig+0x244>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004be4:	4b0b      	ldr	r3, [pc, #44]	@ (8004c14 <HAL_RCC_ClockConfig+0x240>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 030f 	and.w	r3, r3, #15
 8004bec:	683a      	ldr	r2, [r7, #0]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d214      	bcs.n	8004c1c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bf2:	4b08      	ldr	r3, [pc, #32]	@ (8004c14 <HAL_RCC_ClockConfig+0x240>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f023 020f 	bic.w	r2, r3, #15
 8004bfa:	4906      	ldr	r1, [pc, #24]	@ (8004c14 <HAL_RCC_ClockConfig+0x240>)
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c02:	4b04      	ldr	r3, [pc, #16]	@ (8004c14 <HAL_RCC_ClockConfig+0x240>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	683a      	ldr	r2, [r7, #0]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d005      	beq.n	8004c1c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e086      	b.n	8004d22 <HAL_RCC_ClockConfig+0x34e>
 8004c14:	52002000 	.word	0x52002000
 8004c18:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d010      	beq.n	8004c4a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	691a      	ldr	r2, [r3, #16]
 8004c2c:	4b3f      	ldr	r3, [pc, #252]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d208      	bcs.n	8004c4a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004c38:	4b3c      	ldr	r3, [pc, #240]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004c3a:	699b      	ldr	r3, [r3, #24]
 8004c3c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	4939      	ldr	r1, [pc, #228]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0308 	and.w	r3, r3, #8
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d010      	beq.n	8004c78 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	695a      	ldr	r2, [r3, #20]
 8004c5a:	4b34      	ldr	r3, [pc, #208]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d208      	bcs.n	8004c78 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004c66:	4b31      	ldr	r3, [pc, #196]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	492e      	ldr	r1, [pc, #184]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0310 	and.w	r3, r3, #16
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d010      	beq.n	8004ca6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	699a      	ldr	r2, [r3, #24]
 8004c88:	4b28      	ldr	r3, [pc, #160]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004c8a:	69db      	ldr	r3, [r3, #28]
 8004c8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d208      	bcs.n	8004ca6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004c94:	4b25      	ldr	r3, [pc, #148]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004c96:	69db      	ldr	r3, [r3, #28]
 8004c98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	4922      	ldr	r1, [pc, #136]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0320 	and.w	r3, r3, #32
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d010      	beq.n	8004cd4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	69da      	ldr	r2, [r3, #28]
 8004cb6:	4b1d      	ldr	r3, [pc, #116]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004cb8:	6a1b      	ldr	r3, [r3, #32]
 8004cba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d208      	bcs.n	8004cd4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	69db      	ldr	r3, [r3, #28]
 8004cce:	4917      	ldr	r1, [pc, #92]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004cd4:	f000 f834 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	4b14      	ldr	r3, [pc, #80]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	0a1b      	lsrs	r3, r3, #8
 8004ce0:	f003 030f 	and.w	r3, r3, #15
 8004ce4:	4912      	ldr	r1, [pc, #72]	@ (8004d30 <HAL_RCC_ClockConfig+0x35c>)
 8004ce6:	5ccb      	ldrb	r3, [r1, r3]
 8004ce8:	f003 031f 	and.w	r3, r3, #31
 8004cec:	fa22 f303 	lsr.w	r3, r2, r3
 8004cf0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8004d2c <HAL_RCC_ClockConfig+0x358>)
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	4a0d      	ldr	r2, [pc, #52]	@ (8004d30 <HAL_RCC_ClockConfig+0x35c>)
 8004cfc:	5cd3      	ldrb	r3, [r2, r3]
 8004cfe:	f003 031f 	and.w	r3, r3, #31
 8004d02:	693a      	ldr	r2, [r7, #16]
 8004d04:	fa22 f303 	lsr.w	r3, r2, r3
 8004d08:	4a0a      	ldr	r2, [pc, #40]	@ (8004d34 <HAL_RCC_ClockConfig+0x360>)
 8004d0a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8004d38 <HAL_RCC_ClockConfig+0x364>)
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004d12:	4b0a      	ldr	r3, [pc, #40]	@ (8004d3c <HAL_RCC_ClockConfig+0x368>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f7fd fe82 	bl	8002a20 <HAL_InitTick>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3718      	adds	r7, #24
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	58024400 	.word	0x58024400
 8004d30:	080124b0 	.word	0x080124b0
 8004d34:	24000338 	.word	0x24000338
 8004d38:	24000334 	.word	0x24000334
 8004d3c:	2400033c 	.word	0x2400033c

08004d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b089      	sub	sp, #36	@ 0x24
 8004d44:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d46:	4bb3      	ldr	r3, [pc, #716]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d4e:	2b18      	cmp	r3, #24
 8004d50:	f200 8155 	bhi.w	8004ffe <HAL_RCC_GetSysClockFreq+0x2be>
 8004d54:	a201      	add	r2, pc, #4	@ (adr r2, 8004d5c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d5a:	bf00      	nop
 8004d5c:	08004dc1 	.word	0x08004dc1
 8004d60:	08004fff 	.word	0x08004fff
 8004d64:	08004fff 	.word	0x08004fff
 8004d68:	08004fff 	.word	0x08004fff
 8004d6c:	08004fff 	.word	0x08004fff
 8004d70:	08004fff 	.word	0x08004fff
 8004d74:	08004fff 	.word	0x08004fff
 8004d78:	08004fff 	.word	0x08004fff
 8004d7c:	08004de7 	.word	0x08004de7
 8004d80:	08004fff 	.word	0x08004fff
 8004d84:	08004fff 	.word	0x08004fff
 8004d88:	08004fff 	.word	0x08004fff
 8004d8c:	08004fff 	.word	0x08004fff
 8004d90:	08004fff 	.word	0x08004fff
 8004d94:	08004fff 	.word	0x08004fff
 8004d98:	08004fff 	.word	0x08004fff
 8004d9c:	08004ded 	.word	0x08004ded
 8004da0:	08004fff 	.word	0x08004fff
 8004da4:	08004fff 	.word	0x08004fff
 8004da8:	08004fff 	.word	0x08004fff
 8004dac:	08004fff 	.word	0x08004fff
 8004db0:	08004fff 	.word	0x08004fff
 8004db4:	08004fff 	.word	0x08004fff
 8004db8:	08004fff 	.word	0x08004fff
 8004dbc:	08004df3 	.word	0x08004df3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004dc0:	4b94      	ldr	r3, [pc, #592]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0320 	and.w	r3, r3, #32
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d009      	beq.n	8004de0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004dcc:	4b91      	ldr	r3, [pc, #580]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	08db      	lsrs	r3, r3, #3
 8004dd2:	f003 0303 	and.w	r3, r3, #3
 8004dd6:	4a90      	ldr	r2, [pc, #576]	@ (8005018 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004dd8:	fa22 f303 	lsr.w	r3, r2, r3
 8004ddc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004dde:	e111      	b.n	8005004 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004de0:	4b8d      	ldr	r3, [pc, #564]	@ (8005018 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004de2:	61bb      	str	r3, [r7, #24]
      break;
 8004de4:	e10e      	b.n	8005004 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004de6:	4b8d      	ldr	r3, [pc, #564]	@ (800501c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004de8:	61bb      	str	r3, [r7, #24]
      break;
 8004dea:	e10b      	b.n	8005004 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004dec:	4b8c      	ldr	r3, [pc, #560]	@ (8005020 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004dee:	61bb      	str	r3, [r7, #24]
      break;
 8004df0:	e108      	b.n	8005004 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004df2:	4b88      	ldr	r3, [pc, #544]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004df6:	f003 0303 	and.w	r3, r3, #3
 8004dfa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004dfc:	4b85      	ldr	r3, [pc, #532]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e00:	091b      	lsrs	r3, r3, #4
 8004e02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e06:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004e08:	4b82      	ldr	r3, [pc, #520]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e0c:	f003 0301 	and.w	r3, r3, #1
 8004e10:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004e12:	4b80      	ldr	r3, [pc, #512]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e16:	08db      	lsrs	r3, r3, #3
 8004e18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	fb02 f303 	mul.w	r3, r2, r3
 8004e22:	ee07 3a90 	vmov	s15, r3
 8004e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e2a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f000 80e1 	beq.w	8004ff8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	f000 8083 	beq.w	8004f44 <HAL_RCC_GetSysClockFreq+0x204>
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	2b02      	cmp	r3, #2
 8004e42:	f200 80a1 	bhi.w	8004f88 <HAL_RCC_GetSysClockFreq+0x248>
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d003      	beq.n	8004e54 <HAL_RCC_GetSysClockFreq+0x114>
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d056      	beq.n	8004f00 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004e52:	e099      	b.n	8004f88 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e54:	4b6f      	ldr	r3, [pc, #444]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0320 	and.w	r3, r3, #32
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d02d      	beq.n	8004ebc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e60:	4b6c      	ldr	r3, [pc, #432]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	08db      	lsrs	r3, r3, #3
 8004e66:	f003 0303 	and.w	r3, r3, #3
 8004e6a:	4a6b      	ldr	r2, [pc, #428]	@ (8005018 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004e6c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e70:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	ee07 3a90 	vmov	s15, r3
 8004e78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	ee07 3a90 	vmov	s15, r3
 8004e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e8a:	4b62      	ldr	r3, [pc, #392]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e92:	ee07 3a90 	vmov	s15, r3
 8004e96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e9e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005024 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ea2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ea6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004eaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004eae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eb6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004eba:	e087      	b.n	8004fcc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	ee07 3a90 	vmov	s15, r3
 8004ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ec6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005028 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ece:	4b51      	ldr	r3, [pc, #324]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ed6:	ee07 3a90 	vmov	s15, r3
 8004eda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ede:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ee2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005024 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ee6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004eee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ef2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004efa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004efe:	e065      	b.n	8004fcc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	ee07 3a90 	vmov	s15, r3
 8004f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f0a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800502c <HAL_RCC_GetSysClockFreq+0x2ec>
 8004f0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f12:	4b40      	ldr	r3, [pc, #256]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f1a:	ee07 3a90 	vmov	s15, r3
 8004f1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f22:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f26:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005024 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004f42:	e043      	b.n	8004fcc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	ee07 3a90 	vmov	s15, r3
 8004f4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f4e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005030 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004f52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f56:	4b2f      	ldr	r3, [pc, #188]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f5e:	ee07 3a90 	vmov	s15, r3
 8004f62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f66:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f6a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005024 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004f86:	e021      	b.n	8004fcc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	ee07 3a90 	vmov	s15, r3
 8004f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f92:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800502c <HAL_RCC_GetSysClockFreq+0x2ec>
 8004f96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fa2:	ee07 3a90 	vmov	s15, r3
 8004fa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004faa:	ed97 6a02 	vldr	s12, [r7, #8]
 8004fae:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005024 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004fb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fc6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004fca:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004fcc:	4b11      	ldr	r3, [pc, #68]	@ (8005014 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd0:	0a5b      	lsrs	r3, r3, #9
 8004fd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	ee07 3a90 	vmov	s15, r3
 8004fe0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004fe4:	edd7 6a07 	vldr	s13, [r7, #28]
 8004fe8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ff0:	ee17 3a90 	vmov	r3, s15
 8004ff4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004ff6:	e005      	b.n	8005004 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	61bb      	str	r3, [r7, #24]
      break;
 8004ffc:	e002      	b.n	8005004 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004ffe:	4b07      	ldr	r3, [pc, #28]	@ (800501c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005000:	61bb      	str	r3, [r7, #24]
      break;
 8005002:	bf00      	nop
  }

  return sysclockfreq;
 8005004:	69bb      	ldr	r3, [r7, #24]
}
 8005006:	4618      	mov	r0, r3
 8005008:	3724      	adds	r7, #36	@ 0x24
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	58024400 	.word	0x58024400
 8005018:	03d09000 	.word	0x03d09000
 800501c:	003d0900 	.word	0x003d0900
 8005020:	007a1200 	.word	0x007a1200
 8005024:	46000000 	.word	0x46000000
 8005028:	4c742400 	.word	0x4c742400
 800502c:	4a742400 	.word	0x4a742400
 8005030:	4af42400 	.word	0x4af42400

08005034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800503a:	f7ff fe81 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 800503e:	4602      	mov	r2, r0
 8005040:	4b10      	ldr	r3, [pc, #64]	@ (8005084 <HAL_RCC_GetHCLKFreq+0x50>)
 8005042:	699b      	ldr	r3, [r3, #24]
 8005044:	0a1b      	lsrs	r3, r3, #8
 8005046:	f003 030f 	and.w	r3, r3, #15
 800504a:	490f      	ldr	r1, [pc, #60]	@ (8005088 <HAL_RCC_GetHCLKFreq+0x54>)
 800504c:	5ccb      	ldrb	r3, [r1, r3]
 800504e:	f003 031f 	and.w	r3, r3, #31
 8005052:	fa22 f303 	lsr.w	r3, r2, r3
 8005056:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005058:	4b0a      	ldr	r3, [pc, #40]	@ (8005084 <HAL_RCC_GetHCLKFreq+0x50>)
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	f003 030f 	and.w	r3, r3, #15
 8005060:	4a09      	ldr	r2, [pc, #36]	@ (8005088 <HAL_RCC_GetHCLKFreq+0x54>)
 8005062:	5cd3      	ldrb	r3, [r2, r3]
 8005064:	f003 031f 	and.w	r3, r3, #31
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	fa22 f303 	lsr.w	r3, r2, r3
 800506e:	4a07      	ldr	r2, [pc, #28]	@ (800508c <HAL_RCC_GetHCLKFreq+0x58>)
 8005070:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005072:	4a07      	ldr	r2, [pc, #28]	@ (8005090 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005078:	4b04      	ldr	r3, [pc, #16]	@ (800508c <HAL_RCC_GetHCLKFreq+0x58>)
 800507a:	681b      	ldr	r3, [r3, #0]
}
 800507c:	4618      	mov	r0, r3
 800507e:	3708      	adds	r7, #8
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	58024400 	.word	0x58024400
 8005088:	080124b0 	.word	0x080124b0
 800508c:	24000338 	.word	0x24000338
 8005090:	24000334 	.word	0x24000334

08005094 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005098:	f7ff ffcc 	bl	8005034 <HAL_RCC_GetHCLKFreq>
 800509c:	4602      	mov	r2, r0
 800509e:	4b06      	ldr	r3, [pc, #24]	@ (80050b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050a0:	69db      	ldr	r3, [r3, #28]
 80050a2:	091b      	lsrs	r3, r3, #4
 80050a4:	f003 0307 	and.w	r3, r3, #7
 80050a8:	4904      	ldr	r1, [pc, #16]	@ (80050bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80050aa:	5ccb      	ldrb	r3, [r1, r3]
 80050ac:	f003 031f 	and.w	r3, r3, #31
 80050b0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	58024400 	.word	0x58024400
 80050bc:	080124b0 	.word	0x080124b0

080050c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80050c4:	f7ff ffb6 	bl	8005034 <HAL_RCC_GetHCLKFreq>
 80050c8:	4602      	mov	r2, r0
 80050ca:	4b06      	ldr	r3, [pc, #24]	@ (80050e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050cc:	69db      	ldr	r3, [r3, #28]
 80050ce:	0a1b      	lsrs	r3, r3, #8
 80050d0:	f003 0307 	and.w	r3, r3, #7
 80050d4:	4904      	ldr	r1, [pc, #16]	@ (80050e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80050d6:	5ccb      	ldrb	r3, [r1, r3]
 80050d8:	f003 031f 	and.w	r3, r3, #31
 80050dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	58024400 	.word	0x58024400
 80050e8:	080124b0 	.word	0x080124b0

080050ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	223f      	movs	r2, #63	@ 0x3f
 80050fa:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80050fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005168 <HAL_RCC_GetClockConfig+0x7c>)
 80050fe:	691b      	ldr	r3, [r3, #16]
 8005100:	f003 0207 	and.w	r2, r3, #7
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8005108:	4b17      	ldr	r3, [pc, #92]	@ (8005168 <HAL_RCC_GetClockConfig+0x7c>)
 800510a:	699b      	ldr	r3, [r3, #24]
 800510c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8005114:	4b14      	ldr	r3, [pc, #80]	@ (8005168 <HAL_RCC_GetClockConfig+0x7c>)
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	f003 020f 	and.w	r2, r3, #15
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8005120:	4b11      	ldr	r3, [pc, #68]	@ (8005168 <HAL_RCC_GetClockConfig+0x7c>)
 8005122:	699b      	ldr	r3, [r3, #24]
 8005124:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800512c:	4b0e      	ldr	r3, [pc, #56]	@ (8005168 <HAL_RCC_GetClockConfig+0x7c>)
 800512e:	69db      	ldr	r3, [r3, #28]
 8005130:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8005138:	4b0b      	ldr	r3, [pc, #44]	@ (8005168 <HAL_RCC_GetClockConfig+0x7c>)
 800513a:	69db      	ldr	r3, [r3, #28]
 800513c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8005144:	4b08      	ldr	r3, [pc, #32]	@ (8005168 <HAL_RCC_GetClockConfig+0x7c>)
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005150:	4b06      	ldr	r3, [pc, #24]	@ (800516c <HAL_RCC_GetClockConfig+0x80>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 020f 	and.w	r2, r3, #15
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	601a      	str	r2, [r3, #0]
}
 800515c:	bf00      	nop
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr
 8005168:	58024400 	.word	0x58024400
 800516c:	52002000 	.word	0x52002000

08005170 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005174:	b0ca      	sub	sp, #296	@ 0x128
 8005176:	af00      	add	r7, sp, #0
 8005178:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800517c:	2300      	movs	r3, #0
 800517e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005182:	2300      	movs	r3, #0
 8005184:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005190:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005194:	2500      	movs	r5, #0
 8005196:	ea54 0305 	orrs.w	r3, r4, r5
 800519a:	d049      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800519c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051a6:	d02f      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80051a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051ac:	d828      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80051ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051b2:	d01a      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80051b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051b8:	d822      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d003      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80051be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051c2:	d007      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80051c4:	e01c      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051c6:	4bb8      	ldr	r3, [pc, #736]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ca:	4ab7      	ldr	r2, [pc, #732]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80051d2:	e01a      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80051d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d8:	3308      	adds	r3, #8
 80051da:	2102      	movs	r1, #2
 80051dc:	4618      	mov	r0, r3
 80051de:	f001 fc8f 	bl	8006b00 <RCCEx_PLL2_Config>
 80051e2:	4603      	mov	r3, r0
 80051e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80051e8:	e00f      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80051ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ee:	3328      	adds	r3, #40	@ 0x28
 80051f0:	2102      	movs	r1, #2
 80051f2:	4618      	mov	r0, r3
 80051f4:	f001 fd36 	bl	8006c64 <RCCEx_PLL3_Config>
 80051f8:	4603      	mov	r3, r0
 80051fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80051fe:	e004      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005206:	e000      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005208:	bf00      	nop
    }

    if (ret == HAL_OK)
 800520a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10a      	bne.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005212:	4ba5      	ldr	r3, [pc, #660]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005216:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800521a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005220:	4aa1      	ldr	r2, [pc, #644]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005222:	430b      	orrs	r3, r1
 8005224:	6513      	str	r3, [r2, #80]	@ 0x50
 8005226:	e003      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005228:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800522c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005238:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800523c:	f04f 0900 	mov.w	r9, #0
 8005240:	ea58 0309 	orrs.w	r3, r8, r9
 8005244:	d047      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800524c:	2b04      	cmp	r3, #4
 800524e:	d82a      	bhi.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005250:	a201      	add	r2, pc, #4	@ (adr r2, 8005258 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005256:	bf00      	nop
 8005258:	0800526d 	.word	0x0800526d
 800525c:	0800527b 	.word	0x0800527b
 8005260:	08005291 	.word	0x08005291
 8005264:	080052af 	.word	0x080052af
 8005268:	080052af 	.word	0x080052af
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800526c:	4b8e      	ldr	r3, [pc, #568]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800526e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005270:	4a8d      	ldr	r2, [pc, #564]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005272:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005276:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005278:	e01a      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800527a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527e:	3308      	adds	r3, #8
 8005280:	2100      	movs	r1, #0
 8005282:	4618      	mov	r0, r3
 8005284:	f001 fc3c 	bl	8006b00 <RCCEx_PLL2_Config>
 8005288:	4603      	mov	r3, r0
 800528a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800528e:	e00f      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005294:	3328      	adds	r3, #40	@ 0x28
 8005296:	2100      	movs	r1, #0
 8005298:	4618      	mov	r0, r3
 800529a:	f001 fce3 	bl	8006c64 <RCCEx_PLL3_Config>
 800529e:	4603      	mov	r3, r0
 80052a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052a4:	e004      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052ac:	e000      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80052ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d10a      	bne.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052b8:	4b7b      	ldr	r3, [pc, #492]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052bc:	f023 0107 	bic.w	r1, r3, #7
 80052c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052c6:	4a78      	ldr	r2, [pc, #480]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052c8:	430b      	orrs	r3, r1
 80052ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80052cc:	e003      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80052d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052de:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80052e2:	f04f 0b00 	mov.w	fp, #0
 80052e6:	ea5a 030b 	orrs.w	r3, sl, fp
 80052ea:	d04c      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80052ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052f6:	d030      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80052f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052fc:	d829      	bhi.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80052fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8005300:	d02d      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005302:	2bc0      	cmp	r3, #192	@ 0xc0
 8005304:	d825      	bhi.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005306:	2b80      	cmp	r3, #128	@ 0x80
 8005308:	d018      	beq.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800530a:	2b80      	cmp	r3, #128	@ 0x80
 800530c:	d821      	bhi.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800530e:	2b00      	cmp	r3, #0
 8005310:	d002      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005312:	2b40      	cmp	r3, #64	@ 0x40
 8005314:	d007      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005316:	e01c      	b.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005318:	4b63      	ldr	r3, [pc, #396]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800531a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531c:	4a62      	ldr	r2, [pc, #392]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800531e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005322:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005324:	e01c      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800532a:	3308      	adds	r3, #8
 800532c:	2100      	movs	r1, #0
 800532e:	4618      	mov	r0, r3
 8005330:	f001 fbe6 	bl	8006b00 <RCCEx_PLL2_Config>
 8005334:	4603      	mov	r3, r0
 8005336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800533a:	e011      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800533c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005340:	3328      	adds	r3, #40	@ 0x28
 8005342:	2100      	movs	r1, #0
 8005344:	4618      	mov	r0, r3
 8005346:	f001 fc8d 	bl	8006c64 <RCCEx_PLL3_Config>
 800534a:	4603      	mov	r3, r0
 800534c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005350:	e006      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005358:	e002      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800535a:	bf00      	nop
 800535c:	e000      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800535e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005360:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005364:	2b00      	cmp	r3, #0
 8005366:	d10a      	bne.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005368:	4b4f      	ldr	r3, [pc, #316]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800536a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800536c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005376:	4a4c      	ldr	r2, [pc, #304]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005378:	430b      	orrs	r3, r1
 800537a:	6513      	str	r3, [r2, #80]	@ 0x50
 800537c:	e003      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800537e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005382:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005392:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005396:	2300      	movs	r3, #0
 8005398:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800539c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80053a0:	460b      	mov	r3, r1
 80053a2:	4313      	orrs	r3, r2
 80053a4:	d053      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80053a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053aa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80053ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053b2:	d035      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80053b4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053b8:	d82e      	bhi.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80053ba:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80053be:	d031      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80053c0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80053c4:	d828      	bhi.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80053c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053ca:	d01a      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80053cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053d0:	d822      	bhi.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d003      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80053d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053da:	d007      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80053dc:	e01c      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053de:	4b32      	ldr	r3, [pc, #200]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e2:	4a31      	ldr	r2, [pc, #196]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80053ea:	e01c      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f0:	3308      	adds	r3, #8
 80053f2:	2100      	movs	r1, #0
 80053f4:	4618      	mov	r0, r3
 80053f6:	f001 fb83 	bl	8006b00 <RCCEx_PLL2_Config>
 80053fa:	4603      	mov	r3, r0
 80053fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005400:	e011      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005406:	3328      	adds	r3, #40	@ 0x28
 8005408:	2100      	movs	r1, #0
 800540a:	4618      	mov	r0, r3
 800540c:	f001 fc2a 	bl	8006c64 <RCCEx_PLL3_Config>
 8005410:	4603      	mov	r3, r0
 8005412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005416:	e006      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800541e:	e002      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005420:	bf00      	nop
 8005422:	e000      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005424:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005426:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10b      	bne.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800542e:	4b1e      	ldr	r3, [pc, #120]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005432:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800543a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800543e:	4a1a      	ldr	r2, [pc, #104]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005440:	430b      	orrs	r3, r1
 8005442:	6593      	str	r3, [r2, #88]	@ 0x58
 8005444:	e003      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005446:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800544a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800544e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005456:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800545a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800545e:	2300      	movs	r3, #0
 8005460:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005464:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005468:	460b      	mov	r3, r1
 800546a:	4313      	orrs	r3, r2
 800546c:	d056      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800546e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005472:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005476:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800547a:	d038      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800547c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005480:	d831      	bhi.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005482:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005486:	d034      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005488:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800548c:	d82b      	bhi.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800548e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005492:	d01d      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005494:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005498:	d825      	bhi.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800549a:	2b00      	cmp	r3, #0
 800549c:	d006      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800549e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054a2:	d00a      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80054a4:	e01f      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80054a6:	bf00      	nop
 80054a8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054ac:	4ba2      	ldr	r3, [pc, #648]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b0:	4aa1      	ldr	r2, [pc, #644]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054b8:	e01c      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054be:	3308      	adds	r3, #8
 80054c0:	2100      	movs	r1, #0
 80054c2:	4618      	mov	r0, r3
 80054c4:	f001 fb1c 	bl	8006b00 <RCCEx_PLL2_Config>
 80054c8:	4603      	mov	r3, r0
 80054ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80054ce:	e011      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d4:	3328      	adds	r3, #40	@ 0x28
 80054d6:	2100      	movs	r1, #0
 80054d8:	4618      	mov	r0, r3
 80054da:	f001 fbc3 	bl	8006c64 <RCCEx_PLL3_Config>
 80054de:	4603      	mov	r3, r0
 80054e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054e4:	e006      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054ec:	e002      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80054ee:	bf00      	nop
 80054f0:	e000      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80054f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d10b      	bne.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80054fc:	4b8e      	ldr	r3, [pc, #568]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005500:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005508:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800550c:	4a8a      	ldr	r2, [pc, #552]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800550e:	430b      	orrs	r3, r1
 8005510:	6593      	str	r3, [r2, #88]	@ 0x58
 8005512:	e003      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005514:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005518:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800551c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005524:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005528:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800552c:	2300      	movs	r3, #0
 800552e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005532:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005536:	460b      	mov	r3, r1
 8005538:	4313      	orrs	r3, r2
 800553a:	d03a      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800553c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005542:	2b30      	cmp	r3, #48	@ 0x30
 8005544:	d01f      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005546:	2b30      	cmp	r3, #48	@ 0x30
 8005548:	d819      	bhi.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800554a:	2b20      	cmp	r3, #32
 800554c:	d00c      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800554e:	2b20      	cmp	r3, #32
 8005550:	d815      	bhi.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005552:	2b00      	cmp	r3, #0
 8005554:	d019      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005556:	2b10      	cmp	r3, #16
 8005558:	d111      	bne.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800555a:	4b77      	ldr	r3, [pc, #476]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800555c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800555e:	4a76      	ldr	r2, [pc, #472]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005560:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005564:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005566:	e011      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800556c:	3308      	adds	r3, #8
 800556e:	2102      	movs	r1, #2
 8005570:	4618      	mov	r0, r3
 8005572:	f001 fac5 	bl	8006b00 <RCCEx_PLL2_Config>
 8005576:	4603      	mov	r3, r0
 8005578:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800557c:	e006      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005584:	e002      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005586:	bf00      	nop
 8005588:	e000      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800558a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800558c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005590:	2b00      	cmp	r3, #0
 8005592:	d10a      	bne.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005594:	4b68      	ldr	r3, [pc, #416]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005596:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005598:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800559c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055a2:	4a65      	ldr	r2, [pc, #404]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055a4:	430b      	orrs	r3, r1
 80055a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80055a8:	e003      	b.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80055b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ba:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80055be:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80055c2:	2300      	movs	r3, #0
 80055c4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80055c8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80055cc:	460b      	mov	r3, r1
 80055ce:	4313      	orrs	r3, r2
 80055d0:	d051      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80055d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055dc:	d035      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80055de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055e2:	d82e      	bhi.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80055e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80055e8:	d031      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80055ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80055ee:	d828      	bhi.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80055f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055f4:	d01a      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80055f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055fa:	d822      	bhi.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d003      	beq.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005600:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005604:	d007      	beq.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005606:	e01c      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005608:	4b4b      	ldr	r3, [pc, #300]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800560a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800560c:	4a4a      	ldr	r2, [pc, #296]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800560e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005612:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005614:	e01c      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800561a:	3308      	adds	r3, #8
 800561c:	2100      	movs	r1, #0
 800561e:	4618      	mov	r0, r3
 8005620:	f001 fa6e 	bl	8006b00 <RCCEx_PLL2_Config>
 8005624:	4603      	mov	r3, r0
 8005626:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800562a:	e011      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800562c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005630:	3328      	adds	r3, #40	@ 0x28
 8005632:	2100      	movs	r1, #0
 8005634:	4618      	mov	r0, r3
 8005636:	f001 fb15 	bl	8006c64 <RCCEx_PLL3_Config>
 800563a:	4603      	mov	r3, r0
 800563c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005640:	e006      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005648:	e002      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800564a:	bf00      	nop
 800564c:	e000      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800564e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005650:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005654:	2b00      	cmp	r3, #0
 8005656:	d10a      	bne.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005658:	4b37      	ldr	r3, [pc, #220]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800565a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800565c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005666:	4a34      	ldr	r2, [pc, #208]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005668:	430b      	orrs	r3, r1
 800566a:	6513      	str	r3, [r2, #80]	@ 0x50
 800566c:	e003      	b.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800566e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005672:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800567a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800567e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005682:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005686:	2300      	movs	r3, #0
 8005688:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800568c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005690:	460b      	mov	r3, r1
 8005692:	4313      	orrs	r3, r2
 8005694:	d056      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800569a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800569c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056a0:	d033      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80056a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056a6:	d82c      	bhi.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80056a8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056ac:	d02f      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80056ae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056b2:	d826      	bhi.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80056b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056b8:	d02b      	beq.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80056ba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056be:	d820      	bhi.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80056c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056c4:	d012      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80056c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056ca:	d81a      	bhi.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d022      	beq.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80056d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056d4:	d115      	bne.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80056d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056da:	3308      	adds	r3, #8
 80056dc:	2101      	movs	r1, #1
 80056de:	4618      	mov	r0, r3
 80056e0:	f001 fa0e 	bl	8006b00 <RCCEx_PLL2_Config>
 80056e4:	4603      	mov	r3, r0
 80056e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80056ea:	e015      	b.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80056ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f0:	3328      	adds	r3, #40	@ 0x28
 80056f2:	2101      	movs	r1, #1
 80056f4:	4618      	mov	r0, r3
 80056f6:	f001 fab5 	bl	8006c64 <RCCEx_PLL3_Config>
 80056fa:	4603      	mov	r3, r0
 80056fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005700:	e00a      	b.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005708:	e006      	b.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800570a:	bf00      	nop
 800570c:	e004      	b.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800570e:	bf00      	nop
 8005710:	e002      	b.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005712:	bf00      	nop
 8005714:	e000      	b.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005716:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005718:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800571c:	2b00      	cmp	r3, #0
 800571e:	d10d      	bne.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005720:	4b05      	ldr	r3, [pc, #20]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005722:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005724:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800572c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800572e:	4a02      	ldr	r2, [pc, #8]	@ (8005738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005730:	430b      	orrs	r3, r1
 8005732:	6513      	str	r3, [r2, #80]	@ 0x50
 8005734:	e006      	b.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005736:	bf00      	nop
 8005738:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800573c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005740:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005750:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005754:	2300      	movs	r3, #0
 8005756:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800575a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800575e:	460b      	mov	r3, r1
 8005760:	4313      	orrs	r3, r2
 8005762:	d055      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005768:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800576c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005770:	d033      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005772:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005776:	d82c      	bhi.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005778:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800577c:	d02f      	beq.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800577e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005782:	d826      	bhi.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005784:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005788:	d02b      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800578a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800578e:	d820      	bhi.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005790:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005794:	d012      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005796:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800579a:	d81a      	bhi.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800579c:	2b00      	cmp	r3, #0
 800579e:	d022      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80057a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057a4:	d115      	bne.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80057a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057aa:	3308      	adds	r3, #8
 80057ac:	2101      	movs	r1, #1
 80057ae:	4618      	mov	r0, r3
 80057b0:	f001 f9a6 	bl	8006b00 <RCCEx_PLL2_Config>
 80057b4:	4603      	mov	r3, r0
 80057b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80057ba:	e015      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057c0:	3328      	adds	r3, #40	@ 0x28
 80057c2:	2101      	movs	r1, #1
 80057c4:	4618      	mov	r0, r3
 80057c6:	f001 fa4d 	bl	8006c64 <RCCEx_PLL3_Config>
 80057ca:	4603      	mov	r3, r0
 80057cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80057d0:	e00a      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057d8:	e006      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80057da:	bf00      	nop
 80057dc:	e004      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80057de:	bf00      	nop
 80057e0:	e002      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80057e2:	bf00      	nop
 80057e4:	e000      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80057e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d10b      	bne.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80057f0:	4ba3      	ldr	r3, [pc, #652]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057f4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80057f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005800:	4a9f      	ldr	r2, [pc, #636]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005802:	430b      	orrs	r3, r1
 8005804:	6593      	str	r3, [r2, #88]	@ 0x58
 8005806:	e003      	b.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005808:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800580c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005818:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800581c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005820:	2300      	movs	r3, #0
 8005822:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005826:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800582a:	460b      	mov	r3, r1
 800582c:	4313      	orrs	r3, r2
 800582e:	d037      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005836:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800583a:	d00e      	beq.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800583c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005840:	d816      	bhi.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005842:	2b00      	cmp	r3, #0
 8005844:	d018      	beq.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005846:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800584a:	d111      	bne.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800584c:	4b8c      	ldr	r3, [pc, #560]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800584e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005850:	4a8b      	ldr	r2, [pc, #556]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005852:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005856:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005858:	e00f      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800585a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800585e:	3308      	adds	r3, #8
 8005860:	2101      	movs	r1, #1
 8005862:	4618      	mov	r0, r3
 8005864:	f001 f94c 	bl	8006b00 <RCCEx_PLL2_Config>
 8005868:	4603      	mov	r3, r0
 800586a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800586e:	e004      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005876:	e000      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005878:	bf00      	nop
    }

    if (ret == HAL_OK)
 800587a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10a      	bne.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005882:	4b7f      	ldr	r3, [pc, #508]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005886:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800588a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005890:	4a7b      	ldr	r2, [pc, #492]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005892:	430b      	orrs	r3, r1
 8005894:	6513      	str	r3, [r2, #80]	@ 0x50
 8005896:	e003      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800589c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80058a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80058ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058b0:	2300      	movs	r3, #0
 80058b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80058b6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80058ba:	460b      	mov	r3, r1
 80058bc:	4313      	orrs	r3, r2
 80058be:	d039      	beq.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80058c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058c6:	2b03      	cmp	r3, #3
 80058c8:	d81c      	bhi.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80058ca:	a201      	add	r2, pc, #4	@ (adr r2, 80058d0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80058cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d0:	0800590d 	.word	0x0800590d
 80058d4:	080058e1 	.word	0x080058e1
 80058d8:	080058ef 	.word	0x080058ef
 80058dc:	0800590d 	.word	0x0800590d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058e0:	4b67      	ldr	r3, [pc, #412]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e4:	4a66      	ldr	r2, [pc, #408]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80058ec:	e00f      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80058ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f2:	3308      	adds	r3, #8
 80058f4:	2102      	movs	r1, #2
 80058f6:	4618      	mov	r0, r3
 80058f8:	f001 f902 	bl	8006b00 <RCCEx_PLL2_Config>
 80058fc:	4603      	mov	r3, r0
 80058fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005902:	e004      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800590a:	e000      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800590c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800590e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005912:	2b00      	cmp	r3, #0
 8005914:	d10a      	bne.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005916:	4b5a      	ldr	r3, [pc, #360]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800591a:	f023 0103 	bic.w	r1, r3, #3
 800591e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005922:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005924:	4a56      	ldr	r2, [pc, #344]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005926:	430b      	orrs	r3, r1
 8005928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800592a:	e003      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800592c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005930:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005940:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005944:	2300      	movs	r3, #0
 8005946:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800594a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800594e:	460b      	mov	r3, r1
 8005950:	4313      	orrs	r3, r2
 8005952:	f000 809f 	beq.w	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005956:	4b4b      	ldr	r3, [pc, #300]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a4a      	ldr	r2, [pc, #296]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800595c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005960:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005962:	f7fd fb05 	bl	8002f70 <HAL_GetTick>
 8005966:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800596a:	e00b      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800596c:	f7fd fb00 	bl	8002f70 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	2b64      	cmp	r3, #100	@ 0x64
 800597a:	d903      	bls.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800597c:	2303      	movs	r3, #3
 800597e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005982:	e005      	b.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005984:	4b3f      	ldr	r3, [pc, #252]	@ (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0ed      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005990:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005994:	2b00      	cmp	r3, #0
 8005996:	d179      	bne.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005998:	4b39      	ldr	r3, [pc, #228]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800599a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800599c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80059a4:	4053      	eors	r3, r2
 80059a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d015      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059ae:	4b34      	ldr	r3, [pc, #208]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059b6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059ba:	4b31      	ldr	r3, [pc, #196]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059be:	4a30      	ldr	r2, [pc, #192]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059c4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80059c6:	4b2e      	ldr	r3, [pc, #184]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ca:	4a2d      	ldr	r2, [pc, #180]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059d0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80059d2:	4a2b      	ldr	r2, [pc, #172]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80059d8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80059da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80059e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059e6:	d118      	bne.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059e8:	f7fd fac2 	bl	8002f70 <HAL_GetTick>
 80059ec:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80059f0:	e00d      	b.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059f2:	f7fd fabd 	bl	8002f70 <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80059fc:	1ad2      	subs	r2, r2, r3
 80059fe:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d903      	bls.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005a0c:	e005      	b.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a12:	f003 0302 	and.w	r3, r3, #2
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d0eb      	beq.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005a1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d129      	bne.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a26:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a32:	d10e      	bne.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005a34:	4b12      	ldr	r3, [pc, #72]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a40:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a44:	091a      	lsrs	r2, r3, #4
 8005a46:	4b10      	ldr	r3, [pc, #64]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005a48:	4013      	ands	r3, r2
 8005a4a:	4a0d      	ldr	r2, [pc, #52]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a4c:	430b      	orrs	r3, r1
 8005a4e:	6113      	str	r3, [r2, #16]
 8005a50:	e005      	b.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005a52:	4b0b      	ldr	r3, [pc, #44]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	4a0a      	ldr	r2, [pc, #40]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a58:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005a5c:	6113      	str	r3, [r2, #16]
 8005a5e:	4b08      	ldr	r3, [pc, #32]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a60:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a6e:	4a04      	ldr	r2, [pc, #16]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a70:	430b      	orrs	r3, r1
 8005a72:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a74:	e00e      	b.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005a7e:	e009      	b.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005a80:	58024400 	.word	0x58024400
 8005a84:	58024800 	.word	0x58024800
 8005a88:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9c:	f002 0301 	and.w	r3, r2, #1
 8005aa0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005aaa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005aae:	460b      	mov	r3, r1
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	f000 8089 	beq.w	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005abc:	2b28      	cmp	r3, #40	@ 0x28
 8005abe:	d86b      	bhi.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac6:	bf00      	nop
 8005ac8:	08005ba1 	.word	0x08005ba1
 8005acc:	08005b99 	.word	0x08005b99
 8005ad0:	08005b99 	.word	0x08005b99
 8005ad4:	08005b99 	.word	0x08005b99
 8005ad8:	08005b99 	.word	0x08005b99
 8005adc:	08005b99 	.word	0x08005b99
 8005ae0:	08005b99 	.word	0x08005b99
 8005ae4:	08005b99 	.word	0x08005b99
 8005ae8:	08005b6d 	.word	0x08005b6d
 8005aec:	08005b99 	.word	0x08005b99
 8005af0:	08005b99 	.word	0x08005b99
 8005af4:	08005b99 	.word	0x08005b99
 8005af8:	08005b99 	.word	0x08005b99
 8005afc:	08005b99 	.word	0x08005b99
 8005b00:	08005b99 	.word	0x08005b99
 8005b04:	08005b99 	.word	0x08005b99
 8005b08:	08005b83 	.word	0x08005b83
 8005b0c:	08005b99 	.word	0x08005b99
 8005b10:	08005b99 	.word	0x08005b99
 8005b14:	08005b99 	.word	0x08005b99
 8005b18:	08005b99 	.word	0x08005b99
 8005b1c:	08005b99 	.word	0x08005b99
 8005b20:	08005b99 	.word	0x08005b99
 8005b24:	08005b99 	.word	0x08005b99
 8005b28:	08005ba1 	.word	0x08005ba1
 8005b2c:	08005b99 	.word	0x08005b99
 8005b30:	08005b99 	.word	0x08005b99
 8005b34:	08005b99 	.word	0x08005b99
 8005b38:	08005b99 	.word	0x08005b99
 8005b3c:	08005b99 	.word	0x08005b99
 8005b40:	08005b99 	.word	0x08005b99
 8005b44:	08005b99 	.word	0x08005b99
 8005b48:	08005ba1 	.word	0x08005ba1
 8005b4c:	08005b99 	.word	0x08005b99
 8005b50:	08005b99 	.word	0x08005b99
 8005b54:	08005b99 	.word	0x08005b99
 8005b58:	08005b99 	.word	0x08005b99
 8005b5c:	08005b99 	.word	0x08005b99
 8005b60:	08005b99 	.word	0x08005b99
 8005b64:	08005b99 	.word	0x08005b99
 8005b68:	08005ba1 	.word	0x08005ba1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b70:	3308      	adds	r3, #8
 8005b72:	2101      	movs	r1, #1
 8005b74:	4618      	mov	r0, r3
 8005b76:	f000 ffc3 	bl	8006b00 <RCCEx_PLL2_Config>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005b80:	e00f      	b.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b86:	3328      	adds	r3, #40	@ 0x28
 8005b88:	2101      	movs	r1, #1
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f001 f86a 	bl	8006c64 <RCCEx_PLL3_Config>
 8005b90:	4603      	mov	r3, r0
 8005b92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005b96:	e004      	b.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b9e:	e000      	b.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005ba0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ba2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10a      	bne.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005baa:	4bbf      	ldr	r3, [pc, #764]	@ (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bae:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bb8:	4abb      	ldr	r2, [pc, #748]	@ (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005bba:	430b      	orrs	r3, r1
 8005bbc:	6553      	str	r3, [r2, #84]	@ 0x54
 8005bbe:	e003      	b.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd0:	f002 0302 	and.w	r3, r2, #2
 8005bd4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005bd8:	2300      	movs	r3, #0
 8005bda:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005bde:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005be2:	460b      	mov	r3, r1
 8005be4:	4313      	orrs	r3, r2
 8005be6:	d041      	beq.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005bee:	2b05      	cmp	r3, #5
 8005bf0:	d824      	bhi.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8005bf8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf8:	08005c45 	.word	0x08005c45
 8005bfc:	08005c11 	.word	0x08005c11
 8005c00:	08005c27 	.word	0x08005c27
 8005c04:	08005c45 	.word	0x08005c45
 8005c08:	08005c45 	.word	0x08005c45
 8005c0c:	08005c45 	.word	0x08005c45
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c14:	3308      	adds	r3, #8
 8005c16:	2101      	movs	r1, #1
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f000 ff71 	bl	8006b00 <RCCEx_PLL2_Config>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005c24:	e00f      	b.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c2a:	3328      	adds	r3, #40	@ 0x28
 8005c2c:	2101      	movs	r1, #1
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f001 f818 	bl	8006c64 <RCCEx_PLL3_Config>
 8005c34:	4603      	mov	r3, r0
 8005c36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005c3a:	e004      	b.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c42:	e000      	b.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005c44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d10a      	bne.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005c4e:	4b96      	ldr	r3, [pc, #600]	@ (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c52:	f023 0107 	bic.w	r1, r3, #7
 8005c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c5a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c5c:	4a92      	ldr	r2, [pc, #584]	@ (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c5e:	430b      	orrs	r3, r1
 8005c60:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c62:	e003      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c74:	f002 0304 	and.w	r3, r2, #4
 8005c78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c82:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005c86:	460b      	mov	r3, r1
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	d044      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c94:	2b05      	cmp	r3, #5
 8005c96:	d825      	bhi.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005c98:	a201      	add	r2, pc, #4	@ (adr r2, 8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c9e:	bf00      	nop
 8005ca0:	08005ced 	.word	0x08005ced
 8005ca4:	08005cb9 	.word	0x08005cb9
 8005ca8:	08005ccf 	.word	0x08005ccf
 8005cac:	08005ced 	.word	0x08005ced
 8005cb0:	08005ced 	.word	0x08005ced
 8005cb4:	08005ced 	.word	0x08005ced
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cbc:	3308      	adds	r3, #8
 8005cbe:	2101      	movs	r1, #1
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f000 ff1d 	bl	8006b00 <RCCEx_PLL2_Config>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005ccc:	e00f      	b.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd2:	3328      	adds	r3, #40	@ 0x28
 8005cd4:	2101      	movs	r1, #1
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f000 ffc4 	bl	8006c64 <RCCEx_PLL3_Config>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005ce2:	e004      	b.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cea:	e000      	b.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005cec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d10b      	bne.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005cf6:	4b6c      	ldr	r3, [pc, #432]	@ (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cfa:	f023 0107 	bic.w	r1, r3, #7
 8005cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d06:	4a68      	ldr	r2, [pc, #416]	@ (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d08:	430b      	orrs	r3, r1
 8005d0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d0c:	e003      	b.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d1e:	f002 0320 	and.w	r3, r2, #32
 8005d22:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d26:	2300      	movs	r3, #0
 8005d28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d30:	460b      	mov	r3, r1
 8005d32:	4313      	orrs	r3, r2
 8005d34:	d055      	beq.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d42:	d033      	beq.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005d44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d48:	d82c      	bhi.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d4e:	d02f      	beq.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005d50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d54:	d826      	bhi.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005d56:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d5a:	d02b      	beq.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005d5c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d60:	d820      	bhi.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005d62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d66:	d012      	beq.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005d68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d6c:	d81a      	bhi.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d022      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005d72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d76:	d115      	bne.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d7c:	3308      	adds	r3, #8
 8005d7e:	2100      	movs	r1, #0
 8005d80:	4618      	mov	r0, r3
 8005d82:	f000 febd 	bl	8006b00 <RCCEx_PLL2_Config>
 8005d86:	4603      	mov	r3, r0
 8005d88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005d8c:	e015      	b.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d92:	3328      	adds	r3, #40	@ 0x28
 8005d94:	2102      	movs	r1, #2
 8005d96:	4618      	mov	r0, r3
 8005d98:	f000 ff64 	bl	8006c64 <RCCEx_PLL3_Config>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005da2:	e00a      	b.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005daa:	e006      	b.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005dac:	bf00      	nop
 8005dae:	e004      	b.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005db0:	bf00      	nop
 8005db2:	e002      	b.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005db4:	bf00      	nop
 8005db6:	e000      	b.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005db8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d10b      	bne.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dc2:	4b39      	ldr	r3, [pc, #228]	@ (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dc6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dd2:	4a35      	ldr	r2, [pc, #212]	@ (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005dd4:	430b      	orrs	r3, r1
 8005dd6:	6553      	str	r3, [r2, #84]	@ 0x54
 8005dd8:	e003      	b.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dea:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005dee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005df2:	2300      	movs	r3, #0
 8005df4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005df8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	d058      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e0a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005e0e:	d033      	beq.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005e10:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005e14:	d82c      	bhi.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e1a:	d02f      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005e1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e20:	d826      	bhi.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e22:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e26:	d02b      	beq.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005e28:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e2c:	d820      	bhi.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e32:	d012      	beq.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005e34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e38:	d81a      	bhi.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d022      	beq.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005e3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e42:	d115      	bne.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e48:	3308      	adds	r3, #8
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f000 fe57 	bl	8006b00 <RCCEx_PLL2_Config>
 8005e52:	4603      	mov	r3, r0
 8005e54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005e58:	e015      	b.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e5e:	3328      	adds	r3, #40	@ 0x28
 8005e60:	2102      	movs	r1, #2
 8005e62:	4618      	mov	r0, r3
 8005e64:	f000 fefe 	bl	8006c64 <RCCEx_PLL3_Config>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005e6e:	e00a      	b.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e76:	e006      	b.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005e78:	bf00      	nop
 8005e7a:	e004      	b.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005e7c:	bf00      	nop
 8005e7e:	e002      	b.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005e80:	bf00      	nop
 8005e82:	e000      	b.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005e84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10e      	bne.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005e8e:	4b06      	ldr	r3, [pc, #24]	@ (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e92:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e9e:	4a02      	ldr	r2, [pc, #8]	@ (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ea0:	430b      	orrs	r3, r1
 8005ea2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ea4:	e006      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005ea6:	bf00      	nop
 8005ea8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ebc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005ec0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005eca:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005ece:	460b      	mov	r3, r1
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	d055      	beq.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ed8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005edc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005ee0:	d033      	beq.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005ee2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005ee6:	d82c      	bhi.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005ee8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005eec:	d02f      	beq.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005eee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ef2:	d826      	bhi.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005ef4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005ef8:	d02b      	beq.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005efa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005efe:	d820      	bhi.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005f00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f04:	d012      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005f06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f0a:	d81a      	bhi.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d022      	beq.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005f10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f14:	d115      	bne.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f1a:	3308      	adds	r3, #8
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f000 fdee 	bl	8006b00 <RCCEx_PLL2_Config>
 8005f24:	4603      	mov	r3, r0
 8005f26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005f2a:	e015      	b.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f30:	3328      	adds	r3, #40	@ 0x28
 8005f32:	2102      	movs	r1, #2
 8005f34:	4618      	mov	r0, r3
 8005f36:	f000 fe95 	bl	8006c64 <RCCEx_PLL3_Config>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005f40:	e00a      	b.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f48:	e006      	b.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f4a:	bf00      	nop
 8005f4c:	e004      	b.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f4e:	bf00      	nop
 8005f50:	e002      	b.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f52:	bf00      	nop
 8005f54:	e000      	b.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d10b      	bne.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005f60:	4ba1      	ldr	r3, [pc, #644]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f64:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f6c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005f70:	4a9d      	ldr	r2, [pc, #628]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f72:	430b      	orrs	r3, r1
 8005f74:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f76:	e003      	b.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f88:	f002 0308 	and.w	r3, r2, #8
 8005f8c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005f90:	2300      	movs	r3, #0
 8005f92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005f96:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	d01e      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fa8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fac:	d10c      	bne.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb2:	3328      	adds	r3, #40	@ 0x28
 8005fb4:	2102      	movs	r1, #2
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f000 fe54 	bl	8006c64 <RCCEx_PLL3_Config>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d002      	beq.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005fc8:	4b87      	ldr	r3, [pc, #540]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fcc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fd8:	4a83      	ldr	r2, [pc, #524]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fda:	430b      	orrs	r3, r1
 8005fdc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe6:	f002 0310 	and.w	r3, r2, #16
 8005fea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005fee:	2300      	movs	r3, #0
 8005ff0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005ff4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	d01e      	beq.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006002:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006006:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800600a:	d10c      	bne.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800600c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006010:	3328      	adds	r3, #40	@ 0x28
 8006012:	2102      	movs	r1, #2
 8006014:	4618      	mov	r0, r3
 8006016:	f000 fe25 	bl	8006c64 <RCCEx_PLL3_Config>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d002      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006026:	4b70      	ldr	r3, [pc, #448]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800602a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800602e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006032:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006036:	4a6c      	ldr	r2, [pc, #432]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006038:	430b      	orrs	r3, r1
 800603a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800603c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006044:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006048:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800604c:	2300      	movs	r3, #0
 800604e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006052:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006056:	460b      	mov	r3, r1
 8006058:	4313      	orrs	r3, r2
 800605a:	d03e      	beq.n	80060da <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800605c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006060:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006064:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006068:	d022      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800606a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800606e:	d81b      	bhi.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006070:	2b00      	cmp	r3, #0
 8006072:	d003      	beq.n	800607c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006074:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006078:	d00b      	beq.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800607a:	e015      	b.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800607c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006080:	3308      	adds	r3, #8
 8006082:	2100      	movs	r1, #0
 8006084:	4618      	mov	r0, r3
 8006086:	f000 fd3b 	bl	8006b00 <RCCEx_PLL2_Config>
 800608a:	4603      	mov	r3, r0
 800608c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006090:	e00f      	b.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006096:	3328      	adds	r3, #40	@ 0x28
 8006098:	2102      	movs	r1, #2
 800609a:	4618      	mov	r0, r3
 800609c:	f000 fde2 	bl	8006c64 <RCCEx_PLL3_Config>
 80060a0:	4603      	mov	r3, r0
 80060a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80060a6:	e004      	b.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060ae:	e000      	b.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80060b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d10b      	bne.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060ba:	4b4b      	ldr	r3, [pc, #300]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060be:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80060c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80060ca:	4a47      	ldr	r2, [pc, #284]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060cc:	430b      	orrs	r3, r1
 80060ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80060d0:	e003      	b.n	80060da <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80060da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80060e6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80060e8:	2300      	movs	r3, #0
 80060ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80060ec:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80060f0:	460b      	mov	r3, r1
 80060f2:	4313      	orrs	r3, r2
 80060f4:	d03b      	beq.n	800616e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80060f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006102:	d01f      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006104:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006108:	d818      	bhi.n	800613c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800610a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800610e:	d003      	beq.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006110:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006114:	d007      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006116:	e011      	b.n	800613c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006118:	4b33      	ldr	r3, [pc, #204]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800611a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611c:	4a32      	ldr	r2, [pc, #200]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800611e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006122:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006124:	e00f      	b.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800612a:	3328      	adds	r3, #40	@ 0x28
 800612c:	2101      	movs	r1, #1
 800612e:	4618      	mov	r0, r3
 8006130:	f000 fd98 	bl	8006c64 <RCCEx_PLL3_Config>
 8006134:	4603      	mov	r3, r0
 8006136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800613a:	e004      	b.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006142:	e000      	b.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006144:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006146:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10b      	bne.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800614e:	4b26      	ldr	r3, [pc, #152]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006152:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800615a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800615e:	4a22      	ldr	r2, [pc, #136]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006160:	430b      	orrs	r3, r1
 8006162:	6553      	str	r3, [r2, #84]	@ 0x54
 8006164:	e003      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800616a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800616e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006176:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800617a:	673b      	str	r3, [r7, #112]	@ 0x70
 800617c:	2300      	movs	r3, #0
 800617e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006180:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006184:	460b      	mov	r3, r1
 8006186:	4313      	orrs	r3, r2
 8006188:	d034      	beq.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800618a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800618e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006190:	2b00      	cmp	r3, #0
 8006192:	d003      	beq.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006198:	d007      	beq.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800619a:	e011      	b.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800619c:	4b12      	ldr	r3, [pc, #72]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800619e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a0:	4a11      	ldr	r2, [pc, #68]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80061a8:	e00e      	b.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80061aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ae:	3308      	adds	r3, #8
 80061b0:	2102      	movs	r1, #2
 80061b2:	4618      	mov	r0, r3
 80061b4:	f000 fca4 	bl	8006b00 <RCCEx_PLL2_Config>
 80061b8:	4603      	mov	r3, r0
 80061ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80061be:	e003      	b.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80061c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d10d      	bne.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80061d0:	4b05      	ldr	r3, [pc, #20]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061d4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80061d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061de:	4a02      	ldr	r2, [pc, #8]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061e0:	430b      	orrs	r3, r1
 80061e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80061e4:	e006      	b.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80061e6:	bf00      	nop
 80061e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80061f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061fc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006200:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006202:	2300      	movs	r3, #0
 8006204:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006206:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800620a:	460b      	mov	r3, r1
 800620c:	4313      	orrs	r3, r2
 800620e:	d00c      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006214:	3328      	adds	r3, #40	@ 0x28
 8006216:	2102      	movs	r1, #2
 8006218:	4618      	mov	r0, r3
 800621a:	f000 fd23 	bl	8006c64 <RCCEx_PLL3_Config>
 800621e:	4603      	mov	r3, r0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d002      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800622a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800622e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006232:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006236:	663b      	str	r3, [r7, #96]	@ 0x60
 8006238:	2300      	movs	r3, #0
 800623a:	667b      	str	r3, [r7, #100]	@ 0x64
 800623c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006240:	460b      	mov	r3, r1
 8006242:	4313      	orrs	r3, r2
 8006244:	d038      	beq.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800624a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800624e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006252:	d018      	beq.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006254:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006258:	d811      	bhi.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800625a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800625e:	d014      	beq.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006260:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006264:	d80b      	bhi.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006266:	2b00      	cmp	r3, #0
 8006268:	d011      	beq.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800626a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800626e:	d106      	bne.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006270:	4bc3      	ldr	r3, [pc, #780]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006274:	4ac2      	ldr	r2, [pc, #776]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006276:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800627a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800627c:	e008      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006284:	e004      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006286:	bf00      	nop
 8006288:	e002      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800628a:	bf00      	nop
 800628c:	e000      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800628e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10b      	bne.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006298:	4bb9      	ldr	r3, [pc, #740]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800629a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800629c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80062a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062a8:	4ab5      	ldr	r2, [pc, #724]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062aa:	430b      	orrs	r3, r1
 80062ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80062ae:	e003      	b.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80062b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80062c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80062c6:	2300      	movs	r3, #0
 80062c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062ca:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80062ce:	460b      	mov	r3, r1
 80062d0:	4313      	orrs	r3, r2
 80062d2:	d009      	beq.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80062d4:	4baa      	ldr	r3, [pc, #680]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062d8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80062dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062e2:	4aa7      	ldr	r2, [pc, #668]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062e4:	430b      	orrs	r3, r1
 80062e6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80062e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80062f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80062f6:	2300      	movs	r3, #0
 80062f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80062fa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80062fe:	460b      	mov	r3, r1
 8006300:	4313      	orrs	r3, r2
 8006302:	d00a      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006304:	4b9e      	ldr	r3, [pc, #632]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800630c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006310:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006314:	4a9a      	ldr	r2, [pc, #616]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006316:	430b      	orrs	r3, r1
 8006318:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800631a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800631e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006322:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006326:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006328:	2300      	movs	r3, #0
 800632a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800632c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006330:	460b      	mov	r3, r1
 8006332:	4313      	orrs	r3, r2
 8006334:	d009      	beq.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006336:	4b92      	ldr	r3, [pc, #584]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006338:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800633a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800633e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006342:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006344:	4a8e      	ldr	r2, [pc, #568]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006346:	430b      	orrs	r3, r1
 8006348:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800634a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800634e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006352:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006356:	643b      	str	r3, [r7, #64]	@ 0x40
 8006358:	2300      	movs	r3, #0
 800635a:	647b      	str	r3, [r7, #68]	@ 0x44
 800635c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006360:	460b      	mov	r3, r1
 8006362:	4313      	orrs	r3, r2
 8006364:	d00e      	beq.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006366:	4b86      	ldr	r3, [pc, #536]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	4a85      	ldr	r2, [pc, #532]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800636c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006370:	6113      	str	r3, [r2, #16]
 8006372:	4b83      	ldr	r3, [pc, #524]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006374:	6919      	ldr	r1, [r3, #16]
 8006376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800637a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800637e:	4a80      	ldr	r2, [pc, #512]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006380:	430b      	orrs	r3, r1
 8006382:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800638c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006390:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006392:	2300      	movs	r3, #0
 8006394:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006396:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800639a:	460b      	mov	r3, r1
 800639c:	4313      	orrs	r3, r2
 800639e:	d009      	beq.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80063a0:	4b77      	ldr	r3, [pc, #476]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063a4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80063a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ae:	4a74      	ldr	r2, [pc, #464]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063b0:	430b      	orrs	r3, r1
 80063b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80063b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063bc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80063c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80063c2:	2300      	movs	r3, #0
 80063c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80063c6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80063ca:	460b      	mov	r3, r1
 80063cc:	4313      	orrs	r3, r2
 80063ce:	d00a      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80063d0:	4b6b      	ldr	r3, [pc, #428]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063d4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80063d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063e0:	4a67      	ldr	r2, [pc, #412]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063e2:	430b      	orrs	r3, r1
 80063e4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80063e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ee:	2100      	movs	r1, #0
 80063f0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80063f2:	f003 0301 	and.w	r3, r3, #1
 80063f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063f8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80063fc:	460b      	mov	r3, r1
 80063fe:	4313      	orrs	r3, r2
 8006400:	d011      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006406:	3308      	adds	r3, #8
 8006408:	2100      	movs	r1, #0
 800640a:	4618      	mov	r0, r3
 800640c:	f000 fb78 	bl	8006b00 <RCCEx_PLL2_Config>
 8006410:	4603      	mov	r3, r0
 8006412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006416:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800641e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006422:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800642a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642e:	2100      	movs	r1, #0
 8006430:	6239      	str	r1, [r7, #32]
 8006432:	f003 0302 	and.w	r3, r3, #2
 8006436:	627b      	str	r3, [r7, #36]	@ 0x24
 8006438:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800643c:	460b      	mov	r3, r1
 800643e:	4313      	orrs	r3, r2
 8006440:	d011      	beq.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006446:	3308      	adds	r3, #8
 8006448:	2101      	movs	r1, #1
 800644a:	4618      	mov	r0, r3
 800644c:	f000 fb58 	bl	8006b00 <RCCEx_PLL2_Config>
 8006450:	4603      	mov	r3, r0
 8006452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006456:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800645a:	2b00      	cmp	r3, #0
 800645c:	d003      	beq.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800645e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006462:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800646a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646e:	2100      	movs	r1, #0
 8006470:	61b9      	str	r1, [r7, #24]
 8006472:	f003 0304 	and.w	r3, r3, #4
 8006476:	61fb      	str	r3, [r7, #28]
 8006478:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800647c:	460b      	mov	r3, r1
 800647e:	4313      	orrs	r3, r2
 8006480:	d011      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006486:	3308      	adds	r3, #8
 8006488:	2102      	movs	r1, #2
 800648a:	4618      	mov	r0, r3
 800648c:	f000 fb38 	bl	8006b00 <RCCEx_PLL2_Config>
 8006490:	4603      	mov	r3, r0
 8006492:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006496:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800649a:	2b00      	cmp	r3, #0
 800649c:	d003      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800649e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80064a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ae:	2100      	movs	r1, #0
 80064b0:	6139      	str	r1, [r7, #16]
 80064b2:	f003 0308 	and.w	r3, r3, #8
 80064b6:	617b      	str	r3, [r7, #20]
 80064b8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80064bc:	460b      	mov	r3, r1
 80064be:	4313      	orrs	r3, r2
 80064c0:	d011      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064c6:	3328      	adds	r3, #40	@ 0x28
 80064c8:	2100      	movs	r1, #0
 80064ca:	4618      	mov	r0, r3
 80064cc:	f000 fbca 	bl	8006c64 <RCCEx_PLL3_Config>
 80064d0:	4603      	mov	r3, r0
 80064d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80064d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d003      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80064e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ee:	2100      	movs	r1, #0
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	f003 0310 	and.w	r3, r3, #16
 80064f6:	60fb      	str	r3, [r7, #12]
 80064f8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80064fc:	460b      	mov	r3, r1
 80064fe:	4313      	orrs	r3, r2
 8006500:	d011      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006506:	3328      	adds	r3, #40	@ 0x28
 8006508:	2101      	movs	r1, #1
 800650a:	4618      	mov	r0, r3
 800650c:	f000 fbaa 	bl	8006c64 <RCCEx_PLL3_Config>
 8006510:	4603      	mov	r3, r0
 8006512:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800651a:	2b00      	cmp	r3, #0
 800651c:	d003      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800651e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006522:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800652a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652e:	2100      	movs	r1, #0
 8006530:	6039      	str	r1, [r7, #0]
 8006532:	f003 0320 	and.w	r3, r3, #32
 8006536:	607b      	str	r3, [r7, #4]
 8006538:	e9d7 1200 	ldrd	r1, r2, [r7]
 800653c:	460b      	mov	r3, r1
 800653e:	4313      	orrs	r3, r2
 8006540:	d011      	beq.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006546:	3328      	adds	r3, #40	@ 0x28
 8006548:	2102      	movs	r1, #2
 800654a:	4618      	mov	r0, r3
 800654c:	f000 fb8a 	bl	8006c64 <RCCEx_PLL3_Config>
 8006550:	4603      	mov	r3, r0
 8006552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006556:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800655a:	2b00      	cmp	r3, #0
 800655c:	d003      	beq.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800655e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006562:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006566:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800656a:	2b00      	cmp	r3, #0
 800656c:	d101      	bne.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800656e:	2300      	movs	r3, #0
 8006570:	e000      	b.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
}
 8006574:	4618      	mov	r0, r3
 8006576:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800657a:	46bd      	mov	sp, r7
 800657c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006580:	58024400 	.word	0x58024400

08006584 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006588:	f7fe fd54 	bl	8005034 <HAL_RCC_GetHCLKFreq>
 800658c:	4602      	mov	r2, r0
 800658e:	4b06      	ldr	r3, [pc, #24]	@ (80065a8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006590:	6a1b      	ldr	r3, [r3, #32]
 8006592:	091b      	lsrs	r3, r3, #4
 8006594:	f003 0307 	and.w	r3, r3, #7
 8006598:	4904      	ldr	r1, [pc, #16]	@ (80065ac <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800659a:	5ccb      	ldrb	r3, [r1, r3]
 800659c:	f003 031f 	and.w	r3, r3, #31
 80065a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	58024400 	.word	0x58024400
 80065ac:	080124b0 	.word	0x080124b0

080065b0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b089      	sub	sp, #36	@ 0x24
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80065b8:	4ba1      	ldr	r3, [pc, #644]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065bc:	f003 0303 	and.w	r3, r3, #3
 80065c0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80065c2:	4b9f      	ldr	r3, [pc, #636]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c6:	0b1b      	lsrs	r3, r3, #12
 80065c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065cc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80065ce:	4b9c      	ldr	r3, [pc, #624]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d2:	091b      	lsrs	r3, r3, #4
 80065d4:	f003 0301 	and.w	r3, r3, #1
 80065d8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80065da:	4b99      	ldr	r3, [pc, #612]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065de:	08db      	lsrs	r3, r3, #3
 80065e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80065e4:	693a      	ldr	r2, [r7, #16]
 80065e6:	fb02 f303 	mul.w	r3, r2, r3
 80065ea:	ee07 3a90 	vmov	s15, r3
 80065ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065f2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	f000 8111 	beq.w	8006820 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	2b02      	cmp	r3, #2
 8006602:	f000 8083 	beq.w	800670c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	2b02      	cmp	r3, #2
 800660a:	f200 80a1 	bhi.w	8006750 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d003      	beq.n	800661c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	2b01      	cmp	r3, #1
 8006618:	d056      	beq.n	80066c8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800661a:	e099      	b.n	8006750 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800661c:	4b88      	ldr	r3, [pc, #544]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0320 	and.w	r3, r3, #32
 8006624:	2b00      	cmp	r3, #0
 8006626:	d02d      	beq.n	8006684 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006628:	4b85      	ldr	r3, [pc, #532]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	08db      	lsrs	r3, r3, #3
 800662e:	f003 0303 	and.w	r3, r3, #3
 8006632:	4a84      	ldr	r2, [pc, #528]	@ (8006844 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006634:	fa22 f303 	lsr.w	r3, r2, r3
 8006638:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	ee07 3a90 	vmov	s15, r3
 8006640:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	ee07 3a90 	vmov	s15, r3
 800664a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800664e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006652:	4b7b      	ldr	r3, [pc, #492]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800665a:	ee07 3a90 	vmov	s15, r3
 800665e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006662:	ed97 6a03 	vldr	s12, [r7, #12]
 8006666:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006848 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800666a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800666e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006676:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800667a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800667e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006682:	e087      	b.n	8006794 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	ee07 3a90 	vmov	s15, r3
 800668a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800668e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800684c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006696:	4b6a      	ldr	r3, [pc, #424]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800669a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800669e:	ee07 3a90 	vmov	s15, r3
 80066a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80066aa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006848 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80066ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066c6:	e065      	b.n	8006794 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	ee07 3a90 	vmov	s15, r3
 80066ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066d2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80066d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066da:	4b59      	ldr	r3, [pc, #356]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066e2:	ee07 3a90 	vmov	s15, r3
 80066e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80066ee:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006848 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80066f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006706:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800670a:	e043      	b.n	8006794 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	ee07 3a90 	vmov	s15, r3
 8006712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006716:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800671a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800671e:	4b48      	ldr	r3, [pc, #288]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006722:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006726:	ee07 3a90 	vmov	s15, r3
 800672a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800672e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006732:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006848 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006736:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800673a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800673e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006742:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800674a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800674e:	e021      	b.n	8006794 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	ee07 3a90 	vmov	s15, r3
 8006756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800675a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800675e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006762:	4b37      	ldr	r3, [pc, #220]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800676a:	ee07 3a90 	vmov	s15, r3
 800676e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006772:	ed97 6a03 	vldr	s12, [r7, #12]
 8006776:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006848 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800677a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800677e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006782:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006786:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800678a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800678e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006792:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006794:	4b2a      	ldr	r3, [pc, #168]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006798:	0a5b      	lsrs	r3, r3, #9
 800679a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800679e:	ee07 3a90 	vmov	s15, r3
 80067a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80067b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067ba:	ee17 2a90 	vmov	r2, s15
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80067c2:	4b1f      	ldr	r3, [pc, #124]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c6:	0c1b      	lsrs	r3, r3, #16
 80067c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067cc:	ee07 3a90 	vmov	s15, r3
 80067d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80067e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067e8:	ee17 2a90 	vmov	r2, s15
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80067f0:	4b13      	ldr	r3, [pc, #76]	@ (8006840 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067f4:	0e1b      	lsrs	r3, r3, #24
 80067f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067fa:	ee07 3a90 	vmov	s15, r3
 80067fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006802:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006806:	ee37 7a87 	vadd.f32	s14, s15, s14
 800680a:	edd7 6a07 	vldr	s13, [r7, #28]
 800680e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006812:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006816:	ee17 2a90 	vmov	r2, s15
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800681e:	e008      	b.n	8006832 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2200      	movs	r2, #0
 8006830:	609a      	str	r2, [r3, #8]
}
 8006832:	bf00      	nop
 8006834:	3724      	adds	r7, #36	@ 0x24
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr
 800683e:	bf00      	nop
 8006840:	58024400 	.word	0x58024400
 8006844:	03d09000 	.word	0x03d09000
 8006848:	46000000 	.word	0x46000000
 800684c:	4c742400 	.word	0x4c742400
 8006850:	4a742400 	.word	0x4a742400
 8006854:	4af42400 	.word	0x4af42400

08006858 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006858:	b480      	push	{r7}
 800685a:	b089      	sub	sp, #36	@ 0x24
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006860:	4ba1      	ldr	r3, [pc, #644]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006864:	f003 0303 	and.w	r3, r3, #3
 8006868:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800686a:	4b9f      	ldr	r3, [pc, #636]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800686c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800686e:	0d1b      	lsrs	r3, r3, #20
 8006870:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006874:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006876:	4b9c      	ldr	r3, [pc, #624]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687a:	0a1b      	lsrs	r3, r3, #8
 800687c:	f003 0301 	and.w	r3, r3, #1
 8006880:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006882:	4b99      	ldr	r3, [pc, #612]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006886:	08db      	lsrs	r3, r3, #3
 8006888:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	fb02 f303 	mul.w	r3, r2, r3
 8006892:	ee07 3a90 	vmov	s15, r3
 8006896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800689a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	f000 8111 	beq.w	8006ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	f000 8083 	beq.w	80069b4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	2b02      	cmp	r3, #2
 80068b2:	f200 80a1 	bhi.w	80069f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80068b6:	69bb      	ldr	r3, [r7, #24]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d003      	beq.n	80068c4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d056      	beq.n	8006970 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80068c2:	e099      	b.n	80069f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80068c4:	4b88      	ldr	r3, [pc, #544]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f003 0320 	and.w	r3, r3, #32
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d02d      	beq.n	800692c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80068d0:	4b85      	ldr	r3, [pc, #532]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	08db      	lsrs	r3, r3, #3
 80068d6:	f003 0303 	and.w	r3, r3, #3
 80068da:	4a84      	ldr	r2, [pc, #528]	@ (8006aec <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80068dc:	fa22 f303 	lsr.w	r3, r2, r3
 80068e0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	ee07 3a90 	vmov	s15, r3
 80068e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	ee07 3a90 	vmov	s15, r3
 80068f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068fa:	4b7b      	ldr	r3, [pc, #492]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006902:	ee07 3a90 	vmov	s15, r3
 8006906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800690a:	ed97 6a03 	vldr	s12, [r7, #12]
 800690e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006af0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800691a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800691e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006926:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800692a:	e087      	b.n	8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	ee07 3a90 	vmov	s15, r3
 8006932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006936:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006af4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800693a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800693e:	4b6a      	ldr	r3, [pc, #424]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006946:	ee07 3a90 	vmov	s15, r3
 800694a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800694e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006952:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006af0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800695a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800695e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800696a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800696e:	e065      	b.n	8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	ee07 3a90 	vmov	s15, r3
 8006976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800697a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006af8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800697e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006982:	4b59      	ldr	r3, [pc, #356]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800698a:	ee07 3a90 	vmov	s15, r3
 800698e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006992:	ed97 6a03 	vldr	s12, [r7, #12]
 8006996:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006af0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800699a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800699e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80069b2:	e043      	b.n	8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	ee07 3a90 	vmov	s15, r3
 80069ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069be:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80069c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069c6:	4b48      	ldr	r3, [pc, #288]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ce:	ee07 3a90 	vmov	s15, r3
 80069d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80069da:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006af0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80069de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80069f6:	e021      	b.n	8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	ee07 3a90 	vmov	s15, r3
 80069fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a02:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006af8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006a06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a0a:	4b37      	ldr	r3, [pc, #220]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a12:	ee07 3a90 	vmov	s15, r3
 8006a16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a1e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006af0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a3a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006a3c:	4b2a      	ldr	r3, [pc, #168]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a40:	0a5b      	lsrs	r3, r3, #9
 8006a42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a46:	ee07 3a90 	vmov	s15, r3
 8006a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a52:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a56:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a62:	ee17 2a90 	vmov	r2, s15
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006a6a:	4b1f      	ldr	r3, [pc, #124]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a6e:	0c1b      	lsrs	r3, r3, #16
 8006a70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a74:	ee07 3a90 	vmov	s15, r3
 8006a78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a7c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a80:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a84:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a90:	ee17 2a90 	vmov	r2, s15
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006a98:	4b13      	ldr	r3, [pc, #76]	@ (8006ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a9c:	0e1b      	lsrs	r3, r3, #24
 8006a9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006aa2:	ee07 3a90 	vmov	s15, r3
 8006aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aaa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006aae:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ab2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006abe:	ee17 2a90 	vmov	r2, s15
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006ac6:	e008      	b.n	8006ada <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	609a      	str	r2, [r3, #8]
}
 8006ada:	bf00      	nop
 8006adc:	3724      	adds	r7, #36	@ 0x24
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	58024400 	.word	0x58024400
 8006aec:	03d09000 	.word	0x03d09000
 8006af0:	46000000 	.word	0x46000000
 8006af4:	4c742400 	.word	0x4c742400
 8006af8:	4a742400 	.word	0x4a742400
 8006afc:	4af42400 	.word	0x4af42400

08006b00 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
 8006b08:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006b0e:	4b53      	ldr	r3, [pc, #332]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b12:	f003 0303 	and.w	r3, r3, #3
 8006b16:	2b03      	cmp	r3, #3
 8006b18:	d101      	bne.n	8006b1e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e099      	b.n	8006c52 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006b1e:	4b4f      	ldr	r3, [pc, #316]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a4e      	ldr	r2, [pc, #312]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006b24:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b2a:	f7fc fa21 	bl	8002f70 <HAL_GetTick>
 8006b2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006b30:	e008      	b.n	8006b44 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006b32:	f7fc fa1d 	bl	8002f70 <HAL_GetTick>
 8006b36:	4602      	mov	r2, r0
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	d901      	bls.n	8006b44 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006b40:	2303      	movs	r3, #3
 8006b42:	e086      	b.n	8006c52 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006b44:	4b45      	ldr	r3, [pc, #276]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1f0      	bne.n	8006b32 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006b50:	4b42      	ldr	r3, [pc, #264]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b54:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	031b      	lsls	r3, r3, #12
 8006b5e:	493f      	ldr	r1, [pc, #252]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006b60:	4313      	orrs	r3, r2
 8006b62:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	3b01      	subs	r3, #1
 8006b74:	025b      	lsls	r3, r3, #9
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	431a      	orrs	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	041b      	lsls	r3, r3, #16
 8006b82:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006b86:	431a      	orrs	r2, r3
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	691b      	ldr	r3, [r3, #16]
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	061b      	lsls	r3, r3, #24
 8006b90:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006b94:	4931      	ldr	r1, [pc, #196]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006b9a:	4b30      	ldr	r3, [pc, #192]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	492d      	ldr	r1, [pc, #180]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006bac:	4b2b      	ldr	r3, [pc, #172]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb0:	f023 0220 	bic.w	r2, r3, #32
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	699b      	ldr	r3, [r3, #24]
 8006bb8:	4928      	ldr	r1, [pc, #160]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006bbe:	4b27      	ldr	r3, [pc, #156]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc2:	4a26      	ldr	r2, [pc, #152]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006bc4:	f023 0310 	bic.w	r3, r3, #16
 8006bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006bca:	4b24      	ldr	r3, [pc, #144]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006bcc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006bce:	4b24      	ldr	r3, [pc, #144]	@ (8006c60 <RCCEx_PLL2_Config+0x160>)
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	69d2      	ldr	r2, [r2, #28]
 8006bd6:	00d2      	lsls	r2, r2, #3
 8006bd8:	4920      	ldr	r1, [pc, #128]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006bde:	4b1f      	ldr	r3, [pc, #124]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be2:	4a1e      	ldr	r2, [pc, #120]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006be4:	f043 0310 	orr.w	r3, r3, #16
 8006be8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d106      	bne.n	8006bfe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf4:	4a19      	ldr	r2, [pc, #100]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006bf6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006bfc:	e00f      	b.n	8006c1e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d106      	bne.n	8006c12 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006c04:	4b15      	ldr	r3, [pc, #84]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c08:	4a14      	ldr	r2, [pc, #80]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006c0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c10:	e005      	b.n	8006c1e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006c12:	4b12      	ldr	r3, [pc, #72]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c16:	4a11      	ldr	r2, [pc, #68]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006c18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006c1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a0e      	ldr	r2, [pc, #56]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006c24:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c2a:	f7fc f9a1 	bl	8002f70 <HAL_GetTick>
 8006c2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006c30:	e008      	b.n	8006c44 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006c32:	f7fc f99d 	bl	8002f70 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d901      	bls.n	8006c44 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e006      	b.n	8006c52 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006c44:	4b05      	ldr	r3, [pc, #20]	@ (8006c5c <RCCEx_PLL2_Config+0x15c>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d0f0      	beq.n	8006c32 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3710      	adds	r7, #16
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}
 8006c5a:	bf00      	nop
 8006c5c:	58024400 	.word	0x58024400
 8006c60:	ffff0007 	.word	0xffff0007

08006c64 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006c72:	4b53      	ldr	r3, [pc, #332]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c76:	f003 0303 	and.w	r3, r3, #3
 8006c7a:	2b03      	cmp	r3, #3
 8006c7c:	d101      	bne.n	8006c82 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e099      	b.n	8006db6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006c82:	4b4f      	ldr	r3, [pc, #316]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a4e      	ldr	r2, [pc, #312]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006c88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c8e:	f7fc f96f 	bl	8002f70 <HAL_GetTick>
 8006c92:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006c94:	e008      	b.n	8006ca8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006c96:	f7fc f96b 	bl	8002f70 <HAL_GetTick>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	1ad3      	subs	r3, r2, r3
 8006ca0:	2b02      	cmp	r3, #2
 8006ca2:	d901      	bls.n	8006ca8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006ca4:	2303      	movs	r3, #3
 8006ca6:	e086      	b.n	8006db6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006ca8:	4b45      	ldr	r3, [pc, #276]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1f0      	bne.n	8006c96 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006cb4:	4b42      	ldr	r3, [pc, #264]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	051b      	lsls	r3, r3, #20
 8006cc2:	493f      	ldr	r1, [pc, #252]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	628b      	str	r3, [r1, #40]	@ 0x28
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	689b      	ldr	r3, [r3, #8]
 8006cd6:	3b01      	subs	r3, #1
 8006cd8:	025b      	lsls	r3, r3, #9
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	431a      	orrs	r2, r3
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	68db      	ldr	r3, [r3, #12]
 8006ce2:	3b01      	subs	r3, #1
 8006ce4:	041b      	lsls	r3, r3, #16
 8006ce6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006cea:	431a      	orrs	r2, r3
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	691b      	ldr	r3, [r3, #16]
 8006cf0:	3b01      	subs	r3, #1
 8006cf2:	061b      	lsls	r3, r3, #24
 8006cf4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006cf8:	4931      	ldr	r1, [pc, #196]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006cfe:	4b30      	ldr	r3, [pc, #192]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d02:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	695b      	ldr	r3, [r3, #20]
 8006d0a:	492d      	ldr	r1, [pc, #180]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006d10:	4b2b      	ldr	r3, [pc, #172]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d14:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	699b      	ldr	r3, [r3, #24]
 8006d1c:	4928      	ldr	r1, [pc, #160]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006d22:	4b27      	ldr	r3, [pc, #156]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d26:	4a26      	ldr	r2, [pc, #152]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006d2e:	4b24      	ldr	r3, [pc, #144]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d32:	4b24      	ldr	r3, [pc, #144]	@ (8006dc4 <RCCEx_PLL3_Config+0x160>)
 8006d34:	4013      	ands	r3, r2
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	69d2      	ldr	r2, [r2, #28]
 8006d3a:	00d2      	lsls	r2, r2, #3
 8006d3c:	4920      	ldr	r1, [pc, #128]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006d42:	4b1f      	ldr	r3, [pc, #124]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d46:	4a1e      	ldr	r2, [pc, #120]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d106      	bne.n	8006d62 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006d54:	4b1a      	ldr	r3, [pc, #104]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d58:	4a19      	ldr	r2, [pc, #100]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d5a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006d5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006d60:	e00f      	b.n	8006d82 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d106      	bne.n	8006d76 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006d68:	4b15      	ldr	r3, [pc, #84]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d6c:	4a14      	ldr	r2, [pc, #80]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d6e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006d72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006d74:	e005      	b.n	8006d82 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006d76:	4b12      	ldr	r3, [pc, #72]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d7a:	4a11      	ldr	r2, [pc, #68]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d7c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d80:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006d82:	4b0f      	ldr	r3, [pc, #60]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a0e      	ldr	r2, [pc, #56]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006d88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d8e:	f7fc f8ef 	bl	8002f70 <HAL_GetTick>
 8006d92:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006d94:	e008      	b.n	8006da8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006d96:	f7fc f8eb 	bl	8002f70 <HAL_GetTick>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	1ad3      	subs	r3, r2, r3
 8006da0:	2b02      	cmp	r3, #2
 8006da2:	d901      	bls.n	8006da8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006da4:	2303      	movs	r3, #3
 8006da6:	e006      	b.n	8006db6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006da8:	4b05      	ldr	r3, [pc, #20]	@ (8006dc0 <RCCEx_PLL3_Config+0x15c>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d0f0      	beq.n	8006d96 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	58024400 	.word	0x58024400
 8006dc4:	ffff0007 	.word	0xffff0007

08006dc8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d101      	bne.n	8006dda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e158      	b.n	800708c <HAL_SPI_Init+0x2c4>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a5f      	ldr	r2, [pc, #380]	@ (8006f64 <HAL_SPI_Init+0x19c>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d00f      	beq.n	8006e0a <HAL_SPI_Init+0x42>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a5e      	ldr	r2, [pc, #376]	@ (8006f68 <HAL_SPI_Init+0x1a0>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d00a      	beq.n	8006e0a <HAL_SPI_Init+0x42>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a5c      	ldr	r2, [pc, #368]	@ (8006f6c <HAL_SPI_Init+0x1a4>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d005      	beq.n	8006e0a <HAL_SPI_Init+0x42>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	68db      	ldr	r3, [r3, #12]
 8006e02:	2b0f      	cmp	r3, #15
 8006e04:	d901      	bls.n	8006e0a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006e06:	2301      	movs	r3, #1
 8006e08:	e140      	b.n	800708c <HAL_SPI_Init+0x2c4>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f000 ff46 	bl	8007c9c <SPI_GetPacketSize>
 8006e10:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a53      	ldr	r2, [pc, #332]	@ (8006f64 <HAL_SPI_Init+0x19c>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d00c      	beq.n	8006e36 <HAL_SPI_Init+0x6e>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a51      	ldr	r2, [pc, #324]	@ (8006f68 <HAL_SPI_Init+0x1a0>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d007      	beq.n	8006e36 <HAL_SPI_Init+0x6e>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a50      	ldr	r2, [pc, #320]	@ (8006f6c <HAL_SPI_Init+0x1a4>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d002      	beq.n	8006e36 <HAL_SPI_Init+0x6e>
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2b08      	cmp	r3, #8
 8006e34:	d811      	bhi.n	8006e5a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006e3a:	4a4a      	ldr	r2, [pc, #296]	@ (8006f64 <HAL_SPI_Init+0x19c>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d009      	beq.n	8006e54 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a48      	ldr	r2, [pc, #288]	@ (8006f68 <HAL_SPI_Init+0x1a0>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d004      	beq.n	8006e54 <HAL_SPI_Init+0x8c>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a47      	ldr	r2, [pc, #284]	@ (8006f6c <HAL_SPI_Init+0x1a4>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d104      	bne.n	8006e5e <HAL_SPI_Init+0x96>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2b10      	cmp	r3, #16
 8006e58:	d901      	bls.n	8006e5e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e116      	b.n	800708c <HAL_SPI_Init+0x2c4>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d135      	bne.n	8006ed6 <HAL_SPI_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a3e      	ldr	r2, [pc, #248]	@ (8006f70 <HAL_SPI_Init+0x1a8>)
 8006e76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a3d      	ldr	r2, [pc, #244]	@ (8006f74 <HAL_SPI_Init+0x1ac>)
 8006e7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a3c      	ldr	r2, [pc, #240]	@ (8006f78 <HAL_SPI_Init+0x1b0>)
 8006e86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a3b      	ldr	r2, [pc, #236]	@ (8006f7c <HAL_SPI_Init+0x1b4>)
 8006e8e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a3a      	ldr	r2, [pc, #232]	@ (8006f80 <HAL_SPI_Init+0x1b8>)
 8006e96:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a39      	ldr	r2, [pc, #228]	@ (8006f84 <HAL_SPI_Init+0x1bc>)
 8006e9e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a38      	ldr	r2, [pc, #224]	@ (8006f88 <HAL_SPI_Init+0x1c0>)
 8006ea6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a37      	ldr	r2, [pc, #220]	@ (8006f8c <HAL_SPI_Init+0x1c4>)
 8006eae:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    hspi->SuspendCallback      = HAL_SPI_SuspendCallback;      /* Legacy weak SuspendCallback      */
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a36      	ldr	r2, [pc, #216]	@ (8006f90 <HAL_SPI_Init+0x1c8>)
 8006eb6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    if (hspi->MspInitCallback == NULL)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d103      	bne.n	8006ecc <HAL_SPI_Init+0x104>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a33      	ldr	r2, [pc, #204]	@ (8006f94 <HAL_SPI_Init+0x1cc>)
 8006ec8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2202      	movs	r2, #2
 8006eda:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f022 0201 	bic.w	r2, r2, #1
 8006eec:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006ef8:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	699b      	ldr	r3, [r3, #24]
 8006efe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f02:	d119      	bne.n	8006f38 <HAL_SPI_Init+0x170>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f0c:	d103      	bne.n	8006f16 <HAL_SPI_Init+0x14e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d008      	beq.n	8006f28 <HAL_SPI_Init+0x160>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d10c      	bne.n	8006f38 <HAL_SPI_Init+0x170>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006f22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f26:	d107      	bne.n	8006f38 <HAL_SPI_Init+0x170>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006f36:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d029      	beq.n	8006f98 <HAL_SPI_Init+0x1d0>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	2b06      	cmp	r3, #6
 8006f4a:	d925      	bls.n	8006f98 <HAL_SPI_Init+0x1d0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	430a      	orrs	r2, r1
 8006f60:	601a      	str	r2, [r3, #0]
 8006f62:	e021      	b.n	8006fa8 <HAL_SPI_Init+0x1e0>
 8006f64:	40013000 	.word	0x40013000
 8006f68:	40003800 	.word	0x40003800
 8006f6c:	40003c00 	.word	0x40003c00
 8006f70:	08007849 	.word	0x08007849
 8006f74:	0800785d 	.word	0x0800785d
 8006f78:	08007871 	.word	0x08007871
 8006f7c:	08007885 	.word	0x08007885
 8006f80:	08007899 	.word	0x08007899
 8006f84:	080078ad 	.word	0x080078ad
 8006f88:	080078c1 	.word	0x080078c1
 8006f8c:	080078d5 	.word	0x080078d5
 8006f90:	080078e9 	.word	0x080078e9
 8006f94:	08002711 	.word	0x08002711
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006fa6:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	69da      	ldr	r2, [r3, #28]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fb0:	431a      	orrs	r2, r3
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	431a      	orrs	r2, r3
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fba:	ea42 0103 	orr.w	r1, r2, r3
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	68da      	ldr	r2, [r3, #12]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	430a      	orrs	r2, r1
 8006fc8:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd2:	431a      	orrs	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd8:	431a      	orrs	r2, r3
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	699b      	ldr	r3, [r3, #24]
 8006fde:	431a      	orrs	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	691b      	ldr	r3, [r3, #16]
 8006fe4:	431a      	orrs	r2, r3
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	695b      	ldr	r3, [r3, #20]
 8006fea:	431a      	orrs	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6a1b      	ldr	r3, [r3, #32]
 8006ff0:	431a      	orrs	r2, r3
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	431a      	orrs	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ffc:	431a      	orrs	r2, r3
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	431a      	orrs	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007008:	ea42 0103 	orr.w	r1, r2, r3
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	430a      	orrs	r2, r1
 8007016:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d113      	bne.n	8007048 <HAL_SPI_Init+0x280>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007032:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007046:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f022 0201 	bic.w	r2, r2, #1
 8007056:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007060:	2b00      	cmp	r3, #0
 8007062:	d00a      	beq.n	800707a <HAL_SPI_Init+0x2b2>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	430a      	orrs	r2, r1
 8007078:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2201      	movs	r2, #1
 8007086:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	3710      	adds	r7, #16
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <HAL_SPI_RegisterCallback>:
  *         to register callbacks for HAL_SPI_MSPINIT_CB_ID and HAL_SPI_MSPDEINIT_CB_ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID,
                                           pSPI_CallbackTypeDef pCallback)
{
 8007094:	b480      	push	{r7}
 8007096:	b087      	sub	sp, #28
 8007098:	af00      	add	r7, sp, #0
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	460b      	mov	r3, r1
 800709e:	607a      	str	r2, [r7, #4]
 80070a0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80070a2:	2300      	movs	r3, #0
 80070a4:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d109      	bne.n	80070c0 <HAL_SPI_RegisterCallback+0x2c>
  {
    /* Update the error code */
    hspi->ErrorCode |= HAL_SPI_ERROR_INVALID_CALLBACK;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070b2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	e08f      	b.n	80071e0 <HAL_SPI_RegisterCallback+0x14c>
  }

  if (HAL_SPI_STATE_READY == hspi->State)
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d15d      	bne.n	8007188 <HAL_SPI_RegisterCallback+0xf4>
  {
    switch (CallbackID)
 80070cc:	7afb      	ldrb	r3, [r7, #11]
 80070ce:	2b0a      	cmp	r3, #10
 80070d0:	d84f      	bhi.n	8007172 <HAL_SPI_RegisterCallback+0xde>
 80070d2:	a201      	add	r2, pc, #4	@ (adr r2, 80070d8 <HAL_SPI_RegisterCallback+0x44>)
 80070d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d8:	08007105 	.word	0x08007105
 80070dc:	0800710f 	.word	0x0800710f
 80070e0:	08007119 	.word	0x08007119
 80070e4:	08007123 	.word	0x08007123
 80070e8:	0800712d 	.word	0x0800712d
 80070ec:	08007137 	.word	0x08007137
 80070f0:	08007141 	.word	0x08007141
 80070f4:	0800714b 	.word	0x0800714b
 80070f8:	08007155 	.word	0x08007155
 80070fc:	0800715f 	.word	0x0800715f
 8007100:	08007169 	.word	0x08007169
    {
      case HAL_SPI_TX_COMPLETE_CB_ID :
        hspi->TxCpltCallback = pCallback;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800710c:	e067      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_COMPLETE_CB_ID :
        hspi->RxCpltCallback = pCallback;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8007116:	e062      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_COMPLETE_CB_ID :
        hspi->TxRxCpltCallback = pCallback;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8007120:	e05d      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_HALF_COMPLETE_CB_ID :
        hspi->TxHalfCpltCallback = pCallback;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800712a:	e058      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_HALF_COMPLETE_CB_ID :
        hspi->RxHalfCpltCallback = pCallback;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8007134:	e053      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID :
        hspi->TxRxHalfCpltCallback = pCallback;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800713e:	e04e      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ERROR_CB_ID :
        hspi->ErrorCallback = pCallback;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8007148:	e049      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ABORT_CB_ID :
        hspi->AbortCpltCallback = pCallback;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8007152:	e044      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_SUSPEND_CB_ID :
        hspi->SuspendCallback = pCallback;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800715c:	e03f      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8007166:	e03a      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8007170:	e035      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007178:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	75fb      	strb	r3, [r7, #23]
        break;
 8007186:	e02a      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else if (HAL_SPI_STATE_RESET == hspi->State)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800718e:	b2db      	uxtb	r3, r3
 8007190:	2b00      	cmp	r3, #0
 8007192:	d11a      	bne.n	80071ca <HAL_SPI_RegisterCallback+0x136>
  {
    switch (CallbackID)
 8007194:	7afb      	ldrb	r3, [r7, #11]
 8007196:	2b09      	cmp	r3, #9
 8007198:	d002      	beq.n	80071a0 <HAL_SPI_RegisterCallback+0x10c>
 800719a:	2b0a      	cmp	r3, #10
 800719c:	d005      	beq.n	80071aa <HAL_SPI_RegisterCallback+0x116>
 800719e:	e009      	b.n	80071b4 <HAL_SPI_RegisterCallback+0x120>
    {
      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80071a8:	e019      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	687a      	ldr	r2, [r7, #4]
 80071ae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80071b2:	e014      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071ba:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	75fb      	strb	r3, [r7, #23]
        break;
 80071c8:	e009      	b.n	80071de <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else
  {
    /* Update the error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071d0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return error status */
    status =  HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80071de:	7dfb      	ldrb	r3, [r7, #23]
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	371c      	adds	r7, #28
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr

080071ec <HAL_SPI_Transmit_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b085      	sub	sp, #20
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	4613      	mov	r3, r2
 80071f8:	80fb      	strh	r3, [r7, #6]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if ((pData == NULL) || (Size == 0UL))
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d002      	beq.n	8007206 <HAL_SPI_Transmit_IT+0x1a>
 8007200:	88fb      	ldrh	r3, [r7, #6]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d101      	bne.n	800720a <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	e08b      	b.n	8007322 <HAL_SPI_Transmit_IT+0x136>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007210:	b2db      	uxtb	r3, r3
 8007212:	2b01      	cmp	r3, #1
 8007214:	d001      	beq.n	800721a <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8007216:	2302      	movs	r3, #2
 8007218:	e083      	b.n	8007322 <HAL_SPI_Transmit_IT+0x136>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007220:	2b01      	cmp	r3, #1
 8007222:	d101      	bne.n	8007228 <HAL_SPI_Transmit_IT+0x3c>
 8007224:	2302      	movs	r3, #2
 8007226:	e07c      	b.n	8007322 <HAL_SPI_Transmit_IT+0x136>
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2203      	movs	r2, #3
 8007234:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	68ba      	ldr	r2, [r7, #8]
 8007244:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	88fa      	ldrh	r2, [r7, #6]
 800724a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	88fa      	ldrh	r2, [r7, #6]
 8007252:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2200      	movs	r2, #0
 800725a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2200      	movs	r2, #0
 8007260:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2200      	movs	r2, #0
 8007268:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2200      	movs	r2, #0
 8007270:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->Reload.pTxBuffPtr  = NULL;
  hspi->Reload.TxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	2b0f      	cmp	r3, #15
 8007278:	d903      	bls.n	8007282 <HAL_SPI_Transmit_IT+0x96>
  {
    hspi->TxISR = SPI_TxISR_32BIT;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	4a2c      	ldr	r2, [pc, #176]	@ (8007330 <HAL_SPI_Transmit_IT+0x144>)
 800727e:	675a      	str	r2, [r3, #116]	@ 0x74
 8007280:	e00a      	b.n	8007298 <HAL_SPI_Transmit_IT+0xac>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	2b07      	cmp	r3, #7
 8007288:	d903      	bls.n	8007292 <HAL_SPI_Transmit_IT+0xa6>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	4a29      	ldr	r2, [pc, #164]	@ (8007334 <HAL_SPI_Transmit_IT+0x148>)
 800728e:	675a      	str	r2, [r3, #116]	@ 0x74
 8007290:	e002      	b.n	8007298 <HAL_SPI_Transmit_IT+0xac>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	4a28      	ldr	r2, [pc, #160]	@ (8007338 <HAL_SPI_Transmit_IT+0x14c>)
 8007296:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80072a0:	d108      	bne.n	80072b4 <HAL_SPI_Transmit_IT+0xc8>
  {
    SPI_1LINE_TX(hspi);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072b0:	601a      	str	r2, [r3, #0]
 80072b2:	e009      	b.n	80072c8 <HAL_SPI_Transmit_IT+0xdc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80072c6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	685a      	ldr	r2, [r3, #4]
 80072ce:	4b1b      	ldr	r3, [pc, #108]	@ (800733c <HAL_SPI_Transmit_IT+0x150>)
 80072d0:	4013      	ands	r3, r2
 80072d2:	88f9      	ldrh	r1, [r7, #6]
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	6812      	ldr	r2, [r2, #0]
 80072d8:	430b      	orrs	r3, r1
 80072da:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f042 0201 	orr.w	r2, r2, #1
 80072ea:	601a      	str	r2, [r3, #0]

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2200      	movs	r2, #0
 80072f0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, TXP, FRE, MODF, UDR and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	6919      	ldr	r1, [r3, #16]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	f240 732a 	movw	r3, #1834	@ 0x72a
 8007302:	430b      	orrs	r3, r1
 8007304:	6113      	str	r3, [r2, #16]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800730e:	d107      	bne.n	8007320 <HAL_SPI_Transmit_IT+0x134>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800731e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007320:	2300      	movs	r3, #0
}
 8007322:	4618      	mov	r0, r3
 8007324:	3714      	adds	r7, #20
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr
 800732e:	bf00      	nop
 8007330:	08007b03 	.word	0x08007b03
 8007334:	08007aa5 	.word	0x08007aa5
 8007338:	08007a4b 	.word	0x08007a4b
 800733c:	ffff0000 	.word	0xffff0000

08007340 <HAL_SPI_Receive_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007340:	b480      	push	{r7}
 8007342:	b085      	sub	sp, #20
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	4613      	mov	r3, r2
 800734c:	80fb      	strh	r3, [r7, #6]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007354:	b2db      	uxtb	r3, r3
 8007356:	2b01      	cmp	r3, #1
 8007358:	d001      	beq.n	800735e <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 800735a:	2302      	movs	r3, #2
 800735c:	e08b      	b.n	8007476 <HAL_SPI_Receive_IT+0x136>
  }

  if ((pData == NULL) || (Size == 0UL))
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d002      	beq.n	800736a <HAL_SPI_Receive_IT+0x2a>
 8007364:	88fb      	ldrh	r3, [r7, #6]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d101      	bne.n	800736e <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e083      	b.n	8007476 <HAL_SPI_Receive_IT+0x136>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007374:	2b01      	cmp	r3, #1
 8007376:	d101      	bne.n	800737c <HAL_SPI_Receive_IT+0x3c>
 8007378:	2302      	movs	r3, #2
 800737a:	e07c      	b.n	8007476 <HAL_SPI_Receive_IT+0x136>
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2204      	movs	r2, #4
 8007388:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2200      	movs	r2, #0
 8007390:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	68ba      	ldr	r2, [r7, #8]
 8007398:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	88fa      	ldrh	r2, [r7, #6]
 800739e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	88fa      	ldrh	r2, [r7, #6]
 80073a6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2200      	movs	r2, #0
 80073b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2200      	movs	r2, #0
 80073bc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxISR       = NULL;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2200      	movs	r2, #0
 80073c4:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->Reload.pRxBuffPtr  = NULL;
  hspi->Reload.RxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	2b0f      	cmp	r3, #15
 80073cc:	d903      	bls.n	80073d6 <HAL_SPI_Receive_IT+0x96>
  {
    hspi->RxISR = SPI_RxISR_32BIT;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007484 <HAL_SPI_Receive_IT+0x144>)
 80073d2:	671a      	str	r2, [r3, #112]	@ 0x70
 80073d4:	e00a      	b.n	80073ec <HAL_SPI_Receive_IT+0xac>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	2b07      	cmp	r3, #7
 80073dc:	d903      	bls.n	80073e6 <HAL_SPI_Receive_IT+0xa6>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	4a29      	ldr	r2, [pc, #164]	@ (8007488 <HAL_SPI_Receive_IT+0x148>)
 80073e2:	671a      	str	r2, [r3, #112]	@ 0x70
 80073e4:	e002      	b.n	80073ec <HAL_SPI_Receive_IT+0xac>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	4a28      	ldr	r2, [pc, #160]	@ (800748c <HAL_SPI_Receive_IT+0x14c>)
 80073ea:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80073f4:	d108      	bne.n	8007408 <HAL_SPI_Receive_IT+0xc8>
  {
    SPI_1LINE_RX(hspi);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007404:	601a      	str	r2, [r3, #0]
 8007406:	e009      	b.n	800741c <HAL_SPI_Receive_IT+0xdc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800741a:	60da      	str	r2, [r3, #12]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	685a      	ldr	r2, [r3, #4]
 8007422:	4b1b      	ldr	r3, [pc, #108]	@ (8007490 <HAL_SPI_Receive_IT+0x150>)
 8007424:	4013      	ands	r3, r2
 8007426:	88f9      	ldrh	r1, [r7, #6]
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	6812      	ldr	r2, [r2, #0]
 800742c:	430b      	orrs	r3, r1
 800742e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f042 0201 	orr.w	r2, r2, #1
 800743e:	601a      	str	r2, [r3, #0]

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2200      	movs	r2, #0
 8007444:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, RXP, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	6919      	ldr	r1, [r3, #16]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	f240 7349 	movw	r3, #1865	@ 0x749
 8007456:	430b      	orrs	r3, r1
 8007458:	6113      	str	r3, [r2, #16]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007462:	d107      	bne.n	8007474 <HAL_SPI_Receive_IT+0x134>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007472:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	3714      	adds	r7, #20
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	080079f3 	.word	0x080079f3
 8007488:	08007993 	.word	0x08007993
 800748c:	08007935 	.word	0x08007935
 8007490:	ffff0000 	.word	0xffff0000

08007494 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b08a      	sub	sp, #40	@ 0x28
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	691b      	ldr	r3, [r3, #16]
 80074a2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	695b      	ldr	r3, [r3, #20]
 80074aa:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80074ac:	6a3a      	ldr	r2, [r7, #32]
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	4013      	ands	r3, r2
 80074b2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80074bc:	2300      	movs	r3, #0
 80074be:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80074c6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	3330      	adds	r3, #48	@ 0x30
 80074ce:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80074d0:	69fb      	ldr	r3, [r7, #28]
 80074d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d012      	beq.n	8007500 <HAL_SPI_IRQHandler+0x6c>
 80074da:	6a3b      	ldr	r3, [r7, #32]
 80074dc:	f003 0308 	and.w	r3, r3, #8
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d00d      	beq.n	8007500 <HAL_SPI_IRQHandler+0x6c>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	699a      	ldr	r2, [r3, #24]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80074f2:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	4798      	blx	r3
#else
    HAL_SPI_SuspendCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80074fe:	e19c      	b.n	800783a <HAL_SPI_IRQHandler+0x3a6>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8007500:	69bb      	ldr	r3, [r7, #24]
 8007502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007506:	2b00      	cmp	r3, #0
 8007508:	d113      	bne.n	8007532 <HAL_SPI_IRQHandler+0x9e>
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	f003 0320 	and.w	r3, r3, #32
 8007510:	2b00      	cmp	r3, #0
 8007512:	d10e      	bne.n	8007532 <HAL_SPI_IRQHandler+0x9e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800751a:	2b00      	cmp	r3, #0
 800751c:	d009      	beq.n	8007532 <HAL_SPI_IRQHandler+0x9e>
  {
    hspi->TxISR(hspi);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	4798      	blx	r3
    hspi->RxISR(hspi);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	4798      	blx	r3
    handled = 1UL;
 800752e:	2301      	movs	r3, #1
 8007530:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007538:	2b00      	cmp	r3, #0
 800753a:	d10f      	bne.n	800755c <HAL_SPI_IRQHandler+0xc8>
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	f003 0301 	and.w	r3, r3, #1
 8007542:	2b00      	cmp	r3, #0
 8007544:	d00a      	beq.n	800755c <HAL_SPI_IRQHandler+0xc8>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800754c:	2b00      	cmp	r3, #0
 800754e:	d105      	bne.n	800755c <HAL_SPI_IRQHandler+0xc8>
  {
    hspi->RxISR(hspi);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	4798      	blx	r3
    handled = 1UL;
 8007558:	2301      	movs	r3, #1
 800755a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800755c:	69bb      	ldr	r3, [r7, #24]
 800755e:	f003 0320 	and.w	r3, r3, #32
 8007562:	2b00      	cmp	r3, #0
 8007564:	d10f      	bne.n	8007586 <HAL_SPI_IRQHandler+0xf2>
 8007566:	69bb      	ldr	r3, [r7, #24]
 8007568:	f003 0302 	and.w	r3, r3, #2
 800756c:	2b00      	cmp	r3, #0
 800756e:	d00a      	beq.n	8007586 <HAL_SPI_IRQHandler+0xf2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8007576:	2b00      	cmp	r3, #0
 8007578:	d105      	bne.n	8007586 <HAL_SPI_IRQHandler+0xf2>
  {
    hspi->TxISR(hspi);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	4798      	blx	r3
    handled = 1UL;
 8007582:	2301      	movs	r3, #1
 8007584:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8007586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007588:	2b00      	cmp	r3, #0
 800758a:	f040 8151 	bne.w	8007830 <HAL_SPI_IRQHandler+0x39c>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800758e:	69bb      	ldr	r3, [r7, #24]
 8007590:	f003 0308 	and.w	r3, r3, #8
 8007594:	2b00      	cmp	r3, #0
 8007596:	f000 8093 	beq.w	80076c0 <HAL_SPI_IRQHandler+0x22c>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	699a      	ldr	r2, [r3, #24]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f042 0208 	orr.w	r2, r2, #8
 80075a8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	699a      	ldr	r2, [r3, #24]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f042 0210 	orr.w	r2, r2, #16
 80075b8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	699a      	ldr	r2, [r3, #24]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80075c8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	691a      	ldr	r2, [r3, #16]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f022 0208 	bic.w	r2, r2, #8
 80075d8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d13d      	bne.n	8007664 <HAL_SPI_IRQHandler+0x1d0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80075e8:	e036      	b.n	8007658 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	2b0f      	cmp	r3, #15
 80075f0:	d90b      	bls.n	800760a <HAL_SPI_IRQHandler+0x176>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075fa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80075fc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007602:	1d1a      	adds	r2, r3, #4
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	665a      	str	r2, [r3, #100]	@ 0x64
 8007608:	e01d      	b.n	8007646 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	68db      	ldr	r3, [r3, #12]
 800760e:	2b07      	cmp	r3, #7
 8007610:	d90b      	bls.n	800762a <HAL_SPI_IRQHandler+0x196>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	8812      	ldrh	r2, [r2, #0]
 800761a:	b292      	uxth	r2, r2
 800761c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007622:	1c9a      	adds	r2, r3, #2
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	665a      	str	r2, [r3, #100]	@ 0x64
 8007628:	e00d      	b.n	8007646 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007636:	7812      	ldrb	r2, [r2, #0]
 8007638:	b2d2      	uxtb	r2, r2
 800763a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007640:	1c5a      	adds	r2, r3, #1
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800764c:	b29b      	uxth	r3, r3
 800764e:	3b01      	subs	r3, #1
 8007650:	b29a      	uxth	r2, r3
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800765e:	b29b      	uxth	r3, r3
 8007660:	2b00      	cmp	r3, #0
 8007662:	d1c2      	bne.n	80075ea <HAL_SPI_IRQHandler+0x156>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f000 fa79 	bl	8007b5c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2201      	movs	r2, #1
 800766e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007678:	2b00      	cmp	r3, #0
 800767a:	d005      	beq.n	8007688 <HAL_SPI_IRQHandler+0x1f4>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007686:	e0d8      	b.n	800783a <HAL_SPI_IRQHandler+0x3a6>
    }

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8007688:	7cfb      	ldrb	r3, [r7, #19]
 800768a:	2b05      	cmp	r3, #5
 800768c:	d105      	bne.n	800769a <HAL_SPI_IRQHandler+0x206>
    {
      hspi->TxRxCpltCallback(hspi);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	4798      	blx	r3
    else
    {
      /* End of the appropriate call */
    }

    return;
 8007698:	e0cc      	b.n	8007834 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800769a:	7cfb      	ldrb	r3, [r7, #19]
 800769c:	2b04      	cmp	r3, #4
 800769e:	d105      	bne.n	80076ac <HAL_SPI_IRQHandler+0x218>
      hspi->RxCpltCallback(hspi);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	4798      	blx	r3
    return;
 80076aa:	e0c3      	b.n	8007834 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80076ac:	7cfb      	ldrb	r3, [r7, #19]
 80076ae:	2b03      	cmp	r3, #3
 80076b0:	f040 80c0 	bne.w	8007834 <HAL_SPI_IRQHandler+0x3a0>
      hspi->TxCpltCallback(hspi);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	4798      	blx	r3
    return;
 80076be:	e0b9      	b.n	8007834 <HAL_SPI_IRQHandler+0x3a0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	f000 80b7 	beq.w	800783a <HAL_SPI_IRQHandler+0x3a6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80076cc:	69bb      	ldr	r3, [r7, #24]
 80076ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d00f      	beq.n	80076f6 <HAL_SPI_IRQHandler+0x262>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076dc:	f043 0204 	orr.w	r2, r3, #4
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	699a      	ldr	r2, [r3, #24]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076f4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80076f6:	69bb      	ldr	r3, [r7, #24]
 80076f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d00f      	beq.n	8007720 <HAL_SPI_IRQHandler+0x28c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007706:	f043 0201 	orr.w	r2, r3, #1
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	699a      	ldr	r2, [r3, #24]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800771e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8007720:	69bb      	ldr	r3, [r7, #24]
 8007722:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00f      	beq.n	800774a <HAL_SPI_IRQHandler+0x2b6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007730:	f043 0208 	orr.w	r2, r3, #8
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	699a      	ldr	r2, [r3, #24]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007748:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800774a:	69bb      	ldr	r3, [r7, #24]
 800774c:	f003 0320 	and.w	r3, r3, #32
 8007750:	2b00      	cmp	r3, #0
 8007752:	d00f      	beq.n	8007774 <HAL_SPI_IRQHandler+0x2e0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800775a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	699a      	ldr	r2, [r3, #24]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f042 0220 	orr.w	r2, r2, #32
 8007772:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800777a:	2b00      	cmp	r3, #0
 800777c:	d05c      	beq.n	8007838 <HAL_SPI_IRQHandler+0x3a4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681a      	ldr	r2, [r3, #0]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f022 0201 	bic.w	r2, r2, #1
 800778c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	6919      	ldr	r1, [r3, #16]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	4b29      	ldr	r3, [pc, #164]	@ (8007840 <HAL_SPI_IRQHandler+0x3ac>)
 800779a:	400b      	ands	r3, r1
 800779c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80077a4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80077a8:	d138      	bne.n	800781c <HAL_SPI_IRQHandler+0x388>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	689a      	ldr	r2, [r3, #8]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80077b8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d013      	beq.n	80077ea <HAL_SPI_IRQHandler+0x356>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077c6:	4a1f      	ldr	r2, [pc, #124]	@ (8007844 <HAL_SPI_IRQHandler+0x3b0>)
 80077c8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7fc f85c 	bl	800388c <HAL_DMA_Abort_IT>
 80077d4:	4603      	mov	r3, r0
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d007      	beq.n	80077ea <HAL_SPI_IRQHandler+0x356>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077e0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d022      	beq.n	8007838 <HAL_SPI_IRQHandler+0x3a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077f6:	4a13      	ldr	r2, [pc, #76]	@ (8007844 <HAL_SPI_IRQHandler+0x3b0>)
 80077f8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077fe:	4618      	mov	r0, r3
 8007800:	f7fc f844 	bl	800388c <HAL_DMA_Abort_IT>
 8007804:	4603      	mov	r3, r0
 8007806:	2b00      	cmp	r3, #0
 8007808:	d016      	beq.n	8007838 <HAL_SPI_IRQHandler+0x3a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007810:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800781a:	e00d      	b.n	8007838 <HAL_SPI_IRQHandler+0x3a4>
        hspi->State = HAL_SPI_STATE_READY;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        hspi->ErrorCallback(hspi);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	4798      	blx	r3
    return;
 800782e:	e003      	b.n	8007838 <HAL_SPI_IRQHandler+0x3a4>
    return;
 8007830:	bf00      	nop
 8007832:	e002      	b.n	800783a <HAL_SPI_IRQHandler+0x3a6>
    return;
 8007834:	bf00      	nop
 8007836:	e000      	b.n	800783a <HAL_SPI_IRQHandler+0x3a6>
    return;
 8007838:	bf00      	nop
  }
}
 800783a:	3728      	adds	r7, #40	@ 0x28
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	fffffc94 	.word	0xfffffc94
 8007844:	080078fd 	.word	0x080078fd

08007848 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8007850:	bf00      	nop
 8007852:	370c      	adds	r7, #12
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800785c:	b480      	push	{r7}
 800785e:	b083      	sub	sp, #12
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8007864:	bf00      	nop
 8007866:	370c      	adds	r7, #12
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr

08007870 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007870:	b480      	push	{r7}
 8007872:	b083      	sub	sp, #12
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8007878:	bf00      	nop
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr

08007884 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800788c:	bf00      	nop
 800788e:	370c      	adds	r7, #12
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr

08007898 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80078a0:	bf00      	nop
 80078a2:	370c      	adds	r7, #12
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80078b4:	bf00      	nop
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80078c8:	bf00      	nop
 80078ca:	370c      	adds	r7, #12
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 80078dc:	bf00      	nop
 80078de:	370c      	adds	r7, #12
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr

080078e8 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007908:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2200      	movs	r2, #0
 800790e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2200      	movs	r2, #0
 8007916:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007928:	68f8      	ldr	r0, [r7, #12]
 800792a:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800792c:	bf00      	nop
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007948:	7812      	ldrb	r2, [r2, #0]
 800794a:	b2d2      	uxtb	r2, r2
 800794c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007952:	1c5a      	adds	r2, r3, #1
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800795e:	b29b      	uxth	r3, r3
 8007960:	3b01      	subs	r3, #1
 8007962:	b29a      	uxth	r2, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007970:	b29b      	uxth	r3, r3
 8007972:	2b00      	cmp	r3, #0
 8007974:	d107      	bne.n	8007986 <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	691a      	ldr	r2, [r3, #16]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f022 0201 	bic.w	r2, r2, #1
 8007984:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007986:	bf00      	nop
 8007988:	370c      	adds	r7, #12
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr

08007992 <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 8007992:	b480      	push	{r7}
 8007994:	b085      	sub	sp, #20
 8007996:	af00      	add	r7, sp, #0
 8007998:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	3330      	adds	r3, #48	@ 0x30
 80079a0:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079a6:	68fa      	ldr	r2, [r7, #12]
 80079a8:	8812      	ldrh	r2, [r2, #0]
 80079aa:	b292      	uxth	r2, r2
 80079ac:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079b2:	1c9a      	adds	r2, r3, #2
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80079be:	b29b      	uxth	r3, r3
 80079c0:	3b01      	subs	r3, #1
 80079c2:	b29a      	uxth	r2, r3
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d107      	bne.n	80079e6 <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	691a      	ldr	r2, [r3, #16]
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f022 0201 	bic.w	r2, r2, #1
 80079e4:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80079e6:	bf00      	nop
 80079e8:	3714      	adds	r7, #20
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr

080079f2 <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 80079f2:	b480      	push	{r7}
 80079f4:	b083      	sub	sp, #12
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a02:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007a04:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a0a:	1d1a      	adds	r2, r3, #4
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a16:	b29b      	uxth	r3, r3
 8007a18:	3b01      	subs	r3, #1
 8007a1a:	b29a      	uxth	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d107      	bne.n	8007a3e <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	691a      	ldr	r2, [r3, #16]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f022 0201 	bic.w	r2, r2, #1
 8007a3c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007a3e:	bf00      	nop
 8007a40:	370c      	adds	r7, #12
 8007a42:	46bd      	mov	sp, r7
 8007a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a48:	4770      	bx	lr

08007a4a <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8007a4a:	b480      	push	{r7}
 8007a4c:	b083      	sub	sp, #12
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	3320      	adds	r3, #32
 8007a5c:	7812      	ldrb	r2, [r2, #0]
 8007a5e:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a64:	1c5a      	adds	r2, r3, #1
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	3b01      	subs	r3, #1
 8007a74:	b29a      	uxth	r2, r3
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d107      	bne.n	8007a98 <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	691a      	ldr	r2, [r3, #16]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f022 0202 	bic.w	r2, r2, #2
 8007a96:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b085      	sub	sp, #20
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	3320      	adds	r3, #32
 8007ab2:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ab8:	881a      	ldrh	r2, [r3, #0]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ac2:	1c9a      	adds	r2, r3, #2
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	b29a      	uxth	r2, r3
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d107      	bne.n	8007af6 <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	691a      	ldr	r2, [r3, #16]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f022 0202 	bic.w	r2, r2, #2
 8007af4:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007af6:	bf00      	nop
 8007af8:	3714      	adds	r7, #20
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr

08007b02 <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8007b02:	b480      	push	{r7}
 8007b04:	b083      	sub	sp, #12
 8007b06:	af00      	add	r7, sp, #0
 8007b08:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	6812      	ldr	r2, [r2, #0]
 8007b14:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b1a:	1d1a      	adds	r2, r3, #4
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	b29a      	uxth	r2, r3
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007b38:	b29b      	uxth	r3, r3
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d107      	bne.n	8007b4e <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	691a      	ldr	r2, [r3, #16]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f022 0202 	bic.w	r2, r2, #2
 8007b4c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007b4e:	bf00      	nop
 8007b50:	370c      	adds	r7, #12
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr
	...

08007b5c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	699a      	ldr	r2, [r3, #24]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f042 0208 	orr.w	r2, r2, #8
 8007b7a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	699a      	ldr	r2, [r3, #24]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f042 0210 	orr.w	r2, r2, #16
 8007b8a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f022 0201 	bic.w	r2, r2, #1
 8007b9a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	6919      	ldr	r1, [r3, #16]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	4b3c      	ldr	r3, [pc, #240]	@ (8007c98 <SPI_CloseTransfer+0x13c>)
 8007ba8:	400b      	ands	r3, r1
 8007baa:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	689a      	ldr	r2, [r3, #8]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007bba:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	2b04      	cmp	r3, #4
 8007bc6:	d014      	beq.n	8007bf2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f003 0320 	and.w	r3, r3, #32
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d00f      	beq.n	8007bf2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bd8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	699a      	ldr	r2, [r3, #24]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f042 0220 	orr.w	r2, r2, #32
 8007bf0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007bf8:	b2db      	uxtb	r3, r3
 8007bfa:	2b03      	cmp	r3, #3
 8007bfc:	d014      	beq.n	8007c28 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d00f      	beq.n	8007c28 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c0e:	f043 0204 	orr.w	r2, r3, #4
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	699a      	ldr	r2, [r3, #24]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c26:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00f      	beq.n	8007c52 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c38:	f043 0201 	orr.w	r2, r3, #1
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	699a      	ldr	r2, [r3, #24]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c50:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d00f      	beq.n	8007c7c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c62:	f043 0208 	orr.w	r2, r3, #8
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	699a      	ldr	r2, [r3, #24]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c7a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8007c8c:	bf00      	nop
 8007c8e:	3714      	adds	r7, #20
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr
 8007c98:	fffffc90 	.word	0xfffffc90

08007c9c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b085      	sub	sp, #20
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ca8:	095b      	lsrs	r3, r3, #5
 8007caa:	3301      	adds	r3, #1
 8007cac:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	68db      	ldr	r3, [r3, #12]
 8007cb2:	3301      	adds	r3, #1
 8007cb4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	3307      	adds	r3, #7
 8007cba:	08db      	lsrs	r3, r3, #3
 8007cbc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	68fa      	ldr	r2, [r7, #12]
 8007cc2:	fb02 f303 	mul.w	r3, r2, r3
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3714      	adds	r7, #20
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr

08007cd2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007cd2:	b580      	push	{r7, lr}
 8007cd4:	b082      	sub	sp, #8
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d101      	bne.n	8007ce4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e049      	b.n	8007d78 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d106      	bne.n	8007cfe <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f000 f841 	bl	8007d80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2202      	movs	r2, #2
 8007d02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	3304      	adds	r3, #4
 8007d0e:	4619      	mov	r1, r3
 8007d10:	4610      	mov	r0, r2
 8007d12:	f000 f9e7 	bl	80080e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2201      	movs	r2, #1
 8007d22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2201      	movs	r2, #1
 8007d2a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2201      	movs	r2, #1
 8007d32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2201      	movs	r2, #1
 8007d3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2201      	movs	r2, #1
 8007d42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2201      	movs	r2, #1
 8007d4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2201      	movs	r2, #1
 8007d52:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2201      	movs	r2, #1
 8007d5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2201      	movs	r2, #1
 8007d62:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d76:	2300      	movs	r3, #0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3708      	adds	r7, #8
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}

08007d80 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007d88:	bf00      	nop
 8007d8a:	370c      	adds	r7, #12
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr

08007d94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b085      	sub	sp, #20
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d001      	beq.n	8007dac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e054      	b.n	8007e56 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2202      	movs	r2, #2
 8007db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	68da      	ldr	r2, [r3, #12]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f042 0201 	orr.w	r2, r2, #1
 8007dc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a26      	ldr	r2, [pc, #152]	@ (8007e64 <HAL_TIM_Base_Start_IT+0xd0>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d022      	beq.n	8007e14 <HAL_TIM_Base_Start_IT+0x80>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dd6:	d01d      	beq.n	8007e14 <HAL_TIM_Base_Start_IT+0x80>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a22      	ldr	r2, [pc, #136]	@ (8007e68 <HAL_TIM_Base_Start_IT+0xd4>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d018      	beq.n	8007e14 <HAL_TIM_Base_Start_IT+0x80>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a21      	ldr	r2, [pc, #132]	@ (8007e6c <HAL_TIM_Base_Start_IT+0xd8>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d013      	beq.n	8007e14 <HAL_TIM_Base_Start_IT+0x80>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a1f      	ldr	r2, [pc, #124]	@ (8007e70 <HAL_TIM_Base_Start_IT+0xdc>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d00e      	beq.n	8007e14 <HAL_TIM_Base_Start_IT+0x80>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8007e74 <HAL_TIM_Base_Start_IT+0xe0>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d009      	beq.n	8007e14 <HAL_TIM_Base_Start_IT+0x80>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a1c      	ldr	r2, [pc, #112]	@ (8007e78 <HAL_TIM_Base_Start_IT+0xe4>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d004      	beq.n	8007e14 <HAL_TIM_Base_Start_IT+0x80>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a1b      	ldr	r2, [pc, #108]	@ (8007e7c <HAL_TIM_Base_Start_IT+0xe8>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d115      	bne.n	8007e40 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	689a      	ldr	r2, [r3, #8]
 8007e1a:	4b19      	ldr	r3, [pc, #100]	@ (8007e80 <HAL_TIM_Base_Start_IT+0xec>)
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2b06      	cmp	r3, #6
 8007e24:	d015      	beq.n	8007e52 <HAL_TIM_Base_Start_IT+0xbe>
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e2c:	d011      	beq.n	8007e52 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f042 0201 	orr.w	r2, r2, #1
 8007e3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e3e:	e008      	b.n	8007e52 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f042 0201 	orr.w	r2, r2, #1
 8007e4e:	601a      	str	r2, [r3, #0]
 8007e50:	e000      	b.n	8007e54 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e52:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007e54:	2300      	movs	r3, #0
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3714      	adds	r7, #20
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	40010000 	.word	0x40010000
 8007e68:	40000400 	.word	0x40000400
 8007e6c:	40000800 	.word	0x40000800
 8007e70:	40000c00 	.word	0x40000c00
 8007e74:	40010400 	.word	0x40010400
 8007e78:	40001800 	.word	0x40001800
 8007e7c:	40014000 	.word	0x40014000
 8007e80:	00010007 	.word	0x00010007

08007e84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b084      	sub	sp, #16
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	691b      	ldr	r3, [r3, #16]
 8007e9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	f003 0302 	and.w	r3, r3, #2
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d020      	beq.n	8007ee8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	f003 0302 	and.w	r3, r3, #2
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d01b      	beq.n	8007ee8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f06f 0202 	mvn.w	r2, #2
 8007eb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	699b      	ldr	r3, [r3, #24]
 8007ec6:	f003 0303 	and.w	r3, r3, #3
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d003      	beq.n	8007ed6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 f8e9 	bl	80080a6 <HAL_TIM_IC_CaptureCallback>
 8007ed4:	e005      	b.n	8007ee2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f000 f8db 	bl	8008092 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f000 f8ec 	bl	80080ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	f003 0304 	and.w	r3, r3, #4
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d020      	beq.n	8007f34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	f003 0304 	and.w	r3, r3, #4
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d01b      	beq.n	8007f34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f06f 0204 	mvn.w	r2, #4
 8007f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2202      	movs	r2, #2
 8007f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	699b      	ldr	r3, [r3, #24]
 8007f12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d003      	beq.n	8007f22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f000 f8c3 	bl	80080a6 <HAL_TIM_IC_CaptureCallback>
 8007f20:	e005      	b.n	8007f2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f000 f8b5 	bl	8008092 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f000 f8c6 	bl	80080ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	f003 0308 	and.w	r3, r3, #8
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d020      	beq.n	8007f80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f003 0308 	and.w	r3, r3, #8
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d01b      	beq.n	8007f80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f06f 0208 	mvn.w	r2, #8
 8007f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2204      	movs	r2, #4
 8007f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	69db      	ldr	r3, [r3, #28]
 8007f5e:	f003 0303 	and.w	r3, r3, #3
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d003      	beq.n	8007f6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 f89d 	bl	80080a6 <HAL_TIM_IC_CaptureCallback>
 8007f6c:	e005      	b.n	8007f7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 f88f 	bl	8008092 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 f8a0 	bl	80080ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	f003 0310 	and.w	r3, r3, #16
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d020      	beq.n	8007fcc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f003 0310 	and.w	r3, r3, #16
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d01b      	beq.n	8007fcc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f06f 0210 	mvn.w	r2, #16
 8007f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2208      	movs	r2, #8
 8007fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	69db      	ldr	r3, [r3, #28]
 8007faa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d003      	beq.n	8007fba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f000 f877 	bl	80080a6 <HAL_TIM_IC_CaptureCallback>
 8007fb8:	e005      	b.n	8007fc6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 f869 	bl	8008092 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 f87a 	bl	80080ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	f003 0301 	and.w	r3, r3, #1
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d00c      	beq.n	8007ff0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	f003 0301 	and.w	r3, r3, #1
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d007      	beq.n	8007ff0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f06f 0201 	mvn.w	r2, #1
 8007fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f7fa fb52 	bl	8002694 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d104      	bne.n	8008004 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00c      	beq.n	800801e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800800a:	2b00      	cmp	r3, #0
 800800c:	d007      	beq.n	800801e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008016:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f000 f90d 	bl	8008238 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008024:	2b00      	cmp	r3, #0
 8008026:	d00c      	beq.n	8008042 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800802e:	2b00      	cmp	r3, #0
 8008030:	d007      	beq.n	8008042 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800803a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f000 f905 	bl	800824c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008048:	2b00      	cmp	r3, #0
 800804a:	d00c      	beq.n	8008066 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008052:	2b00      	cmp	r3, #0
 8008054:	d007      	beq.n	8008066 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800805e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 f834 	bl	80080ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	f003 0320 	and.w	r3, r3, #32
 800806c:	2b00      	cmp	r3, #0
 800806e:	d00c      	beq.n	800808a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f003 0320 	and.w	r3, r3, #32
 8008076:	2b00      	cmp	r3, #0
 8008078:	d007      	beq.n	800808a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f06f 0220 	mvn.w	r2, #32
 8008082:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f000 f8cd 	bl	8008224 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800808a:	bf00      	nop
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}

08008092 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008092:	b480      	push	{r7}
 8008094:	b083      	sub	sp, #12
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800809a:	bf00      	nop
 800809c:	370c      	adds	r7, #12
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr

080080a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80080a6:	b480      	push	{r7}
 80080a8:	b083      	sub	sp, #12
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80080ae:	bf00      	nop
 80080b0:	370c      	adds	r7, #12
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr

080080ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80080ba:	b480      	push	{r7}
 80080bc:	b083      	sub	sp, #12
 80080be:	af00      	add	r7, sp, #0
 80080c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80080c2:	bf00      	nop
 80080c4:	370c      	adds	r7, #12
 80080c6:	46bd      	mov	sp, r7
 80080c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080cc:	4770      	bx	lr

080080ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80080ce:	b480      	push	{r7}
 80080d0:	b083      	sub	sp, #12
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80080d6:	bf00      	nop
 80080d8:	370c      	adds	r7, #12
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
	...

080080e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
 80080ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	4a43      	ldr	r2, [pc, #268]	@ (8008204 <TIM_Base_SetConfig+0x120>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d013      	beq.n	8008124 <TIM_Base_SetConfig+0x40>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008102:	d00f      	beq.n	8008124 <TIM_Base_SetConfig+0x40>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	4a40      	ldr	r2, [pc, #256]	@ (8008208 <TIM_Base_SetConfig+0x124>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d00b      	beq.n	8008124 <TIM_Base_SetConfig+0x40>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4a3f      	ldr	r2, [pc, #252]	@ (800820c <TIM_Base_SetConfig+0x128>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d007      	beq.n	8008124 <TIM_Base_SetConfig+0x40>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	4a3e      	ldr	r2, [pc, #248]	@ (8008210 <TIM_Base_SetConfig+0x12c>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d003      	beq.n	8008124 <TIM_Base_SetConfig+0x40>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	4a3d      	ldr	r2, [pc, #244]	@ (8008214 <TIM_Base_SetConfig+0x130>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d108      	bne.n	8008136 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800812a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	68fa      	ldr	r2, [r7, #12]
 8008132:	4313      	orrs	r3, r2
 8008134:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	4a32      	ldr	r2, [pc, #200]	@ (8008204 <TIM_Base_SetConfig+0x120>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d01f      	beq.n	800817e <TIM_Base_SetConfig+0x9a>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008144:	d01b      	beq.n	800817e <TIM_Base_SetConfig+0x9a>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	4a2f      	ldr	r2, [pc, #188]	@ (8008208 <TIM_Base_SetConfig+0x124>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d017      	beq.n	800817e <TIM_Base_SetConfig+0x9a>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	4a2e      	ldr	r2, [pc, #184]	@ (800820c <TIM_Base_SetConfig+0x128>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d013      	beq.n	800817e <TIM_Base_SetConfig+0x9a>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	4a2d      	ldr	r2, [pc, #180]	@ (8008210 <TIM_Base_SetConfig+0x12c>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d00f      	beq.n	800817e <TIM_Base_SetConfig+0x9a>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	4a2c      	ldr	r2, [pc, #176]	@ (8008214 <TIM_Base_SetConfig+0x130>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d00b      	beq.n	800817e <TIM_Base_SetConfig+0x9a>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a2b      	ldr	r2, [pc, #172]	@ (8008218 <TIM_Base_SetConfig+0x134>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d007      	beq.n	800817e <TIM_Base_SetConfig+0x9a>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4a2a      	ldr	r2, [pc, #168]	@ (800821c <TIM_Base_SetConfig+0x138>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d003      	beq.n	800817e <TIM_Base_SetConfig+0x9a>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a29      	ldr	r2, [pc, #164]	@ (8008220 <TIM_Base_SetConfig+0x13c>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d108      	bne.n	8008190 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008184:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	68db      	ldr	r3, [r3, #12]
 800818a:	68fa      	ldr	r2, [r7, #12]
 800818c:	4313      	orrs	r3, r2
 800818e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	695b      	ldr	r3, [r3, #20]
 800819a:	4313      	orrs	r3, r2
 800819c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	689a      	ldr	r2, [r3, #8]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	4a14      	ldr	r2, [pc, #80]	@ (8008204 <TIM_Base_SetConfig+0x120>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d00f      	beq.n	80081d6 <TIM_Base_SetConfig+0xf2>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	4a16      	ldr	r2, [pc, #88]	@ (8008214 <TIM_Base_SetConfig+0x130>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d00b      	beq.n	80081d6 <TIM_Base_SetConfig+0xf2>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4a15      	ldr	r2, [pc, #84]	@ (8008218 <TIM_Base_SetConfig+0x134>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d007      	beq.n	80081d6 <TIM_Base_SetConfig+0xf2>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	4a14      	ldr	r2, [pc, #80]	@ (800821c <TIM_Base_SetConfig+0x138>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d003      	beq.n	80081d6 <TIM_Base_SetConfig+0xf2>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	4a13      	ldr	r2, [pc, #76]	@ (8008220 <TIM_Base_SetConfig+0x13c>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d103      	bne.n	80081de <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	691a      	ldr	r2, [r3, #16]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f043 0204 	orr.w	r2, r3, #4
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	68fa      	ldr	r2, [r7, #12]
 80081f4:	601a      	str	r2, [r3, #0]
}
 80081f6:	bf00      	nop
 80081f8:	3714      	adds	r7, #20
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	40010000 	.word	0x40010000
 8008208:	40000400 	.word	0x40000400
 800820c:	40000800 	.word	0x40000800
 8008210:	40000c00 	.word	0x40000c00
 8008214:	40010400 	.word	0x40010400
 8008218:	40014000 	.word	0x40014000
 800821c:	40014400 	.word	0x40014400
 8008220:	40014800 	.word	0x40014800

08008224 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008224:	b480      	push	{r7}
 8008226:	b083      	sub	sp, #12
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800822c:	bf00      	nop
 800822e:	370c      	adds	r7, #12
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008240:	bf00      	nop
 8008242:	370c      	adds	r7, #12
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr

0800824c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800824c:	b480      	push	{r7}
 800824e:	b083      	sub	sp, #12
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008254:	bf00      	nop
 8008256:	370c      	adds	r7, #12
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b082      	sub	sp, #8
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d101      	bne.n	8008272 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800826e:	2301      	movs	r3, #1
 8008270:	e050      	b.n	8008314 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008278:	2b00      	cmp	r3, #0
 800827a:	d114      	bne.n	80082a6 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 fddd 	bl	8008e44 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008290:	2b00      	cmp	r3, #0
 8008292:	d103      	bne.n	800829c <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a21      	ldr	r2, [pc, #132]	@ (800831c <HAL_UART_Init+0xbc>)
 8008298:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2224      	movs	r2, #36	@ 0x24
 80082aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f022 0201 	bic.w	r2, r2, #1
 80082bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d002      	beq.n	80082cc <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f001 fb76 	bl	80099b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 fe0b 	bl	8008ee8 <UART_SetConfig>
 80082d2:	4603      	mov	r3, r0
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d101      	bne.n	80082dc <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	e01b      	b.n	8008314 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	685a      	ldr	r2, [r3, #4]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80082ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	689a      	ldr	r2, [r3, #8]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80082fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	681a      	ldr	r2, [r3, #0]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f042 0201 	orr.w	r2, r2, #1
 800830a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f001 fbf5 	bl	8009afc <UART_CheckIdleState>
 8008312:	4603      	mov	r3, r0
}
 8008314:	4618      	mov	r0, r3
 8008316:	3708      	adds	r7, #8
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}
 800831c:	0800293d 	.word	0x0800293d

08008320 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8008320:	b480      	push	{r7}
 8008322:	b087      	sub	sp, #28
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	460b      	mov	r3, r1
 800832a:	607a      	str	r2, [r7, #4]
 800832c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800832e:	2300      	movs	r3, #0
 8008330:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d109      	bne.n	800834c <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800833e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8008348:	2301      	movs	r3, #1
 800834a:	e09c      	b.n	8008486 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008352:	2b20      	cmp	r3, #32
 8008354:	d16c      	bne.n	8008430 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8008356:	7afb      	ldrb	r3, [r7, #11]
 8008358:	2b0c      	cmp	r3, #12
 800835a:	d85e      	bhi.n	800841a <HAL_UART_RegisterCallback+0xfa>
 800835c:	a201      	add	r2, pc, #4	@ (adr r2, 8008364 <HAL_UART_RegisterCallback+0x44>)
 800835e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008362:	bf00      	nop
 8008364:	08008399 	.word	0x08008399
 8008368:	080083a3 	.word	0x080083a3
 800836c:	080083ad 	.word	0x080083ad
 8008370:	080083b7 	.word	0x080083b7
 8008374:	080083c1 	.word	0x080083c1
 8008378:	080083cb 	.word	0x080083cb
 800837c:	080083d5 	.word	0x080083d5
 8008380:	080083df 	.word	0x080083df
 8008384:	080083e9 	.word	0x080083e9
 8008388:	080083f3 	.word	0x080083f3
 800838c:	080083fd 	.word	0x080083fd
 8008390:	08008407 	.word	0x08008407
 8008394:	08008411 	.word	0x08008411
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80083a0:	e070      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	687a      	ldr	r2, [r7, #4]
 80083a6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80083aa:	e06b      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	687a      	ldr	r2, [r7, #4]
 80083b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 80083b4:	e066      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	687a      	ldr	r2, [r7, #4]
 80083ba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80083be:	e061      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	687a      	ldr	r2, [r7, #4]
 80083c4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80083c8:	e05c      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	687a      	ldr	r2, [r7, #4]
 80083ce:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80083d2:	e057      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80083dc:	e052      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80083e6:	e04d      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80083f0:	e048      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 80083fa:	e043      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8008404:	e03e      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	687a      	ldr	r2, [r7, #4]
 800840a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800840e:	e039      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	687a      	ldr	r2, [r7, #4]
 8008414:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008418:	e034      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008420:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800842a:	2301      	movs	r3, #1
 800842c:	75fb      	strb	r3, [r7, #23]
        break;
 800842e:	e029      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008436:	2b00      	cmp	r3, #0
 8008438:	d11a      	bne.n	8008470 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800843a:	7afb      	ldrb	r3, [r7, #11]
 800843c:	2b0b      	cmp	r3, #11
 800843e:	d002      	beq.n	8008446 <HAL_UART_RegisterCallback+0x126>
 8008440:	2b0c      	cmp	r3, #12
 8008442:	d005      	beq.n	8008450 <HAL_UART_RegisterCallback+0x130>
 8008444:	e009      	b.n	800845a <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	687a      	ldr	r2, [r7, #4]
 800844a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800844e:	e019      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008458:	e014      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008460:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	75fb      	strb	r3, [r7, #23]
        break;
 800846e:	e009      	b.n	8008484 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008476:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8008480:	2301      	movs	r3, #1
 8008482:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008484:	7dfb      	ldrb	r3, [r7, #23]
}
 8008486:	4618      	mov	r0, r3
 8008488:	371c      	adds	r7, #28
 800848a:	46bd      	mov	sp, r7
 800848c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop

08008494 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008494:	b480      	push	{r7}
 8008496:	b091      	sub	sp, #68	@ 0x44
 8008498:	af00      	add	r7, sp, #0
 800849a:	60f8      	str	r0, [r7, #12]
 800849c:	60b9      	str	r1, [r7, #8]
 800849e:	4613      	mov	r3, r2
 80084a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084a8:	2b20      	cmp	r3, #32
 80084aa:	d178      	bne.n	800859e <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d002      	beq.n	80084b8 <HAL_UART_Transmit_IT+0x24>
 80084b2:	88fb      	ldrh	r3, [r7, #6]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d101      	bne.n	80084bc <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80084b8:	2301      	movs	r3, #1
 80084ba:	e071      	b.n	80085a0 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	68ba      	ldr	r2, [r7, #8]
 80084c0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	88fa      	ldrh	r2, [r7, #6]
 80084c6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	88fa      	ldrh	r2, [r7, #6]
 80084ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2200      	movs	r2, #0
 80084d6:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	2200      	movs	r2, #0
 80084dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2221      	movs	r2, #33	@ 0x21
 80084e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80084ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084f0:	d12a      	bne.n	8008548 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084fa:	d107      	bne.n	800850c <HAL_UART_Transmit_IT+0x78>
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	691b      	ldr	r3, [r3, #16]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d103      	bne.n	800850c <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	4a29      	ldr	r2, [pc, #164]	@ (80085ac <HAL_UART_Transmit_IT+0x118>)
 8008508:	679a      	str	r2, [r3, #120]	@ 0x78
 800850a:	e002      	b.n	8008512 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	4a28      	ldr	r2, [pc, #160]	@ (80085b0 <HAL_UART_Transmit_IT+0x11c>)
 8008510:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	3308      	adds	r3, #8
 8008518:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800851a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800851c:	e853 3f00 	ldrex	r3, [r3]
 8008520:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008524:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008528:	63bb      	str	r3, [r7, #56]	@ 0x38
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	3308      	adds	r3, #8
 8008530:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008532:	637a      	str	r2, [r7, #52]	@ 0x34
 8008534:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008536:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008538:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800853a:	e841 2300 	strex	r3, r2, [r1]
 800853e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008542:	2b00      	cmp	r3, #0
 8008544:	d1e5      	bne.n	8008512 <HAL_UART_Transmit_IT+0x7e>
 8008546:	e028      	b.n	800859a <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	689b      	ldr	r3, [r3, #8]
 800854c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008550:	d107      	bne.n	8008562 <HAL_UART_Transmit_IT+0xce>
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	691b      	ldr	r3, [r3, #16]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d103      	bne.n	8008562 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	4a15      	ldr	r2, [pc, #84]	@ (80085b4 <HAL_UART_Transmit_IT+0x120>)
 800855e:	679a      	str	r2, [r3, #120]	@ 0x78
 8008560:	e002      	b.n	8008568 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	4a14      	ldr	r2, [pc, #80]	@ (80085b8 <HAL_UART_Transmit_IT+0x124>)
 8008566:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	e853 3f00 	ldrex	r3, [r3]
 8008574:	613b      	str	r3, [r7, #16]
   return(result);
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800857c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	461a      	mov	r2, r3
 8008584:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008586:	623b      	str	r3, [r7, #32]
 8008588:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858a:	69f9      	ldr	r1, [r7, #28]
 800858c:	6a3a      	ldr	r2, [r7, #32]
 800858e:	e841 2300 	strex	r3, r2, [r1]
 8008592:	61bb      	str	r3, [r7, #24]
   return(result);
 8008594:	69bb      	ldr	r3, [r7, #24]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d1e6      	bne.n	8008568 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800859a:	2300      	movs	r3, #0
 800859c:	e000      	b.n	80085a0 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800859e:	2302      	movs	r3, #2
  }
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3744      	adds	r7, #68	@ 0x44
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr
 80085ac:	0800a07b 	.word	0x0800a07b
 80085b0:	08009f9b 	.word	0x08009f9b
 80085b4:	08009ed9 	.word	0x08009ed9
 80085b8:	08009e21 	.word	0x08009e21

080085bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b0ba      	sub	sp, #232	@ 0xe8
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	69db      	ldr	r3, [r3, #28]
 80085ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80085e2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80085e6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80085ea:	4013      	ands	r3, r2
 80085ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80085f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d11b      	bne.n	8008630 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80085f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085fc:	f003 0320 	and.w	r3, r3, #32
 8008600:	2b00      	cmp	r3, #0
 8008602:	d015      	beq.n	8008630 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008604:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008608:	f003 0320 	and.w	r3, r3, #32
 800860c:	2b00      	cmp	r3, #0
 800860e:	d105      	bne.n	800861c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008610:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008618:	2b00      	cmp	r3, #0
 800861a:	d009      	beq.n	8008630 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008620:	2b00      	cmp	r3, #0
 8008622:	f000 83a5 	beq.w	8008d70 <HAL_UART_IRQHandler+0x7b4>
      {
        huart->RxISR(huart);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	4798      	blx	r3
      }
      return;
 800862e:	e39f      	b.n	8008d70 <HAL_UART_IRQHandler+0x7b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008630:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008634:	2b00      	cmp	r3, #0
 8008636:	f000 8129 	beq.w	800888c <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800863a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800863e:	4b90      	ldr	r3, [pc, #576]	@ (8008880 <HAL_UART_IRQHandler+0x2c4>)
 8008640:	4013      	ands	r3, r2
 8008642:	2b00      	cmp	r3, #0
 8008644:	d106      	bne.n	8008654 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008646:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800864a:	4b8e      	ldr	r3, [pc, #568]	@ (8008884 <HAL_UART_IRQHandler+0x2c8>)
 800864c:	4013      	ands	r3, r2
 800864e:	2b00      	cmp	r3, #0
 8008650:	f000 811c 	beq.w	800888c <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008658:	f003 0301 	and.w	r3, r3, #1
 800865c:	2b00      	cmp	r3, #0
 800865e:	d011      	beq.n	8008684 <HAL_UART_IRQHandler+0xc8>
 8008660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008668:	2b00      	cmp	r3, #0
 800866a:	d00b      	beq.n	8008684 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	2201      	movs	r2, #1
 8008672:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800867a:	f043 0201 	orr.w	r2, r3, #1
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008688:	f003 0302 	and.w	r3, r3, #2
 800868c:	2b00      	cmp	r3, #0
 800868e:	d011      	beq.n	80086b4 <HAL_UART_IRQHandler+0xf8>
 8008690:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008694:	f003 0301 	and.w	r3, r3, #1
 8008698:	2b00      	cmp	r3, #0
 800869a:	d00b      	beq.n	80086b4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2202      	movs	r2, #2
 80086a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086aa:	f043 0204 	orr.w	r2, r3, #4
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80086b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086b8:	f003 0304 	and.w	r3, r3, #4
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d011      	beq.n	80086e4 <HAL_UART_IRQHandler+0x128>
 80086c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086c4:	f003 0301 	and.w	r3, r3, #1
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d00b      	beq.n	80086e4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2204      	movs	r2, #4
 80086d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086da:	f043 0202 	orr.w	r2, r3, #2
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80086e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086e8:	f003 0308 	and.w	r3, r3, #8
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d017      	beq.n	8008720 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80086f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086f4:	f003 0320 	and.w	r3, r3, #32
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d105      	bne.n	8008708 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80086fc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008700:	4b5f      	ldr	r3, [pc, #380]	@ (8008880 <HAL_UART_IRQHandler+0x2c4>)
 8008702:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00b      	beq.n	8008720 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2208      	movs	r2, #8
 800870e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008716:	f043 0208 	orr.w	r2, r3, #8
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008724:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008728:	2b00      	cmp	r3, #0
 800872a:	d012      	beq.n	8008752 <HAL_UART_IRQHandler+0x196>
 800872c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008730:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008734:	2b00      	cmp	r3, #0
 8008736:	d00c      	beq.n	8008752 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008740:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008748:	f043 0220 	orr.w	r2, r3, #32
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008758:	2b00      	cmp	r3, #0
 800875a:	f000 830b 	beq.w	8008d74 <HAL_UART_IRQHandler+0x7b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800875e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008762:	f003 0320 	and.w	r3, r3, #32
 8008766:	2b00      	cmp	r3, #0
 8008768:	d013      	beq.n	8008792 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800876a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800876e:	f003 0320 	and.w	r3, r3, #32
 8008772:	2b00      	cmp	r3, #0
 8008774:	d105      	bne.n	8008782 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008776:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800877a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800877e:	2b00      	cmp	r3, #0
 8008780:	d007      	beq.n	8008792 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008786:	2b00      	cmp	r3, #0
 8008788:	d003      	beq.n	8008792 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008798:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	689b      	ldr	r3, [r3, #8]
 80087a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087a6:	2b40      	cmp	r3, #64	@ 0x40
 80087a8:	d005      	beq.n	80087b6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80087aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80087ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d058      	beq.n	8008868 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f001 fab8 	bl	8009d2c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087c6:	2b40      	cmp	r3, #64	@ 0x40
 80087c8:	d148      	bne.n	800885c <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	3308      	adds	r3, #8
 80087d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087d8:	e853 3f00 	ldrex	r3, [r3]
 80087dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80087e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80087e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	3308      	adds	r3, #8
 80087f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80087f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80087fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008802:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008806:	e841 2300 	strex	r3, r2, [r1]
 800880a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800880e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008812:	2b00      	cmp	r3, #0
 8008814:	d1d9      	bne.n	80087ca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800881c:	2b00      	cmp	r3, #0
 800881e:	d017      	beq.n	8008850 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008826:	4a18      	ldr	r2, [pc, #96]	@ (8008888 <HAL_UART_IRQHandler+0x2cc>)
 8008828:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008830:	4618      	mov	r0, r3
 8008832:	f7fb f82b 	bl	800388c <HAL_DMA_Abort_IT>
 8008836:	4603      	mov	r3, r0
 8008838:	2b00      	cmp	r3, #0
 800883a:	d01f      	beq.n	800887c <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800884a:	4610      	mov	r0, r2
 800884c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800884e:	e015      	b.n	800887c <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800885a:	e00f      	b.n	800887c <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008866:	e009      	b.n	800887c <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800887a:	e27b      	b.n	8008d74 <HAL_UART_IRQHandler+0x7b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800887c:	bf00      	nop
    return;
 800887e:	e279      	b.n	8008d74 <HAL_UART_IRQHandler+0x7b8>
 8008880:	10000001 	.word	0x10000001
 8008884:	04000120 	.word	0x04000120
 8008888:	08009df9 	.word	0x08009df9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008890:	2b01      	cmp	r3, #1
 8008892:	f040 8209 	bne.w	8008ca8 <HAL_UART_IRQHandler+0x6ec>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800889a:	f003 0310 	and.w	r3, r3, #16
 800889e:	2b00      	cmp	r3, #0
 80088a0:	f000 8202 	beq.w	8008ca8 <HAL_UART_IRQHandler+0x6ec>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80088a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088a8:	f003 0310 	and.w	r3, r3, #16
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	f000 81fb 	beq.w	8008ca8 <HAL_UART_IRQHandler+0x6ec>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2210      	movs	r2, #16
 80088b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088c4:	2b40      	cmp	r3, #64	@ 0x40
 80088c6:	f040 8171 	bne.w	8008bac <HAL_UART_IRQHandler+0x5f0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4aa6      	ldr	r2, [pc, #664]	@ (8008b6c <HAL_UART_IRQHandler+0x5b0>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d068      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4aa3      	ldr	r2, [pc, #652]	@ (8008b70 <HAL_UART_IRQHandler+0x5b4>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d061      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4aa1      	ldr	r2, [pc, #644]	@ (8008b74 <HAL_UART_IRQHandler+0x5b8>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d05a      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4a9e      	ldr	r2, [pc, #632]	@ (8008b78 <HAL_UART_IRQHandler+0x5bc>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d053      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a9c      	ldr	r2, [pc, #624]	@ (8008b7c <HAL_UART_IRQHandler+0x5c0>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d04c      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a99      	ldr	r2, [pc, #612]	@ (8008b80 <HAL_UART_IRQHandler+0x5c4>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d045      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a97      	ldr	r2, [pc, #604]	@ (8008b84 <HAL_UART_IRQHandler+0x5c8>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d03e      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4a94      	ldr	r2, [pc, #592]	@ (8008b88 <HAL_UART_IRQHandler+0x5cc>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d037      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a92      	ldr	r2, [pc, #584]	@ (8008b8c <HAL_UART_IRQHandler+0x5d0>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d030      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a8f      	ldr	r2, [pc, #572]	@ (8008b90 <HAL_UART_IRQHandler+0x5d4>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d029      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a8d      	ldr	r2, [pc, #564]	@ (8008b94 <HAL_UART_IRQHandler+0x5d8>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d022      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a8a      	ldr	r2, [pc, #552]	@ (8008b98 <HAL_UART_IRQHandler+0x5dc>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d01b      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a88      	ldr	r2, [pc, #544]	@ (8008b9c <HAL_UART_IRQHandler+0x5e0>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d014      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a85      	ldr	r2, [pc, #532]	@ (8008ba0 <HAL_UART_IRQHandler+0x5e4>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d00d      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a83      	ldr	r2, [pc, #524]	@ (8008ba4 <HAL_UART_IRQHandler+0x5e8>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d006      	beq.n	80089aa <HAL_UART_IRQHandler+0x3ee>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a80      	ldr	r2, [pc, #512]	@ (8008ba8 <HAL_UART_IRQHandler+0x5ec>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d106      	bne.n	80089b8 <HAL_UART_IRQHandler+0x3fc>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	e005      	b.n	80089c4 <HAL_UART_IRQHandler+0x408>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	685b      	ldr	r3, [r3, #4]
 80089c2:	b29b      	uxth	r3, r3
 80089c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80089c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	f000 80af 	beq.w	8008b30 <HAL_UART_IRQHandler+0x574>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80089d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089dc:	429a      	cmp	r2, r3
 80089de:	f080 80a7 	bcs.w	8008b30 <HAL_UART_IRQHandler+0x574>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089f2:	69db      	ldr	r3, [r3, #28]
 80089f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089f8:	f000 8087 	beq.w	8008b0a <HAL_UART_IRQHandler+0x54e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a08:	e853 3f00 	ldrex	r3, [r3]
 8008a0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008a10:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	461a      	mov	r2, r3
 8008a22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008a26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008a2a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008a32:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008a36:	e841 2300 	strex	r3, r2, [r1]
 8008a3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008a3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d1da      	bne.n	80089fc <HAL_UART_IRQHandler+0x440>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	3308      	adds	r3, #8
 8008a4c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a50:	e853 3f00 	ldrex	r3, [r3]
 8008a54:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008a56:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a58:	f023 0301 	bic.w	r3, r3, #1
 8008a5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	3308      	adds	r3, #8
 8008a66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008a6a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008a6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a70:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008a72:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008a76:	e841 2300 	strex	r3, r2, [r1]
 8008a7a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008a7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d1e1      	bne.n	8008a46 <HAL_UART_IRQHandler+0x48a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	3308      	adds	r3, #8
 8008a88:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a8c:	e853 3f00 	ldrex	r3, [r3]
 8008a90:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008a92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	3308      	adds	r3, #8
 8008aa2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008aa6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008aa8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aaa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008aac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008aae:	e841 2300 	strex	r3, r2, [r1]
 8008ab2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008ab4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d1e3      	bne.n	8008a82 <HAL_UART_IRQHandler+0x4c6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2220      	movs	r2, #32
 8008abe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ace:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ad0:	e853 3f00 	ldrex	r3, [r3]
 8008ad4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ad8:	f023 0310 	bic.w	r3, r3, #16
 8008adc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008aea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008aec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008af0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008af2:	e841 2300 	strex	r3, r2, [r1]
 8008af6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008af8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d1e4      	bne.n	8008ac8 <HAL_UART_IRQHandler+0x50c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b04:	4618      	mov	r0, r3
 8008b06:	f7fa fba3 	bl	8003250 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2202      	movs	r2, #2
 8008b0e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008b16:	687a      	ldr	r2, [r7, #4]
 8008b18:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8008b22:	b292      	uxth	r2, r2
 8008b24:	1a8a      	subs	r2, r1, r2
 8008b26:	b292      	uxth	r2, r2
 8008b28:	4611      	mov	r1, r2
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008b2e:	e123      	b.n	8008d78 <HAL_UART_IRQHandler+0x7bc>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008b36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	f040 811c 	bne.w	8008d78 <HAL_UART_IRQHandler+0x7bc>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b46:	69db      	ldr	r3, [r3, #28]
 8008b48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b4c:	f040 8114 	bne.w	8008d78 <HAL_UART_IRQHandler+0x7bc>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2202      	movs	r2, #2
 8008b54:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008b5c:	687a      	ldr	r2, [r7, #4]
 8008b5e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8008b62:	4611      	mov	r1, r2
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	4798      	blx	r3
      return;
 8008b68:	e106      	b.n	8008d78 <HAL_UART_IRQHandler+0x7bc>
 8008b6a:	bf00      	nop
 8008b6c:	40020010 	.word	0x40020010
 8008b70:	40020028 	.word	0x40020028
 8008b74:	40020040 	.word	0x40020040
 8008b78:	40020058 	.word	0x40020058
 8008b7c:	40020070 	.word	0x40020070
 8008b80:	40020088 	.word	0x40020088
 8008b84:	400200a0 	.word	0x400200a0
 8008b88:	400200b8 	.word	0x400200b8
 8008b8c:	40020410 	.word	0x40020410
 8008b90:	40020428 	.word	0x40020428
 8008b94:	40020440 	.word	0x40020440
 8008b98:	40020458 	.word	0x40020458
 8008b9c:	40020470 	.word	0x40020470
 8008ba0:	40020488 	.word	0x40020488
 8008ba4:	400204a0 	.word	0x400204a0
 8008ba8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bb8:	b29b      	uxth	r3, r3
 8008bba:	1ad3      	subs	r3, r2, r3
 8008bbc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	f000 80d7 	beq.w	8008d7c <HAL_UART_IRQHandler+0x7c0>
          && (nb_rx_data > 0U))
 8008bce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	f000 80d2 	beq.w	8008d7c <HAL_UART_IRQHandler+0x7c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008be0:	e853 3f00 	ldrex	r3, [r3]
 8008be4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008be8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008bec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008bfa:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bfc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c02:	e841 2300 	strex	r3, r2, [r1]
 8008c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d1e4      	bne.n	8008bd8 <HAL_UART_IRQHandler+0x61c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	3308      	adds	r3, #8
 8008c14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c18:	e853 3f00 	ldrex	r3, [r3]
 8008c1c:	623b      	str	r3, [r7, #32]
   return(result);
 8008c1e:	6a3a      	ldr	r2, [r7, #32]
 8008c20:	4b59      	ldr	r3, [pc, #356]	@ (8008d88 <HAL_UART_IRQHandler+0x7cc>)
 8008c22:	4013      	ands	r3, r2
 8008c24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	3308      	adds	r3, #8
 8008c2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008c32:	633a      	str	r2, [r7, #48]	@ 0x30
 8008c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c3a:	e841 2300 	strex	r3, r2, [r1]
 8008c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d1e3      	bne.n	8008c0e <HAL_UART_IRQHandler+0x652>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2220      	movs	r2, #32
 8008c4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2200      	movs	r2, #0
 8008c52:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2200      	movs	r2, #0
 8008c58:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	e853 3f00 	ldrex	r3, [r3]
 8008c66:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f023 0310 	bic.w	r3, r3, #16
 8008c6e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	461a      	mov	r2, r3
 8008c78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008c7c:	61fb      	str	r3, [r7, #28]
 8008c7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c80:	69b9      	ldr	r1, [r7, #24]
 8008c82:	69fa      	ldr	r2, [r7, #28]
 8008c84:	e841 2300 	strex	r3, r2, [r1]
 8008c88:	617b      	str	r3, [r7, #20]
   return(result);
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d1e4      	bne.n	8008c5a <HAL_UART_IRQHandler+0x69e>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2202      	movs	r2, #2
 8008c94:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008c9c:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8008ca0:	4611      	mov	r1, r2
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008ca6:	e069      	b.n	8008d7c <HAL_UART_IRQHandler+0x7c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008ca8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d010      	beq.n	8008cd6 <HAL_UART_IRQHandler+0x71a>
 8008cb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cb8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00a      	beq.n	8008cd6 <HAL_UART_IRQHandler+0x71a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008cc8:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008cd4:	e055      	b.n	8008d82 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d014      	beq.n	8008d0c <HAL_UART_IRQHandler+0x750>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008ce2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d105      	bne.n	8008cfa <HAL_UART_IRQHandler+0x73e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008cee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cf2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d008      	beq.n	8008d0c <HAL_UART_IRQHandler+0x750>
  {
    if (huart->TxISR != NULL)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d03e      	beq.n	8008d80 <HAL_UART_IRQHandler+0x7c4>
    {
      huart->TxISR(huart);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	4798      	blx	r3
    }
    return;
 8008d0a:	e039      	b.n	8008d80 <HAL_UART_IRQHandler+0x7c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d009      	beq.n	8008d2c <HAL_UART_IRQHandler+0x770>
 8008d18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d003      	beq.n	8008d2c <HAL_UART_IRQHandler+0x770>
  {
    UART_EndTransmit_IT(huart);
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f001 fa1d 	bl	800a164 <UART_EndTransmit_IT>
    return;
 8008d2a:	e02a      	b.n	8008d82 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008d2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d00b      	beq.n	8008d50 <HAL_UART_IRQHandler+0x794>
 8008d38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d3c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d005      	beq.n	8008d50 <HAL_UART_IRQHandler+0x794>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d4e:	e018      	b.n	8008d82 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d012      	beq.n	8008d82 <HAL_UART_IRQHandler+0x7c6>
 8008d5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	da0e      	bge.n	8008d82 <HAL_UART_IRQHandler+0x7c6>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d6e:	e008      	b.n	8008d82 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008d70:	bf00      	nop
 8008d72:	e006      	b.n	8008d82 <HAL_UART_IRQHandler+0x7c6>
    return;
 8008d74:	bf00      	nop
 8008d76:	e004      	b.n	8008d82 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008d78:	bf00      	nop
 8008d7a:	e002      	b.n	8008d82 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008d7c:	bf00      	nop
 8008d7e:	e000      	b.n	8008d82 <HAL_UART_IRQHandler+0x7c6>
    return;
 8008d80:	bf00      	nop
  }
}
 8008d82:	37e8      	adds	r7, #232	@ 0xe8
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}
 8008d88:	effffffe 	.word	0xeffffffe

08008d8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008d94:	bf00      	nop
 8008d96:	370c      	adds	r7, #12
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b083      	sub	sp, #12
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008da8:	bf00      	nop
 8008daa:	370c      	adds	r7, #12
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b083      	sub	sp, #12
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008dbc:	bf00      	nop
 8008dbe:	370c      	adds	r7, #12
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc6:	4770      	bx	lr

08008dc8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b083      	sub	sp, #12
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008dd0:	bf00      	nop
 8008dd2:	370c      	adds	r7, #12
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr

08008ddc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b083      	sub	sp, #12
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008de4:	bf00      	nop
 8008de6:	370c      	adds	r7, #12
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr

08008df0 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b083      	sub	sp, #12
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8008df8:	bf00      	nop
 8008dfa:	370c      	adds	r7, #12
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e02:	4770      	bx	lr

08008e04 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b083      	sub	sp, #12
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008e0c:	bf00      	nop
 8008e0e:	370c      	adds	r7, #12
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr

08008e18 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b083      	sub	sp, #12
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008e20:	bf00      	nop
 8008e22:	370c      	adds	r7, #12
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr

08008e2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	460b      	mov	r3, r1
 8008e36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e38:	bf00      	nop
 8008e3a:	370c      	adds	r7, #12
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr

08008e44 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	4a1a      	ldr	r2, [pc, #104]	@ (8008eb8 <UART_InitCallbacksToDefault+0x74>)
 8008e50:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	4a19      	ldr	r2, [pc, #100]	@ (8008ebc <UART_InitCallbacksToDefault+0x78>)
 8008e58:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	4a18      	ldr	r2, [pc, #96]	@ (8008ec0 <UART_InitCallbacksToDefault+0x7c>)
 8008e60:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	4a17      	ldr	r2, [pc, #92]	@ (8008ec4 <UART_InitCallbacksToDefault+0x80>)
 8008e68:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	4a16      	ldr	r2, [pc, #88]	@ (8008ec8 <UART_InitCallbacksToDefault+0x84>)
 8008e70:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	4a15      	ldr	r2, [pc, #84]	@ (8008ecc <UART_InitCallbacksToDefault+0x88>)
 8008e78:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	4a14      	ldr	r2, [pc, #80]	@ (8008ed0 <UART_InitCallbacksToDefault+0x8c>)
 8008e80:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a13      	ldr	r2, [pc, #76]	@ (8008ed4 <UART_InitCallbacksToDefault+0x90>)
 8008e88:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a12      	ldr	r2, [pc, #72]	@ (8008ed8 <UART_InitCallbacksToDefault+0x94>)
 8008e90:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4a11      	ldr	r2, [pc, #68]	@ (8008edc <UART_InitCallbacksToDefault+0x98>)
 8008e98:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	4a10      	ldr	r2, [pc, #64]	@ (8008ee0 <UART_InitCallbacksToDefault+0x9c>)
 8008ea0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8008ee4 <UART_InitCallbacksToDefault+0xa0>)
 8008ea8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8008eac:	bf00      	nop
 8008eae:	370c      	adds	r7, #12
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr
 8008eb8:	08008da1 	.word	0x08008da1
 8008ebc:	08008d8d 	.word	0x08008d8d
 8008ec0:	08008dc9 	.word	0x08008dc9
 8008ec4:	08008db5 	.word	0x08008db5
 8008ec8:	08008ddd 	.word	0x08008ddd
 8008ecc:	08008df1 	.word	0x08008df1
 8008ed0:	08008e05 	.word	0x08008e05
 8008ed4:	08008e19 	.word	0x08008e19
 8008ed8:	0800a1bf 	.word	0x0800a1bf
 8008edc:	0800a1d3 	.word	0x0800a1d3
 8008ee0:	0800a1e7 	.word	0x0800a1e7
 8008ee4:	08008e2d 	.word	0x08008e2d

08008ee8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ee8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008eec:	b092      	sub	sp, #72	@ 0x48
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	689a      	ldr	r2, [r3, #8]
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	691b      	ldr	r3, [r3, #16]
 8008f00:	431a      	orrs	r2, r3
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	695b      	ldr	r3, [r3, #20]
 8008f06:	431a      	orrs	r2, r3
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	69db      	ldr	r3, [r3, #28]
 8008f0c:	4313      	orrs	r3, r2
 8008f0e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	681a      	ldr	r2, [r3, #0]
 8008f16:	4bbe      	ldr	r3, [pc, #760]	@ (8009210 <UART_SetConfig+0x328>)
 8008f18:	4013      	ands	r3, r2
 8008f1a:	697a      	ldr	r2, [r7, #20]
 8008f1c:	6812      	ldr	r2, [r2, #0]
 8008f1e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008f20:	430b      	orrs	r3, r1
 8008f22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	68da      	ldr	r2, [r3, #12]
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	430a      	orrs	r2, r1
 8008f38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	699b      	ldr	r3, [r3, #24]
 8008f3e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008f40:	697b      	ldr	r3, [r7, #20]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	4ab3      	ldr	r2, [pc, #716]	@ (8009214 <UART_SetConfig+0x32c>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d004      	beq.n	8008f54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	6a1b      	ldr	r3, [r3, #32]
 8008f4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f50:	4313      	orrs	r3, r2
 8008f52:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	689a      	ldr	r2, [r3, #8]
 8008f5a:	4baf      	ldr	r3, [pc, #700]	@ (8009218 <UART_SetConfig+0x330>)
 8008f5c:	4013      	ands	r3, r2
 8008f5e:	697a      	ldr	r2, [r7, #20]
 8008f60:	6812      	ldr	r2, [r2, #0]
 8008f62:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008f64:	430b      	orrs	r3, r1
 8008f66:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f6e:	f023 010f 	bic.w	r1, r3, #15
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	430a      	orrs	r2, r1
 8008f7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	4aa6      	ldr	r2, [pc, #664]	@ (800921c <UART_SetConfig+0x334>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d177      	bne.n	8009078 <UART_SetConfig+0x190>
 8008f88:	4ba5      	ldr	r3, [pc, #660]	@ (8009220 <UART_SetConfig+0x338>)
 8008f8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f90:	2b28      	cmp	r3, #40	@ 0x28
 8008f92:	d86d      	bhi.n	8009070 <UART_SetConfig+0x188>
 8008f94:	a201      	add	r2, pc, #4	@ (adr r2, 8008f9c <UART_SetConfig+0xb4>)
 8008f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f9a:	bf00      	nop
 8008f9c:	08009041 	.word	0x08009041
 8008fa0:	08009071 	.word	0x08009071
 8008fa4:	08009071 	.word	0x08009071
 8008fa8:	08009071 	.word	0x08009071
 8008fac:	08009071 	.word	0x08009071
 8008fb0:	08009071 	.word	0x08009071
 8008fb4:	08009071 	.word	0x08009071
 8008fb8:	08009071 	.word	0x08009071
 8008fbc:	08009049 	.word	0x08009049
 8008fc0:	08009071 	.word	0x08009071
 8008fc4:	08009071 	.word	0x08009071
 8008fc8:	08009071 	.word	0x08009071
 8008fcc:	08009071 	.word	0x08009071
 8008fd0:	08009071 	.word	0x08009071
 8008fd4:	08009071 	.word	0x08009071
 8008fd8:	08009071 	.word	0x08009071
 8008fdc:	08009051 	.word	0x08009051
 8008fe0:	08009071 	.word	0x08009071
 8008fe4:	08009071 	.word	0x08009071
 8008fe8:	08009071 	.word	0x08009071
 8008fec:	08009071 	.word	0x08009071
 8008ff0:	08009071 	.word	0x08009071
 8008ff4:	08009071 	.word	0x08009071
 8008ff8:	08009071 	.word	0x08009071
 8008ffc:	08009059 	.word	0x08009059
 8009000:	08009071 	.word	0x08009071
 8009004:	08009071 	.word	0x08009071
 8009008:	08009071 	.word	0x08009071
 800900c:	08009071 	.word	0x08009071
 8009010:	08009071 	.word	0x08009071
 8009014:	08009071 	.word	0x08009071
 8009018:	08009071 	.word	0x08009071
 800901c:	08009061 	.word	0x08009061
 8009020:	08009071 	.word	0x08009071
 8009024:	08009071 	.word	0x08009071
 8009028:	08009071 	.word	0x08009071
 800902c:	08009071 	.word	0x08009071
 8009030:	08009071 	.word	0x08009071
 8009034:	08009071 	.word	0x08009071
 8009038:	08009071 	.word	0x08009071
 800903c:	08009069 	.word	0x08009069
 8009040:	2301      	movs	r3, #1
 8009042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009046:	e222      	b.n	800948e <UART_SetConfig+0x5a6>
 8009048:	2304      	movs	r3, #4
 800904a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800904e:	e21e      	b.n	800948e <UART_SetConfig+0x5a6>
 8009050:	2308      	movs	r3, #8
 8009052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009056:	e21a      	b.n	800948e <UART_SetConfig+0x5a6>
 8009058:	2310      	movs	r3, #16
 800905a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800905e:	e216      	b.n	800948e <UART_SetConfig+0x5a6>
 8009060:	2320      	movs	r3, #32
 8009062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009066:	e212      	b.n	800948e <UART_SetConfig+0x5a6>
 8009068:	2340      	movs	r3, #64	@ 0x40
 800906a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800906e:	e20e      	b.n	800948e <UART_SetConfig+0x5a6>
 8009070:	2380      	movs	r3, #128	@ 0x80
 8009072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009076:	e20a      	b.n	800948e <UART_SetConfig+0x5a6>
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a69      	ldr	r2, [pc, #420]	@ (8009224 <UART_SetConfig+0x33c>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d130      	bne.n	80090e4 <UART_SetConfig+0x1fc>
 8009082:	4b67      	ldr	r3, [pc, #412]	@ (8009220 <UART_SetConfig+0x338>)
 8009084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009086:	f003 0307 	and.w	r3, r3, #7
 800908a:	2b05      	cmp	r3, #5
 800908c:	d826      	bhi.n	80090dc <UART_SetConfig+0x1f4>
 800908e:	a201      	add	r2, pc, #4	@ (adr r2, 8009094 <UART_SetConfig+0x1ac>)
 8009090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009094:	080090ad 	.word	0x080090ad
 8009098:	080090b5 	.word	0x080090b5
 800909c:	080090bd 	.word	0x080090bd
 80090a0:	080090c5 	.word	0x080090c5
 80090a4:	080090cd 	.word	0x080090cd
 80090a8:	080090d5 	.word	0x080090d5
 80090ac:	2300      	movs	r3, #0
 80090ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090b2:	e1ec      	b.n	800948e <UART_SetConfig+0x5a6>
 80090b4:	2304      	movs	r3, #4
 80090b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ba:	e1e8      	b.n	800948e <UART_SetConfig+0x5a6>
 80090bc:	2308      	movs	r3, #8
 80090be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090c2:	e1e4      	b.n	800948e <UART_SetConfig+0x5a6>
 80090c4:	2310      	movs	r3, #16
 80090c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ca:	e1e0      	b.n	800948e <UART_SetConfig+0x5a6>
 80090cc:	2320      	movs	r3, #32
 80090ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090d2:	e1dc      	b.n	800948e <UART_SetConfig+0x5a6>
 80090d4:	2340      	movs	r3, #64	@ 0x40
 80090d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090da:	e1d8      	b.n	800948e <UART_SetConfig+0x5a6>
 80090dc:	2380      	movs	r3, #128	@ 0x80
 80090de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090e2:	e1d4      	b.n	800948e <UART_SetConfig+0x5a6>
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4a4f      	ldr	r2, [pc, #316]	@ (8009228 <UART_SetConfig+0x340>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d130      	bne.n	8009150 <UART_SetConfig+0x268>
 80090ee:	4b4c      	ldr	r3, [pc, #304]	@ (8009220 <UART_SetConfig+0x338>)
 80090f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090f2:	f003 0307 	and.w	r3, r3, #7
 80090f6:	2b05      	cmp	r3, #5
 80090f8:	d826      	bhi.n	8009148 <UART_SetConfig+0x260>
 80090fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009100 <UART_SetConfig+0x218>)
 80090fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009100:	08009119 	.word	0x08009119
 8009104:	08009121 	.word	0x08009121
 8009108:	08009129 	.word	0x08009129
 800910c:	08009131 	.word	0x08009131
 8009110:	08009139 	.word	0x08009139
 8009114:	08009141 	.word	0x08009141
 8009118:	2300      	movs	r3, #0
 800911a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800911e:	e1b6      	b.n	800948e <UART_SetConfig+0x5a6>
 8009120:	2304      	movs	r3, #4
 8009122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009126:	e1b2      	b.n	800948e <UART_SetConfig+0x5a6>
 8009128:	2308      	movs	r3, #8
 800912a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800912e:	e1ae      	b.n	800948e <UART_SetConfig+0x5a6>
 8009130:	2310      	movs	r3, #16
 8009132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009136:	e1aa      	b.n	800948e <UART_SetConfig+0x5a6>
 8009138:	2320      	movs	r3, #32
 800913a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800913e:	e1a6      	b.n	800948e <UART_SetConfig+0x5a6>
 8009140:	2340      	movs	r3, #64	@ 0x40
 8009142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009146:	e1a2      	b.n	800948e <UART_SetConfig+0x5a6>
 8009148:	2380      	movs	r3, #128	@ 0x80
 800914a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800914e:	e19e      	b.n	800948e <UART_SetConfig+0x5a6>
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4a35      	ldr	r2, [pc, #212]	@ (800922c <UART_SetConfig+0x344>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d130      	bne.n	80091bc <UART_SetConfig+0x2d4>
 800915a:	4b31      	ldr	r3, [pc, #196]	@ (8009220 <UART_SetConfig+0x338>)
 800915c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800915e:	f003 0307 	and.w	r3, r3, #7
 8009162:	2b05      	cmp	r3, #5
 8009164:	d826      	bhi.n	80091b4 <UART_SetConfig+0x2cc>
 8009166:	a201      	add	r2, pc, #4	@ (adr r2, 800916c <UART_SetConfig+0x284>)
 8009168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800916c:	08009185 	.word	0x08009185
 8009170:	0800918d 	.word	0x0800918d
 8009174:	08009195 	.word	0x08009195
 8009178:	0800919d 	.word	0x0800919d
 800917c:	080091a5 	.word	0x080091a5
 8009180:	080091ad 	.word	0x080091ad
 8009184:	2300      	movs	r3, #0
 8009186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800918a:	e180      	b.n	800948e <UART_SetConfig+0x5a6>
 800918c:	2304      	movs	r3, #4
 800918e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009192:	e17c      	b.n	800948e <UART_SetConfig+0x5a6>
 8009194:	2308      	movs	r3, #8
 8009196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800919a:	e178      	b.n	800948e <UART_SetConfig+0x5a6>
 800919c:	2310      	movs	r3, #16
 800919e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091a2:	e174      	b.n	800948e <UART_SetConfig+0x5a6>
 80091a4:	2320      	movs	r3, #32
 80091a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091aa:	e170      	b.n	800948e <UART_SetConfig+0x5a6>
 80091ac:	2340      	movs	r3, #64	@ 0x40
 80091ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091b2:	e16c      	b.n	800948e <UART_SetConfig+0x5a6>
 80091b4:	2380      	movs	r3, #128	@ 0x80
 80091b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ba:	e168      	b.n	800948e <UART_SetConfig+0x5a6>
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a1b      	ldr	r2, [pc, #108]	@ (8009230 <UART_SetConfig+0x348>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d142      	bne.n	800924c <UART_SetConfig+0x364>
 80091c6:	4b16      	ldr	r3, [pc, #88]	@ (8009220 <UART_SetConfig+0x338>)
 80091c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091ca:	f003 0307 	and.w	r3, r3, #7
 80091ce:	2b05      	cmp	r3, #5
 80091d0:	d838      	bhi.n	8009244 <UART_SetConfig+0x35c>
 80091d2:	a201      	add	r2, pc, #4	@ (adr r2, 80091d8 <UART_SetConfig+0x2f0>)
 80091d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091d8:	080091f1 	.word	0x080091f1
 80091dc:	080091f9 	.word	0x080091f9
 80091e0:	08009201 	.word	0x08009201
 80091e4:	08009209 	.word	0x08009209
 80091e8:	08009235 	.word	0x08009235
 80091ec:	0800923d 	.word	0x0800923d
 80091f0:	2300      	movs	r3, #0
 80091f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091f6:	e14a      	b.n	800948e <UART_SetConfig+0x5a6>
 80091f8:	2304      	movs	r3, #4
 80091fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091fe:	e146      	b.n	800948e <UART_SetConfig+0x5a6>
 8009200:	2308      	movs	r3, #8
 8009202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009206:	e142      	b.n	800948e <UART_SetConfig+0x5a6>
 8009208:	2310      	movs	r3, #16
 800920a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800920e:	e13e      	b.n	800948e <UART_SetConfig+0x5a6>
 8009210:	cfff69f3 	.word	0xcfff69f3
 8009214:	58000c00 	.word	0x58000c00
 8009218:	11fff4ff 	.word	0x11fff4ff
 800921c:	40011000 	.word	0x40011000
 8009220:	58024400 	.word	0x58024400
 8009224:	40004400 	.word	0x40004400
 8009228:	40004800 	.word	0x40004800
 800922c:	40004c00 	.word	0x40004c00
 8009230:	40005000 	.word	0x40005000
 8009234:	2320      	movs	r3, #32
 8009236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800923a:	e128      	b.n	800948e <UART_SetConfig+0x5a6>
 800923c:	2340      	movs	r3, #64	@ 0x40
 800923e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009242:	e124      	b.n	800948e <UART_SetConfig+0x5a6>
 8009244:	2380      	movs	r3, #128	@ 0x80
 8009246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800924a:	e120      	b.n	800948e <UART_SetConfig+0x5a6>
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4acb      	ldr	r2, [pc, #812]	@ (8009580 <UART_SetConfig+0x698>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d176      	bne.n	8009344 <UART_SetConfig+0x45c>
 8009256:	4bcb      	ldr	r3, [pc, #812]	@ (8009584 <UART_SetConfig+0x69c>)
 8009258:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800925a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800925e:	2b28      	cmp	r3, #40	@ 0x28
 8009260:	d86c      	bhi.n	800933c <UART_SetConfig+0x454>
 8009262:	a201      	add	r2, pc, #4	@ (adr r2, 8009268 <UART_SetConfig+0x380>)
 8009264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009268:	0800930d 	.word	0x0800930d
 800926c:	0800933d 	.word	0x0800933d
 8009270:	0800933d 	.word	0x0800933d
 8009274:	0800933d 	.word	0x0800933d
 8009278:	0800933d 	.word	0x0800933d
 800927c:	0800933d 	.word	0x0800933d
 8009280:	0800933d 	.word	0x0800933d
 8009284:	0800933d 	.word	0x0800933d
 8009288:	08009315 	.word	0x08009315
 800928c:	0800933d 	.word	0x0800933d
 8009290:	0800933d 	.word	0x0800933d
 8009294:	0800933d 	.word	0x0800933d
 8009298:	0800933d 	.word	0x0800933d
 800929c:	0800933d 	.word	0x0800933d
 80092a0:	0800933d 	.word	0x0800933d
 80092a4:	0800933d 	.word	0x0800933d
 80092a8:	0800931d 	.word	0x0800931d
 80092ac:	0800933d 	.word	0x0800933d
 80092b0:	0800933d 	.word	0x0800933d
 80092b4:	0800933d 	.word	0x0800933d
 80092b8:	0800933d 	.word	0x0800933d
 80092bc:	0800933d 	.word	0x0800933d
 80092c0:	0800933d 	.word	0x0800933d
 80092c4:	0800933d 	.word	0x0800933d
 80092c8:	08009325 	.word	0x08009325
 80092cc:	0800933d 	.word	0x0800933d
 80092d0:	0800933d 	.word	0x0800933d
 80092d4:	0800933d 	.word	0x0800933d
 80092d8:	0800933d 	.word	0x0800933d
 80092dc:	0800933d 	.word	0x0800933d
 80092e0:	0800933d 	.word	0x0800933d
 80092e4:	0800933d 	.word	0x0800933d
 80092e8:	0800932d 	.word	0x0800932d
 80092ec:	0800933d 	.word	0x0800933d
 80092f0:	0800933d 	.word	0x0800933d
 80092f4:	0800933d 	.word	0x0800933d
 80092f8:	0800933d 	.word	0x0800933d
 80092fc:	0800933d 	.word	0x0800933d
 8009300:	0800933d 	.word	0x0800933d
 8009304:	0800933d 	.word	0x0800933d
 8009308:	08009335 	.word	0x08009335
 800930c:	2301      	movs	r3, #1
 800930e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009312:	e0bc      	b.n	800948e <UART_SetConfig+0x5a6>
 8009314:	2304      	movs	r3, #4
 8009316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800931a:	e0b8      	b.n	800948e <UART_SetConfig+0x5a6>
 800931c:	2308      	movs	r3, #8
 800931e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009322:	e0b4      	b.n	800948e <UART_SetConfig+0x5a6>
 8009324:	2310      	movs	r3, #16
 8009326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800932a:	e0b0      	b.n	800948e <UART_SetConfig+0x5a6>
 800932c:	2320      	movs	r3, #32
 800932e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009332:	e0ac      	b.n	800948e <UART_SetConfig+0x5a6>
 8009334:	2340      	movs	r3, #64	@ 0x40
 8009336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800933a:	e0a8      	b.n	800948e <UART_SetConfig+0x5a6>
 800933c:	2380      	movs	r3, #128	@ 0x80
 800933e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009342:	e0a4      	b.n	800948e <UART_SetConfig+0x5a6>
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a8f      	ldr	r2, [pc, #572]	@ (8009588 <UART_SetConfig+0x6a0>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d130      	bne.n	80093b0 <UART_SetConfig+0x4c8>
 800934e:	4b8d      	ldr	r3, [pc, #564]	@ (8009584 <UART_SetConfig+0x69c>)
 8009350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009352:	f003 0307 	and.w	r3, r3, #7
 8009356:	2b05      	cmp	r3, #5
 8009358:	d826      	bhi.n	80093a8 <UART_SetConfig+0x4c0>
 800935a:	a201      	add	r2, pc, #4	@ (adr r2, 8009360 <UART_SetConfig+0x478>)
 800935c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009360:	08009379 	.word	0x08009379
 8009364:	08009381 	.word	0x08009381
 8009368:	08009389 	.word	0x08009389
 800936c:	08009391 	.word	0x08009391
 8009370:	08009399 	.word	0x08009399
 8009374:	080093a1 	.word	0x080093a1
 8009378:	2300      	movs	r3, #0
 800937a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800937e:	e086      	b.n	800948e <UART_SetConfig+0x5a6>
 8009380:	2304      	movs	r3, #4
 8009382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009386:	e082      	b.n	800948e <UART_SetConfig+0x5a6>
 8009388:	2308      	movs	r3, #8
 800938a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800938e:	e07e      	b.n	800948e <UART_SetConfig+0x5a6>
 8009390:	2310      	movs	r3, #16
 8009392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009396:	e07a      	b.n	800948e <UART_SetConfig+0x5a6>
 8009398:	2320      	movs	r3, #32
 800939a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800939e:	e076      	b.n	800948e <UART_SetConfig+0x5a6>
 80093a0:	2340      	movs	r3, #64	@ 0x40
 80093a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093a6:	e072      	b.n	800948e <UART_SetConfig+0x5a6>
 80093a8:	2380      	movs	r3, #128	@ 0x80
 80093aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ae:	e06e      	b.n	800948e <UART_SetConfig+0x5a6>
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a75      	ldr	r2, [pc, #468]	@ (800958c <UART_SetConfig+0x6a4>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d130      	bne.n	800941c <UART_SetConfig+0x534>
 80093ba:	4b72      	ldr	r3, [pc, #456]	@ (8009584 <UART_SetConfig+0x69c>)
 80093bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093be:	f003 0307 	and.w	r3, r3, #7
 80093c2:	2b05      	cmp	r3, #5
 80093c4:	d826      	bhi.n	8009414 <UART_SetConfig+0x52c>
 80093c6:	a201      	add	r2, pc, #4	@ (adr r2, 80093cc <UART_SetConfig+0x4e4>)
 80093c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093cc:	080093e5 	.word	0x080093e5
 80093d0:	080093ed 	.word	0x080093ed
 80093d4:	080093f5 	.word	0x080093f5
 80093d8:	080093fd 	.word	0x080093fd
 80093dc:	08009405 	.word	0x08009405
 80093e0:	0800940d 	.word	0x0800940d
 80093e4:	2300      	movs	r3, #0
 80093e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ea:	e050      	b.n	800948e <UART_SetConfig+0x5a6>
 80093ec:	2304      	movs	r3, #4
 80093ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093f2:	e04c      	b.n	800948e <UART_SetConfig+0x5a6>
 80093f4:	2308      	movs	r3, #8
 80093f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093fa:	e048      	b.n	800948e <UART_SetConfig+0x5a6>
 80093fc:	2310      	movs	r3, #16
 80093fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009402:	e044      	b.n	800948e <UART_SetConfig+0x5a6>
 8009404:	2320      	movs	r3, #32
 8009406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800940a:	e040      	b.n	800948e <UART_SetConfig+0x5a6>
 800940c:	2340      	movs	r3, #64	@ 0x40
 800940e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009412:	e03c      	b.n	800948e <UART_SetConfig+0x5a6>
 8009414:	2380      	movs	r3, #128	@ 0x80
 8009416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800941a:	e038      	b.n	800948e <UART_SetConfig+0x5a6>
 800941c:	697b      	ldr	r3, [r7, #20]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a5b      	ldr	r2, [pc, #364]	@ (8009590 <UART_SetConfig+0x6a8>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d130      	bne.n	8009488 <UART_SetConfig+0x5a0>
 8009426:	4b57      	ldr	r3, [pc, #348]	@ (8009584 <UART_SetConfig+0x69c>)
 8009428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800942a:	f003 0307 	and.w	r3, r3, #7
 800942e:	2b05      	cmp	r3, #5
 8009430:	d826      	bhi.n	8009480 <UART_SetConfig+0x598>
 8009432:	a201      	add	r2, pc, #4	@ (adr r2, 8009438 <UART_SetConfig+0x550>)
 8009434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009438:	08009451 	.word	0x08009451
 800943c:	08009459 	.word	0x08009459
 8009440:	08009461 	.word	0x08009461
 8009444:	08009469 	.word	0x08009469
 8009448:	08009471 	.word	0x08009471
 800944c:	08009479 	.word	0x08009479
 8009450:	2302      	movs	r3, #2
 8009452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009456:	e01a      	b.n	800948e <UART_SetConfig+0x5a6>
 8009458:	2304      	movs	r3, #4
 800945a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800945e:	e016      	b.n	800948e <UART_SetConfig+0x5a6>
 8009460:	2308      	movs	r3, #8
 8009462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009466:	e012      	b.n	800948e <UART_SetConfig+0x5a6>
 8009468:	2310      	movs	r3, #16
 800946a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800946e:	e00e      	b.n	800948e <UART_SetConfig+0x5a6>
 8009470:	2320      	movs	r3, #32
 8009472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009476:	e00a      	b.n	800948e <UART_SetConfig+0x5a6>
 8009478:	2340      	movs	r3, #64	@ 0x40
 800947a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800947e:	e006      	b.n	800948e <UART_SetConfig+0x5a6>
 8009480:	2380      	movs	r3, #128	@ 0x80
 8009482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009486:	e002      	b.n	800948e <UART_SetConfig+0x5a6>
 8009488:	2380      	movs	r3, #128	@ 0x80
 800948a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4a3f      	ldr	r2, [pc, #252]	@ (8009590 <UART_SetConfig+0x6a8>)
 8009494:	4293      	cmp	r3, r2
 8009496:	f040 80f8 	bne.w	800968a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800949a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800949e:	2b20      	cmp	r3, #32
 80094a0:	dc46      	bgt.n	8009530 <UART_SetConfig+0x648>
 80094a2:	2b02      	cmp	r3, #2
 80094a4:	f2c0 8082 	blt.w	80095ac <UART_SetConfig+0x6c4>
 80094a8:	3b02      	subs	r3, #2
 80094aa:	2b1e      	cmp	r3, #30
 80094ac:	d87e      	bhi.n	80095ac <UART_SetConfig+0x6c4>
 80094ae:	a201      	add	r2, pc, #4	@ (adr r2, 80094b4 <UART_SetConfig+0x5cc>)
 80094b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b4:	08009537 	.word	0x08009537
 80094b8:	080095ad 	.word	0x080095ad
 80094bc:	0800953f 	.word	0x0800953f
 80094c0:	080095ad 	.word	0x080095ad
 80094c4:	080095ad 	.word	0x080095ad
 80094c8:	080095ad 	.word	0x080095ad
 80094cc:	0800954f 	.word	0x0800954f
 80094d0:	080095ad 	.word	0x080095ad
 80094d4:	080095ad 	.word	0x080095ad
 80094d8:	080095ad 	.word	0x080095ad
 80094dc:	080095ad 	.word	0x080095ad
 80094e0:	080095ad 	.word	0x080095ad
 80094e4:	080095ad 	.word	0x080095ad
 80094e8:	080095ad 	.word	0x080095ad
 80094ec:	0800955f 	.word	0x0800955f
 80094f0:	080095ad 	.word	0x080095ad
 80094f4:	080095ad 	.word	0x080095ad
 80094f8:	080095ad 	.word	0x080095ad
 80094fc:	080095ad 	.word	0x080095ad
 8009500:	080095ad 	.word	0x080095ad
 8009504:	080095ad 	.word	0x080095ad
 8009508:	080095ad 	.word	0x080095ad
 800950c:	080095ad 	.word	0x080095ad
 8009510:	080095ad 	.word	0x080095ad
 8009514:	080095ad 	.word	0x080095ad
 8009518:	080095ad 	.word	0x080095ad
 800951c:	080095ad 	.word	0x080095ad
 8009520:	080095ad 	.word	0x080095ad
 8009524:	080095ad 	.word	0x080095ad
 8009528:	080095ad 	.word	0x080095ad
 800952c:	0800959f 	.word	0x0800959f
 8009530:	2b40      	cmp	r3, #64	@ 0x40
 8009532:	d037      	beq.n	80095a4 <UART_SetConfig+0x6bc>
 8009534:	e03a      	b.n	80095ac <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009536:	f7fd f825 	bl	8006584 <HAL_RCCEx_GetD3PCLK1Freq>
 800953a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800953c:	e03c      	b.n	80095b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800953e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009542:	4618      	mov	r0, r3
 8009544:	f7fd f834 	bl	80065b0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800954a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800954c:	e034      	b.n	80095b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800954e:	f107 0318 	add.w	r3, r7, #24
 8009552:	4618      	mov	r0, r3
 8009554:	f7fd f980 	bl	8006858 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009558:	69fb      	ldr	r3, [r7, #28]
 800955a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800955c:	e02c      	b.n	80095b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800955e:	4b09      	ldr	r3, [pc, #36]	@ (8009584 <UART_SetConfig+0x69c>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f003 0320 	and.w	r3, r3, #32
 8009566:	2b00      	cmp	r3, #0
 8009568:	d016      	beq.n	8009598 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800956a:	4b06      	ldr	r3, [pc, #24]	@ (8009584 <UART_SetConfig+0x69c>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	08db      	lsrs	r3, r3, #3
 8009570:	f003 0303 	and.w	r3, r3, #3
 8009574:	4a07      	ldr	r2, [pc, #28]	@ (8009594 <UART_SetConfig+0x6ac>)
 8009576:	fa22 f303 	lsr.w	r3, r2, r3
 800957a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800957c:	e01c      	b.n	80095b8 <UART_SetConfig+0x6d0>
 800957e:	bf00      	nop
 8009580:	40011400 	.word	0x40011400
 8009584:	58024400 	.word	0x58024400
 8009588:	40007800 	.word	0x40007800
 800958c:	40007c00 	.word	0x40007c00
 8009590:	58000c00 	.word	0x58000c00
 8009594:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009598:	4b9d      	ldr	r3, [pc, #628]	@ (8009810 <UART_SetConfig+0x928>)
 800959a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800959c:	e00c      	b.n	80095b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800959e:	4b9d      	ldr	r3, [pc, #628]	@ (8009814 <UART_SetConfig+0x92c>)
 80095a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095a2:	e009      	b.n	80095b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095aa:	e005      	b.n	80095b8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80095ac:	2300      	movs	r3, #0
 80095ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80095b0:	2301      	movs	r3, #1
 80095b2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80095b6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80095b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	f000 81de 	beq.w	800997c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095c4:	4a94      	ldr	r2, [pc, #592]	@ (8009818 <UART_SetConfig+0x930>)
 80095c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095ca:	461a      	mov	r2, r3
 80095cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80095d2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095d4:	697b      	ldr	r3, [r7, #20]
 80095d6:	685a      	ldr	r2, [r3, #4]
 80095d8:	4613      	mov	r3, r2
 80095da:	005b      	lsls	r3, r3, #1
 80095dc:	4413      	add	r3, r2
 80095de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d305      	bcc.n	80095f0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d903      	bls.n	80095f8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80095f0:	2301      	movs	r3, #1
 80095f2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80095f6:	e1c1      	b.n	800997c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095fa:	2200      	movs	r2, #0
 80095fc:	60bb      	str	r3, [r7, #8]
 80095fe:	60fa      	str	r2, [r7, #12]
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009604:	4a84      	ldr	r2, [pc, #528]	@ (8009818 <UART_SetConfig+0x930>)
 8009606:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800960a:	b29b      	uxth	r3, r3
 800960c:	2200      	movs	r2, #0
 800960e:	603b      	str	r3, [r7, #0]
 8009610:	607a      	str	r2, [r7, #4]
 8009612:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009616:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800961a:	f7f7 f875 	bl	8000708 <__aeabi_uldivmod>
 800961e:	4602      	mov	r2, r0
 8009620:	460b      	mov	r3, r1
 8009622:	4610      	mov	r0, r2
 8009624:	4619      	mov	r1, r3
 8009626:	f04f 0200 	mov.w	r2, #0
 800962a:	f04f 0300 	mov.w	r3, #0
 800962e:	020b      	lsls	r3, r1, #8
 8009630:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009634:	0202      	lsls	r2, r0, #8
 8009636:	6979      	ldr	r1, [r7, #20]
 8009638:	6849      	ldr	r1, [r1, #4]
 800963a:	0849      	lsrs	r1, r1, #1
 800963c:	2000      	movs	r0, #0
 800963e:	460c      	mov	r4, r1
 8009640:	4605      	mov	r5, r0
 8009642:	eb12 0804 	adds.w	r8, r2, r4
 8009646:	eb43 0905 	adc.w	r9, r3, r5
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	685b      	ldr	r3, [r3, #4]
 800964e:	2200      	movs	r2, #0
 8009650:	469a      	mov	sl, r3
 8009652:	4693      	mov	fp, r2
 8009654:	4652      	mov	r2, sl
 8009656:	465b      	mov	r3, fp
 8009658:	4640      	mov	r0, r8
 800965a:	4649      	mov	r1, r9
 800965c:	f7f7 f854 	bl	8000708 <__aeabi_uldivmod>
 8009660:	4602      	mov	r2, r0
 8009662:	460b      	mov	r3, r1
 8009664:	4613      	mov	r3, r2
 8009666:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800966a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800966e:	d308      	bcc.n	8009682 <UART_SetConfig+0x79a>
 8009670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009672:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009676:	d204      	bcs.n	8009682 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800967e:	60da      	str	r2, [r3, #12]
 8009680:	e17c      	b.n	800997c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009682:	2301      	movs	r3, #1
 8009684:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009688:	e178      	b.n	800997c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	69db      	ldr	r3, [r3, #28]
 800968e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009692:	f040 80c5 	bne.w	8009820 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009696:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800969a:	2b20      	cmp	r3, #32
 800969c:	dc48      	bgt.n	8009730 <UART_SetConfig+0x848>
 800969e:	2b00      	cmp	r3, #0
 80096a0:	db7b      	blt.n	800979a <UART_SetConfig+0x8b2>
 80096a2:	2b20      	cmp	r3, #32
 80096a4:	d879      	bhi.n	800979a <UART_SetConfig+0x8b2>
 80096a6:	a201      	add	r2, pc, #4	@ (adr r2, 80096ac <UART_SetConfig+0x7c4>)
 80096a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ac:	08009737 	.word	0x08009737
 80096b0:	0800973f 	.word	0x0800973f
 80096b4:	0800979b 	.word	0x0800979b
 80096b8:	0800979b 	.word	0x0800979b
 80096bc:	08009747 	.word	0x08009747
 80096c0:	0800979b 	.word	0x0800979b
 80096c4:	0800979b 	.word	0x0800979b
 80096c8:	0800979b 	.word	0x0800979b
 80096cc:	08009757 	.word	0x08009757
 80096d0:	0800979b 	.word	0x0800979b
 80096d4:	0800979b 	.word	0x0800979b
 80096d8:	0800979b 	.word	0x0800979b
 80096dc:	0800979b 	.word	0x0800979b
 80096e0:	0800979b 	.word	0x0800979b
 80096e4:	0800979b 	.word	0x0800979b
 80096e8:	0800979b 	.word	0x0800979b
 80096ec:	08009767 	.word	0x08009767
 80096f0:	0800979b 	.word	0x0800979b
 80096f4:	0800979b 	.word	0x0800979b
 80096f8:	0800979b 	.word	0x0800979b
 80096fc:	0800979b 	.word	0x0800979b
 8009700:	0800979b 	.word	0x0800979b
 8009704:	0800979b 	.word	0x0800979b
 8009708:	0800979b 	.word	0x0800979b
 800970c:	0800979b 	.word	0x0800979b
 8009710:	0800979b 	.word	0x0800979b
 8009714:	0800979b 	.word	0x0800979b
 8009718:	0800979b 	.word	0x0800979b
 800971c:	0800979b 	.word	0x0800979b
 8009720:	0800979b 	.word	0x0800979b
 8009724:	0800979b 	.word	0x0800979b
 8009728:	0800979b 	.word	0x0800979b
 800972c:	0800978d 	.word	0x0800978d
 8009730:	2b40      	cmp	r3, #64	@ 0x40
 8009732:	d02e      	beq.n	8009792 <UART_SetConfig+0x8aa>
 8009734:	e031      	b.n	800979a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009736:	f7fb fcad 	bl	8005094 <HAL_RCC_GetPCLK1Freq>
 800973a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800973c:	e033      	b.n	80097a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800973e:	f7fb fcbf 	bl	80050c0 <HAL_RCC_GetPCLK2Freq>
 8009742:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009744:	e02f      	b.n	80097a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800974a:	4618      	mov	r0, r3
 800974c:	f7fc ff30 	bl	80065b0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009754:	e027      	b.n	80097a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009756:	f107 0318 	add.w	r3, r7, #24
 800975a:	4618      	mov	r0, r3
 800975c:	f7fd f87c 	bl	8006858 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009760:	69fb      	ldr	r3, [r7, #28]
 8009762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009764:	e01f      	b.n	80097a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009766:	4b2d      	ldr	r3, [pc, #180]	@ (800981c <UART_SetConfig+0x934>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f003 0320 	and.w	r3, r3, #32
 800976e:	2b00      	cmp	r3, #0
 8009770:	d009      	beq.n	8009786 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009772:	4b2a      	ldr	r3, [pc, #168]	@ (800981c <UART_SetConfig+0x934>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	08db      	lsrs	r3, r3, #3
 8009778:	f003 0303 	and.w	r3, r3, #3
 800977c:	4a24      	ldr	r2, [pc, #144]	@ (8009810 <UART_SetConfig+0x928>)
 800977e:	fa22 f303 	lsr.w	r3, r2, r3
 8009782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009784:	e00f      	b.n	80097a6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009786:	4b22      	ldr	r3, [pc, #136]	@ (8009810 <UART_SetConfig+0x928>)
 8009788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800978a:	e00c      	b.n	80097a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800978c:	4b21      	ldr	r3, [pc, #132]	@ (8009814 <UART_SetConfig+0x92c>)
 800978e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009790:	e009      	b.n	80097a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009792:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009798:	e005      	b.n	80097a6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800979a:	2300      	movs	r3, #0
 800979c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800979e:	2301      	movs	r3, #1
 80097a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80097a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80097a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	f000 80e7 	beq.w	800997c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097b2:	4a19      	ldr	r2, [pc, #100]	@ (8009818 <UART_SetConfig+0x930>)
 80097b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097b8:	461a      	mov	r2, r3
 80097ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80097c0:	005a      	lsls	r2, r3, #1
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	085b      	lsrs	r3, r3, #1
 80097c8:	441a      	add	r2, r3
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	685b      	ldr	r3, [r3, #4]
 80097ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80097d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d6:	2b0f      	cmp	r3, #15
 80097d8:	d916      	bls.n	8009808 <UART_SetConfig+0x920>
 80097da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097e0:	d212      	bcs.n	8009808 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80097e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097e4:	b29b      	uxth	r3, r3
 80097e6:	f023 030f 	bic.w	r3, r3, #15
 80097ea:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80097ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ee:	085b      	lsrs	r3, r3, #1
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	f003 0307 	and.w	r3, r3, #7
 80097f6:	b29a      	uxth	r2, r3
 80097f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80097fa:	4313      	orrs	r3, r2
 80097fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80097fe:	697b      	ldr	r3, [r7, #20]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009804:	60da      	str	r2, [r3, #12]
 8009806:	e0b9      	b.n	800997c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009808:	2301      	movs	r3, #1
 800980a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800980e:	e0b5      	b.n	800997c <UART_SetConfig+0xa94>
 8009810:	03d09000 	.word	0x03d09000
 8009814:	003d0900 	.word	0x003d0900
 8009818:	080124c0 	.word	0x080124c0
 800981c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009820:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009824:	2b20      	cmp	r3, #32
 8009826:	dc49      	bgt.n	80098bc <UART_SetConfig+0x9d4>
 8009828:	2b00      	cmp	r3, #0
 800982a:	db7c      	blt.n	8009926 <UART_SetConfig+0xa3e>
 800982c:	2b20      	cmp	r3, #32
 800982e:	d87a      	bhi.n	8009926 <UART_SetConfig+0xa3e>
 8009830:	a201      	add	r2, pc, #4	@ (adr r2, 8009838 <UART_SetConfig+0x950>)
 8009832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009836:	bf00      	nop
 8009838:	080098c3 	.word	0x080098c3
 800983c:	080098cb 	.word	0x080098cb
 8009840:	08009927 	.word	0x08009927
 8009844:	08009927 	.word	0x08009927
 8009848:	080098d3 	.word	0x080098d3
 800984c:	08009927 	.word	0x08009927
 8009850:	08009927 	.word	0x08009927
 8009854:	08009927 	.word	0x08009927
 8009858:	080098e3 	.word	0x080098e3
 800985c:	08009927 	.word	0x08009927
 8009860:	08009927 	.word	0x08009927
 8009864:	08009927 	.word	0x08009927
 8009868:	08009927 	.word	0x08009927
 800986c:	08009927 	.word	0x08009927
 8009870:	08009927 	.word	0x08009927
 8009874:	08009927 	.word	0x08009927
 8009878:	080098f3 	.word	0x080098f3
 800987c:	08009927 	.word	0x08009927
 8009880:	08009927 	.word	0x08009927
 8009884:	08009927 	.word	0x08009927
 8009888:	08009927 	.word	0x08009927
 800988c:	08009927 	.word	0x08009927
 8009890:	08009927 	.word	0x08009927
 8009894:	08009927 	.word	0x08009927
 8009898:	08009927 	.word	0x08009927
 800989c:	08009927 	.word	0x08009927
 80098a0:	08009927 	.word	0x08009927
 80098a4:	08009927 	.word	0x08009927
 80098a8:	08009927 	.word	0x08009927
 80098ac:	08009927 	.word	0x08009927
 80098b0:	08009927 	.word	0x08009927
 80098b4:	08009927 	.word	0x08009927
 80098b8:	08009919 	.word	0x08009919
 80098bc:	2b40      	cmp	r3, #64	@ 0x40
 80098be:	d02e      	beq.n	800991e <UART_SetConfig+0xa36>
 80098c0:	e031      	b.n	8009926 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80098c2:	f7fb fbe7 	bl	8005094 <HAL_RCC_GetPCLK1Freq>
 80098c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098c8:	e033      	b.n	8009932 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80098ca:	f7fb fbf9 	bl	80050c0 <HAL_RCC_GetPCLK2Freq>
 80098ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098d0:	e02f      	b.n	8009932 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80098d6:	4618      	mov	r0, r3
 80098d8:	f7fc fe6a 	bl	80065b0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80098dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098e0:	e027      	b.n	8009932 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098e2:	f107 0318 	add.w	r3, r7, #24
 80098e6:	4618      	mov	r0, r3
 80098e8:	f7fc ffb6 	bl	8006858 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80098ec:	69fb      	ldr	r3, [r7, #28]
 80098ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098f0:	e01f      	b.n	8009932 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80098f2:	4b2d      	ldr	r3, [pc, #180]	@ (80099a8 <UART_SetConfig+0xac0>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f003 0320 	and.w	r3, r3, #32
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d009      	beq.n	8009912 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80098fe:	4b2a      	ldr	r3, [pc, #168]	@ (80099a8 <UART_SetConfig+0xac0>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	08db      	lsrs	r3, r3, #3
 8009904:	f003 0303 	and.w	r3, r3, #3
 8009908:	4a28      	ldr	r2, [pc, #160]	@ (80099ac <UART_SetConfig+0xac4>)
 800990a:	fa22 f303 	lsr.w	r3, r2, r3
 800990e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009910:	e00f      	b.n	8009932 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009912:	4b26      	ldr	r3, [pc, #152]	@ (80099ac <UART_SetConfig+0xac4>)
 8009914:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009916:	e00c      	b.n	8009932 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009918:	4b25      	ldr	r3, [pc, #148]	@ (80099b0 <UART_SetConfig+0xac8>)
 800991a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800991c:	e009      	b.n	8009932 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800991e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009924:	e005      	b.n	8009932 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009926:	2300      	movs	r3, #0
 8009928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800992a:	2301      	movs	r3, #1
 800992c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009930:	bf00      	nop
    }

    if (pclk != 0U)
 8009932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009934:	2b00      	cmp	r3, #0
 8009936:	d021      	beq.n	800997c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800993c:	4a1d      	ldr	r2, [pc, #116]	@ (80099b4 <UART_SetConfig+0xacc>)
 800993e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009942:	461a      	mov	r2, r3
 8009944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009946:	fbb3 f2f2 	udiv	r2, r3, r2
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	085b      	lsrs	r3, r3, #1
 8009950:	441a      	add	r2, r3
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	685b      	ldr	r3, [r3, #4]
 8009956:	fbb2 f3f3 	udiv	r3, r2, r3
 800995a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800995c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800995e:	2b0f      	cmp	r3, #15
 8009960:	d909      	bls.n	8009976 <UART_SetConfig+0xa8e>
 8009962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009964:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009968:	d205      	bcs.n	8009976 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800996a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800996c:	b29a      	uxth	r2, r3
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	60da      	str	r2, [r3, #12]
 8009974:	e002      	b.n	800997c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009976:	2301      	movs	r3, #1
 8009978:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	2201      	movs	r2, #1
 8009980:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009984:	697b      	ldr	r3, [r7, #20]
 8009986:	2201      	movs	r2, #1
 8009988:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	2200      	movs	r2, #0
 8009990:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009992:	697b      	ldr	r3, [r7, #20]
 8009994:	2200      	movs	r2, #0
 8009996:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009998:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800999c:	4618      	mov	r0, r3
 800999e:	3748      	adds	r7, #72	@ 0x48
 80099a0:	46bd      	mov	sp, r7
 80099a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80099a6:	bf00      	nop
 80099a8:	58024400 	.word	0x58024400
 80099ac:	03d09000 	.word	0x03d09000
 80099b0:	003d0900 	.word	0x003d0900
 80099b4:	080124c0 	.word	0x080124c0

080099b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b083      	sub	sp, #12
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099c4:	f003 0308 	and.w	r3, r3, #8
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d00a      	beq.n	80099e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	430a      	orrs	r2, r1
 80099e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099e6:	f003 0301 	and.w	r3, r3, #1
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d00a      	beq.n	8009a04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	430a      	orrs	r2, r1
 8009a02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a08:	f003 0302 	and.w	r3, r3, #2
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d00a      	beq.n	8009a26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	430a      	orrs	r2, r1
 8009a24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a2a:	f003 0304 	and.w	r3, r3, #4
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d00a      	beq.n	8009a48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	430a      	orrs	r2, r1
 8009a46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a4c:	f003 0310 	and.w	r3, r3, #16
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d00a      	beq.n	8009a6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	689b      	ldr	r3, [r3, #8]
 8009a5a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	430a      	orrs	r2, r1
 8009a68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a6e:	f003 0320 	and.w	r3, r3, #32
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d00a      	beq.n	8009a8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	689b      	ldr	r3, [r3, #8]
 8009a7c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	430a      	orrs	r2, r1
 8009a8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d01a      	beq.n	8009ace <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	430a      	orrs	r2, r1
 8009aac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ab2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ab6:	d10a      	bne.n	8009ace <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	430a      	orrs	r2, r1
 8009acc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d00a      	beq.n	8009af0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	430a      	orrs	r2, r1
 8009aee:	605a      	str	r2, [r3, #4]
  }
}
 8009af0:	bf00      	nop
 8009af2:	370c      	adds	r7, #12
 8009af4:	46bd      	mov	sp, r7
 8009af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afa:	4770      	bx	lr

08009afc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b098      	sub	sp, #96	@ 0x60
 8009b00:	af02      	add	r7, sp, #8
 8009b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2200      	movs	r2, #0
 8009b08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009b0c:	f7f9 fa30 	bl	8002f70 <HAL_GetTick>
 8009b10:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f003 0308 	and.w	r3, r3, #8
 8009b1c:	2b08      	cmp	r3, #8
 8009b1e:	d12f      	bne.n	8009b80 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b20:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b24:	9300      	str	r3, [sp, #0]
 8009b26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b28:	2200      	movs	r2, #0
 8009b2a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f000 f88e 	bl	8009c50 <UART_WaitOnFlagUntilTimeout>
 8009b34:	4603      	mov	r3, r0
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d022      	beq.n	8009b80 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b42:	e853 3f00 	ldrex	r3, [r3]
 8009b46:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	461a      	mov	r2, r3
 8009b56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b58:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b5a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b60:	e841 2300 	strex	r3, r2, [r1]
 8009b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d1e6      	bne.n	8009b3a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2220      	movs	r2, #32
 8009b70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2200      	movs	r2, #0
 8009b78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b7c:	2303      	movs	r3, #3
 8009b7e:	e063      	b.n	8009c48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f003 0304 	and.w	r3, r3, #4
 8009b8a:	2b04      	cmp	r3, #4
 8009b8c:	d149      	bne.n	8009c22 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b8e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b92:	9300      	str	r3, [sp, #0]
 8009b94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b96:	2200      	movs	r2, #0
 8009b98:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 f857 	bl	8009c50 <UART_WaitOnFlagUntilTimeout>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d03c      	beq.n	8009c22 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb0:	e853 3f00 	ldrex	r3, [r3]
 8009bb4:	623b      	str	r3, [r7, #32]
   return(result);
 8009bb6:	6a3b      	ldr	r3, [r7, #32]
 8009bb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8009bc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009bcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bce:	e841 2300 	strex	r3, r2, [r1]
 8009bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d1e6      	bne.n	8009ba8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	3308      	adds	r3, #8
 8009be0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	e853 3f00 	ldrex	r3, [r3]
 8009be8:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	f023 0301 	bic.w	r3, r3, #1
 8009bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	3308      	adds	r3, #8
 8009bf8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009bfa:	61fa      	str	r2, [r7, #28]
 8009bfc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bfe:	69b9      	ldr	r1, [r7, #24]
 8009c00:	69fa      	ldr	r2, [r7, #28]
 8009c02:	e841 2300 	strex	r3, r2, [r1]
 8009c06:	617b      	str	r3, [r7, #20]
   return(result);
 8009c08:	697b      	ldr	r3, [r7, #20]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d1e5      	bne.n	8009bda <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2220      	movs	r2, #32
 8009c12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c1e:	2303      	movs	r3, #3
 8009c20:	e012      	b.n	8009c48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2220      	movs	r2, #32
 8009c26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2220      	movs	r2, #32
 8009c2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2200      	movs	r2, #0
 8009c36:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2200      	movs	r2, #0
 8009c42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c46:	2300      	movs	r3, #0
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3758      	adds	r7, #88	@ 0x58
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}

08009c50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	60b9      	str	r1, [r7, #8]
 8009c5a:	603b      	str	r3, [r7, #0]
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c60:	e04f      	b.n	8009d02 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c62:	69bb      	ldr	r3, [r7, #24]
 8009c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c68:	d04b      	beq.n	8009d02 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c6a:	f7f9 f981 	bl	8002f70 <HAL_GetTick>
 8009c6e:	4602      	mov	r2, r0
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	1ad3      	subs	r3, r2, r3
 8009c74:	69ba      	ldr	r2, [r7, #24]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d302      	bcc.n	8009c80 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c7a:	69bb      	ldr	r3, [r7, #24]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d101      	bne.n	8009c84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009c80:	2303      	movs	r3, #3
 8009c82:	e04e      	b.n	8009d22 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f003 0304 	and.w	r3, r3, #4
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d037      	beq.n	8009d02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	2b80      	cmp	r3, #128	@ 0x80
 8009c96:	d034      	beq.n	8009d02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	2b40      	cmp	r3, #64	@ 0x40
 8009c9c:	d031      	beq.n	8009d02 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	69db      	ldr	r3, [r3, #28]
 8009ca4:	f003 0308 	and.w	r3, r3, #8
 8009ca8:	2b08      	cmp	r3, #8
 8009caa:	d110      	bne.n	8009cce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	2208      	movs	r2, #8
 8009cb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009cb4:	68f8      	ldr	r0, [r7, #12]
 8009cb6:	f000 f839 	bl	8009d2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	2208      	movs	r2, #8
 8009cbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	e029      	b.n	8009d22 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	69db      	ldr	r3, [r3, #28]
 8009cd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009cd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009cdc:	d111      	bne.n	8009d02 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009ce6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ce8:	68f8      	ldr	r0, [r7, #12]
 8009cea:	f000 f81f 	bl	8009d2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2220      	movs	r2, #32
 8009cf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009cfe:	2303      	movs	r3, #3
 8009d00:	e00f      	b.n	8009d22 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	69da      	ldr	r2, [r3, #28]
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	4013      	ands	r3, r2
 8009d0c:	68ba      	ldr	r2, [r7, #8]
 8009d0e:	429a      	cmp	r2, r3
 8009d10:	bf0c      	ite	eq
 8009d12:	2301      	moveq	r3, #1
 8009d14:	2300      	movne	r3, #0
 8009d16:	b2db      	uxtb	r3, r3
 8009d18:	461a      	mov	r2, r3
 8009d1a:	79fb      	ldrb	r3, [r7, #7]
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	d0a0      	beq.n	8009c62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d20:	2300      	movs	r3, #0
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3710      	adds	r7, #16
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
	...

08009d2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b095      	sub	sp, #84	@ 0x54
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d3c:	e853 3f00 	ldrex	r3, [r3]
 8009d40:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	461a      	mov	r2, r3
 8009d50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d52:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d54:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d56:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009d58:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d5a:	e841 2300 	strex	r3, r2, [r1]
 8009d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1e6      	bne.n	8009d34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	3308      	adds	r3, #8
 8009d6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d6e:	6a3b      	ldr	r3, [r7, #32]
 8009d70:	e853 3f00 	ldrex	r3, [r3]
 8009d74:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d76:	69fa      	ldr	r2, [r7, #28]
 8009d78:	4b1e      	ldr	r3, [pc, #120]	@ (8009df4 <UART_EndRxTransfer+0xc8>)
 8009d7a:	4013      	ands	r3, r2
 8009d7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	3308      	adds	r3, #8
 8009d84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d88:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d8e:	e841 2300 	strex	r3, r2, [r1]
 8009d92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d1e5      	bne.n	8009d66 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d9e:	2b01      	cmp	r3, #1
 8009da0:	d118      	bne.n	8009dd4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	e853 3f00 	ldrex	r3, [r3]
 8009dae:	60bb      	str	r3, [r7, #8]
   return(result);
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	f023 0310 	bic.w	r3, r3, #16
 8009db6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dc0:	61bb      	str	r3, [r7, #24]
 8009dc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc4:	6979      	ldr	r1, [r7, #20]
 8009dc6:	69ba      	ldr	r2, [r7, #24]
 8009dc8:	e841 2300 	strex	r3, r2, [r1]
 8009dcc:	613b      	str	r3, [r7, #16]
   return(result);
 8009dce:	693b      	ldr	r3, [r7, #16]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d1e6      	bne.n	8009da2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2220      	movs	r2, #32
 8009dd8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2200      	movs	r2, #0
 8009de0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2200      	movs	r2, #0
 8009de6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009de8:	bf00      	nop
 8009dea:	3754      	adds	r7, #84	@ 0x54
 8009dec:	46bd      	mov	sp, r7
 8009dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df2:	4770      	bx	lr
 8009df4:	effffffe 	.word	0xeffffffe

08009df8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e04:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009e14:	68f8      	ldr	r0, [r7, #12]
 8009e16:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e18:	bf00      	nop
 8009e1a:	3710      	adds	r7, #16
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}

08009e20 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009e20:	b480      	push	{r7}
 8009e22:	b08f      	sub	sp, #60	@ 0x3c
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e2e:	2b21      	cmp	r3, #33	@ 0x21
 8009e30:	d14c      	bne.n	8009ecc <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009e38:	b29b      	uxth	r3, r3
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d132      	bne.n	8009ea4 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e44:	6a3b      	ldr	r3, [r7, #32]
 8009e46:	e853 3f00 	ldrex	r3, [r3]
 8009e4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e4c:	69fb      	ldr	r3, [r7, #28]
 8009e4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e52:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	461a      	mov	r2, r3
 8009e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e5e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e64:	e841 2300 	strex	r3, r2, [r1]
 8009e68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d1e6      	bne.n	8009e3e <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	e853 3f00 	ldrex	r3, [r3]
 8009e7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e7e:	68bb      	ldr	r3, [r7, #8]
 8009e80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e84:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	461a      	mov	r2, r3
 8009e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e8e:	61bb      	str	r3, [r7, #24]
 8009e90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e92:	6979      	ldr	r1, [r7, #20]
 8009e94:	69ba      	ldr	r2, [r7, #24]
 8009e96:	e841 2300 	strex	r3, r2, [r1]
 8009e9a:	613b      	str	r3, [r7, #16]
   return(result);
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d1e6      	bne.n	8009e70 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009ea2:	e013      	b.n	8009ecc <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ea8:	781a      	ldrb	r2, [r3, #0]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009eb4:	1c5a      	adds	r2, r3, #1
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009ec0:	b29b      	uxth	r3, r3
 8009ec2:	3b01      	subs	r3, #1
 8009ec4:	b29a      	uxth	r2, r3
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8009ecc:	bf00      	nop
 8009ece:	373c      	adds	r7, #60	@ 0x3c
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed6:	4770      	bx	lr

08009ed8 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009ed8:	b480      	push	{r7}
 8009eda:	b091      	sub	sp, #68	@ 0x44
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ee6:	2b21      	cmp	r3, #33	@ 0x21
 8009ee8:	d151      	bne.n	8009f8e <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009ef0:	b29b      	uxth	r3, r3
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d132      	bne.n	8009f5c <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009efe:	e853 3f00 	ldrex	r3, [r3]
 8009f02:	623b      	str	r3, [r7, #32]
   return(result);
 8009f04:	6a3b      	ldr	r3, [r7, #32]
 8009f06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	461a      	mov	r2, r3
 8009f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f14:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f16:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f1c:	e841 2300 	strex	r3, r2, [r1]
 8009f20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d1e6      	bne.n	8009ef6 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	e853 3f00 	ldrex	r3, [r3]
 8009f34:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	461a      	mov	r2, r3
 8009f44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f46:	61fb      	str	r3, [r7, #28]
 8009f48:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f4a:	69b9      	ldr	r1, [r7, #24]
 8009f4c:	69fa      	ldr	r2, [r7, #28]
 8009f4e:	e841 2300 	strex	r3, r2, [r1]
 8009f52:	617b      	str	r3, [r7, #20]
   return(result);
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d1e6      	bne.n	8009f28 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8009f5a:	e018      	b.n	8009f8e <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f64:	881b      	ldrh	r3, [r3, #0]
 8009f66:	461a      	mov	r2, r3
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f70:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f76:	1c9a      	adds	r2, r3, #2
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009f82:	b29b      	uxth	r3, r3
 8009f84:	3b01      	subs	r3, #1
 8009f86:	b29a      	uxth	r2, r3
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8009f8e:	bf00      	nop
 8009f90:	3744      	adds	r7, #68	@ 0x44
 8009f92:	46bd      	mov	sp, r7
 8009f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f98:	4770      	bx	lr

08009f9a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009f9a:	b480      	push	{r7}
 8009f9c:	b091      	sub	sp, #68	@ 0x44
 8009f9e:	af00      	add	r7, sp, #0
 8009fa0:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fa8:	2b21      	cmp	r3, #33	@ 0x21
 8009faa:	d160      	bne.n	800a06e <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009fb2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009fb4:	e057      	b.n	800a066 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009fbc:	b29b      	uxth	r3, r3
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d133      	bne.n	800a02a <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	3308      	adds	r3, #8
 8009fc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fcc:	e853 3f00 	ldrex	r3, [r3]
 8009fd0:	623b      	str	r3, [r7, #32]
   return(result);
 8009fd2:	6a3b      	ldr	r3, [r7, #32]
 8009fd4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009fd8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	3308      	adds	r3, #8
 8009fe0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009fe2:	633a      	str	r2, [r7, #48]	@ 0x30
 8009fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fe6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009fe8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fea:	e841 2300 	strex	r3, r2, [r1]
 8009fee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d1e5      	bne.n	8009fc2 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ffc:	693b      	ldr	r3, [r7, #16]
 8009ffe:	e853 3f00 	ldrex	r3, [r3]
 800a002:	60fb      	str	r3, [r7, #12]
   return(result);
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a00a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	461a      	mov	r2, r3
 800a012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a014:	61fb      	str	r3, [r7, #28]
 800a016:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a018:	69b9      	ldr	r1, [r7, #24]
 800a01a:	69fa      	ldr	r2, [r7, #28]
 800a01c:	e841 2300 	strex	r3, r2, [r1]
 800a020:	617b      	str	r3, [r7, #20]
   return(result);
 800a022:	697b      	ldr	r3, [r7, #20]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d1e6      	bne.n	8009ff6 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a028:	e021      	b.n	800a06e <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	69db      	ldr	r3, [r3, #28]
 800a030:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a034:	2b00      	cmp	r3, #0
 800a036:	d013      	beq.n	800a060 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a03c:	781a      	ldrb	r2, [r3, #0]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a048:	1c5a      	adds	r2, r3, #1
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a054:	b29b      	uxth	r3, r3
 800a056:	3b01      	subs	r3, #1
 800a058:	b29a      	uxth	r2, r3
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a060:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a062:	3b01      	subs	r3, #1
 800a064:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a066:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d1a4      	bne.n	8009fb6 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a06c:	e7ff      	b.n	800a06e <UART_TxISR_8BIT_FIFOEN+0xd4>
 800a06e:	bf00      	nop
 800a070:	3744      	adds	r7, #68	@ 0x44
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr

0800a07a <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a07a:	b480      	push	{r7}
 800a07c:	b091      	sub	sp, #68	@ 0x44
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a088:	2b21      	cmp	r3, #33	@ 0x21
 800a08a:	d165      	bne.n	800a158 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a092:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a094:	e05c      	b.n	800a150 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a09c:	b29b      	uxth	r3, r3
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d133      	bne.n	800a10a <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	3308      	adds	r3, #8
 800a0a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0aa:	6a3b      	ldr	r3, [r7, #32]
 800a0ac:	e853 3f00 	ldrex	r3, [r3]
 800a0b0:	61fb      	str	r3, [r7, #28]
   return(result);
 800a0b2:	69fb      	ldr	r3, [r7, #28]
 800a0b4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a0b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	3308      	adds	r3, #8
 800a0c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a0c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a0c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0ca:	e841 2300 	strex	r3, r2, [r1]
 800a0ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a0d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d1e5      	bne.n	800a0a2 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	e853 3f00 	ldrex	r3, [r3]
 800a0e2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0ea:	633b      	str	r3, [r7, #48]	@ 0x30
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	461a      	mov	r2, r3
 800a0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f4:	61bb      	str	r3, [r7, #24]
 800a0f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0f8:	6979      	ldr	r1, [r7, #20]
 800a0fa:	69ba      	ldr	r2, [r7, #24]
 800a0fc:	e841 2300 	strex	r3, r2, [r1]
 800a100:	613b      	str	r3, [r7, #16]
   return(result);
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d1e6      	bne.n	800a0d6 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a108:	e026      	b.n	800a158 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	69db      	ldr	r3, [r3, #28]
 800a110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a114:	2b00      	cmp	r3, #0
 800a116:	d018      	beq.n	800a14a <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a11c:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a11e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a120:	881b      	ldrh	r3, [r3, #0]
 800a122:	461a      	mov	r2, r3
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a12c:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a132:	1c9a      	adds	r2, r3, #2
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a13e:	b29b      	uxth	r3, r3
 800a140:	3b01      	subs	r3, #1
 800a142:	b29a      	uxth	r2, r3
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a14a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a14c:	3b01      	subs	r3, #1
 800a14e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a150:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a152:	2b00      	cmp	r3, #0
 800a154:	d19f      	bne.n	800a096 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a156:	e7ff      	b.n	800a158 <UART_TxISR_16BIT_FIFOEN+0xde>
 800a158:	bf00      	nop
 800a15a:	3744      	adds	r7, #68	@ 0x44
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b088      	sub	sp, #32
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	e853 3f00 	ldrex	r3, [r3]
 800a178:	60bb      	str	r3, [r7, #8]
   return(result);
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a180:	61fb      	str	r3, [r7, #28]
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	461a      	mov	r2, r3
 800a188:	69fb      	ldr	r3, [r7, #28]
 800a18a:	61bb      	str	r3, [r7, #24]
 800a18c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a18e:	6979      	ldr	r1, [r7, #20]
 800a190:	69ba      	ldr	r2, [r7, #24]
 800a192:	e841 2300 	strex	r3, r2, [r1]
 800a196:	613b      	str	r3, [r7, #16]
   return(result);
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d1e6      	bne.n	800a16c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2220      	movs	r2, #32
 800a1a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1b6:	bf00      	nop
 800a1b8:	3720      	adds	r7, #32
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}

0800a1be <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a1be:	b480      	push	{r7}
 800a1c0:	b083      	sub	sp, #12
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a1c6:	bf00      	nop
 800a1c8:	370c      	adds	r7, #12
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d0:	4770      	bx	lr

0800a1d2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a1d2:	b480      	push	{r7}
 800a1d4:	b083      	sub	sp, #12
 800a1d6:	af00      	add	r7, sp, #0
 800a1d8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a1da:	bf00      	nop
 800a1dc:	370c      	adds	r7, #12
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e4:	4770      	bx	lr

0800a1e6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a1e6:	b480      	push	{r7}
 800a1e8:	b083      	sub	sp, #12
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a1ee:	bf00      	nop
 800a1f0:	370c      	adds	r7, #12
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f8:	4770      	bx	lr

0800a1fa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a1fa:	b480      	push	{r7}
 800a1fc:	b085      	sub	sp, #20
 800a1fe:	af00      	add	r7, sp, #0
 800a200:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a208:	2b01      	cmp	r3, #1
 800a20a:	d101      	bne.n	800a210 <HAL_UARTEx_DisableFifoMode+0x16>
 800a20c:	2302      	movs	r3, #2
 800a20e:	e027      	b.n	800a260 <HAL_UARTEx_DisableFifoMode+0x66>
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2201      	movs	r2, #1
 800a214:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2224      	movs	r2, #36	@ 0x24
 800a21c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	681a      	ldr	r2, [r3, #0]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f022 0201 	bic.w	r2, r2, #1
 800a236:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a23e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2200      	movs	r2, #0
 800a244:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	68fa      	ldr	r2, [r7, #12]
 800a24c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2220      	movs	r2, #32
 800a252:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a25e:	2300      	movs	r3, #0
}
 800a260:	4618      	mov	r0, r3
 800a262:	3714      	adds	r7, #20
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr

0800a26c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b084      	sub	sp, #16
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a27c:	2b01      	cmp	r3, #1
 800a27e:	d101      	bne.n	800a284 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a280:	2302      	movs	r3, #2
 800a282:	e02d      	b.n	800a2e0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2201      	movs	r2, #1
 800a288:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2224      	movs	r2, #36	@ 0x24
 800a290:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	681a      	ldr	r2, [r3, #0]
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f022 0201 	bic.w	r2, r2, #1
 800a2aa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	689b      	ldr	r3, [r3, #8]
 800a2b2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	683a      	ldr	r2, [r7, #0]
 800a2bc:	430a      	orrs	r2, r1
 800a2be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f000 f84f 	bl	800a364 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	68fa      	ldr	r2, [r7, #12]
 800a2cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2220      	movs	r2, #32
 800a2d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a2de:	2300      	movs	r3, #0
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3710      	adds	r7, #16
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}

0800a2e8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b084      	sub	sp, #16
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d101      	bne.n	800a300 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a2fc:	2302      	movs	r3, #2
 800a2fe:	e02d      	b.n	800a35c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2201      	movs	r2, #1
 800a304:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2224      	movs	r2, #36	@ 0x24
 800a30c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	681a      	ldr	r2, [r3, #0]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f022 0201 	bic.w	r2, r2, #1
 800a326:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	689b      	ldr	r3, [r3, #8]
 800a32e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	683a      	ldr	r2, [r7, #0]
 800a338:	430a      	orrs	r2, r1
 800a33a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f000 f811 	bl	800a364 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	68fa      	ldr	r2, [r7, #12]
 800a348:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2220      	movs	r2, #32
 800a34e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2200      	movs	r2, #0
 800a356:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a35a:	2300      	movs	r3, #0
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3710      	adds	r7, #16
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a364:	b480      	push	{r7}
 800a366:	b085      	sub	sp, #20
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a370:	2b00      	cmp	r3, #0
 800a372:	d108      	bne.n	800a386 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2201      	movs	r2, #1
 800a378:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2201      	movs	r2, #1
 800a380:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a384:	e031      	b.n	800a3ea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a386:	2310      	movs	r3, #16
 800a388:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a38a:	2310      	movs	r3, #16
 800a38c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	0e5b      	lsrs	r3, r3, #25
 800a396:	b2db      	uxtb	r3, r3
 800a398:	f003 0307 	and.w	r3, r3, #7
 800a39c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	689b      	ldr	r3, [r3, #8]
 800a3a4:	0f5b      	lsrs	r3, r3, #29
 800a3a6:	b2db      	uxtb	r3, r3
 800a3a8:	f003 0307 	and.w	r3, r3, #7
 800a3ac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a3ae:	7bbb      	ldrb	r3, [r7, #14]
 800a3b0:	7b3a      	ldrb	r2, [r7, #12]
 800a3b2:	4911      	ldr	r1, [pc, #68]	@ (800a3f8 <UARTEx_SetNbDataToProcess+0x94>)
 800a3b4:	5c8a      	ldrb	r2, [r1, r2]
 800a3b6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a3ba:	7b3a      	ldrb	r2, [r7, #12]
 800a3bc:	490f      	ldr	r1, [pc, #60]	@ (800a3fc <UARTEx_SetNbDataToProcess+0x98>)
 800a3be:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a3c0:	fb93 f3f2 	sdiv	r3, r3, r2
 800a3c4:	b29a      	uxth	r2, r3
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a3cc:	7bfb      	ldrb	r3, [r7, #15]
 800a3ce:	7b7a      	ldrb	r2, [r7, #13]
 800a3d0:	4909      	ldr	r1, [pc, #36]	@ (800a3f8 <UARTEx_SetNbDataToProcess+0x94>)
 800a3d2:	5c8a      	ldrb	r2, [r1, r2]
 800a3d4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a3d8:	7b7a      	ldrb	r2, [r7, #13]
 800a3da:	4908      	ldr	r1, [pc, #32]	@ (800a3fc <UARTEx_SetNbDataToProcess+0x98>)
 800a3dc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a3de:	fb93 f3f2 	sdiv	r3, r3, r2
 800a3e2:	b29a      	uxth	r2, r3
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a3ea:	bf00      	nop
 800a3ec:	3714      	adds	r7, #20
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f4:	4770      	bx	lr
 800a3f6:	bf00      	nop
 800a3f8:	080124d8 	.word	0x080124d8
 800a3fc:	080124e0 	.word	0x080124e0

0800a400 <__NVIC_SetPriority>:
{
 800a400:	b480      	push	{r7}
 800a402:	b083      	sub	sp, #12
 800a404:	af00      	add	r7, sp, #0
 800a406:	4603      	mov	r3, r0
 800a408:	6039      	str	r1, [r7, #0]
 800a40a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800a40c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a410:	2b00      	cmp	r3, #0
 800a412:	db0a      	blt.n	800a42a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	b2da      	uxtb	r2, r3
 800a418:	490c      	ldr	r1, [pc, #48]	@ (800a44c <__NVIC_SetPriority+0x4c>)
 800a41a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a41e:	0112      	lsls	r2, r2, #4
 800a420:	b2d2      	uxtb	r2, r2
 800a422:	440b      	add	r3, r1
 800a424:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a428:	e00a      	b.n	800a440 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	b2da      	uxtb	r2, r3
 800a42e:	4908      	ldr	r1, [pc, #32]	@ (800a450 <__NVIC_SetPriority+0x50>)
 800a430:	88fb      	ldrh	r3, [r7, #6]
 800a432:	f003 030f 	and.w	r3, r3, #15
 800a436:	3b04      	subs	r3, #4
 800a438:	0112      	lsls	r2, r2, #4
 800a43a:	b2d2      	uxtb	r2, r2
 800a43c:	440b      	add	r3, r1
 800a43e:	761a      	strb	r2, [r3, #24]
}
 800a440:	bf00      	nop
 800a442:	370c      	adds	r7, #12
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr
 800a44c:	e000e100 	.word	0xe000e100
 800a450:	e000ed00 	.word	0xe000ed00

0800a454 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a454:	b580      	push	{r7, lr}
 800a456:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a458:	4b05      	ldr	r3, [pc, #20]	@ (800a470 <SysTick_Handler+0x1c>)
 800a45a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a45c:	f002 fae0 	bl	800ca20 <xTaskGetSchedulerState>
 800a460:	4603      	mov	r3, r0
 800a462:	2b01      	cmp	r3, #1
 800a464:	d001      	beq.n	800a46a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a466:	f003 f9d7 	bl	800d818 <xPortSysTickHandler>
  }
}
 800a46a:	bf00      	nop
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	bf00      	nop
 800a470:	e000e010 	.word	0xe000e010

0800a474 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a474:	b580      	push	{r7, lr}
 800a476:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a478:	2100      	movs	r1, #0
 800a47a:	f06f 0004 	mvn.w	r0, #4
 800a47e:	f7ff ffbf 	bl	800a400 <__NVIC_SetPriority>
#endif
}
 800a482:	bf00      	nop
 800a484:	bd80      	pop	{r7, pc}
	...

0800a488 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a488:	b480      	push	{r7}
 800a48a:	b083      	sub	sp, #12
 800a48c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a48e:	f3ef 8305 	mrs	r3, IPSR
 800a492:	603b      	str	r3, [r7, #0]
  return(result);
 800a494:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a496:	2b00      	cmp	r3, #0
 800a498:	d003      	beq.n	800a4a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a49a:	f06f 0305 	mvn.w	r3, #5
 800a49e:	607b      	str	r3, [r7, #4]
 800a4a0:	e00c      	b.n	800a4bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a4a2:	4b0a      	ldr	r3, [pc, #40]	@ (800a4cc <osKernelInitialize+0x44>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d105      	bne.n	800a4b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a4aa:	4b08      	ldr	r3, [pc, #32]	@ (800a4cc <osKernelInitialize+0x44>)
 800a4ac:	2201      	movs	r2, #1
 800a4ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	607b      	str	r3, [r7, #4]
 800a4b4:	e002      	b.n	800a4bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a4b6:	f04f 33ff 	mov.w	r3, #4294967295
 800a4ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a4bc:	687b      	ldr	r3, [r7, #4]
}
 800a4be:	4618      	mov	r0, r3
 800a4c0:	370c      	adds	r7, #12
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c8:	4770      	bx	lr
 800a4ca:	bf00      	nop
 800a4cc:	24000930 	.word	0x24000930

0800a4d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b082      	sub	sp, #8
 800a4d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a4d6:	f3ef 8305 	mrs	r3, IPSR
 800a4da:	603b      	str	r3, [r7, #0]
  return(result);
 800a4dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d003      	beq.n	800a4ea <osKernelStart+0x1a>
    stat = osErrorISR;
 800a4e2:	f06f 0305 	mvn.w	r3, #5
 800a4e6:	607b      	str	r3, [r7, #4]
 800a4e8:	e010      	b.n	800a50c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a4ea:	4b0b      	ldr	r3, [pc, #44]	@ (800a518 <osKernelStart+0x48>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	2b01      	cmp	r3, #1
 800a4f0:	d109      	bne.n	800a506 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a4f2:	f7ff ffbf 	bl	800a474 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a4f6:	4b08      	ldr	r3, [pc, #32]	@ (800a518 <osKernelStart+0x48>)
 800a4f8:	2202      	movs	r2, #2
 800a4fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a4fc:	f001 fe2c 	bl	800c158 <vTaskStartScheduler>
      stat = osOK;
 800a500:	2300      	movs	r3, #0
 800a502:	607b      	str	r3, [r7, #4]
 800a504:	e002      	b.n	800a50c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a506:	f04f 33ff 	mov.w	r3, #4294967295
 800a50a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a50c:	687b      	ldr	r3, [r7, #4]
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3708      	adds	r7, #8
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}
 800a516:	bf00      	nop
 800a518:	24000930 	.word	0x24000930

0800a51c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b08e      	sub	sp, #56	@ 0x38
 800a520:	af04      	add	r7, sp, #16
 800a522:	60f8      	str	r0, [r7, #12]
 800a524:	60b9      	str	r1, [r7, #8]
 800a526:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a528:	2300      	movs	r3, #0
 800a52a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a52c:	f3ef 8305 	mrs	r3, IPSR
 800a530:	617b      	str	r3, [r7, #20]
  return(result);
 800a532:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a534:	2b00      	cmp	r3, #0
 800a536:	d17e      	bne.n	800a636 <osThreadNew+0x11a>
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d07b      	beq.n	800a636 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a53e:	2380      	movs	r3, #128	@ 0x80
 800a540:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a542:	2318      	movs	r3, #24
 800a544:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a546:	2300      	movs	r3, #0
 800a548:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a54a:	f04f 33ff 	mov.w	r3, #4294967295
 800a54e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d045      	beq.n	800a5e2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d002      	beq.n	800a564 <osThreadNew+0x48>
        name = attr->name;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	699b      	ldr	r3, [r3, #24]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d002      	beq.n	800a572 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	699b      	ldr	r3, [r3, #24]
 800a570:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a572:	69fb      	ldr	r3, [r7, #28]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d008      	beq.n	800a58a <osThreadNew+0x6e>
 800a578:	69fb      	ldr	r3, [r7, #28]
 800a57a:	2b38      	cmp	r3, #56	@ 0x38
 800a57c:	d805      	bhi.n	800a58a <osThreadNew+0x6e>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	f003 0301 	and.w	r3, r3, #1
 800a586:	2b00      	cmp	r3, #0
 800a588:	d001      	beq.n	800a58e <osThreadNew+0x72>
        return (NULL);
 800a58a:	2300      	movs	r3, #0
 800a58c:	e054      	b.n	800a638 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	695b      	ldr	r3, [r3, #20]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d003      	beq.n	800a59e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	695b      	ldr	r3, [r3, #20]
 800a59a:	089b      	lsrs	r3, r3, #2
 800a59c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	689b      	ldr	r3, [r3, #8]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d00e      	beq.n	800a5c4 <osThreadNew+0xa8>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	68db      	ldr	r3, [r3, #12]
 800a5aa:	2ba7      	cmp	r3, #167	@ 0xa7
 800a5ac:	d90a      	bls.n	800a5c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d006      	beq.n	800a5c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	695b      	ldr	r3, [r3, #20]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d002      	beq.n	800a5c4 <osThreadNew+0xa8>
        mem = 1;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	61bb      	str	r3, [r7, #24]
 800a5c2:	e010      	b.n	800a5e6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	689b      	ldr	r3, [r3, #8]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d10c      	bne.n	800a5e6 <osThreadNew+0xca>
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	68db      	ldr	r3, [r3, #12]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d108      	bne.n	800a5e6 <osThreadNew+0xca>
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	691b      	ldr	r3, [r3, #16]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d104      	bne.n	800a5e6 <osThreadNew+0xca>
          mem = 0;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	61bb      	str	r3, [r7, #24]
 800a5e0:	e001      	b.n	800a5e6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a5e6:	69bb      	ldr	r3, [r7, #24]
 800a5e8:	2b01      	cmp	r3, #1
 800a5ea:	d110      	bne.n	800a60e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a5f0:	687a      	ldr	r2, [r7, #4]
 800a5f2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a5f4:	9202      	str	r2, [sp, #8]
 800a5f6:	9301      	str	r3, [sp, #4]
 800a5f8:	69fb      	ldr	r3, [r7, #28]
 800a5fa:	9300      	str	r3, [sp, #0]
 800a5fc:	68bb      	ldr	r3, [r7, #8]
 800a5fe:	6a3a      	ldr	r2, [r7, #32]
 800a600:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a602:	68f8      	ldr	r0, [r7, #12]
 800a604:	f001 faac 	bl	800bb60 <xTaskCreateStatic>
 800a608:	4603      	mov	r3, r0
 800a60a:	613b      	str	r3, [r7, #16]
 800a60c:	e013      	b.n	800a636 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a60e:	69bb      	ldr	r3, [r7, #24]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d110      	bne.n	800a636 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a614:	6a3b      	ldr	r3, [r7, #32]
 800a616:	b29a      	uxth	r2, r3
 800a618:	f107 0310 	add.w	r3, r7, #16
 800a61c:	9301      	str	r3, [sp, #4]
 800a61e:	69fb      	ldr	r3, [r7, #28]
 800a620:	9300      	str	r3, [sp, #0]
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a626:	68f8      	ldr	r0, [r7, #12]
 800a628:	f001 fafa 	bl	800bc20 <xTaskCreate>
 800a62c:	4603      	mov	r3, r0
 800a62e:	2b01      	cmp	r3, #1
 800a630:	d001      	beq.n	800a636 <osThreadNew+0x11a>
            hTask = NULL;
 800a632:	2300      	movs	r3, #0
 800a634:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a636:	693b      	ldr	r3, [r7, #16]
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3728      	adds	r7, #40	@ 0x28
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}

0800a640 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 800a640:	b580      	push	{r7, lr}
 800a642:	b086      	sub	sp, #24
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a64c:	f3ef 8305 	mrs	r3, IPSR
 800a650:	60fb      	str	r3, [r7, #12]
  return(result);
 800a652:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a654:	2b00      	cmp	r3, #0
 800a656:	d003      	beq.n	800a660 <osThreadSuspend+0x20>
    stat = osErrorISR;
 800a658:	f06f 0305 	mvn.w	r3, #5
 800a65c:	617b      	str	r3, [r7, #20]
 800a65e:	e00b      	b.n	800a678 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d103      	bne.n	800a66e <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 800a666:	f06f 0303 	mvn.w	r3, #3
 800a66a:	617b      	str	r3, [r7, #20]
 800a66c:	e004      	b.n	800a678 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 800a66e:	2300      	movs	r3, #0
 800a670:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 800a672:	6938      	ldr	r0, [r7, #16]
 800a674:	f001 fc68 	bl	800bf48 <vTaskSuspend>
  }

  return (stat);
 800a678:	697b      	ldr	r3, [r7, #20]
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3718      	adds	r7, #24
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}

0800a682 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 800a682:	b580      	push	{r7, lr}
 800a684:	b086      	sub	sp, #24
 800a686:	af00      	add	r7, sp, #0
 800a688:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a68e:	f3ef 8305 	mrs	r3, IPSR
 800a692:	60fb      	str	r3, [r7, #12]
  return(result);
 800a694:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a696:	2b00      	cmp	r3, #0
 800a698:	d003      	beq.n	800a6a2 <osThreadResume+0x20>
    stat = osErrorISR;
 800a69a:	f06f 0305 	mvn.w	r3, #5
 800a69e:	617b      	str	r3, [r7, #20]
 800a6a0:	e00b      	b.n	800a6ba <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d103      	bne.n	800a6b0 <osThreadResume+0x2e>
    stat = osErrorParameter;
 800a6a8:	f06f 0303 	mvn.w	r3, #3
 800a6ac:	617b      	str	r3, [r7, #20]
 800a6ae:	e004      	b.n	800a6ba <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 800a6b4:	6938      	ldr	r0, [r7, #16]
 800a6b6:	f001 fcef 	bl	800c098 <vTaskResume>
  }

  return (stat);
 800a6ba:	697b      	ldr	r3, [r7, #20]
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3718      	adds	r7, #24
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}

0800a6c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b084      	sub	sp, #16
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6cc:	f3ef 8305 	mrs	r3, IPSR
 800a6d0:	60bb      	str	r3, [r7, #8]
  return(result);
 800a6d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d003      	beq.n	800a6e0 <osDelay+0x1c>
    stat = osErrorISR;
 800a6d8:	f06f 0305 	mvn.w	r3, #5
 800a6dc:	60fb      	str	r3, [r7, #12]
 800a6de:	e007      	b.n	800a6f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d002      	beq.n	800a6f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f001 fbf6 	bl	800bedc <vTaskDelay>
    }
  }

  return (stat);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3710      	adds	r7, #16
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}

0800a6fa <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800a6fa:	b580      	push	{r7, lr}
 800a6fc:	b08a      	sub	sp, #40	@ 0x28
 800a6fe:	af02      	add	r7, sp, #8
 800a700:	60f8      	str	r0, [r7, #12]
 800a702:	60b9      	str	r1, [r7, #8]
 800a704:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800a706:	2300      	movs	r3, #0
 800a708:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a70a:	f3ef 8305 	mrs	r3, IPSR
 800a70e:	613b      	str	r3, [r7, #16]
  return(result);
 800a710:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800a712:	2b00      	cmp	r3, #0
 800a714:	d175      	bne.n	800a802 <osSemaphoreNew+0x108>
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d072      	beq.n	800a802 <osSemaphoreNew+0x108>
 800a71c:	68ba      	ldr	r2, [r7, #8]
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	429a      	cmp	r2, r3
 800a722:	d86e      	bhi.n	800a802 <osSemaphoreNew+0x108>
    mem = -1;
 800a724:	f04f 33ff 	mov.w	r3, #4294967295
 800a728:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d015      	beq.n	800a75c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d006      	beq.n	800a746 <osSemaphoreNew+0x4c>
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	68db      	ldr	r3, [r3, #12]
 800a73c:	2b4f      	cmp	r3, #79	@ 0x4f
 800a73e:	d902      	bls.n	800a746 <osSemaphoreNew+0x4c>
        mem = 1;
 800a740:	2301      	movs	r3, #1
 800a742:	61bb      	str	r3, [r7, #24]
 800a744:	e00c      	b.n	800a760 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	689b      	ldr	r3, [r3, #8]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d108      	bne.n	800a760 <osSemaphoreNew+0x66>
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d104      	bne.n	800a760 <osSemaphoreNew+0x66>
          mem = 0;
 800a756:	2300      	movs	r3, #0
 800a758:	61bb      	str	r3, [r7, #24]
 800a75a:	e001      	b.n	800a760 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800a75c:	2300      	movs	r3, #0
 800a75e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800a760:	69bb      	ldr	r3, [r7, #24]
 800a762:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a766:	d04c      	beq.n	800a802 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	2b01      	cmp	r3, #1
 800a76c:	d128      	bne.n	800a7c0 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800a76e:	69bb      	ldr	r3, [r7, #24]
 800a770:	2b01      	cmp	r3, #1
 800a772:	d10a      	bne.n	800a78a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	689b      	ldr	r3, [r3, #8]
 800a778:	2203      	movs	r2, #3
 800a77a:	9200      	str	r2, [sp, #0]
 800a77c:	2200      	movs	r2, #0
 800a77e:	2100      	movs	r1, #0
 800a780:	2001      	movs	r0, #1
 800a782:	f000 fa2b 	bl	800abdc <xQueueGenericCreateStatic>
 800a786:	61f8      	str	r0, [r7, #28]
 800a788:	e005      	b.n	800a796 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800a78a:	2203      	movs	r2, #3
 800a78c:	2100      	movs	r1, #0
 800a78e:	2001      	movs	r0, #1
 800a790:	f000 faa1 	bl	800acd6 <xQueueGenericCreate>
 800a794:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800a796:	69fb      	ldr	r3, [r7, #28]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d022      	beq.n	800a7e2 <osSemaphoreNew+0xe8>
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d01f      	beq.n	800a7e2 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	2100      	movs	r1, #0
 800a7a8:	69f8      	ldr	r0, [r7, #28]
 800a7aa:	f000 fb61 	bl	800ae70 <xQueueGenericSend>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d016      	beq.n	800a7e2 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800a7b4:	69f8      	ldr	r0, [r7, #28]
 800a7b6:	f000 ffff 	bl	800b7b8 <vQueueDelete>
            hSemaphore = NULL;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	61fb      	str	r3, [r7, #28]
 800a7be:	e010      	b.n	800a7e2 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800a7c0:	69bb      	ldr	r3, [r7, #24]
 800a7c2:	2b01      	cmp	r3, #1
 800a7c4:	d108      	bne.n	800a7d8 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	689b      	ldr	r3, [r3, #8]
 800a7ca:	461a      	mov	r2, r3
 800a7cc:	68b9      	ldr	r1, [r7, #8]
 800a7ce:	68f8      	ldr	r0, [r7, #12]
 800a7d0:	f000 fadf 	bl	800ad92 <xQueueCreateCountingSemaphoreStatic>
 800a7d4:	61f8      	str	r0, [r7, #28]
 800a7d6:	e004      	b.n	800a7e2 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800a7d8:	68b9      	ldr	r1, [r7, #8]
 800a7da:	68f8      	ldr	r0, [r7, #12]
 800a7dc:	f000 fb12 	bl	800ae04 <xQueueCreateCountingSemaphore>
 800a7e0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800a7e2:	69fb      	ldr	r3, [r7, #28]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d00c      	beq.n	800a802 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d003      	beq.n	800a7f6 <osSemaphoreNew+0xfc>
          name = attr->name;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	617b      	str	r3, [r7, #20]
 800a7f4:	e001      	b.n	800a7fa <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800a7fa:	6979      	ldr	r1, [r7, #20]
 800a7fc:	69f8      	ldr	r0, [r7, #28]
 800a7fe:	f001 f927 	bl	800ba50 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800a802:	69fb      	ldr	r3, [r7, #28]
}
 800a804:	4618      	mov	r0, r3
 800a806:	3720      	adds	r7, #32
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}

0800a80c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b086      	sub	sp, #24
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800a81a:	2300      	movs	r3, #0
 800a81c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d103      	bne.n	800a82c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800a824:	f06f 0303 	mvn.w	r3, #3
 800a828:	617b      	str	r3, [r7, #20]
 800a82a:	e039      	b.n	800a8a0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a82c:	f3ef 8305 	mrs	r3, IPSR
 800a830:	60fb      	str	r3, [r7, #12]
  return(result);
 800a832:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800a834:	2b00      	cmp	r3, #0
 800a836:	d022      	beq.n	800a87e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d003      	beq.n	800a846 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800a83e:	f06f 0303 	mvn.w	r3, #3
 800a842:	617b      	str	r3, [r7, #20]
 800a844:	e02c      	b.n	800a8a0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800a846:	2300      	movs	r3, #0
 800a848:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800a84a:	f107 0308 	add.w	r3, r7, #8
 800a84e:	461a      	mov	r2, r3
 800a850:	2100      	movs	r1, #0
 800a852:	6938      	ldr	r0, [r7, #16]
 800a854:	f000 ff2e 	bl	800b6b4 <xQueueReceiveFromISR>
 800a858:	4603      	mov	r3, r0
 800a85a:	2b01      	cmp	r3, #1
 800a85c:	d003      	beq.n	800a866 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800a85e:	f06f 0302 	mvn.w	r3, #2
 800a862:	617b      	str	r3, [r7, #20]
 800a864:	e01c      	b.n	800a8a0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d019      	beq.n	800a8a0 <osSemaphoreAcquire+0x94>
 800a86c:	4b0f      	ldr	r3, [pc, #60]	@ (800a8ac <osSemaphoreAcquire+0xa0>)
 800a86e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a872:	601a      	str	r2, [r3, #0]
 800a874:	f3bf 8f4f 	dsb	sy
 800a878:	f3bf 8f6f 	isb	sy
 800a87c:	e010      	b.n	800a8a0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800a87e:	6839      	ldr	r1, [r7, #0]
 800a880:	6938      	ldr	r0, [r7, #16]
 800a882:	f000 fe07 	bl	800b494 <xQueueSemaphoreTake>
 800a886:	4603      	mov	r3, r0
 800a888:	2b01      	cmp	r3, #1
 800a88a:	d009      	beq.n	800a8a0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d003      	beq.n	800a89a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800a892:	f06f 0301 	mvn.w	r3, #1
 800a896:	617b      	str	r3, [r7, #20]
 800a898:	e002      	b.n	800a8a0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800a89a:	f06f 0302 	mvn.w	r3, #2
 800a89e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800a8a0:	697b      	ldr	r3, [r7, #20]
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3718      	adds	r7, #24
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bd80      	pop	{r7, pc}
 800a8aa:	bf00      	nop
 800a8ac:	e000ed04 	.word	0xe000ed04

0800a8b0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b086      	sub	sp, #24
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d103      	bne.n	800a8ce <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800a8c6:	f06f 0303 	mvn.w	r3, #3
 800a8ca:	617b      	str	r3, [r7, #20]
 800a8cc:	e02c      	b.n	800a928 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8ce:	f3ef 8305 	mrs	r3, IPSR
 800a8d2:	60fb      	str	r3, [r7, #12]
  return(result);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d01a      	beq.n	800a910 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800a8de:	f107 0308 	add.w	r3, r7, #8
 800a8e2:	4619      	mov	r1, r3
 800a8e4:	6938      	ldr	r0, [r7, #16]
 800a8e6:	f000 fc63 	bl	800b1b0 <xQueueGiveFromISR>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d003      	beq.n	800a8f8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800a8f0:	f06f 0302 	mvn.w	r3, #2
 800a8f4:	617b      	str	r3, [r7, #20]
 800a8f6:	e017      	b.n	800a928 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d014      	beq.n	800a928 <osSemaphoreRelease+0x78>
 800a8fe:	4b0d      	ldr	r3, [pc, #52]	@ (800a934 <osSemaphoreRelease+0x84>)
 800a900:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a904:	601a      	str	r2, [r3, #0]
 800a906:	f3bf 8f4f 	dsb	sy
 800a90a:	f3bf 8f6f 	isb	sy
 800a90e:	e00b      	b.n	800a928 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800a910:	2300      	movs	r3, #0
 800a912:	2200      	movs	r2, #0
 800a914:	2100      	movs	r1, #0
 800a916:	6938      	ldr	r0, [r7, #16]
 800a918:	f000 faaa 	bl	800ae70 <xQueueGenericSend>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b01      	cmp	r3, #1
 800a920:	d002      	beq.n	800a928 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800a922:	f06f 0302 	mvn.w	r3, #2
 800a926:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800a928:	697b      	ldr	r3, [r7, #20]
}
 800a92a:	4618      	mov	r0, r3
 800a92c:	3718      	adds	r7, #24
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
 800a932:	bf00      	nop
 800a934:	e000ed04 	.word	0xe000ed04

0800a938 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a938:	b480      	push	{r7}
 800a93a:	b085      	sub	sp, #20
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	4a07      	ldr	r2, [pc, #28]	@ (800a964 <vApplicationGetIdleTaskMemory+0x2c>)
 800a948:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	4a06      	ldr	r2, [pc, #24]	@ (800a968 <vApplicationGetIdleTaskMemory+0x30>)
 800a94e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2280      	movs	r2, #128	@ 0x80
 800a954:	601a      	str	r2, [r3, #0]
}
 800a956:	bf00      	nop
 800a958:	3714      	adds	r7, #20
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr
 800a962:	bf00      	nop
 800a964:	24000934 	.word	0x24000934
 800a968:	240009dc 	.word	0x240009dc

0800a96c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a96c:	b480      	push	{r7}
 800a96e:	b085      	sub	sp, #20
 800a970:	af00      	add	r7, sp, #0
 800a972:	60f8      	str	r0, [r7, #12]
 800a974:	60b9      	str	r1, [r7, #8]
 800a976:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	4a07      	ldr	r2, [pc, #28]	@ (800a998 <vApplicationGetTimerTaskMemory+0x2c>)
 800a97c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	4a06      	ldr	r2, [pc, #24]	@ (800a99c <vApplicationGetTimerTaskMemory+0x30>)
 800a982:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a98a:	601a      	str	r2, [r3, #0]
}
 800a98c:	bf00      	nop
 800a98e:	3714      	adds	r7, #20
 800a990:	46bd      	mov	sp, r7
 800a992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a996:	4770      	bx	lr
 800a998:	24000bdc 	.word	0x24000bdc
 800a99c:	24000c84 	.word	0x24000c84

0800a9a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b083      	sub	sp, #12
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f103 0208 	add.w	r2, r3, #8
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	f04f 32ff 	mov.w	r2, #4294967295
 800a9b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f103 0208 	add.w	r2, r3, #8
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f103 0208 	add.w	r2, r3, #8
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a9d4:	bf00      	nop
 800a9d6:	370c      	adds	r7, #12
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9de:	4770      	bx	lr

0800a9e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	b083      	sub	sp, #12
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a9ee:	bf00      	nop
 800a9f0:	370c      	adds	r7, #12
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f8:	4770      	bx	lr

0800a9fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a9fa:	b480      	push	{r7}
 800a9fc:	b085      	sub	sp, #20
 800a9fe:	af00      	add	r7, sp, #0
 800aa00:	6078      	str	r0, [r7, #4]
 800aa02:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	685b      	ldr	r3, [r3, #4]
 800aa08:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	68fa      	ldr	r2, [r7, #12]
 800aa0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	689a      	ldr	r2, [r3, #8]
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	683a      	ldr	r2, [r7, #0]
 800aa1e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	683a      	ldr	r2, [r7, #0]
 800aa24:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	687a      	ldr	r2, [r7, #4]
 800aa2a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	1c5a      	adds	r2, r3, #1
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	601a      	str	r2, [r3, #0]
}
 800aa36:	bf00      	nop
 800aa38:	3714      	adds	r7, #20
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa40:	4770      	bx	lr

0800aa42 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aa42:	b480      	push	{r7}
 800aa44:	b085      	sub	sp, #20
 800aa46:	af00      	add	r7, sp, #0
 800aa48:	6078      	str	r0, [r7, #4]
 800aa4a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800aa52:	68bb      	ldr	r3, [r7, #8]
 800aa54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa58:	d103      	bne.n	800aa62 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	691b      	ldr	r3, [r3, #16]
 800aa5e:	60fb      	str	r3, [r7, #12]
 800aa60:	e00c      	b.n	800aa7c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	3308      	adds	r3, #8
 800aa66:	60fb      	str	r3, [r7, #12]
 800aa68:	e002      	b.n	800aa70 <vListInsert+0x2e>
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	60fb      	str	r3, [r7, #12]
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	685b      	ldr	r3, [r3, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	68ba      	ldr	r2, [r7, #8]
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d2f6      	bcs.n	800aa6a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	685a      	ldr	r2, [r3, #4]
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	683a      	ldr	r2, [r7, #0]
 800aa8a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	68fa      	ldr	r2, [r7, #12]
 800aa90:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	683a      	ldr	r2, [r7, #0]
 800aa96:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	687a      	ldr	r2, [r7, #4]
 800aa9c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	1c5a      	adds	r2, r3, #1
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	601a      	str	r2, [r3, #0]
}
 800aaa8:	bf00      	nop
 800aaaa:	3714      	adds	r7, #20
 800aaac:	46bd      	mov	sp, r7
 800aaae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab2:	4770      	bx	lr

0800aab4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800aab4:	b480      	push	{r7}
 800aab6:	b085      	sub	sp, #20
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	691b      	ldr	r3, [r3, #16]
 800aac0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	685b      	ldr	r3, [r3, #4]
 800aac6:	687a      	ldr	r2, [r7, #4]
 800aac8:	6892      	ldr	r2, [r2, #8]
 800aaca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	689b      	ldr	r3, [r3, #8]
 800aad0:	687a      	ldr	r2, [r7, #4]
 800aad2:	6852      	ldr	r2, [r2, #4]
 800aad4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	687a      	ldr	r2, [r7, #4]
 800aadc:	429a      	cmp	r2, r3
 800aade:	d103      	bne.n	800aae8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	689a      	ldr	r2, [r3, #8]
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2200      	movs	r2, #0
 800aaec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	1e5a      	subs	r2, r3, #1
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
}
 800aafc:	4618      	mov	r0, r3
 800aafe:	3714      	adds	r7, #20
 800ab00:	46bd      	mov	sp, r7
 800ab02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab06:	4770      	bx	lr

0800ab08 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b084      	sub	sp, #16
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d10b      	bne.n	800ab34 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ab1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab20:	f383 8811 	msr	BASEPRI, r3
 800ab24:	f3bf 8f6f 	isb	sy
 800ab28:	f3bf 8f4f 	dsb	sy
 800ab2c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ab2e:	bf00      	nop
 800ab30:	bf00      	nop
 800ab32:	e7fd      	b.n	800ab30 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ab34:	f002 fde0 	bl	800d6f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	681a      	ldr	r2, [r3, #0]
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab40:	68f9      	ldr	r1, [r7, #12]
 800ab42:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ab44:	fb01 f303 	mul.w	r3, r1, r3
 800ab48:	441a      	add	r2, r3
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2200      	movs	r2, #0
 800ab52:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681a      	ldr	r2, [r3, #0]
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681a      	ldr	r2, [r3, #0]
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab64:	3b01      	subs	r3, #1
 800ab66:	68f9      	ldr	r1, [r7, #12]
 800ab68:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ab6a:	fb01 f303 	mul.w	r3, r1, r3
 800ab6e:	441a      	add	r2, r3
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	22ff      	movs	r2, #255	@ 0xff
 800ab78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	22ff      	movs	r2, #255	@ 0xff
 800ab80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d114      	bne.n	800abb4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	691b      	ldr	r3, [r3, #16]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d01a      	beq.n	800abc8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	3310      	adds	r3, #16
 800ab96:	4618      	mov	r0, r3
 800ab98:	f001 fd7c 	bl	800c694 <xTaskRemoveFromEventList>
 800ab9c:	4603      	mov	r3, r0
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d012      	beq.n	800abc8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800aba2:	4b0d      	ldr	r3, [pc, #52]	@ (800abd8 <xQueueGenericReset+0xd0>)
 800aba4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aba8:	601a      	str	r2, [r3, #0]
 800abaa:	f3bf 8f4f 	dsb	sy
 800abae:	f3bf 8f6f 	isb	sy
 800abb2:	e009      	b.n	800abc8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	3310      	adds	r3, #16
 800abb8:	4618      	mov	r0, r3
 800abba:	f7ff fef1 	bl	800a9a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	3324      	adds	r3, #36	@ 0x24
 800abc2:	4618      	mov	r0, r3
 800abc4:	f7ff feec 	bl	800a9a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800abc8:	f002 fdc8 	bl	800d75c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800abcc:	2301      	movs	r3, #1
}
 800abce:	4618      	mov	r0, r3
 800abd0:	3710      	adds	r7, #16
 800abd2:	46bd      	mov	sp, r7
 800abd4:	bd80      	pop	{r7, pc}
 800abd6:	bf00      	nop
 800abd8:	e000ed04 	.word	0xe000ed04

0800abdc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b08e      	sub	sp, #56	@ 0x38
 800abe0:	af02      	add	r7, sp, #8
 800abe2:	60f8      	str	r0, [r7, #12]
 800abe4:	60b9      	str	r1, [r7, #8]
 800abe6:	607a      	str	r2, [r7, #4]
 800abe8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d10b      	bne.n	800ac08 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800abf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abf4:	f383 8811 	msr	BASEPRI, r3
 800abf8:	f3bf 8f6f 	isb	sy
 800abfc:	f3bf 8f4f 	dsb	sy
 800ac00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ac02:	bf00      	nop
 800ac04:	bf00      	nop
 800ac06:	e7fd      	b.n	800ac04 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d10b      	bne.n	800ac26 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ac0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac12:	f383 8811 	msr	BASEPRI, r3
 800ac16:	f3bf 8f6f 	isb	sy
 800ac1a:	f3bf 8f4f 	dsb	sy
 800ac1e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ac20:	bf00      	nop
 800ac22:	bf00      	nop
 800ac24:	e7fd      	b.n	800ac22 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d002      	beq.n	800ac32 <xQueueGenericCreateStatic+0x56>
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d001      	beq.n	800ac36 <xQueueGenericCreateStatic+0x5a>
 800ac32:	2301      	movs	r3, #1
 800ac34:	e000      	b.n	800ac38 <xQueueGenericCreateStatic+0x5c>
 800ac36:	2300      	movs	r3, #0
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d10b      	bne.n	800ac54 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ac3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac40:	f383 8811 	msr	BASEPRI, r3
 800ac44:	f3bf 8f6f 	isb	sy
 800ac48:	f3bf 8f4f 	dsb	sy
 800ac4c:	623b      	str	r3, [r7, #32]
}
 800ac4e:	bf00      	nop
 800ac50:	bf00      	nop
 800ac52:	e7fd      	b.n	800ac50 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d102      	bne.n	800ac60 <xQueueGenericCreateStatic+0x84>
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d101      	bne.n	800ac64 <xQueueGenericCreateStatic+0x88>
 800ac60:	2301      	movs	r3, #1
 800ac62:	e000      	b.n	800ac66 <xQueueGenericCreateStatic+0x8a>
 800ac64:	2300      	movs	r3, #0
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d10b      	bne.n	800ac82 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800ac6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac6e:	f383 8811 	msr	BASEPRI, r3
 800ac72:	f3bf 8f6f 	isb	sy
 800ac76:	f3bf 8f4f 	dsb	sy
 800ac7a:	61fb      	str	r3, [r7, #28]
}
 800ac7c:	bf00      	nop
 800ac7e:	bf00      	nop
 800ac80:	e7fd      	b.n	800ac7e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ac82:	2350      	movs	r3, #80	@ 0x50
 800ac84:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	2b50      	cmp	r3, #80	@ 0x50
 800ac8a:	d00b      	beq.n	800aca4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800ac8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac90:	f383 8811 	msr	BASEPRI, r3
 800ac94:	f3bf 8f6f 	isb	sy
 800ac98:	f3bf 8f4f 	dsb	sy
 800ac9c:	61bb      	str	r3, [r7, #24]
}
 800ac9e:	bf00      	nop
 800aca0:	bf00      	nop
 800aca2:	e7fd      	b.n	800aca0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800aca4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800acaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acac:	2b00      	cmp	r3, #0
 800acae:	d00d      	beq.n	800accc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800acb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acb2:	2201      	movs	r2, #1
 800acb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800acb8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800acbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acbe:	9300      	str	r3, [sp, #0]
 800acc0:	4613      	mov	r3, r2
 800acc2:	687a      	ldr	r2, [r7, #4]
 800acc4:	68b9      	ldr	r1, [r7, #8]
 800acc6:	68f8      	ldr	r0, [r7, #12]
 800acc8:	f000 f840 	bl	800ad4c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800accc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800acce:	4618      	mov	r0, r3
 800acd0:	3730      	adds	r7, #48	@ 0x30
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}

0800acd6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800acd6:	b580      	push	{r7, lr}
 800acd8:	b08a      	sub	sp, #40	@ 0x28
 800acda:	af02      	add	r7, sp, #8
 800acdc:	60f8      	str	r0, [r7, #12]
 800acde:	60b9      	str	r1, [r7, #8]
 800ace0:	4613      	mov	r3, r2
 800ace2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d10b      	bne.n	800ad02 <xQueueGenericCreate+0x2c>
	__asm volatile
 800acea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acee:	f383 8811 	msr	BASEPRI, r3
 800acf2:	f3bf 8f6f 	isb	sy
 800acf6:	f3bf 8f4f 	dsb	sy
 800acfa:	613b      	str	r3, [r7, #16]
}
 800acfc:	bf00      	nop
 800acfe:	bf00      	nop
 800ad00:	e7fd      	b.n	800acfe <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	68ba      	ldr	r2, [r7, #8]
 800ad06:	fb02 f303 	mul.w	r3, r2, r3
 800ad0a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ad0c:	69fb      	ldr	r3, [r7, #28]
 800ad0e:	3350      	adds	r3, #80	@ 0x50
 800ad10:	4618      	mov	r0, r3
 800ad12:	f002 fe13 	bl	800d93c <pvPortMalloc>
 800ad16:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ad18:	69bb      	ldr	r3, [r7, #24]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d011      	beq.n	800ad42 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ad1e:	69bb      	ldr	r3, [r7, #24]
 800ad20:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	3350      	adds	r3, #80	@ 0x50
 800ad26:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ad28:	69bb      	ldr	r3, [r7, #24]
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ad30:	79fa      	ldrb	r2, [r7, #7]
 800ad32:	69bb      	ldr	r3, [r7, #24]
 800ad34:	9300      	str	r3, [sp, #0]
 800ad36:	4613      	mov	r3, r2
 800ad38:	697a      	ldr	r2, [r7, #20]
 800ad3a:	68b9      	ldr	r1, [r7, #8]
 800ad3c:	68f8      	ldr	r0, [r7, #12]
 800ad3e:	f000 f805 	bl	800ad4c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ad42:	69bb      	ldr	r3, [r7, #24]
	}
 800ad44:	4618      	mov	r0, r3
 800ad46:	3720      	adds	r7, #32
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	bd80      	pop	{r7, pc}

0800ad4c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b084      	sub	sp, #16
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	60f8      	str	r0, [r7, #12]
 800ad54:	60b9      	str	r1, [r7, #8]
 800ad56:	607a      	str	r2, [r7, #4]
 800ad58:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d103      	bne.n	800ad68 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ad60:	69bb      	ldr	r3, [r7, #24]
 800ad62:	69ba      	ldr	r2, [r7, #24]
 800ad64:	601a      	str	r2, [r3, #0]
 800ad66:	e002      	b.n	800ad6e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ad68:	69bb      	ldr	r3, [r7, #24]
 800ad6a:	687a      	ldr	r2, [r7, #4]
 800ad6c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ad6e:	69bb      	ldr	r3, [r7, #24]
 800ad70:	68fa      	ldr	r2, [r7, #12]
 800ad72:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ad74:	69bb      	ldr	r3, [r7, #24]
 800ad76:	68ba      	ldr	r2, [r7, #8]
 800ad78:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ad7a:	2101      	movs	r1, #1
 800ad7c:	69b8      	ldr	r0, [r7, #24]
 800ad7e:	f7ff fec3 	bl	800ab08 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ad82:	69bb      	ldr	r3, [r7, #24]
 800ad84:	78fa      	ldrb	r2, [r7, #3]
 800ad86:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ad8a:	bf00      	nop
 800ad8c:	3710      	adds	r7, #16
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bd80      	pop	{r7, pc}

0800ad92 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800ad92:	b580      	push	{r7, lr}
 800ad94:	b08a      	sub	sp, #40	@ 0x28
 800ad96:	af02      	add	r7, sp, #8
 800ad98:	60f8      	str	r0, [r7, #12]
 800ad9a:	60b9      	str	r1, [r7, #8]
 800ad9c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d10b      	bne.n	800adbc <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800ada4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ada8:	f383 8811 	msr	BASEPRI, r3
 800adac:	f3bf 8f6f 	isb	sy
 800adb0:	f3bf 8f4f 	dsb	sy
 800adb4:	61bb      	str	r3, [r7, #24]
}
 800adb6:	bf00      	nop
 800adb8:	bf00      	nop
 800adba:	e7fd      	b.n	800adb8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800adbc:	68ba      	ldr	r2, [r7, #8]
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	429a      	cmp	r2, r3
 800adc2:	d90b      	bls.n	800addc <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800adc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adc8:	f383 8811 	msr	BASEPRI, r3
 800adcc:	f3bf 8f6f 	isb	sy
 800add0:	f3bf 8f4f 	dsb	sy
 800add4:	617b      	str	r3, [r7, #20]
}
 800add6:	bf00      	nop
 800add8:	bf00      	nop
 800adda:	e7fd      	b.n	800add8 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800addc:	2302      	movs	r3, #2
 800adde:	9300      	str	r3, [sp, #0]
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2200      	movs	r2, #0
 800ade4:	2100      	movs	r1, #0
 800ade6:	68f8      	ldr	r0, [r7, #12]
 800ade8:	f7ff fef8 	bl	800abdc <xQueueGenericCreateStatic>
 800adec:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800adee:	69fb      	ldr	r3, [r7, #28]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d002      	beq.n	800adfa <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800adf4:	69fb      	ldr	r3, [r7, #28]
 800adf6:	68ba      	ldr	r2, [r7, #8]
 800adf8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800adfa:	69fb      	ldr	r3, [r7, #28]
	}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3720      	adds	r7, #32
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}

0800ae04 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b086      	sub	sp, #24
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d10b      	bne.n	800ae2c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800ae14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae18:	f383 8811 	msr	BASEPRI, r3
 800ae1c:	f3bf 8f6f 	isb	sy
 800ae20:	f3bf 8f4f 	dsb	sy
 800ae24:	613b      	str	r3, [r7, #16]
}
 800ae26:	bf00      	nop
 800ae28:	bf00      	nop
 800ae2a:	e7fd      	b.n	800ae28 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800ae2c:	683a      	ldr	r2, [r7, #0]
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	429a      	cmp	r2, r3
 800ae32:	d90b      	bls.n	800ae4c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800ae34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae38:	f383 8811 	msr	BASEPRI, r3
 800ae3c:	f3bf 8f6f 	isb	sy
 800ae40:	f3bf 8f4f 	dsb	sy
 800ae44:	60fb      	str	r3, [r7, #12]
}
 800ae46:	bf00      	nop
 800ae48:	bf00      	nop
 800ae4a:	e7fd      	b.n	800ae48 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800ae4c:	2202      	movs	r2, #2
 800ae4e:	2100      	movs	r1, #0
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f7ff ff40 	bl	800acd6 <xQueueGenericCreate>
 800ae56:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800ae58:	697b      	ldr	r3, [r7, #20]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d002      	beq.n	800ae64 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800ae5e:	697b      	ldr	r3, [r7, #20]
 800ae60:	683a      	ldr	r2, [r7, #0]
 800ae62:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800ae64:	697b      	ldr	r3, [r7, #20]
	}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3718      	adds	r7, #24
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
	...

0800ae70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b08e      	sub	sp, #56	@ 0x38
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	60f8      	str	r0, [r7, #12]
 800ae78:	60b9      	str	r1, [r7, #8]
 800ae7a:	607a      	str	r2, [r7, #4]
 800ae7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ae86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d10b      	bne.n	800aea4 <xQueueGenericSend+0x34>
	__asm volatile
 800ae8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae90:	f383 8811 	msr	BASEPRI, r3
 800ae94:	f3bf 8f6f 	isb	sy
 800ae98:	f3bf 8f4f 	dsb	sy
 800ae9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ae9e:	bf00      	nop
 800aea0:	bf00      	nop
 800aea2:	e7fd      	b.n	800aea0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aea4:	68bb      	ldr	r3, [r7, #8]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d103      	bne.n	800aeb2 <xQueueGenericSend+0x42>
 800aeaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d101      	bne.n	800aeb6 <xQueueGenericSend+0x46>
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	e000      	b.n	800aeb8 <xQueueGenericSend+0x48>
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d10b      	bne.n	800aed4 <xQueueGenericSend+0x64>
	__asm volatile
 800aebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aec0:	f383 8811 	msr	BASEPRI, r3
 800aec4:	f3bf 8f6f 	isb	sy
 800aec8:	f3bf 8f4f 	dsb	sy
 800aecc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800aece:	bf00      	nop
 800aed0:	bf00      	nop
 800aed2:	e7fd      	b.n	800aed0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	2b02      	cmp	r3, #2
 800aed8:	d103      	bne.n	800aee2 <xQueueGenericSend+0x72>
 800aeda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aedc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aede:	2b01      	cmp	r3, #1
 800aee0:	d101      	bne.n	800aee6 <xQueueGenericSend+0x76>
 800aee2:	2301      	movs	r3, #1
 800aee4:	e000      	b.n	800aee8 <xQueueGenericSend+0x78>
 800aee6:	2300      	movs	r3, #0
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d10b      	bne.n	800af04 <xQueueGenericSend+0x94>
	__asm volatile
 800aeec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aef0:	f383 8811 	msr	BASEPRI, r3
 800aef4:	f3bf 8f6f 	isb	sy
 800aef8:	f3bf 8f4f 	dsb	sy
 800aefc:	623b      	str	r3, [r7, #32]
}
 800aefe:	bf00      	nop
 800af00:	bf00      	nop
 800af02:	e7fd      	b.n	800af00 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800af04:	f001 fd8c 	bl	800ca20 <xTaskGetSchedulerState>
 800af08:	4603      	mov	r3, r0
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d102      	bne.n	800af14 <xQueueGenericSend+0xa4>
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d101      	bne.n	800af18 <xQueueGenericSend+0xa8>
 800af14:	2301      	movs	r3, #1
 800af16:	e000      	b.n	800af1a <xQueueGenericSend+0xaa>
 800af18:	2300      	movs	r3, #0
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d10b      	bne.n	800af36 <xQueueGenericSend+0xc6>
	__asm volatile
 800af1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af22:	f383 8811 	msr	BASEPRI, r3
 800af26:	f3bf 8f6f 	isb	sy
 800af2a:	f3bf 8f4f 	dsb	sy
 800af2e:	61fb      	str	r3, [r7, #28]
}
 800af30:	bf00      	nop
 800af32:	bf00      	nop
 800af34:	e7fd      	b.n	800af32 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800af36:	f002 fbdf 	bl	800d6f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800af3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af42:	429a      	cmp	r2, r3
 800af44:	d302      	bcc.n	800af4c <xQueueGenericSend+0xdc>
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	2b02      	cmp	r3, #2
 800af4a:	d129      	bne.n	800afa0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800af4c:	683a      	ldr	r2, [r7, #0]
 800af4e:	68b9      	ldr	r1, [r7, #8]
 800af50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800af52:	f000 fc6d 	bl	800b830 <prvCopyDataToQueue>
 800af56:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d010      	beq.n	800af82 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af62:	3324      	adds	r3, #36	@ 0x24
 800af64:	4618      	mov	r0, r3
 800af66:	f001 fb95 	bl	800c694 <xTaskRemoveFromEventList>
 800af6a:	4603      	mov	r3, r0
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d013      	beq.n	800af98 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800af70:	4b3f      	ldr	r3, [pc, #252]	@ (800b070 <xQueueGenericSend+0x200>)
 800af72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af76:	601a      	str	r2, [r3, #0]
 800af78:	f3bf 8f4f 	dsb	sy
 800af7c:	f3bf 8f6f 	isb	sy
 800af80:	e00a      	b.n	800af98 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800af82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af84:	2b00      	cmp	r3, #0
 800af86:	d007      	beq.n	800af98 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800af88:	4b39      	ldr	r3, [pc, #228]	@ (800b070 <xQueueGenericSend+0x200>)
 800af8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af8e:	601a      	str	r2, [r3, #0]
 800af90:	f3bf 8f4f 	dsb	sy
 800af94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800af98:	f002 fbe0 	bl	800d75c <vPortExitCritical>
				return pdPASS;
 800af9c:	2301      	movs	r3, #1
 800af9e:	e063      	b.n	800b068 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d103      	bne.n	800afae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800afa6:	f002 fbd9 	bl	800d75c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800afaa:	2300      	movs	r3, #0
 800afac:	e05c      	b.n	800b068 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800afae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d106      	bne.n	800afc2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800afb4:	f107 0314 	add.w	r3, r7, #20
 800afb8:	4618      	mov	r0, r3
 800afba:	f001 fbcf 	bl	800c75c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800afbe:	2301      	movs	r3, #1
 800afc0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800afc2:	f002 fbcb 	bl	800d75c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800afc6:	f001 f937 	bl	800c238 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800afca:	f002 fb95 	bl	800d6f8 <vPortEnterCritical>
 800afce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800afd4:	b25b      	sxtb	r3, r3
 800afd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afda:	d103      	bne.n	800afe4 <xQueueGenericSend+0x174>
 800afdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afde:	2200      	movs	r2, #0
 800afe0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800afe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afe6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800afea:	b25b      	sxtb	r3, r3
 800afec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aff0:	d103      	bne.n	800affa <xQueueGenericSend+0x18a>
 800aff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aff4:	2200      	movs	r2, #0
 800aff6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800affa:	f002 fbaf 	bl	800d75c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800affe:	1d3a      	adds	r2, r7, #4
 800b000:	f107 0314 	add.w	r3, r7, #20
 800b004:	4611      	mov	r1, r2
 800b006:	4618      	mov	r0, r3
 800b008:	f001 fbbe 	bl	800c788 <xTaskCheckForTimeOut>
 800b00c:	4603      	mov	r3, r0
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d124      	bne.n	800b05c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b012:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b014:	f000 fd04 	bl	800ba20 <prvIsQueueFull>
 800b018:	4603      	mov	r3, r0
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d018      	beq.n	800b050 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b01e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b020:	3310      	adds	r3, #16
 800b022:	687a      	ldr	r2, [r7, #4]
 800b024:	4611      	mov	r1, r2
 800b026:	4618      	mov	r0, r3
 800b028:	f001 fae2 	bl	800c5f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b02c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b02e:	f000 fc8f 	bl	800b950 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b032:	f001 f90f 	bl	800c254 <xTaskResumeAll>
 800b036:	4603      	mov	r3, r0
 800b038:	2b00      	cmp	r3, #0
 800b03a:	f47f af7c 	bne.w	800af36 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b03e:	4b0c      	ldr	r3, [pc, #48]	@ (800b070 <xQueueGenericSend+0x200>)
 800b040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b044:	601a      	str	r2, [r3, #0]
 800b046:	f3bf 8f4f 	dsb	sy
 800b04a:	f3bf 8f6f 	isb	sy
 800b04e:	e772      	b.n	800af36 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b050:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b052:	f000 fc7d 	bl	800b950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b056:	f001 f8fd 	bl	800c254 <xTaskResumeAll>
 800b05a:	e76c      	b.n	800af36 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b05c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b05e:	f000 fc77 	bl	800b950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b062:	f001 f8f7 	bl	800c254 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b066:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b068:	4618      	mov	r0, r3
 800b06a:	3738      	adds	r7, #56	@ 0x38
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bd80      	pop	{r7, pc}
 800b070:	e000ed04 	.word	0xe000ed04

0800b074 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b090      	sub	sp, #64	@ 0x40
 800b078:	af00      	add	r7, sp, #0
 800b07a:	60f8      	str	r0, [r7, #12]
 800b07c:	60b9      	str	r1, [r7, #8]
 800b07e:	607a      	str	r2, [r7, #4]
 800b080:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d10b      	bne.n	800b0a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b08c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b090:	f383 8811 	msr	BASEPRI, r3
 800b094:	f3bf 8f6f 	isb	sy
 800b098:	f3bf 8f4f 	dsb	sy
 800b09c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b09e:	bf00      	nop
 800b0a0:	bf00      	nop
 800b0a2:	e7fd      	b.n	800b0a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d103      	bne.n	800b0b2 <xQueueGenericSendFromISR+0x3e>
 800b0aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d101      	bne.n	800b0b6 <xQueueGenericSendFromISR+0x42>
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	e000      	b.n	800b0b8 <xQueueGenericSendFromISR+0x44>
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d10b      	bne.n	800b0d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b0bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c0:	f383 8811 	msr	BASEPRI, r3
 800b0c4:	f3bf 8f6f 	isb	sy
 800b0c8:	f3bf 8f4f 	dsb	sy
 800b0cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b0ce:	bf00      	nop
 800b0d0:	bf00      	nop
 800b0d2:	e7fd      	b.n	800b0d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	2b02      	cmp	r3, #2
 800b0d8:	d103      	bne.n	800b0e2 <xQueueGenericSendFromISR+0x6e>
 800b0da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0de:	2b01      	cmp	r3, #1
 800b0e0:	d101      	bne.n	800b0e6 <xQueueGenericSendFromISR+0x72>
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	e000      	b.n	800b0e8 <xQueueGenericSendFromISR+0x74>
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d10b      	bne.n	800b104 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b0ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0f0:	f383 8811 	msr	BASEPRI, r3
 800b0f4:	f3bf 8f6f 	isb	sy
 800b0f8:	f3bf 8f4f 	dsb	sy
 800b0fc:	623b      	str	r3, [r7, #32]
}
 800b0fe:	bf00      	nop
 800b100:	bf00      	nop
 800b102:	e7fd      	b.n	800b100 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b104:	f002 fbd8 	bl	800d8b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b108:	f3ef 8211 	mrs	r2, BASEPRI
 800b10c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b110:	f383 8811 	msr	BASEPRI, r3
 800b114:	f3bf 8f6f 	isb	sy
 800b118:	f3bf 8f4f 	dsb	sy
 800b11c:	61fa      	str	r2, [r7, #28]
 800b11e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b120:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b122:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b126:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b12a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b12c:	429a      	cmp	r2, r3
 800b12e:	d302      	bcc.n	800b136 <xQueueGenericSendFromISR+0xc2>
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	2b02      	cmp	r3, #2
 800b134:	d12f      	bne.n	800b196 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b138:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b13c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b144:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b146:	683a      	ldr	r2, [r7, #0]
 800b148:	68b9      	ldr	r1, [r7, #8]
 800b14a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b14c:	f000 fb70 	bl	800b830 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b150:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b154:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b158:	d112      	bne.n	800b180 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b15a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b15c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d016      	beq.n	800b190 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b164:	3324      	adds	r3, #36	@ 0x24
 800b166:	4618      	mov	r0, r3
 800b168:	f001 fa94 	bl	800c694 <xTaskRemoveFromEventList>
 800b16c:	4603      	mov	r3, r0
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d00e      	beq.n	800b190 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d00b      	beq.n	800b190 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2201      	movs	r2, #1
 800b17c:	601a      	str	r2, [r3, #0]
 800b17e:	e007      	b.n	800b190 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b180:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b184:	3301      	adds	r3, #1
 800b186:	b2db      	uxtb	r3, r3
 800b188:	b25a      	sxtb	r2, r3
 800b18a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b18c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b190:	2301      	movs	r3, #1
 800b192:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b194:	e001      	b.n	800b19a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b196:	2300      	movs	r3, #0
 800b198:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b19a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b19c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b19e:	697b      	ldr	r3, [r7, #20]
 800b1a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b1a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b1a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3740      	adds	r7, #64	@ 0x40
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}

0800b1b0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b08e      	sub	sp, #56	@ 0x38
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
 800b1b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800b1be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d10b      	bne.n	800b1dc <xQueueGiveFromISR+0x2c>
	__asm volatile
 800b1c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1c8:	f383 8811 	msr	BASEPRI, r3
 800b1cc:	f3bf 8f6f 	isb	sy
 800b1d0:	f3bf 8f4f 	dsb	sy
 800b1d4:	623b      	str	r3, [r7, #32]
}
 800b1d6:	bf00      	nop
 800b1d8:	bf00      	nop
 800b1da:	e7fd      	b.n	800b1d8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b1dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d00b      	beq.n	800b1fc <xQueueGiveFromISR+0x4c>
	__asm volatile
 800b1e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1e8:	f383 8811 	msr	BASEPRI, r3
 800b1ec:	f3bf 8f6f 	isb	sy
 800b1f0:	f3bf 8f4f 	dsb	sy
 800b1f4:	61fb      	str	r3, [r7, #28]
}
 800b1f6:	bf00      	nop
 800b1f8:	bf00      	nop
 800b1fa:	e7fd      	b.n	800b1f8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b1fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d103      	bne.n	800b20c <xQueueGiveFromISR+0x5c>
 800b204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b206:	689b      	ldr	r3, [r3, #8]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d101      	bne.n	800b210 <xQueueGiveFromISR+0x60>
 800b20c:	2301      	movs	r3, #1
 800b20e:	e000      	b.n	800b212 <xQueueGiveFromISR+0x62>
 800b210:	2300      	movs	r3, #0
 800b212:	2b00      	cmp	r3, #0
 800b214:	d10b      	bne.n	800b22e <xQueueGiveFromISR+0x7e>
	__asm volatile
 800b216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b21a:	f383 8811 	msr	BASEPRI, r3
 800b21e:	f3bf 8f6f 	isb	sy
 800b222:	f3bf 8f4f 	dsb	sy
 800b226:	61bb      	str	r3, [r7, #24]
}
 800b228:	bf00      	nop
 800b22a:	bf00      	nop
 800b22c:	e7fd      	b.n	800b22a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b22e:	f002 fb43 	bl	800d8b8 <vPortValidateInterruptPriority>
	__asm volatile
 800b232:	f3ef 8211 	mrs	r2, BASEPRI
 800b236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b23a:	f383 8811 	msr	BASEPRI, r3
 800b23e:	f3bf 8f6f 	isb	sy
 800b242:	f3bf 8f4f 	dsb	sy
 800b246:	617a      	str	r2, [r7, #20]
 800b248:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800b24a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b24c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b24e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b252:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b258:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b25a:	429a      	cmp	r2, r3
 800b25c:	d22b      	bcs.n	800b2b6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b260:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b264:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b26a:	1c5a      	adds	r2, r3, #1
 800b26c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b26e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b270:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b274:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b278:	d112      	bne.n	800b2a0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b27a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b27c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d016      	beq.n	800b2b0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b284:	3324      	adds	r3, #36	@ 0x24
 800b286:	4618      	mov	r0, r3
 800b288:	f001 fa04 	bl	800c694 <xTaskRemoveFromEventList>
 800b28c:	4603      	mov	r3, r0
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d00e      	beq.n	800b2b0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d00b      	beq.n	800b2b0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	2201      	movs	r2, #1
 800b29c:	601a      	str	r2, [r3, #0]
 800b29e:	e007      	b.n	800b2b0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b2a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b2a4:	3301      	adds	r3, #1
 800b2a6:	b2db      	uxtb	r3, r3
 800b2a8:	b25a      	sxtb	r2, r3
 800b2aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2b4:	e001      	b.n	800b2ba <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2bc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	f383 8811 	msr	BASEPRI, r3
}
 800b2c4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b2c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	3738      	adds	r7, #56	@ 0x38
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bd80      	pop	{r7, pc}

0800b2d0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	b08c      	sub	sp, #48	@ 0x30
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	60f8      	str	r0, [r7, #12]
 800b2d8:	60b9      	str	r1, [r7, #8]
 800b2da:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b2e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d10b      	bne.n	800b302 <xQueueReceive+0x32>
	__asm volatile
 800b2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ee:	f383 8811 	msr	BASEPRI, r3
 800b2f2:	f3bf 8f6f 	isb	sy
 800b2f6:	f3bf 8f4f 	dsb	sy
 800b2fa:	623b      	str	r3, [r7, #32]
}
 800b2fc:	bf00      	nop
 800b2fe:	bf00      	nop
 800b300:	e7fd      	b.n	800b2fe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d103      	bne.n	800b310 <xQueueReceive+0x40>
 800b308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b30a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d101      	bne.n	800b314 <xQueueReceive+0x44>
 800b310:	2301      	movs	r3, #1
 800b312:	e000      	b.n	800b316 <xQueueReceive+0x46>
 800b314:	2300      	movs	r3, #0
 800b316:	2b00      	cmp	r3, #0
 800b318:	d10b      	bne.n	800b332 <xQueueReceive+0x62>
	__asm volatile
 800b31a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b31e:	f383 8811 	msr	BASEPRI, r3
 800b322:	f3bf 8f6f 	isb	sy
 800b326:	f3bf 8f4f 	dsb	sy
 800b32a:	61fb      	str	r3, [r7, #28]
}
 800b32c:	bf00      	nop
 800b32e:	bf00      	nop
 800b330:	e7fd      	b.n	800b32e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b332:	f001 fb75 	bl	800ca20 <xTaskGetSchedulerState>
 800b336:	4603      	mov	r3, r0
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d102      	bne.n	800b342 <xQueueReceive+0x72>
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d101      	bne.n	800b346 <xQueueReceive+0x76>
 800b342:	2301      	movs	r3, #1
 800b344:	e000      	b.n	800b348 <xQueueReceive+0x78>
 800b346:	2300      	movs	r3, #0
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d10b      	bne.n	800b364 <xQueueReceive+0x94>
	__asm volatile
 800b34c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b350:	f383 8811 	msr	BASEPRI, r3
 800b354:	f3bf 8f6f 	isb	sy
 800b358:	f3bf 8f4f 	dsb	sy
 800b35c:	61bb      	str	r3, [r7, #24]
}
 800b35e:	bf00      	nop
 800b360:	bf00      	nop
 800b362:	e7fd      	b.n	800b360 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b364:	f002 f9c8 	bl	800d6f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b36a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b36c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b370:	2b00      	cmp	r3, #0
 800b372:	d01f      	beq.n	800b3b4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b374:	68b9      	ldr	r1, [r7, #8]
 800b376:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b378:	f000 fac4 	bl	800b904 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b37e:	1e5a      	subs	r2, r3, #1
 800b380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b382:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b386:	691b      	ldr	r3, [r3, #16]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d00f      	beq.n	800b3ac <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b38e:	3310      	adds	r3, #16
 800b390:	4618      	mov	r0, r3
 800b392:	f001 f97f 	bl	800c694 <xTaskRemoveFromEventList>
 800b396:	4603      	mov	r3, r0
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d007      	beq.n	800b3ac <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b39c:	4b3c      	ldr	r3, [pc, #240]	@ (800b490 <xQueueReceive+0x1c0>)
 800b39e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3a2:	601a      	str	r2, [r3, #0]
 800b3a4:	f3bf 8f4f 	dsb	sy
 800b3a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b3ac:	f002 f9d6 	bl	800d75c <vPortExitCritical>
				return pdPASS;
 800b3b0:	2301      	movs	r3, #1
 800b3b2:	e069      	b.n	800b488 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d103      	bne.n	800b3c2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b3ba:	f002 f9cf 	bl	800d75c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	e062      	b.n	800b488 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b3c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d106      	bne.n	800b3d6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b3c8:	f107 0310 	add.w	r3, r7, #16
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f001 f9c5 	bl	800c75c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b3d6:	f002 f9c1 	bl	800d75c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b3da:	f000 ff2d 	bl	800c238 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b3de:	f002 f98b 	bl	800d6f8 <vPortEnterCritical>
 800b3e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b3e8:	b25b      	sxtb	r3, r3
 800b3ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3ee:	d103      	bne.n	800b3f8 <xQueueReceive+0x128>
 800b3f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b3f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b3fe:	b25b      	sxtb	r3, r3
 800b400:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b404:	d103      	bne.n	800b40e <xQueueReceive+0x13e>
 800b406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b408:	2200      	movs	r2, #0
 800b40a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b40e:	f002 f9a5 	bl	800d75c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b412:	1d3a      	adds	r2, r7, #4
 800b414:	f107 0310 	add.w	r3, r7, #16
 800b418:	4611      	mov	r1, r2
 800b41a:	4618      	mov	r0, r3
 800b41c:	f001 f9b4 	bl	800c788 <xTaskCheckForTimeOut>
 800b420:	4603      	mov	r3, r0
 800b422:	2b00      	cmp	r3, #0
 800b424:	d123      	bne.n	800b46e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b426:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b428:	f000 fae4 	bl	800b9f4 <prvIsQueueEmpty>
 800b42c:	4603      	mov	r3, r0
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d017      	beq.n	800b462 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b434:	3324      	adds	r3, #36	@ 0x24
 800b436:	687a      	ldr	r2, [r7, #4]
 800b438:	4611      	mov	r1, r2
 800b43a:	4618      	mov	r0, r3
 800b43c:	f001 f8d8 	bl	800c5f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b440:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b442:	f000 fa85 	bl	800b950 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b446:	f000 ff05 	bl	800c254 <xTaskResumeAll>
 800b44a:	4603      	mov	r3, r0
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d189      	bne.n	800b364 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b450:	4b0f      	ldr	r3, [pc, #60]	@ (800b490 <xQueueReceive+0x1c0>)
 800b452:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b456:	601a      	str	r2, [r3, #0]
 800b458:	f3bf 8f4f 	dsb	sy
 800b45c:	f3bf 8f6f 	isb	sy
 800b460:	e780      	b.n	800b364 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b462:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b464:	f000 fa74 	bl	800b950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b468:	f000 fef4 	bl	800c254 <xTaskResumeAll>
 800b46c:	e77a      	b.n	800b364 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b46e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b470:	f000 fa6e 	bl	800b950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b474:	f000 feee 	bl	800c254 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b478:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b47a:	f000 fabb 	bl	800b9f4 <prvIsQueueEmpty>
 800b47e:	4603      	mov	r3, r0
 800b480:	2b00      	cmp	r3, #0
 800b482:	f43f af6f 	beq.w	800b364 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b486:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b488:	4618      	mov	r0, r3
 800b48a:	3730      	adds	r7, #48	@ 0x30
 800b48c:	46bd      	mov	sp, r7
 800b48e:	bd80      	pop	{r7, pc}
 800b490:	e000ed04 	.word	0xe000ed04

0800b494 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b08e      	sub	sp, #56	@ 0x38
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
 800b49c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b4aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d10b      	bne.n	800b4c8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800b4b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4b4:	f383 8811 	msr	BASEPRI, r3
 800b4b8:	f3bf 8f6f 	isb	sy
 800b4bc:	f3bf 8f4f 	dsb	sy
 800b4c0:	623b      	str	r3, [r7, #32]
}
 800b4c2:	bf00      	nop
 800b4c4:	bf00      	nop
 800b4c6:	e7fd      	b.n	800b4c4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b4c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d00b      	beq.n	800b4e8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800b4d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4d4:	f383 8811 	msr	BASEPRI, r3
 800b4d8:	f3bf 8f6f 	isb	sy
 800b4dc:	f3bf 8f4f 	dsb	sy
 800b4e0:	61fb      	str	r3, [r7, #28]
}
 800b4e2:	bf00      	nop
 800b4e4:	bf00      	nop
 800b4e6:	e7fd      	b.n	800b4e4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b4e8:	f001 fa9a 	bl	800ca20 <xTaskGetSchedulerState>
 800b4ec:	4603      	mov	r3, r0
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d102      	bne.n	800b4f8 <xQueueSemaphoreTake+0x64>
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d101      	bne.n	800b4fc <xQueueSemaphoreTake+0x68>
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	e000      	b.n	800b4fe <xQueueSemaphoreTake+0x6a>
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d10b      	bne.n	800b51a <xQueueSemaphoreTake+0x86>
	__asm volatile
 800b502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b506:	f383 8811 	msr	BASEPRI, r3
 800b50a:	f3bf 8f6f 	isb	sy
 800b50e:	f3bf 8f4f 	dsb	sy
 800b512:	61bb      	str	r3, [r7, #24]
}
 800b514:	bf00      	nop
 800b516:	bf00      	nop
 800b518:	e7fd      	b.n	800b516 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b51a:	f002 f8ed 	bl	800d6f8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b51e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b522:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b526:	2b00      	cmp	r3, #0
 800b528:	d024      	beq.n	800b574 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b52a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b52c:	1e5a      	subs	r2, r3, #1
 800b52e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b530:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d104      	bne.n	800b544 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b53a:	f001 fbeb 	bl	800cd14 <pvTaskIncrementMutexHeldCount>
 800b53e:	4602      	mov	r2, r0
 800b540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b542:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b546:	691b      	ldr	r3, [r3, #16]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d00f      	beq.n	800b56c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b54c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b54e:	3310      	adds	r3, #16
 800b550:	4618      	mov	r0, r3
 800b552:	f001 f89f 	bl	800c694 <xTaskRemoveFromEventList>
 800b556:	4603      	mov	r3, r0
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d007      	beq.n	800b56c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b55c:	4b54      	ldr	r3, [pc, #336]	@ (800b6b0 <xQueueSemaphoreTake+0x21c>)
 800b55e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b562:	601a      	str	r2, [r3, #0]
 800b564:	f3bf 8f4f 	dsb	sy
 800b568:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b56c:	f002 f8f6 	bl	800d75c <vPortExitCritical>
				return pdPASS;
 800b570:	2301      	movs	r3, #1
 800b572:	e098      	b.n	800b6a6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d112      	bne.n	800b5a0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b57a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d00b      	beq.n	800b598 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800b580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b584:	f383 8811 	msr	BASEPRI, r3
 800b588:	f3bf 8f6f 	isb	sy
 800b58c:	f3bf 8f4f 	dsb	sy
 800b590:	617b      	str	r3, [r7, #20]
}
 800b592:	bf00      	nop
 800b594:	bf00      	nop
 800b596:	e7fd      	b.n	800b594 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b598:	f002 f8e0 	bl	800d75c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b59c:	2300      	movs	r3, #0
 800b59e:	e082      	b.n	800b6a6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b5a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d106      	bne.n	800b5b4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b5a6:	f107 030c 	add.w	r3, r7, #12
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	f001 f8d6 	bl	800c75c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b5b4:	f002 f8d2 	bl	800d75c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b5b8:	f000 fe3e 	bl	800c238 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b5bc:	f002 f89c 	bl	800d6f8 <vPortEnterCritical>
 800b5c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b5c6:	b25b      	sxtb	r3, r3
 800b5c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5cc:	d103      	bne.n	800b5d6 <xQueueSemaphoreTake+0x142>
 800b5ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b5d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b5dc:	b25b      	sxtb	r3, r3
 800b5de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5e2:	d103      	bne.n	800b5ec <xQueueSemaphoreTake+0x158>
 800b5e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b5ec:	f002 f8b6 	bl	800d75c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b5f0:	463a      	mov	r2, r7
 800b5f2:	f107 030c 	add.w	r3, r7, #12
 800b5f6:	4611      	mov	r1, r2
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	f001 f8c5 	bl	800c788 <xTaskCheckForTimeOut>
 800b5fe:	4603      	mov	r3, r0
 800b600:	2b00      	cmp	r3, #0
 800b602:	d132      	bne.n	800b66a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b604:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b606:	f000 f9f5 	bl	800b9f4 <prvIsQueueEmpty>
 800b60a:	4603      	mov	r3, r0
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d026      	beq.n	800b65e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d109      	bne.n	800b62c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800b618:	f002 f86e 	bl	800d6f8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b61c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b61e:	689b      	ldr	r3, [r3, #8]
 800b620:	4618      	mov	r0, r3
 800b622:	f001 fa1b 	bl	800ca5c <xTaskPriorityInherit>
 800b626:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800b628:	f002 f898 	bl	800d75c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b62c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b62e:	3324      	adds	r3, #36	@ 0x24
 800b630:	683a      	ldr	r2, [r7, #0]
 800b632:	4611      	mov	r1, r2
 800b634:	4618      	mov	r0, r3
 800b636:	f000 ffdb 	bl	800c5f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b63a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b63c:	f000 f988 	bl	800b950 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b640:	f000 fe08 	bl	800c254 <xTaskResumeAll>
 800b644:	4603      	mov	r3, r0
 800b646:	2b00      	cmp	r3, #0
 800b648:	f47f af67 	bne.w	800b51a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800b64c:	4b18      	ldr	r3, [pc, #96]	@ (800b6b0 <xQueueSemaphoreTake+0x21c>)
 800b64e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b652:	601a      	str	r2, [r3, #0]
 800b654:	f3bf 8f4f 	dsb	sy
 800b658:	f3bf 8f6f 	isb	sy
 800b65c:	e75d      	b.n	800b51a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b65e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b660:	f000 f976 	bl	800b950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b664:	f000 fdf6 	bl	800c254 <xTaskResumeAll>
 800b668:	e757      	b.n	800b51a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b66a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b66c:	f000 f970 	bl	800b950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b670:	f000 fdf0 	bl	800c254 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b674:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b676:	f000 f9bd 	bl	800b9f4 <prvIsQueueEmpty>
 800b67a:	4603      	mov	r3, r0
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	f43f af4c 	beq.w	800b51a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b684:	2b00      	cmp	r3, #0
 800b686:	d00d      	beq.n	800b6a4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800b688:	f002 f836 	bl	800d6f8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b68c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b68e:	f000 f8b7 	bl	800b800 <prvGetDisinheritPriorityAfterTimeout>
 800b692:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b696:	689b      	ldr	r3, [r3, #8]
 800b698:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b69a:	4618      	mov	r0, r3
 800b69c:	f001 fab6 	bl	800cc0c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b6a0:	f002 f85c 	bl	800d75c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b6a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	3738      	adds	r7, #56	@ 0x38
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}
 800b6ae:	bf00      	nop
 800b6b0:	e000ed04 	.word	0xe000ed04

0800b6b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b08e      	sub	sp, #56	@ 0x38
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	60f8      	str	r0, [r7, #12]
 800b6bc:	60b9      	str	r1, [r7, #8]
 800b6be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b6c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d10b      	bne.n	800b6e2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800b6ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6ce:	f383 8811 	msr	BASEPRI, r3
 800b6d2:	f3bf 8f6f 	isb	sy
 800b6d6:	f3bf 8f4f 	dsb	sy
 800b6da:	623b      	str	r3, [r7, #32]
}
 800b6dc:	bf00      	nop
 800b6de:	bf00      	nop
 800b6e0:	e7fd      	b.n	800b6de <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d103      	bne.n	800b6f0 <xQueueReceiveFromISR+0x3c>
 800b6e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d101      	bne.n	800b6f4 <xQueueReceiveFromISR+0x40>
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	e000      	b.n	800b6f6 <xQueueReceiveFromISR+0x42>
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d10b      	bne.n	800b712 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800b6fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6fe:	f383 8811 	msr	BASEPRI, r3
 800b702:	f3bf 8f6f 	isb	sy
 800b706:	f3bf 8f4f 	dsb	sy
 800b70a:	61fb      	str	r3, [r7, #28]
}
 800b70c:	bf00      	nop
 800b70e:	bf00      	nop
 800b710:	e7fd      	b.n	800b70e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b712:	f002 f8d1 	bl	800d8b8 <vPortValidateInterruptPriority>
	__asm volatile
 800b716:	f3ef 8211 	mrs	r2, BASEPRI
 800b71a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b71e:	f383 8811 	msr	BASEPRI, r3
 800b722:	f3bf 8f6f 	isb	sy
 800b726:	f3bf 8f4f 	dsb	sy
 800b72a:	61ba      	str	r2, [r7, #24]
 800b72c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b72e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b730:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b736:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d02f      	beq.n	800b79e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b73e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b740:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b744:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b748:	68b9      	ldr	r1, [r7, #8]
 800b74a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b74c:	f000 f8da 	bl	800b904 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b752:	1e5a      	subs	r2, r3, #1
 800b754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b756:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b758:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b75c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b760:	d112      	bne.n	800b788 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b764:	691b      	ldr	r3, [r3, #16]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d016      	beq.n	800b798 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b76a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b76c:	3310      	adds	r3, #16
 800b76e:	4618      	mov	r0, r3
 800b770:	f000 ff90 	bl	800c694 <xTaskRemoveFromEventList>
 800b774:	4603      	mov	r3, r0
 800b776:	2b00      	cmp	r3, #0
 800b778:	d00e      	beq.n	800b798 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d00b      	beq.n	800b798 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2201      	movs	r2, #1
 800b784:	601a      	str	r2, [r3, #0]
 800b786:	e007      	b.n	800b798 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b788:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b78c:	3301      	adds	r3, #1
 800b78e:	b2db      	uxtb	r3, r3
 800b790:	b25a      	sxtb	r2, r3
 800b792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800b798:	2301      	movs	r3, #1
 800b79a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b79c:	e001      	b.n	800b7a2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b7a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b7a6:	693b      	ldr	r3, [r7, #16]
 800b7a8:	f383 8811 	msr	BASEPRI, r3
}
 800b7ac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b7ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3738      	adds	r7, #56	@ 0x38
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}

0800b7b8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b084      	sub	sp, #16
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d10b      	bne.n	800b7e2 <vQueueDelete+0x2a>
	__asm volatile
 800b7ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7ce:	f383 8811 	msr	BASEPRI, r3
 800b7d2:	f3bf 8f6f 	isb	sy
 800b7d6:	f3bf 8f4f 	dsb	sy
 800b7da:	60bb      	str	r3, [r7, #8]
}
 800b7dc:	bf00      	nop
 800b7de:	bf00      	nop
 800b7e0:	e7fd      	b.n	800b7de <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800b7e2:	68f8      	ldr	r0, [r7, #12]
 800b7e4:	f000 f95e 	bl	800baa4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d102      	bne.n	800b7f8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800b7f2:	68f8      	ldr	r0, [r7, #12]
 800b7f4:	f002 f970 	bl	800dad8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800b7f8:	bf00      	nop
 800b7fa:	3710      	adds	r7, #16
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}

0800b800 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b800:	b480      	push	{r7}
 800b802:	b085      	sub	sp, #20
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d006      	beq.n	800b81e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800b81a:	60fb      	str	r3, [r7, #12]
 800b81c:	e001      	b.n	800b822 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b81e:	2300      	movs	r3, #0
 800b820:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b822:	68fb      	ldr	r3, [r7, #12]
	}
 800b824:	4618      	mov	r0, r3
 800b826:	3714      	adds	r7, #20
 800b828:	46bd      	mov	sp, r7
 800b82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82e:	4770      	bx	lr

0800b830 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b086      	sub	sp, #24
 800b834:	af00      	add	r7, sp, #0
 800b836:	60f8      	str	r0, [r7, #12]
 800b838:	60b9      	str	r1, [r7, #8]
 800b83a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b83c:	2300      	movs	r3, #0
 800b83e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b844:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d10d      	bne.n	800b86a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d14d      	bne.n	800b8f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	689b      	ldr	r3, [r3, #8]
 800b85a:	4618      	mov	r0, r3
 800b85c:	f001 f966 	bl	800cb2c <xTaskPriorityDisinherit>
 800b860:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	2200      	movs	r2, #0
 800b866:	609a      	str	r2, [r3, #8]
 800b868:	e043      	b.n	800b8f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d119      	bne.n	800b8a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	6858      	ldr	r0, [r3, #4]
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b878:	461a      	mov	r2, r3
 800b87a:	68b9      	ldr	r1, [r7, #8]
 800b87c:	f003 fa8d 	bl	800ed9a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	685a      	ldr	r2, [r3, #4]
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b888:	441a      	add	r2, r3
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	685a      	ldr	r2, [r3, #4]
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	689b      	ldr	r3, [r3, #8]
 800b896:	429a      	cmp	r2, r3
 800b898:	d32b      	bcc.n	800b8f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	681a      	ldr	r2, [r3, #0]
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	605a      	str	r2, [r3, #4]
 800b8a2:	e026      	b.n	800b8f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	68d8      	ldr	r0, [r3, #12]
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	68b9      	ldr	r1, [r7, #8]
 800b8b0:	f003 fa73 	bl	800ed9a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	68da      	ldr	r2, [r3, #12]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8bc:	425b      	negs	r3, r3
 800b8be:	441a      	add	r2, r3
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	68da      	ldr	r2, [r3, #12]
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	429a      	cmp	r2, r3
 800b8ce:	d207      	bcs.n	800b8e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	689a      	ldr	r2, [r3, #8]
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8d8:	425b      	negs	r3, r3
 800b8da:	441a      	add	r2, r3
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2b02      	cmp	r3, #2
 800b8e4:	d105      	bne.n	800b8f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b8e6:	693b      	ldr	r3, [r7, #16]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d002      	beq.n	800b8f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b8ec:	693b      	ldr	r3, [r7, #16]
 800b8ee:	3b01      	subs	r3, #1
 800b8f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b8f2:	693b      	ldr	r3, [r7, #16]
 800b8f4:	1c5a      	adds	r2, r3, #1
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b8fa:	697b      	ldr	r3, [r7, #20]
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3718      	adds	r7, #24
 800b900:	46bd      	mov	sp, r7
 800b902:	bd80      	pop	{r7, pc}

0800b904 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b904:	b580      	push	{r7, lr}
 800b906:	b082      	sub	sp, #8
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
 800b90c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b912:	2b00      	cmp	r3, #0
 800b914:	d018      	beq.n	800b948 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	68da      	ldr	r2, [r3, #12]
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b91e:	441a      	add	r2, r3
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	68da      	ldr	r2, [r3, #12]
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	689b      	ldr	r3, [r3, #8]
 800b92c:	429a      	cmp	r2, r3
 800b92e:	d303      	bcc.n	800b938 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681a      	ldr	r2, [r3, #0]
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	68d9      	ldr	r1, [r3, #12]
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b940:	461a      	mov	r2, r3
 800b942:	6838      	ldr	r0, [r7, #0]
 800b944:	f003 fa29 	bl	800ed9a <memcpy>
	}
}
 800b948:	bf00      	nop
 800b94a:	3708      	adds	r7, #8
 800b94c:	46bd      	mov	sp, r7
 800b94e:	bd80      	pop	{r7, pc}

0800b950 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b084      	sub	sp, #16
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b958:	f001 fece 	bl	800d6f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b962:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b964:	e011      	b.n	800b98a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d012      	beq.n	800b994 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	3324      	adds	r3, #36	@ 0x24
 800b972:	4618      	mov	r0, r3
 800b974:	f000 fe8e 	bl	800c694 <xTaskRemoveFromEventList>
 800b978:	4603      	mov	r3, r0
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d001      	beq.n	800b982 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b97e:	f000 ff67 	bl	800c850 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b982:	7bfb      	ldrb	r3, [r7, #15]
 800b984:	3b01      	subs	r3, #1
 800b986:	b2db      	uxtb	r3, r3
 800b988:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b98a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	dce9      	bgt.n	800b966 <prvUnlockQueue+0x16>
 800b992:	e000      	b.n	800b996 <prvUnlockQueue+0x46>
					break;
 800b994:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	22ff      	movs	r2, #255	@ 0xff
 800b99a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b99e:	f001 fedd 	bl	800d75c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b9a2:	f001 fea9 	bl	800d6f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b9ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b9ae:	e011      	b.n	800b9d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	691b      	ldr	r3, [r3, #16]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d012      	beq.n	800b9de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	3310      	adds	r3, #16
 800b9bc:	4618      	mov	r0, r3
 800b9be:	f000 fe69 	bl	800c694 <xTaskRemoveFromEventList>
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d001      	beq.n	800b9cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b9c8:	f000 ff42 	bl	800c850 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b9cc:	7bbb      	ldrb	r3, [r7, #14]
 800b9ce:	3b01      	subs	r3, #1
 800b9d0:	b2db      	uxtb	r3, r3
 800b9d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b9d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	dce9      	bgt.n	800b9b0 <prvUnlockQueue+0x60>
 800b9dc:	e000      	b.n	800b9e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b9de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	22ff      	movs	r2, #255	@ 0xff
 800b9e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b9e8:	f001 feb8 	bl	800d75c <vPortExitCritical>
}
 800b9ec:	bf00      	nop
 800b9ee:	3710      	adds	r7, #16
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bd80      	pop	{r7, pc}

0800b9f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b084      	sub	sp, #16
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b9fc:	f001 fe7c 	bl	800d6f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d102      	bne.n	800ba0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ba08:	2301      	movs	r3, #1
 800ba0a:	60fb      	str	r3, [r7, #12]
 800ba0c:	e001      	b.n	800ba12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ba12:	f001 fea3 	bl	800d75c <vPortExitCritical>

	return xReturn;
 800ba16:	68fb      	ldr	r3, [r7, #12]
}
 800ba18:	4618      	mov	r0, r3
 800ba1a:	3710      	adds	r7, #16
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}

0800ba20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b084      	sub	sp, #16
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ba28:	f001 fe66 	bl	800d6f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba34:	429a      	cmp	r2, r3
 800ba36:	d102      	bne.n	800ba3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ba38:	2301      	movs	r3, #1
 800ba3a:	60fb      	str	r3, [r7, #12]
 800ba3c:	e001      	b.n	800ba42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ba3e:	2300      	movs	r3, #0
 800ba40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ba42:	f001 fe8b 	bl	800d75c <vPortExitCritical>

	return xReturn;
 800ba46:	68fb      	ldr	r3, [r7, #12]
}
 800ba48:	4618      	mov	r0, r3
 800ba4a:	3710      	adds	r7, #16
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}

0800ba50 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ba50:	b480      	push	{r7}
 800ba52:	b085      	sub	sp, #20
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	6078      	str	r0, [r7, #4]
 800ba58:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	60fb      	str	r3, [r7, #12]
 800ba5e:	e014      	b.n	800ba8a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ba60:	4a0f      	ldr	r2, [pc, #60]	@ (800baa0 <vQueueAddToRegistry+0x50>)
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d10b      	bne.n	800ba84 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ba6c:	490c      	ldr	r1, [pc, #48]	@ (800baa0 <vQueueAddToRegistry+0x50>)
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	683a      	ldr	r2, [r7, #0]
 800ba72:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ba76:	4a0a      	ldr	r2, [pc, #40]	@ (800baa0 <vQueueAddToRegistry+0x50>)
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	00db      	lsls	r3, r3, #3
 800ba7c:	4413      	add	r3, r2
 800ba7e:	687a      	ldr	r2, [r7, #4]
 800ba80:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ba82:	e006      	b.n	800ba92 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	3301      	adds	r3, #1
 800ba88:	60fb      	str	r3, [r7, #12]
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	2b07      	cmp	r3, #7
 800ba8e:	d9e7      	bls.n	800ba60 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ba90:	bf00      	nop
 800ba92:	bf00      	nop
 800ba94:	3714      	adds	r7, #20
 800ba96:	46bd      	mov	sp, r7
 800ba98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9c:	4770      	bx	lr
 800ba9e:	bf00      	nop
 800baa0:	24001084 	.word	0x24001084

0800baa4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800baa4:	b480      	push	{r7}
 800baa6:	b085      	sub	sp, #20
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800baac:	2300      	movs	r3, #0
 800baae:	60fb      	str	r3, [r7, #12]
 800bab0:	e016      	b.n	800bae0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800bab2:	4a10      	ldr	r2, [pc, #64]	@ (800baf4 <vQueueUnregisterQueue+0x50>)
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	00db      	lsls	r3, r3, #3
 800bab8:	4413      	add	r3, r2
 800baba:	685b      	ldr	r3, [r3, #4]
 800babc:	687a      	ldr	r2, [r7, #4]
 800babe:	429a      	cmp	r2, r3
 800bac0:	d10b      	bne.n	800bada <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800bac2:	4a0c      	ldr	r2, [pc, #48]	@ (800baf4 <vQueueUnregisterQueue+0x50>)
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	2100      	movs	r1, #0
 800bac8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800bacc:	4a09      	ldr	r2, [pc, #36]	@ (800baf4 <vQueueUnregisterQueue+0x50>)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	00db      	lsls	r3, r3, #3
 800bad2:	4413      	add	r3, r2
 800bad4:	2200      	movs	r2, #0
 800bad6:	605a      	str	r2, [r3, #4]
				break;
 800bad8:	e006      	b.n	800bae8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	3301      	adds	r3, #1
 800bade:	60fb      	str	r3, [r7, #12]
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	2b07      	cmp	r3, #7
 800bae4:	d9e5      	bls.n	800bab2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800bae6:	bf00      	nop
 800bae8:	bf00      	nop
 800baea:	3714      	adds	r7, #20
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr
 800baf4:	24001084 	.word	0x24001084

0800baf8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b086      	sub	sp, #24
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	60f8      	str	r0, [r7, #12]
 800bb00:	60b9      	str	r1, [r7, #8]
 800bb02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bb08:	f001 fdf6 	bl	800d6f8 <vPortEnterCritical>
 800bb0c:	697b      	ldr	r3, [r7, #20]
 800bb0e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bb12:	b25b      	sxtb	r3, r3
 800bb14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb18:	d103      	bne.n	800bb22 <vQueueWaitForMessageRestricted+0x2a>
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb22:	697b      	ldr	r3, [r7, #20]
 800bb24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bb28:	b25b      	sxtb	r3, r3
 800bb2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb2e:	d103      	bne.n	800bb38 <vQueueWaitForMessageRestricted+0x40>
 800bb30:	697b      	ldr	r3, [r7, #20]
 800bb32:	2200      	movs	r2, #0
 800bb34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb38:	f001 fe10 	bl	800d75c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bb3c:	697b      	ldr	r3, [r7, #20]
 800bb3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d106      	bne.n	800bb52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bb44:	697b      	ldr	r3, [r7, #20]
 800bb46:	3324      	adds	r3, #36	@ 0x24
 800bb48:	687a      	ldr	r2, [r7, #4]
 800bb4a:	68b9      	ldr	r1, [r7, #8]
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	f000 fd75 	bl	800c63c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bb52:	6978      	ldr	r0, [r7, #20]
 800bb54:	f7ff fefc 	bl	800b950 <prvUnlockQueue>
	}
 800bb58:	bf00      	nop
 800bb5a:	3718      	adds	r7, #24
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	bd80      	pop	{r7, pc}

0800bb60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b08e      	sub	sp, #56	@ 0x38
 800bb64:	af04      	add	r7, sp, #16
 800bb66:	60f8      	str	r0, [r7, #12]
 800bb68:	60b9      	str	r1, [r7, #8]
 800bb6a:	607a      	str	r2, [r7, #4]
 800bb6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bb6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d10b      	bne.n	800bb8c <xTaskCreateStatic+0x2c>
	__asm volatile
 800bb74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb78:	f383 8811 	msr	BASEPRI, r3
 800bb7c:	f3bf 8f6f 	isb	sy
 800bb80:	f3bf 8f4f 	dsb	sy
 800bb84:	623b      	str	r3, [r7, #32]
}
 800bb86:	bf00      	nop
 800bb88:	bf00      	nop
 800bb8a:	e7fd      	b.n	800bb88 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bb8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d10b      	bne.n	800bbaa <xTaskCreateStatic+0x4a>
	__asm volatile
 800bb92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb96:	f383 8811 	msr	BASEPRI, r3
 800bb9a:	f3bf 8f6f 	isb	sy
 800bb9e:	f3bf 8f4f 	dsb	sy
 800bba2:	61fb      	str	r3, [r7, #28]
}
 800bba4:	bf00      	nop
 800bba6:	bf00      	nop
 800bba8:	e7fd      	b.n	800bba6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bbaa:	23a8      	movs	r3, #168	@ 0xa8
 800bbac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bbae:	693b      	ldr	r3, [r7, #16]
 800bbb0:	2ba8      	cmp	r3, #168	@ 0xa8
 800bbb2:	d00b      	beq.n	800bbcc <xTaskCreateStatic+0x6c>
	__asm volatile
 800bbb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbb8:	f383 8811 	msr	BASEPRI, r3
 800bbbc:	f3bf 8f6f 	isb	sy
 800bbc0:	f3bf 8f4f 	dsb	sy
 800bbc4:	61bb      	str	r3, [r7, #24]
}
 800bbc6:	bf00      	nop
 800bbc8:	bf00      	nop
 800bbca:	e7fd      	b.n	800bbc8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bbcc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bbce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d01e      	beq.n	800bc12 <xTaskCreateStatic+0xb2>
 800bbd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d01b      	beq.n	800bc12 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bbda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbdc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bbde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bbe2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bbe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe6:	2202      	movs	r2, #2
 800bbe8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bbec:	2300      	movs	r3, #0
 800bbee:	9303      	str	r3, [sp, #12]
 800bbf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf2:	9302      	str	r3, [sp, #8]
 800bbf4:	f107 0314 	add.w	r3, r7, #20
 800bbf8:	9301      	str	r3, [sp, #4]
 800bbfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbfc:	9300      	str	r3, [sp, #0]
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	68b9      	ldr	r1, [r7, #8]
 800bc04:	68f8      	ldr	r0, [r7, #12]
 800bc06:	f000 f851 	bl	800bcac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bc0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bc0c:	f000 f8f6 	bl	800bdfc <prvAddNewTaskToReadyList>
 800bc10:	e001      	b.n	800bc16 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800bc12:	2300      	movs	r3, #0
 800bc14:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bc16:	697b      	ldr	r3, [r7, #20]
	}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3728      	adds	r7, #40	@ 0x28
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b08c      	sub	sp, #48	@ 0x30
 800bc24:	af04      	add	r7, sp, #16
 800bc26:	60f8      	str	r0, [r7, #12]
 800bc28:	60b9      	str	r1, [r7, #8]
 800bc2a:	603b      	str	r3, [r7, #0]
 800bc2c:	4613      	mov	r3, r2
 800bc2e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bc30:	88fb      	ldrh	r3, [r7, #6]
 800bc32:	009b      	lsls	r3, r3, #2
 800bc34:	4618      	mov	r0, r3
 800bc36:	f001 fe81 	bl	800d93c <pvPortMalloc>
 800bc3a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bc3c:	697b      	ldr	r3, [r7, #20]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d00e      	beq.n	800bc60 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bc42:	20a8      	movs	r0, #168	@ 0xa8
 800bc44:	f001 fe7a 	bl	800d93c <pvPortMalloc>
 800bc48:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bc4a:	69fb      	ldr	r3, [r7, #28]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d003      	beq.n	800bc58 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bc50:	69fb      	ldr	r3, [r7, #28]
 800bc52:	697a      	ldr	r2, [r7, #20]
 800bc54:	631a      	str	r2, [r3, #48]	@ 0x30
 800bc56:	e005      	b.n	800bc64 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bc58:	6978      	ldr	r0, [r7, #20]
 800bc5a:	f001 ff3d 	bl	800dad8 <vPortFree>
 800bc5e:	e001      	b.n	800bc64 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bc60:	2300      	movs	r3, #0
 800bc62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bc64:	69fb      	ldr	r3, [r7, #28]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d017      	beq.n	800bc9a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bc6a:	69fb      	ldr	r3, [r7, #28]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bc72:	88fa      	ldrh	r2, [r7, #6]
 800bc74:	2300      	movs	r3, #0
 800bc76:	9303      	str	r3, [sp, #12]
 800bc78:	69fb      	ldr	r3, [r7, #28]
 800bc7a:	9302      	str	r3, [sp, #8]
 800bc7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc7e:	9301      	str	r3, [sp, #4]
 800bc80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc82:	9300      	str	r3, [sp, #0]
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	68b9      	ldr	r1, [r7, #8]
 800bc88:	68f8      	ldr	r0, [r7, #12]
 800bc8a:	f000 f80f 	bl	800bcac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bc8e:	69f8      	ldr	r0, [r7, #28]
 800bc90:	f000 f8b4 	bl	800bdfc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bc94:	2301      	movs	r3, #1
 800bc96:	61bb      	str	r3, [r7, #24]
 800bc98:	e002      	b.n	800bca0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bc9a:	f04f 33ff 	mov.w	r3, #4294967295
 800bc9e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bca0:	69bb      	ldr	r3, [r7, #24]
	}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3720      	adds	r7, #32
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}
	...

0800bcac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b088      	sub	sp, #32
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	60f8      	str	r0, [r7, #12]
 800bcb4:	60b9      	str	r1, [r7, #8]
 800bcb6:	607a      	str	r2, [r7, #4]
 800bcb8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bcba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcbc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	009b      	lsls	r3, r3, #2
 800bcc2:	461a      	mov	r2, r3
 800bcc4:	21a5      	movs	r1, #165	@ 0xa5
 800bcc6:	f002 ff8a 	bl	800ebde <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bcca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bccc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bcce:	6879      	ldr	r1, [r7, #4]
 800bcd0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800bcd4:	440b      	add	r3, r1
 800bcd6:	009b      	lsls	r3, r3, #2
 800bcd8:	4413      	add	r3, r2
 800bcda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bcdc:	69bb      	ldr	r3, [r7, #24]
 800bcde:	f023 0307 	bic.w	r3, r3, #7
 800bce2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bce4:	69bb      	ldr	r3, [r7, #24]
 800bce6:	f003 0307 	and.w	r3, r3, #7
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d00b      	beq.n	800bd06 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800bcee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcf2:	f383 8811 	msr	BASEPRI, r3
 800bcf6:	f3bf 8f6f 	isb	sy
 800bcfa:	f3bf 8f4f 	dsb	sy
 800bcfe:	617b      	str	r3, [r7, #20]
}
 800bd00:	bf00      	nop
 800bd02:	bf00      	nop
 800bd04:	e7fd      	b.n	800bd02 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bd06:	68bb      	ldr	r3, [r7, #8]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d01f      	beq.n	800bd4c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	61fb      	str	r3, [r7, #28]
 800bd10:	e012      	b.n	800bd38 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bd12:	68ba      	ldr	r2, [r7, #8]
 800bd14:	69fb      	ldr	r3, [r7, #28]
 800bd16:	4413      	add	r3, r2
 800bd18:	7819      	ldrb	r1, [r3, #0]
 800bd1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd1c:	69fb      	ldr	r3, [r7, #28]
 800bd1e:	4413      	add	r3, r2
 800bd20:	3334      	adds	r3, #52	@ 0x34
 800bd22:	460a      	mov	r2, r1
 800bd24:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bd26:	68ba      	ldr	r2, [r7, #8]
 800bd28:	69fb      	ldr	r3, [r7, #28]
 800bd2a:	4413      	add	r3, r2
 800bd2c:	781b      	ldrb	r3, [r3, #0]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d006      	beq.n	800bd40 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd32:	69fb      	ldr	r3, [r7, #28]
 800bd34:	3301      	adds	r3, #1
 800bd36:	61fb      	str	r3, [r7, #28]
 800bd38:	69fb      	ldr	r3, [r7, #28]
 800bd3a:	2b0f      	cmp	r3, #15
 800bd3c:	d9e9      	bls.n	800bd12 <prvInitialiseNewTask+0x66>
 800bd3e:	e000      	b.n	800bd42 <prvInitialiseNewTask+0x96>
			{
				break;
 800bd40:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bd42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd44:	2200      	movs	r2, #0
 800bd46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bd4a:	e003      	b.n	800bd54 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bd4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd4e:	2200      	movs	r2, #0
 800bd50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bd54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd56:	2b37      	cmp	r3, #55	@ 0x37
 800bd58:	d901      	bls.n	800bd5e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bd5a:	2337      	movs	r3, #55	@ 0x37
 800bd5c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bd5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd62:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bd64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd68:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bd6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bd70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd72:	3304      	adds	r3, #4
 800bd74:	4618      	mov	r0, r3
 800bd76:	f7fe fe33 	bl	800a9e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bd7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd7c:	3318      	adds	r3, #24
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f7fe fe2e 	bl	800a9e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bd84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd88:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd8c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bd90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd92:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bd94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd98:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bd9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bda2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bda4:	2200      	movs	r2, #0
 800bda6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bdaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdac:	3354      	adds	r3, #84	@ 0x54
 800bdae:	224c      	movs	r2, #76	@ 0x4c
 800bdb0:	2100      	movs	r1, #0
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f002 ff13 	bl	800ebde <memset>
 800bdb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdba:	4a0d      	ldr	r2, [pc, #52]	@ (800bdf0 <prvInitialiseNewTask+0x144>)
 800bdbc:	659a      	str	r2, [r3, #88]	@ 0x58
 800bdbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc0:	4a0c      	ldr	r2, [pc, #48]	@ (800bdf4 <prvInitialiseNewTask+0x148>)
 800bdc2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bdc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc6:	4a0c      	ldr	r2, [pc, #48]	@ (800bdf8 <prvInitialiseNewTask+0x14c>)
 800bdc8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bdca:	683a      	ldr	r2, [r7, #0]
 800bdcc:	68f9      	ldr	r1, [r7, #12]
 800bdce:	69b8      	ldr	r0, [r7, #24]
 800bdd0:	f001 fb62 	bl	800d498 <pxPortInitialiseStack>
 800bdd4:	4602      	mov	r2, r0
 800bdd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdd8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bdda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d002      	beq.n	800bde6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bde0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bde2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bde4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bde6:	bf00      	nop
 800bde8:	3720      	adds	r7, #32
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}
 800bdee:	bf00      	nop
 800bdf0:	24005318 	.word	0x24005318
 800bdf4:	24005380 	.word	0x24005380
 800bdf8:	240053e8 	.word	0x240053e8

0800bdfc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b082      	sub	sp, #8
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800be04:	f001 fc78 	bl	800d6f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800be08:	4b2d      	ldr	r3, [pc, #180]	@ (800bec0 <prvAddNewTaskToReadyList+0xc4>)
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	3301      	adds	r3, #1
 800be0e:	4a2c      	ldr	r2, [pc, #176]	@ (800bec0 <prvAddNewTaskToReadyList+0xc4>)
 800be10:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800be12:	4b2c      	ldr	r3, [pc, #176]	@ (800bec4 <prvAddNewTaskToReadyList+0xc8>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d109      	bne.n	800be2e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800be1a:	4a2a      	ldr	r2, [pc, #168]	@ (800bec4 <prvAddNewTaskToReadyList+0xc8>)
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800be20:	4b27      	ldr	r3, [pc, #156]	@ (800bec0 <prvAddNewTaskToReadyList+0xc4>)
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	2b01      	cmp	r3, #1
 800be26:	d110      	bne.n	800be4a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800be28:	f000 fd36 	bl	800c898 <prvInitialiseTaskLists>
 800be2c:	e00d      	b.n	800be4a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800be2e:	4b26      	ldr	r3, [pc, #152]	@ (800bec8 <prvAddNewTaskToReadyList+0xcc>)
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d109      	bne.n	800be4a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800be36:	4b23      	ldr	r3, [pc, #140]	@ (800bec4 <prvAddNewTaskToReadyList+0xc8>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be40:	429a      	cmp	r2, r3
 800be42:	d802      	bhi.n	800be4a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800be44:	4a1f      	ldr	r2, [pc, #124]	@ (800bec4 <prvAddNewTaskToReadyList+0xc8>)
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800be4a:	4b20      	ldr	r3, [pc, #128]	@ (800becc <prvAddNewTaskToReadyList+0xd0>)
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	3301      	adds	r3, #1
 800be50:	4a1e      	ldr	r2, [pc, #120]	@ (800becc <prvAddNewTaskToReadyList+0xd0>)
 800be52:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800be54:	4b1d      	ldr	r3, [pc, #116]	@ (800becc <prvAddNewTaskToReadyList+0xd0>)
 800be56:	681a      	ldr	r2, [r3, #0]
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be60:	4b1b      	ldr	r3, [pc, #108]	@ (800bed0 <prvAddNewTaskToReadyList+0xd4>)
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	429a      	cmp	r2, r3
 800be66:	d903      	bls.n	800be70 <prvAddNewTaskToReadyList+0x74>
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be6c:	4a18      	ldr	r2, [pc, #96]	@ (800bed0 <prvAddNewTaskToReadyList+0xd4>)
 800be6e:	6013      	str	r3, [r2, #0]
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be74:	4613      	mov	r3, r2
 800be76:	009b      	lsls	r3, r3, #2
 800be78:	4413      	add	r3, r2
 800be7a:	009b      	lsls	r3, r3, #2
 800be7c:	4a15      	ldr	r2, [pc, #84]	@ (800bed4 <prvAddNewTaskToReadyList+0xd8>)
 800be7e:	441a      	add	r2, r3
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	3304      	adds	r3, #4
 800be84:	4619      	mov	r1, r3
 800be86:	4610      	mov	r0, r2
 800be88:	f7fe fdb7 	bl	800a9fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800be8c:	f001 fc66 	bl	800d75c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800be90:	4b0d      	ldr	r3, [pc, #52]	@ (800bec8 <prvAddNewTaskToReadyList+0xcc>)
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	2b00      	cmp	r3, #0
 800be96:	d00e      	beq.n	800beb6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800be98:	4b0a      	ldr	r3, [pc, #40]	@ (800bec4 <prvAddNewTaskToReadyList+0xc8>)
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bea2:	429a      	cmp	r2, r3
 800bea4:	d207      	bcs.n	800beb6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bea6:	4b0c      	ldr	r3, [pc, #48]	@ (800bed8 <prvAddNewTaskToReadyList+0xdc>)
 800bea8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800beac:	601a      	str	r2, [r3, #0]
 800beae:	f3bf 8f4f 	dsb	sy
 800beb2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800beb6:	bf00      	nop
 800beb8:	3708      	adds	r7, #8
 800beba:	46bd      	mov	sp, r7
 800bebc:	bd80      	pop	{r7, pc}
 800bebe:	bf00      	nop
 800bec0:	24001598 	.word	0x24001598
 800bec4:	240010c4 	.word	0x240010c4
 800bec8:	240015a4 	.word	0x240015a4
 800becc:	240015b4 	.word	0x240015b4
 800bed0:	240015a0 	.word	0x240015a0
 800bed4:	240010c8 	.word	0x240010c8
 800bed8:	e000ed04 	.word	0xe000ed04

0800bedc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b084      	sub	sp, #16
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bee4:	2300      	movs	r3, #0
 800bee6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d018      	beq.n	800bf20 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800beee:	4b14      	ldr	r3, [pc, #80]	@ (800bf40 <vTaskDelay+0x64>)
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d00b      	beq.n	800bf0e <vTaskDelay+0x32>
	__asm volatile
 800bef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800befa:	f383 8811 	msr	BASEPRI, r3
 800befe:	f3bf 8f6f 	isb	sy
 800bf02:	f3bf 8f4f 	dsb	sy
 800bf06:	60bb      	str	r3, [r7, #8]
}
 800bf08:	bf00      	nop
 800bf0a:	bf00      	nop
 800bf0c:	e7fd      	b.n	800bf0a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bf0e:	f000 f993 	bl	800c238 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bf12:	2100      	movs	r1, #0
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f000 ff11 	bl	800cd3c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bf1a:	f000 f99b 	bl	800c254 <xTaskResumeAll>
 800bf1e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d107      	bne.n	800bf36 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bf26:	4b07      	ldr	r3, [pc, #28]	@ (800bf44 <vTaskDelay+0x68>)
 800bf28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf2c:	601a      	str	r2, [r3, #0]
 800bf2e:	f3bf 8f4f 	dsb	sy
 800bf32:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bf36:	bf00      	nop
 800bf38:	3710      	adds	r7, #16
 800bf3a:	46bd      	mov	sp, r7
 800bf3c:	bd80      	pop	{r7, pc}
 800bf3e:	bf00      	nop
 800bf40:	240015c0 	.word	0x240015c0
 800bf44:	e000ed04 	.word	0xe000ed04

0800bf48 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b084      	sub	sp, #16
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800bf50:	f001 fbd2 	bl	800d6f8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d102      	bne.n	800bf60 <vTaskSuspend+0x18>
 800bf5a:	4b30      	ldr	r3, [pc, #192]	@ (800c01c <vTaskSuspend+0xd4>)
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	e000      	b.n	800bf62 <vTaskSuspend+0x1a>
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	3304      	adds	r3, #4
 800bf68:	4618      	mov	r0, r3
 800bf6a:	f7fe fda3 	bl	800aab4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d004      	beq.n	800bf80 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	3318      	adds	r3, #24
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	f7fe fd9a 	bl	800aab4 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	3304      	adds	r3, #4
 800bf84:	4619      	mov	r1, r3
 800bf86:	4826      	ldr	r0, [pc, #152]	@ (800c020 <vTaskSuspend+0xd8>)
 800bf88:	f7fe fd37 	bl	800a9fa <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800bf92:	b2db      	uxtb	r3, r3
 800bf94:	2b01      	cmp	r3, #1
 800bf96:	d103      	bne.n	800bfa0 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800bfa0:	f001 fbdc 	bl	800d75c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800bfa4:	4b1f      	ldr	r3, [pc, #124]	@ (800c024 <vTaskSuspend+0xdc>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d005      	beq.n	800bfb8 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800bfac:	f001 fba4 	bl	800d6f8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800bfb0:	f000 fd16 	bl	800c9e0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800bfb4:	f001 fbd2 	bl	800d75c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800bfb8:	4b18      	ldr	r3, [pc, #96]	@ (800c01c <vTaskSuspend+0xd4>)
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	68fa      	ldr	r2, [r7, #12]
 800bfbe:	429a      	cmp	r2, r3
 800bfc0:	d128      	bne.n	800c014 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 800bfc2:	4b18      	ldr	r3, [pc, #96]	@ (800c024 <vTaskSuspend+0xdc>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d018      	beq.n	800bffc <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800bfca:	4b17      	ldr	r3, [pc, #92]	@ (800c028 <vTaskSuspend+0xe0>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d00b      	beq.n	800bfea <vTaskSuspend+0xa2>
	__asm volatile
 800bfd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfd6:	f383 8811 	msr	BASEPRI, r3
 800bfda:	f3bf 8f6f 	isb	sy
 800bfde:	f3bf 8f4f 	dsb	sy
 800bfe2:	60bb      	str	r3, [r7, #8]
}
 800bfe4:	bf00      	nop
 800bfe6:	bf00      	nop
 800bfe8:	e7fd      	b.n	800bfe6 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800bfea:	4b10      	ldr	r3, [pc, #64]	@ (800c02c <vTaskSuspend+0xe4>)
 800bfec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bff0:	601a      	str	r2, [r3, #0]
 800bff2:	f3bf 8f4f 	dsb	sy
 800bff6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bffa:	e00b      	b.n	800c014 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800bffc:	4b08      	ldr	r3, [pc, #32]	@ (800c020 <vTaskSuspend+0xd8>)
 800bffe:	681a      	ldr	r2, [r3, #0]
 800c000:	4b0b      	ldr	r3, [pc, #44]	@ (800c030 <vTaskSuspend+0xe8>)
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	429a      	cmp	r2, r3
 800c006:	d103      	bne.n	800c010 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 800c008:	4b04      	ldr	r3, [pc, #16]	@ (800c01c <vTaskSuspend+0xd4>)
 800c00a:	2200      	movs	r2, #0
 800c00c:	601a      	str	r2, [r3, #0]
	}
 800c00e:	e001      	b.n	800c014 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 800c010:	f000 fa88 	bl	800c524 <vTaskSwitchContext>
	}
 800c014:	bf00      	nop
 800c016:	3710      	adds	r7, #16
 800c018:	46bd      	mov	sp, r7
 800c01a:	bd80      	pop	{r7, pc}
 800c01c:	240010c4 	.word	0x240010c4
 800c020:	24001584 	.word	0x24001584
 800c024:	240015a4 	.word	0x240015a4
 800c028:	240015c0 	.word	0x240015c0
 800c02c:	e000ed04 	.word	0xe000ed04
 800c030:	24001598 	.word	0x24001598

0800c034 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800c034:	b480      	push	{r7}
 800c036:	b087      	sub	sp, #28
 800c038:	af00      	add	r7, sp, #0
 800c03a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800c03c:	2300      	movs	r3, #0
 800c03e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d10b      	bne.n	800c062 <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 800c04a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c04e:	f383 8811 	msr	BASEPRI, r3
 800c052:	f3bf 8f6f 	isb	sy
 800c056:	f3bf 8f4f 	dsb	sy
 800c05a:	60fb      	str	r3, [r7, #12]
}
 800c05c:	bf00      	nop
 800c05e:	bf00      	nop
 800c060:	e7fd      	b.n	800c05e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c062:	693b      	ldr	r3, [r7, #16]
 800c064:	695b      	ldr	r3, [r3, #20]
 800c066:	4a0a      	ldr	r2, [pc, #40]	@ (800c090 <prvTaskIsTaskSuspended+0x5c>)
 800c068:	4293      	cmp	r3, r2
 800c06a:	d10a      	bne.n	800c082 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800c06c:	693b      	ldr	r3, [r7, #16]
 800c06e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c070:	4a08      	ldr	r2, [pc, #32]	@ (800c094 <prvTaskIsTaskSuspended+0x60>)
 800c072:	4293      	cmp	r3, r2
 800c074:	d005      	beq.n	800c082 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800c076:	693b      	ldr	r3, [r7, #16]
 800c078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d101      	bne.n	800c082 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 800c07e:	2301      	movs	r3, #1
 800c080:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c082:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800c084:	4618      	mov	r0, r3
 800c086:	371c      	adds	r7, #28
 800c088:	46bd      	mov	sp, r7
 800c08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08e:	4770      	bx	lr
 800c090:	24001584 	.word	0x24001584
 800c094:	24001558 	.word	0x24001558

0800c098 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800c098:	b580      	push	{r7, lr}
 800c09a:	b084      	sub	sp, #16
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d10b      	bne.n	800c0c2 <vTaskResume+0x2a>
	__asm volatile
 800c0aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0ae:	f383 8811 	msr	BASEPRI, r3
 800c0b2:	f3bf 8f6f 	isb	sy
 800c0b6:	f3bf 8f4f 	dsb	sy
 800c0ba:	60bb      	str	r3, [r7, #8]
}
 800c0bc:	bf00      	nop
 800c0be:	bf00      	nop
 800c0c0:	e7fd      	b.n	800c0be <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800c0c2:	4b21      	ldr	r3, [pc, #132]	@ (800c148 <vTaskResume+0xb0>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	68fa      	ldr	r2, [r7, #12]
 800c0c8:	429a      	cmp	r2, r3
 800c0ca:	d038      	beq.n	800c13e <vTaskResume+0xa6>
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d035      	beq.n	800c13e <vTaskResume+0xa6>
		{
			taskENTER_CRITICAL();
 800c0d2:	f001 fb11 	bl	800d6f8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800c0d6:	68f8      	ldr	r0, [r7, #12]
 800c0d8:	f7ff ffac 	bl	800c034 <prvTaskIsTaskSuspended>
 800c0dc:	4603      	mov	r3, r0
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d02b      	beq.n	800c13a <vTaskResume+0xa2>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	3304      	adds	r3, #4
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	f7fe fce4 	bl	800aab4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0f0:	4b16      	ldr	r3, [pc, #88]	@ (800c14c <vTaskResume+0xb4>)
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	429a      	cmp	r2, r3
 800c0f6:	d903      	bls.n	800c100 <vTaskResume+0x68>
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0fc:	4a13      	ldr	r2, [pc, #76]	@ (800c14c <vTaskResume+0xb4>)
 800c0fe:	6013      	str	r3, [r2, #0]
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c104:	4613      	mov	r3, r2
 800c106:	009b      	lsls	r3, r3, #2
 800c108:	4413      	add	r3, r2
 800c10a:	009b      	lsls	r3, r3, #2
 800c10c:	4a10      	ldr	r2, [pc, #64]	@ (800c150 <vTaskResume+0xb8>)
 800c10e:	441a      	add	r2, r3
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	3304      	adds	r3, #4
 800c114:	4619      	mov	r1, r3
 800c116:	4610      	mov	r0, r2
 800c118:	f7fe fc6f 	bl	800a9fa <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c120:	4b09      	ldr	r3, [pc, #36]	@ (800c148 <vTaskResume+0xb0>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c126:	429a      	cmp	r2, r3
 800c128:	d307      	bcc.n	800c13a <vTaskResume+0xa2>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800c12a:	4b0a      	ldr	r3, [pc, #40]	@ (800c154 <vTaskResume+0xbc>)
 800c12c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c130:	601a      	str	r2, [r3, #0]
 800c132:	f3bf 8f4f 	dsb	sy
 800c136:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800c13a:	f001 fb0f 	bl	800d75c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c13e:	bf00      	nop
 800c140:	3710      	adds	r7, #16
 800c142:	46bd      	mov	sp, r7
 800c144:	bd80      	pop	{r7, pc}
 800c146:	bf00      	nop
 800c148:	240010c4 	.word	0x240010c4
 800c14c:	240015a0 	.word	0x240015a0
 800c150:	240010c8 	.word	0x240010c8
 800c154:	e000ed04 	.word	0xe000ed04

0800c158 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b08a      	sub	sp, #40	@ 0x28
 800c15c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c15e:	2300      	movs	r3, #0
 800c160:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c162:	2300      	movs	r3, #0
 800c164:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c166:	463a      	mov	r2, r7
 800c168:	1d39      	adds	r1, r7, #4
 800c16a:	f107 0308 	add.w	r3, r7, #8
 800c16e:	4618      	mov	r0, r3
 800c170:	f7fe fbe2 	bl	800a938 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c174:	6839      	ldr	r1, [r7, #0]
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	68ba      	ldr	r2, [r7, #8]
 800c17a:	9202      	str	r2, [sp, #8]
 800c17c:	9301      	str	r3, [sp, #4]
 800c17e:	2300      	movs	r3, #0
 800c180:	9300      	str	r3, [sp, #0]
 800c182:	2300      	movs	r3, #0
 800c184:	460a      	mov	r2, r1
 800c186:	4924      	ldr	r1, [pc, #144]	@ (800c218 <vTaskStartScheduler+0xc0>)
 800c188:	4824      	ldr	r0, [pc, #144]	@ (800c21c <vTaskStartScheduler+0xc4>)
 800c18a:	f7ff fce9 	bl	800bb60 <xTaskCreateStatic>
 800c18e:	4603      	mov	r3, r0
 800c190:	4a23      	ldr	r2, [pc, #140]	@ (800c220 <vTaskStartScheduler+0xc8>)
 800c192:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c194:	4b22      	ldr	r3, [pc, #136]	@ (800c220 <vTaskStartScheduler+0xc8>)
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d002      	beq.n	800c1a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c19c:	2301      	movs	r3, #1
 800c19e:	617b      	str	r3, [r7, #20]
 800c1a0:	e001      	b.n	800c1a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c1a6:	697b      	ldr	r3, [r7, #20]
 800c1a8:	2b01      	cmp	r3, #1
 800c1aa:	d102      	bne.n	800c1b2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c1ac:	f000 fe1a 	bl	800cde4 <xTimerCreateTimerTask>
 800c1b0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c1b2:	697b      	ldr	r3, [r7, #20]
 800c1b4:	2b01      	cmp	r3, #1
 800c1b6:	d11b      	bne.n	800c1f0 <vTaskStartScheduler+0x98>
	__asm volatile
 800c1b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1bc:	f383 8811 	msr	BASEPRI, r3
 800c1c0:	f3bf 8f6f 	isb	sy
 800c1c4:	f3bf 8f4f 	dsb	sy
 800c1c8:	613b      	str	r3, [r7, #16]
}
 800c1ca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c1cc:	4b15      	ldr	r3, [pc, #84]	@ (800c224 <vTaskStartScheduler+0xcc>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	3354      	adds	r3, #84	@ 0x54
 800c1d2:	4a15      	ldr	r2, [pc, #84]	@ (800c228 <vTaskStartScheduler+0xd0>)
 800c1d4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c1d6:	4b15      	ldr	r3, [pc, #84]	@ (800c22c <vTaskStartScheduler+0xd4>)
 800c1d8:	f04f 32ff 	mov.w	r2, #4294967295
 800c1dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c1de:	4b14      	ldr	r3, [pc, #80]	@ (800c230 <vTaskStartScheduler+0xd8>)
 800c1e0:	2201      	movs	r2, #1
 800c1e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c1e4:	4b13      	ldr	r3, [pc, #76]	@ (800c234 <vTaskStartScheduler+0xdc>)
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c1ea:	f001 f9e1 	bl	800d5b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c1ee:	e00f      	b.n	800c210 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c1f0:	697b      	ldr	r3, [r7, #20]
 800c1f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1f6:	d10b      	bne.n	800c210 <vTaskStartScheduler+0xb8>
	__asm volatile
 800c1f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1fc:	f383 8811 	msr	BASEPRI, r3
 800c200:	f3bf 8f6f 	isb	sy
 800c204:	f3bf 8f4f 	dsb	sy
 800c208:	60fb      	str	r3, [r7, #12]
}
 800c20a:	bf00      	nop
 800c20c:	bf00      	nop
 800c20e:	e7fd      	b.n	800c20c <vTaskStartScheduler+0xb4>
}
 800c210:	bf00      	nop
 800c212:	3718      	adds	r7, #24
 800c214:	46bd      	mov	sp, r7
 800c216:	bd80      	pop	{r7, pc}
 800c218:	08012434 	.word	0x08012434
 800c21c:	0800c869 	.word	0x0800c869
 800c220:	240015bc 	.word	0x240015bc
 800c224:	240010c4 	.word	0x240010c4
 800c228:	24000354 	.word	0x24000354
 800c22c:	240015b8 	.word	0x240015b8
 800c230:	240015a4 	.word	0x240015a4
 800c234:	2400159c 	.word	0x2400159c

0800c238 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c238:	b480      	push	{r7}
 800c23a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c23c:	4b04      	ldr	r3, [pc, #16]	@ (800c250 <vTaskSuspendAll+0x18>)
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	3301      	adds	r3, #1
 800c242:	4a03      	ldr	r2, [pc, #12]	@ (800c250 <vTaskSuspendAll+0x18>)
 800c244:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c246:	bf00      	nop
 800c248:	46bd      	mov	sp, r7
 800c24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24e:	4770      	bx	lr
 800c250:	240015c0 	.word	0x240015c0

0800c254 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c254:	b580      	push	{r7, lr}
 800c256:	b084      	sub	sp, #16
 800c258:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c25a:	2300      	movs	r3, #0
 800c25c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c25e:	2300      	movs	r3, #0
 800c260:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c262:	4b42      	ldr	r3, [pc, #264]	@ (800c36c <xTaskResumeAll+0x118>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d10b      	bne.n	800c282 <xTaskResumeAll+0x2e>
	__asm volatile
 800c26a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c26e:	f383 8811 	msr	BASEPRI, r3
 800c272:	f3bf 8f6f 	isb	sy
 800c276:	f3bf 8f4f 	dsb	sy
 800c27a:	603b      	str	r3, [r7, #0]
}
 800c27c:	bf00      	nop
 800c27e:	bf00      	nop
 800c280:	e7fd      	b.n	800c27e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c282:	f001 fa39 	bl	800d6f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c286:	4b39      	ldr	r3, [pc, #228]	@ (800c36c <xTaskResumeAll+0x118>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	3b01      	subs	r3, #1
 800c28c:	4a37      	ldr	r2, [pc, #220]	@ (800c36c <xTaskResumeAll+0x118>)
 800c28e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c290:	4b36      	ldr	r3, [pc, #216]	@ (800c36c <xTaskResumeAll+0x118>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d162      	bne.n	800c35e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c298:	4b35      	ldr	r3, [pc, #212]	@ (800c370 <xTaskResumeAll+0x11c>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d05e      	beq.n	800c35e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c2a0:	e02f      	b.n	800c302 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2a2:	4b34      	ldr	r3, [pc, #208]	@ (800c374 <xTaskResumeAll+0x120>)
 800c2a4:	68db      	ldr	r3, [r3, #12]
 800c2a6:	68db      	ldr	r3, [r3, #12]
 800c2a8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	3318      	adds	r3, #24
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	f7fe fc00 	bl	800aab4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	3304      	adds	r3, #4
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	f7fe fbfb 	bl	800aab4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2c2:	4b2d      	ldr	r3, [pc, #180]	@ (800c378 <xTaskResumeAll+0x124>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	429a      	cmp	r2, r3
 800c2c8:	d903      	bls.n	800c2d2 <xTaskResumeAll+0x7e>
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2ce:	4a2a      	ldr	r2, [pc, #168]	@ (800c378 <xTaskResumeAll+0x124>)
 800c2d0:	6013      	str	r3, [r2, #0]
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2d6:	4613      	mov	r3, r2
 800c2d8:	009b      	lsls	r3, r3, #2
 800c2da:	4413      	add	r3, r2
 800c2dc:	009b      	lsls	r3, r3, #2
 800c2de:	4a27      	ldr	r2, [pc, #156]	@ (800c37c <xTaskResumeAll+0x128>)
 800c2e0:	441a      	add	r2, r3
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	3304      	adds	r3, #4
 800c2e6:	4619      	mov	r1, r3
 800c2e8:	4610      	mov	r0, r2
 800c2ea:	f7fe fb86 	bl	800a9fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2f2:	4b23      	ldr	r3, [pc, #140]	@ (800c380 <xTaskResumeAll+0x12c>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2f8:	429a      	cmp	r2, r3
 800c2fa:	d302      	bcc.n	800c302 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c2fc:	4b21      	ldr	r3, [pc, #132]	@ (800c384 <xTaskResumeAll+0x130>)
 800c2fe:	2201      	movs	r2, #1
 800c300:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c302:	4b1c      	ldr	r3, [pc, #112]	@ (800c374 <xTaskResumeAll+0x120>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d1cb      	bne.n	800c2a2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d001      	beq.n	800c314 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c310:	f000 fb66 	bl	800c9e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c314:	4b1c      	ldr	r3, [pc, #112]	@ (800c388 <xTaskResumeAll+0x134>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d010      	beq.n	800c342 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c320:	f000 f846 	bl	800c3b0 <xTaskIncrementTick>
 800c324:	4603      	mov	r3, r0
 800c326:	2b00      	cmp	r3, #0
 800c328:	d002      	beq.n	800c330 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c32a:	4b16      	ldr	r3, [pc, #88]	@ (800c384 <xTaskResumeAll+0x130>)
 800c32c:	2201      	movs	r2, #1
 800c32e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	3b01      	subs	r3, #1
 800c334:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d1f1      	bne.n	800c320 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c33c:	4b12      	ldr	r3, [pc, #72]	@ (800c388 <xTaskResumeAll+0x134>)
 800c33e:	2200      	movs	r2, #0
 800c340:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c342:	4b10      	ldr	r3, [pc, #64]	@ (800c384 <xTaskResumeAll+0x130>)
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	2b00      	cmp	r3, #0
 800c348:	d009      	beq.n	800c35e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c34a:	2301      	movs	r3, #1
 800c34c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c34e:	4b0f      	ldr	r3, [pc, #60]	@ (800c38c <xTaskResumeAll+0x138>)
 800c350:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c354:	601a      	str	r2, [r3, #0]
 800c356:	f3bf 8f4f 	dsb	sy
 800c35a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c35e:	f001 f9fd 	bl	800d75c <vPortExitCritical>

	return xAlreadyYielded;
 800c362:	68bb      	ldr	r3, [r7, #8]
}
 800c364:	4618      	mov	r0, r3
 800c366:	3710      	adds	r7, #16
 800c368:	46bd      	mov	sp, r7
 800c36a:	bd80      	pop	{r7, pc}
 800c36c:	240015c0 	.word	0x240015c0
 800c370:	24001598 	.word	0x24001598
 800c374:	24001558 	.word	0x24001558
 800c378:	240015a0 	.word	0x240015a0
 800c37c:	240010c8 	.word	0x240010c8
 800c380:	240010c4 	.word	0x240010c4
 800c384:	240015ac 	.word	0x240015ac
 800c388:	240015a8 	.word	0x240015a8
 800c38c:	e000ed04 	.word	0xe000ed04

0800c390 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c390:	b480      	push	{r7}
 800c392:	b083      	sub	sp, #12
 800c394:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c396:	4b05      	ldr	r3, [pc, #20]	@ (800c3ac <xTaskGetTickCount+0x1c>)
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c39c:	687b      	ldr	r3, [r7, #4]
}
 800c39e:	4618      	mov	r0, r3
 800c3a0:	370c      	adds	r7, #12
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a8:	4770      	bx	lr
 800c3aa:	bf00      	nop
 800c3ac:	2400159c 	.word	0x2400159c

0800c3b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b086      	sub	sp, #24
 800c3b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3ba:	4b4f      	ldr	r3, [pc, #316]	@ (800c4f8 <xTaskIncrementTick+0x148>)
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	f040 8090 	bne.w	800c4e4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c3c4:	4b4d      	ldr	r3, [pc, #308]	@ (800c4fc <xTaskIncrementTick+0x14c>)
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	3301      	adds	r3, #1
 800c3ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c3cc:	4a4b      	ldr	r2, [pc, #300]	@ (800c4fc <xTaskIncrementTick+0x14c>)
 800c3ce:	693b      	ldr	r3, [r7, #16]
 800c3d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c3d2:	693b      	ldr	r3, [r7, #16]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d121      	bne.n	800c41c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c3d8:	4b49      	ldr	r3, [pc, #292]	@ (800c500 <xTaskIncrementTick+0x150>)
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d00b      	beq.n	800c3fa <xTaskIncrementTick+0x4a>
	__asm volatile
 800c3e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3e6:	f383 8811 	msr	BASEPRI, r3
 800c3ea:	f3bf 8f6f 	isb	sy
 800c3ee:	f3bf 8f4f 	dsb	sy
 800c3f2:	603b      	str	r3, [r7, #0]
}
 800c3f4:	bf00      	nop
 800c3f6:	bf00      	nop
 800c3f8:	e7fd      	b.n	800c3f6 <xTaskIncrementTick+0x46>
 800c3fa:	4b41      	ldr	r3, [pc, #260]	@ (800c500 <xTaskIncrementTick+0x150>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	60fb      	str	r3, [r7, #12]
 800c400:	4b40      	ldr	r3, [pc, #256]	@ (800c504 <xTaskIncrementTick+0x154>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	4a3e      	ldr	r2, [pc, #248]	@ (800c500 <xTaskIncrementTick+0x150>)
 800c406:	6013      	str	r3, [r2, #0]
 800c408:	4a3e      	ldr	r2, [pc, #248]	@ (800c504 <xTaskIncrementTick+0x154>)
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	6013      	str	r3, [r2, #0]
 800c40e:	4b3e      	ldr	r3, [pc, #248]	@ (800c508 <xTaskIncrementTick+0x158>)
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	3301      	adds	r3, #1
 800c414:	4a3c      	ldr	r2, [pc, #240]	@ (800c508 <xTaskIncrementTick+0x158>)
 800c416:	6013      	str	r3, [r2, #0]
 800c418:	f000 fae2 	bl	800c9e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c41c:	4b3b      	ldr	r3, [pc, #236]	@ (800c50c <xTaskIncrementTick+0x15c>)
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	693a      	ldr	r2, [r7, #16]
 800c422:	429a      	cmp	r2, r3
 800c424:	d349      	bcc.n	800c4ba <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c426:	4b36      	ldr	r3, [pc, #216]	@ (800c500 <xTaskIncrementTick+0x150>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d104      	bne.n	800c43a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c430:	4b36      	ldr	r3, [pc, #216]	@ (800c50c <xTaskIncrementTick+0x15c>)
 800c432:	f04f 32ff 	mov.w	r2, #4294967295
 800c436:	601a      	str	r2, [r3, #0]
					break;
 800c438:	e03f      	b.n	800c4ba <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c43a:	4b31      	ldr	r3, [pc, #196]	@ (800c500 <xTaskIncrementTick+0x150>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	68db      	ldr	r3, [r3, #12]
 800c440:	68db      	ldr	r3, [r3, #12]
 800c442:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	685b      	ldr	r3, [r3, #4]
 800c448:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c44a:	693a      	ldr	r2, [r7, #16]
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	429a      	cmp	r2, r3
 800c450:	d203      	bcs.n	800c45a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c452:	4a2e      	ldr	r2, [pc, #184]	@ (800c50c <xTaskIncrementTick+0x15c>)
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c458:	e02f      	b.n	800c4ba <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	3304      	adds	r3, #4
 800c45e:	4618      	mov	r0, r3
 800c460:	f7fe fb28 	bl	800aab4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d004      	beq.n	800c476 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	3318      	adds	r3, #24
 800c470:	4618      	mov	r0, r3
 800c472:	f7fe fb1f 	bl	800aab4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c476:	68bb      	ldr	r3, [r7, #8]
 800c478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c47a:	4b25      	ldr	r3, [pc, #148]	@ (800c510 <xTaskIncrementTick+0x160>)
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	429a      	cmp	r2, r3
 800c480:	d903      	bls.n	800c48a <xTaskIncrementTick+0xda>
 800c482:	68bb      	ldr	r3, [r7, #8]
 800c484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c486:	4a22      	ldr	r2, [pc, #136]	@ (800c510 <xTaskIncrementTick+0x160>)
 800c488:	6013      	str	r3, [r2, #0]
 800c48a:	68bb      	ldr	r3, [r7, #8]
 800c48c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c48e:	4613      	mov	r3, r2
 800c490:	009b      	lsls	r3, r3, #2
 800c492:	4413      	add	r3, r2
 800c494:	009b      	lsls	r3, r3, #2
 800c496:	4a1f      	ldr	r2, [pc, #124]	@ (800c514 <xTaskIncrementTick+0x164>)
 800c498:	441a      	add	r2, r3
 800c49a:	68bb      	ldr	r3, [r7, #8]
 800c49c:	3304      	adds	r3, #4
 800c49e:	4619      	mov	r1, r3
 800c4a0:	4610      	mov	r0, r2
 800c4a2:	f7fe faaa 	bl	800a9fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c4a6:	68bb      	ldr	r3, [r7, #8]
 800c4a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4aa:	4b1b      	ldr	r3, [pc, #108]	@ (800c518 <xTaskIncrementTick+0x168>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4b0:	429a      	cmp	r2, r3
 800c4b2:	d3b8      	bcc.n	800c426 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c4b8:	e7b5      	b.n	800c426 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c4ba:	4b17      	ldr	r3, [pc, #92]	@ (800c518 <xTaskIncrementTick+0x168>)
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4c0:	4914      	ldr	r1, [pc, #80]	@ (800c514 <xTaskIncrementTick+0x164>)
 800c4c2:	4613      	mov	r3, r2
 800c4c4:	009b      	lsls	r3, r3, #2
 800c4c6:	4413      	add	r3, r2
 800c4c8:	009b      	lsls	r3, r3, #2
 800c4ca:	440b      	add	r3, r1
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	2b01      	cmp	r3, #1
 800c4d0:	d901      	bls.n	800c4d6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c4d2:	2301      	movs	r3, #1
 800c4d4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c4d6:	4b11      	ldr	r3, [pc, #68]	@ (800c51c <xTaskIncrementTick+0x16c>)
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d007      	beq.n	800c4ee <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	617b      	str	r3, [r7, #20]
 800c4e2:	e004      	b.n	800c4ee <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c4e4:	4b0e      	ldr	r3, [pc, #56]	@ (800c520 <xTaskIncrementTick+0x170>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	3301      	adds	r3, #1
 800c4ea:	4a0d      	ldr	r2, [pc, #52]	@ (800c520 <xTaskIncrementTick+0x170>)
 800c4ec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c4ee:	697b      	ldr	r3, [r7, #20]
}
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	3718      	adds	r7, #24
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bd80      	pop	{r7, pc}
 800c4f8:	240015c0 	.word	0x240015c0
 800c4fc:	2400159c 	.word	0x2400159c
 800c500:	24001550 	.word	0x24001550
 800c504:	24001554 	.word	0x24001554
 800c508:	240015b0 	.word	0x240015b0
 800c50c:	240015b8 	.word	0x240015b8
 800c510:	240015a0 	.word	0x240015a0
 800c514:	240010c8 	.word	0x240010c8
 800c518:	240010c4 	.word	0x240010c4
 800c51c:	240015ac 	.word	0x240015ac
 800c520:	240015a8 	.word	0x240015a8

0800c524 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c524:	b480      	push	{r7}
 800c526:	b085      	sub	sp, #20
 800c528:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c52a:	4b2b      	ldr	r3, [pc, #172]	@ (800c5d8 <vTaskSwitchContext+0xb4>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d003      	beq.n	800c53a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c532:	4b2a      	ldr	r3, [pc, #168]	@ (800c5dc <vTaskSwitchContext+0xb8>)
 800c534:	2201      	movs	r2, #1
 800c536:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c538:	e047      	b.n	800c5ca <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800c53a:	4b28      	ldr	r3, [pc, #160]	@ (800c5dc <vTaskSwitchContext+0xb8>)
 800c53c:	2200      	movs	r2, #0
 800c53e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c540:	4b27      	ldr	r3, [pc, #156]	@ (800c5e0 <vTaskSwitchContext+0xbc>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	60fb      	str	r3, [r7, #12]
 800c546:	e011      	b.n	800c56c <vTaskSwitchContext+0x48>
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d10b      	bne.n	800c566 <vTaskSwitchContext+0x42>
	__asm volatile
 800c54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c552:	f383 8811 	msr	BASEPRI, r3
 800c556:	f3bf 8f6f 	isb	sy
 800c55a:	f3bf 8f4f 	dsb	sy
 800c55e:	607b      	str	r3, [r7, #4]
}
 800c560:	bf00      	nop
 800c562:	bf00      	nop
 800c564:	e7fd      	b.n	800c562 <vTaskSwitchContext+0x3e>
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	3b01      	subs	r3, #1
 800c56a:	60fb      	str	r3, [r7, #12]
 800c56c:	491d      	ldr	r1, [pc, #116]	@ (800c5e4 <vTaskSwitchContext+0xc0>)
 800c56e:	68fa      	ldr	r2, [r7, #12]
 800c570:	4613      	mov	r3, r2
 800c572:	009b      	lsls	r3, r3, #2
 800c574:	4413      	add	r3, r2
 800c576:	009b      	lsls	r3, r3, #2
 800c578:	440b      	add	r3, r1
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d0e3      	beq.n	800c548 <vTaskSwitchContext+0x24>
 800c580:	68fa      	ldr	r2, [r7, #12]
 800c582:	4613      	mov	r3, r2
 800c584:	009b      	lsls	r3, r3, #2
 800c586:	4413      	add	r3, r2
 800c588:	009b      	lsls	r3, r3, #2
 800c58a:	4a16      	ldr	r2, [pc, #88]	@ (800c5e4 <vTaskSwitchContext+0xc0>)
 800c58c:	4413      	add	r3, r2
 800c58e:	60bb      	str	r3, [r7, #8]
 800c590:	68bb      	ldr	r3, [r7, #8]
 800c592:	685b      	ldr	r3, [r3, #4]
 800c594:	685a      	ldr	r2, [r3, #4]
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	605a      	str	r2, [r3, #4]
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	685a      	ldr	r2, [r3, #4]
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	3308      	adds	r3, #8
 800c5a2:	429a      	cmp	r2, r3
 800c5a4:	d104      	bne.n	800c5b0 <vTaskSwitchContext+0x8c>
 800c5a6:	68bb      	ldr	r3, [r7, #8]
 800c5a8:	685b      	ldr	r3, [r3, #4]
 800c5aa:	685a      	ldr	r2, [r3, #4]
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	605a      	str	r2, [r3, #4]
 800c5b0:	68bb      	ldr	r3, [r7, #8]
 800c5b2:	685b      	ldr	r3, [r3, #4]
 800c5b4:	68db      	ldr	r3, [r3, #12]
 800c5b6:	4a0c      	ldr	r2, [pc, #48]	@ (800c5e8 <vTaskSwitchContext+0xc4>)
 800c5b8:	6013      	str	r3, [r2, #0]
 800c5ba:	4a09      	ldr	r2, [pc, #36]	@ (800c5e0 <vTaskSwitchContext+0xbc>)
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c5c0:	4b09      	ldr	r3, [pc, #36]	@ (800c5e8 <vTaskSwitchContext+0xc4>)
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	3354      	adds	r3, #84	@ 0x54
 800c5c6:	4a09      	ldr	r2, [pc, #36]	@ (800c5ec <vTaskSwitchContext+0xc8>)
 800c5c8:	6013      	str	r3, [r2, #0]
}
 800c5ca:	bf00      	nop
 800c5cc:	3714      	adds	r7, #20
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d4:	4770      	bx	lr
 800c5d6:	bf00      	nop
 800c5d8:	240015c0 	.word	0x240015c0
 800c5dc:	240015ac 	.word	0x240015ac
 800c5e0:	240015a0 	.word	0x240015a0
 800c5e4:	240010c8 	.word	0x240010c8
 800c5e8:	240010c4 	.word	0x240010c4
 800c5ec:	24000354 	.word	0x24000354

0800c5f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b084      	sub	sp, #16
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
 800c5f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d10b      	bne.n	800c618 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c604:	f383 8811 	msr	BASEPRI, r3
 800c608:	f3bf 8f6f 	isb	sy
 800c60c:	f3bf 8f4f 	dsb	sy
 800c610:	60fb      	str	r3, [r7, #12]
}
 800c612:	bf00      	nop
 800c614:	bf00      	nop
 800c616:	e7fd      	b.n	800c614 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c618:	4b07      	ldr	r3, [pc, #28]	@ (800c638 <vTaskPlaceOnEventList+0x48>)
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	3318      	adds	r3, #24
 800c61e:	4619      	mov	r1, r3
 800c620:	6878      	ldr	r0, [r7, #4]
 800c622:	f7fe fa0e 	bl	800aa42 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c626:	2101      	movs	r1, #1
 800c628:	6838      	ldr	r0, [r7, #0]
 800c62a:	f000 fb87 	bl	800cd3c <prvAddCurrentTaskToDelayedList>
}
 800c62e:	bf00      	nop
 800c630:	3710      	adds	r7, #16
 800c632:	46bd      	mov	sp, r7
 800c634:	bd80      	pop	{r7, pc}
 800c636:	bf00      	nop
 800c638:	240010c4 	.word	0x240010c4

0800c63c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b086      	sub	sp, #24
 800c640:	af00      	add	r7, sp, #0
 800c642:	60f8      	str	r0, [r7, #12]
 800c644:	60b9      	str	r1, [r7, #8]
 800c646:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d10b      	bne.n	800c666 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c64e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c652:	f383 8811 	msr	BASEPRI, r3
 800c656:	f3bf 8f6f 	isb	sy
 800c65a:	f3bf 8f4f 	dsb	sy
 800c65e:	617b      	str	r3, [r7, #20]
}
 800c660:	bf00      	nop
 800c662:	bf00      	nop
 800c664:	e7fd      	b.n	800c662 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c666:	4b0a      	ldr	r3, [pc, #40]	@ (800c690 <vTaskPlaceOnEventListRestricted+0x54>)
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	3318      	adds	r3, #24
 800c66c:	4619      	mov	r1, r3
 800c66e:	68f8      	ldr	r0, [r7, #12]
 800c670:	f7fe f9c3 	bl	800a9fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d002      	beq.n	800c680 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c67a:	f04f 33ff 	mov.w	r3, #4294967295
 800c67e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c680:	6879      	ldr	r1, [r7, #4]
 800c682:	68b8      	ldr	r0, [r7, #8]
 800c684:	f000 fb5a 	bl	800cd3c <prvAddCurrentTaskToDelayedList>
	}
 800c688:	bf00      	nop
 800c68a:	3718      	adds	r7, #24
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}
 800c690:	240010c4 	.word	0x240010c4

0800c694 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b086      	sub	sp, #24
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	68db      	ldr	r3, [r3, #12]
 800c6a0:	68db      	ldr	r3, [r3, #12]
 800c6a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c6a4:	693b      	ldr	r3, [r7, #16]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d10b      	bne.n	800c6c2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6ae:	f383 8811 	msr	BASEPRI, r3
 800c6b2:	f3bf 8f6f 	isb	sy
 800c6b6:	f3bf 8f4f 	dsb	sy
 800c6ba:	60fb      	str	r3, [r7, #12]
}
 800c6bc:	bf00      	nop
 800c6be:	bf00      	nop
 800c6c0:	e7fd      	b.n	800c6be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c6c2:	693b      	ldr	r3, [r7, #16]
 800c6c4:	3318      	adds	r3, #24
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f7fe f9f4 	bl	800aab4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c6cc:	4b1d      	ldr	r3, [pc, #116]	@ (800c744 <xTaskRemoveFromEventList+0xb0>)
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d11d      	bne.n	800c710 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	3304      	adds	r3, #4
 800c6d8:	4618      	mov	r0, r3
 800c6da:	f7fe f9eb 	bl	800aab4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c6de:	693b      	ldr	r3, [r7, #16]
 800c6e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6e2:	4b19      	ldr	r3, [pc, #100]	@ (800c748 <xTaskRemoveFromEventList+0xb4>)
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d903      	bls.n	800c6f2 <xTaskRemoveFromEventList+0x5e>
 800c6ea:	693b      	ldr	r3, [r7, #16]
 800c6ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6ee:	4a16      	ldr	r2, [pc, #88]	@ (800c748 <xTaskRemoveFromEventList+0xb4>)
 800c6f0:	6013      	str	r3, [r2, #0]
 800c6f2:	693b      	ldr	r3, [r7, #16]
 800c6f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6f6:	4613      	mov	r3, r2
 800c6f8:	009b      	lsls	r3, r3, #2
 800c6fa:	4413      	add	r3, r2
 800c6fc:	009b      	lsls	r3, r3, #2
 800c6fe:	4a13      	ldr	r2, [pc, #76]	@ (800c74c <xTaskRemoveFromEventList+0xb8>)
 800c700:	441a      	add	r2, r3
 800c702:	693b      	ldr	r3, [r7, #16]
 800c704:	3304      	adds	r3, #4
 800c706:	4619      	mov	r1, r3
 800c708:	4610      	mov	r0, r2
 800c70a:	f7fe f976 	bl	800a9fa <vListInsertEnd>
 800c70e:	e005      	b.n	800c71c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c710:	693b      	ldr	r3, [r7, #16]
 800c712:	3318      	adds	r3, #24
 800c714:	4619      	mov	r1, r3
 800c716:	480e      	ldr	r0, [pc, #56]	@ (800c750 <xTaskRemoveFromEventList+0xbc>)
 800c718:	f7fe f96f 	bl	800a9fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c71c:	693b      	ldr	r3, [r7, #16]
 800c71e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c720:	4b0c      	ldr	r3, [pc, #48]	@ (800c754 <xTaskRemoveFromEventList+0xc0>)
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c726:	429a      	cmp	r2, r3
 800c728:	d905      	bls.n	800c736 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c72a:	2301      	movs	r3, #1
 800c72c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c72e:	4b0a      	ldr	r3, [pc, #40]	@ (800c758 <xTaskRemoveFromEventList+0xc4>)
 800c730:	2201      	movs	r2, #1
 800c732:	601a      	str	r2, [r3, #0]
 800c734:	e001      	b.n	800c73a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c736:	2300      	movs	r3, #0
 800c738:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c73a:	697b      	ldr	r3, [r7, #20]
}
 800c73c:	4618      	mov	r0, r3
 800c73e:	3718      	adds	r7, #24
 800c740:	46bd      	mov	sp, r7
 800c742:	bd80      	pop	{r7, pc}
 800c744:	240015c0 	.word	0x240015c0
 800c748:	240015a0 	.word	0x240015a0
 800c74c:	240010c8 	.word	0x240010c8
 800c750:	24001558 	.word	0x24001558
 800c754:	240010c4 	.word	0x240010c4
 800c758:	240015ac 	.word	0x240015ac

0800c75c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c75c:	b480      	push	{r7}
 800c75e:	b083      	sub	sp, #12
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c764:	4b06      	ldr	r3, [pc, #24]	@ (800c780 <vTaskInternalSetTimeOutState+0x24>)
 800c766:	681a      	ldr	r2, [r3, #0]
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c76c:	4b05      	ldr	r3, [pc, #20]	@ (800c784 <vTaskInternalSetTimeOutState+0x28>)
 800c76e:	681a      	ldr	r2, [r3, #0]
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	605a      	str	r2, [r3, #4]
}
 800c774:	bf00      	nop
 800c776:	370c      	adds	r7, #12
 800c778:	46bd      	mov	sp, r7
 800c77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77e:	4770      	bx	lr
 800c780:	240015b0 	.word	0x240015b0
 800c784:	2400159c 	.word	0x2400159c

0800c788 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b088      	sub	sp, #32
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
 800c790:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d10b      	bne.n	800c7b0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c79c:	f383 8811 	msr	BASEPRI, r3
 800c7a0:	f3bf 8f6f 	isb	sy
 800c7a4:	f3bf 8f4f 	dsb	sy
 800c7a8:	613b      	str	r3, [r7, #16]
}
 800c7aa:	bf00      	nop
 800c7ac:	bf00      	nop
 800c7ae:	e7fd      	b.n	800c7ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d10b      	bne.n	800c7ce <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c7b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7ba:	f383 8811 	msr	BASEPRI, r3
 800c7be:	f3bf 8f6f 	isb	sy
 800c7c2:	f3bf 8f4f 	dsb	sy
 800c7c6:	60fb      	str	r3, [r7, #12]
}
 800c7c8:	bf00      	nop
 800c7ca:	bf00      	nop
 800c7cc:	e7fd      	b.n	800c7ca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c7ce:	f000 ff93 	bl	800d6f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c7d2:	4b1d      	ldr	r3, [pc, #116]	@ (800c848 <xTaskCheckForTimeOut+0xc0>)
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	685b      	ldr	r3, [r3, #4]
 800c7dc:	69ba      	ldr	r2, [r7, #24]
 800c7de:	1ad3      	subs	r3, r2, r3
 800c7e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7ea:	d102      	bne.n	800c7f2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	61fb      	str	r3, [r7, #28]
 800c7f0:	e023      	b.n	800c83a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681a      	ldr	r2, [r3, #0]
 800c7f6:	4b15      	ldr	r3, [pc, #84]	@ (800c84c <xTaskCheckForTimeOut+0xc4>)
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	429a      	cmp	r2, r3
 800c7fc:	d007      	beq.n	800c80e <xTaskCheckForTimeOut+0x86>
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	685b      	ldr	r3, [r3, #4]
 800c802:	69ba      	ldr	r2, [r7, #24]
 800c804:	429a      	cmp	r2, r3
 800c806:	d302      	bcc.n	800c80e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c808:	2301      	movs	r3, #1
 800c80a:	61fb      	str	r3, [r7, #28]
 800c80c:	e015      	b.n	800c83a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c80e:	683b      	ldr	r3, [r7, #0]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	697a      	ldr	r2, [r7, #20]
 800c814:	429a      	cmp	r2, r3
 800c816:	d20b      	bcs.n	800c830 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c818:	683b      	ldr	r3, [r7, #0]
 800c81a:	681a      	ldr	r2, [r3, #0]
 800c81c:	697b      	ldr	r3, [r7, #20]
 800c81e:	1ad2      	subs	r2, r2, r3
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c824:	6878      	ldr	r0, [r7, #4]
 800c826:	f7ff ff99 	bl	800c75c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c82a:	2300      	movs	r3, #0
 800c82c:	61fb      	str	r3, [r7, #28]
 800c82e:	e004      	b.n	800c83a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	2200      	movs	r2, #0
 800c834:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c836:	2301      	movs	r3, #1
 800c838:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c83a:	f000 ff8f 	bl	800d75c <vPortExitCritical>

	return xReturn;
 800c83e:	69fb      	ldr	r3, [r7, #28]
}
 800c840:	4618      	mov	r0, r3
 800c842:	3720      	adds	r7, #32
 800c844:	46bd      	mov	sp, r7
 800c846:	bd80      	pop	{r7, pc}
 800c848:	2400159c 	.word	0x2400159c
 800c84c:	240015b0 	.word	0x240015b0

0800c850 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c850:	b480      	push	{r7}
 800c852:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c854:	4b03      	ldr	r3, [pc, #12]	@ (800c864 <vTaskMissedYield+0x14>)
 800c856:	2201      	movs	r2, #1
 800c858:	601a      	str	r2, [r3, #0]
}
 800c85a:	bf00      	nop
 800c85c:	46bd      	mov	sp, r7
 800c85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c862:	4770      	bx	lr
 800c864:	240015ac 	.word	0x240015ac

0800c868 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b082      	sub	sp, #8
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c870:	f000 f852 	bl	800c918 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c874:	4b06      	ldr	r3, [pc, #24]	@ (800c890 <prvIdleTask+0x28>)
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	2b01      	cmp	r3, #1
 800c87a:	d9f9      	bls.n	800c870 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c87c:	4b05      	ldr	r3, [pc, #20]	@ (800c894 <prvIdleTask+0x2c>)
 800c87e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c882:	601a      	str	r2, [r3, #0]
 800c884:	f3bf 8f4f 	dsb	sy
 800c888:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c88c:	e7f0      	b.n	800c870 <prvIdleTask+0x8>
 800c88e:	bf00      	nop
 800c890:	240010c8 	.word	0x240010c8
 800c894:	e000ed04 	.word	0xe000ed04

0800c898 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c898:	b580      	push	{r7, lr}
 800c89a:	b082      	sub	sp, #8
 800c89c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c89e:	2300      	movs	r3, #0
 800c8a0:	607b      	str	r3, [r7, #4]
 800c8a2:	e00c      	b.n	800c8be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c8a4:	687a      	ldr	r2, [r7, #4]
 800c8a6:	4613      	mov	r3, r2
 800c8a8:	009b      	lsls	r3, r3, #2
 800c8aa:	4413      	add	r3, r2
 800c8ac:	009b      	lsls	r3, r3, #2
 800c8ae:	4a12      	ldr	r2, [pc, #72]	@ (800c8f8 <prvInitialiseTaskLists+0x60>)
 800c8b0:	4413      	add	r3, r2
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f7fe f874 	bl	800a9a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	3301      	adds	r3, #1
 800c8bc:	607b      	str	r3, [r7, #4]
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	2b37      	cmp	r3, #55	@ 0x37
 800c8c2:	d9ef      	bls.n	800c8a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c8c4:	480d      	ldr	r0, [pc, #52]	@ (800c8fc <prvInitialiseTaskLists+0x64>)
 800c8c6:	f7fe f86b 	bl	800a9a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c8ca:	480d      	ldr	r0, [pc, #52]	@ (800c900 <prvInitialiseTaskLists+0x68>)
 800c8cc:	f7fe f868 	bl	800a9a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c8d0:	480c      	ldr	r0, [pc, #48]	@ (800c904 <prvInitialiseTaskLists+0x6c>)
 800c8d2:	f7fe f865 	bl	800a9a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c8d6:	480c      	ldr	r0, [pc, #48]	@ (800c908 <prvInitialiseTaskLists+0x70>)
 800c8d8:	f7fe f862 	bl	800a9a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c8dc:	480b      	ldr	r0, [pc, #44]	@ (800c90c <prvInitialiseTaskLists+0x74>)
 800c8de:	f7fe f85f 	bl	800a9a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c8e2:	4b0b      	ldr	r3, [pc, #44]	@ (800c910 <prvInitialiseTaskLists+0x78>)
 800c8e4:	4a05      	ldr	r2, [pc, #20]	@ (800c8fc <prvInitialiseTaskLists+0x64>)
 800c8e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c8e8:	4b0a      	ldr	r3, [pc, #40]	@ (800c914 <prvInitialiseTaskLists+0x7c>)
 800c8ea:	4a05      	ldr	r2, [pc, #20]	@ (800c900 <prvInitialiseTaskLists+0x68>)
 800c8ec:	601a      	str	r2, [r3, #0]
}
 800c8ee:	bf00      	nop
 800c8f0:	3708      	adds	r7, #8
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	bd80      	pop	{r7, pc}
 800c8f6:	bf00      	nop
 800c8f8:	240010c8 	.word	0x240010c8
 800c8fc:	24001528 	.word	0x24001528
 800c900:	2400153c 	.word	0x2400153c
 800c904:	24001558 	.word	0x24001558
 800c908:	2400156c 	.word	0x2400156c
 800c90c:	24001584 	.word	0x24001584
 800c910:	24001550 	.word	0x24001550
 800c914:	24001554 	.word	0x24001554

0800c918 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b082      	sub	sp, #8
 800c91c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c91e:	e019      	b.n	800c954 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c920:	f000 feea 	bl	800d6f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c924:	4b10      	ldr	r3, [pc, #64]	@ (800c968 <prvCheckTasksWaitingTermination+0x50>)
 800c926:	68db      	ldr	r3, [r3, #12]
 800c928:	68db      	ldr	r3, [r3, #12]
 800c92a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	3304      	adds	r3, #4
 800c930:	4618      	mov	r0, r3
 800c932:	f7fe f8bf 	bl	800aab4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c936:	4b0d      	ldr	r3, [pc, #52]	@ (800c96c <prvCheckTasksWaitingTermination+0x54>)
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	3b01      	subs	r3, #1
 800c93c:	4a0b      	ldr	r2, [pc, #44]	@ (800c96c <prvCheckTasksWaitingTermination+0x54>)
 800c93e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c940:	4b0b      	ldr	r3, [pc, #44]	@ (800c970 <prvCheckTasksWaitingTermination+0x58>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	3b01      	subs	r3, #1
 800c946:	4a0a      	ldr	r2, [pc, #40]	@ (800c970 <prvCheckTasksWaitingTermination+0x58>)
 800c948:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c94a:	f000 ff07 	bl	800d75c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c94e:	6878      	ldr	r0, [r7, #4]
 800c950:	f000 f810 	bl	800c974 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c954:	4b06      	ldr	r3, [pc, #24]	@ (800c970 <prvCheckTasksWaitingTermination+0x58>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d1e1      	bne.n	800c920 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c95c:	bf00      	nop
 800c95e:	bf00      	nop
 800c960:	3708      	adds	r7, #8
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}
 800c966:	bf00      	nop
 800c968:	2400156c 	.word	0x2400156c
 800c96c:	24001598 	.word	0x24001598
 800c970:	24001580 	.word	0x24001580

0800c974 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c974:	b580      	push	{r7, lr}
 800c976:	b084      	sub	sp, #16
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	3354      	adds	r3, #84	@ 0x54
 800c980:	4618      	mov	r0, r3
 800c982:	f002 f949 	bl	800ec18 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d108      	bne.n	800c9a2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c994:	4618      	mov	r0, r3
 800c996:	f001 f89f 	bl	800dad8 <vPortFree>
				vPortFree( pxTCB );
 800c99a:	6878      	ldr	r0, [r7, #4]
 800c99c:	f001 f89c 	bl	800dad8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c9a0:	e019      	b.n	800c9d6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c9a8:	2b01      	cmp	r3, #1
 800c9aa:	d103      	bne.n	800c9b4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c9ac:	6878      	ldr	r0, [r7, #4]
 800c9ae:	f001 f893 	bl	800dad8 <vPortFree>
	}
 800c9b2:	e010      	b.n	800c9d6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c9ba:	2b02      	cmp	r3, #2
 800c9bc:	d00b      	beq.n	800c9d6 <prvDeleteTCB+0x62>
	__asm volatile
 800c9be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9c2:	f383 8811 	msr	BASEPRI, r3
 800c9c6:	f3bf 8f6f 	isb	sy
 800c9ca:	f3bf 8f4f 	dsb	sy
 800c9ce:	60fb      	str	r3, [r7, #12]
}
 800c9d0:	bf00      	nop
 800c9d2:	bf00      	nop
 800c9d4:	e7fd      	b.n	800c9d2 <prvDeleteTCB+0x5e>
	}
 800c9d6:	bf00      	nop
 800c9d8:	3710      	adds	r7, #16
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
	...

0800c9e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c9e0:	b480      	push	{r7}
 800c9e2:	b083      	sub	sp, #12
 800c9e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c9e6:	4b0c      	ldr	r3, [pc, #48]	@ (800ca18 <prvResetNextTaskUnblockTime+0x38>)
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d104      	bne.n	800c9fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c9f0:	4b0a      	ldr	r3, [pc, #40]	@ (800ca1c <prvResetNextTaskUnblockTime+0x3c>)
 800c9f2:	f04f 32ff 	mov.w	r2, #4294967295
 800c9f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c9f8:	e008      	b.n	800ca0c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c9fa:	4b07      	ldr	r3, [pc, #28]	@ (800ca18 <prvResetNextTaskUnblockTime+0x38>)
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	68db      	ldr	r3, [r3, #12]
 800ca00:	68db      	ldr	r3, [r3, #12]
 800ca02:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	685b      	ldr	r3, [r3, #4]
 800ca08:	4a04      	ldr	r2, [pc, #16]	@ (800ca1c <prvResetNextTaskUnblockTime+0x3c>)
 800ca0a:	6013      	str	r3, [r2, #0]
}
 800ca0c:	bf00      	nop
 800ca0e:	370c      	adds	r7, #12
 800ca10:	46bd      	mov	sp, r7
 800ca12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca16:	4770      	bx	lr
 800ca18:	24001550 	.word	0x24001550
 800ca1c:	240015b8 	.word	0x240015b8

0800ca20 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ca20:	b480      	push	{r7}
 800ca22:	b083      	sub	sp, #12
 800ca24:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ca26:	4b0b      	ldr	r3, [pc, #44]	@ (800ca54 <xTaskGetSchedulerState+0x34>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d102      	bne.n	800ca34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ca2e:	2301      	movs	r3, #1
 800ca30:	607b      	str	r3, [r7, #4]
 800ca32:	e008      	b.n	800ca46 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca34:	4b08      	ldr	r3, [pc, #32]	@ (800ca58 <xTaskGetSchedulerState+0x38>)
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d102      	bne.n	800ca42 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ca3c:	2302      	movs	r3, #2
 800ca3e:	607b      	str	r3, [r7, #4]
 800ca40:	e001      	b.n	800ca46 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ca42:	2300      	movs	r3, #0
 800ca44:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ca46:	687b      	ldr	r3, [r7, #4]
	}
 800ca48:	4618      	mov	r0, r3
 800ca4a:	370c      	adds	r7, #12
 800ca4c:	46bd      	mov	sp, r7
 800ca4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca52:	4770      	bx	lr
 800ca54:	240015a4 	.word	0x240015a4
 800ca58:	240015c0 	.word	0x240015c0

0800ca5c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b084      	sub	sp, #16
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ca68:	2300      	movs	r3, #0
 800ca6a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d051      	beq.n	800cb16 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ca72:	68bb      	ldr	r3, [r7, #8]
 800ca74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca76:	4b2a      	ldr	r3, [pc, #168]	@ (800cb20 <xTaskPriorityInherit+0xc4>)
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca7c:	429a      	cmp	r2, r3
 800ca7e:	d241      	bcs.n	800cb04 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ca80:	68bb      	ldr	r3, [r7, #8]
 800ca82:	699b      	ldr	r3, [r3, #24]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	db06      	blt.n	800ca96 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ca88:	4b25      	ldr	r3, [pc, #148]	@ (800cb20 <xTaskPriorityInherit+0xc4>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca8e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ca96:	68bb      	ldr	r3, [r7, #8]
 800ca98:	6959      	ldr	r1, [r3, #20]
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca9e:	4613      	mov	r3, r2
 800caa0:	009b      	lsls	r3, r3, #2
 800caa2:	4413      	add	r3, r2
 800caa4:	009b      	lsls	r3, r3, #2
 800caa6:	4a1f      	ldr	r2, [pc, #124]	@ (800cb24 <xTaskPriorityInherit+0xc8>)
 800caa8:	4413      	add	r3, r2
 800caaa:	4299      	cmp	r1, r3
 800caac:	d122      	bne.n	800caf4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	3304      	adds	r3, #4
 800cab2:	4618      	mov	r0, r3
 800cab4:	f7fd fffe 	bl	800aab4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cab8:	4b19      	ldr	r3, [pc, #100]	@ (800cb20 <xTaskPriorityInherit+0xc4>)
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cabe:	68bb      	ldr	r3, [r7, #8]
 800cac0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800cac2:	68bb      	ldr	r3, [r7, #8]
 800cac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cac6:	4b18      	ldr	r3, [pc, #96]	@ (800cb28 <xTaskPriorityInherit+0xcc>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	429a      	cmp	r2, r3
 800cacc:	d903      	bls.n	800cad6 <xTaskPriorityInherit+0x7a>
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cad2:	4a15      	ldr	r2, [pc, #84]	@ (800cb28 <xTaskPriorityInherit+0xcc>)
 800cad4:	6013      	str	r3, [r2, #0]
 800cad6:	68bb      	ldr	r3, [r7, #8]
 800cad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cada:	4613      	mov	r3, r2
 800cadc:	009b      	lsls	r3, r3, #2
 800cade:	4413      	add	r3, r2
 800cae0:	009b      	lsls	r3, r3, #2
 800cae2:	4a10      	ldr	r2, [pc, #64]	@ (800cb24 <xTaskPriorityInherit+0xc8>)
 800cae4:	441a      	add	r2, r3
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	3304      	adds	r3, #4
 800caea:	4619      	mov	r1, r3
 800caec:	4610      	mov	r0, r2
 800caee:	f7fd ff84 	bl	800a9fa <vListInsertEnd>
 800caf2:	e004      	b.n	800cafe <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800caf4:	4b0a      	ldr	r3, [pc, #40]	@ (800cb20 <xTaskPriorityInherit+0xc4>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800cafe:	2301      	movs	r3, #1
 800cb00:	60fb      	str	r3, [r7, #12]
 800cb02:	e008      	b.n	800cb16 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800cb04:	68bb      	ldr	r3, [r7, #8]
 800cb06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cb08:	4b05      	ldr	r3, [pc, #20]	@ (800cb20 <xTaskPriorityInherit+0xc4>)
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb0e:	429a      	cmp	r2, r3
 800cb10:	d201      	bcs.n	800cb16 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800cb12:	2301      	movs	r3, #1
 800cb14:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cb16:	68fb      	ldr	r3, [r7, #12]
	}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3710      	adds	r7, #16
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	bd80      	pop	{r7, pc}
 800cb20:	240010c4 	.word	0x240010c4
 800cb24:	240010c8 	.word	0x240010c8
 800cb28:	240015a0 	.word	0x240015a0

0800cb2c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b086      	sub	sp, #24
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cb38:	2300      	movs	r3, #0
 800cb3a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d058      	beq.n	800cbf4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cb42:	4b2f      	ldr	r3, [pc, #188]	@ (800cc00 <xTaskPriorityDisinherit+0xd4>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	693a      	ldr	r2, [r7, #16]
 800cb48:	429a      	cmp	r2, r3
 800cb4a:	d00b      	beq.n	800cb64 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800cb4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb50:	f383 8811 	msr	BASEPRI, r3
 800cb54:	f3bf 8f6f 	isb	sy
 800cb58:	f3bf 8f4f 	dsb	sy
 800cb5c:	60fb      	str	r3, [r7, #12]
}
 800cb5e:	bf00      	nop
 800cb60:	bf00      	nop
 800cb62:	e7fd      	b.n	800cb60 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cb64:	693b      	ldr	r3, [r7, #16]
 800cb66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d10b      	bne.n	800cb84 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800cb6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb70:	f383 8811 	msr	BASEPRI, r3
 800cb74:	f3bf 8f6f 	isb	sy
 800cb78:	f3bf 8f4f 	dsb	sy
 800cb7c:	60bb      	str	r3, [r7, #8]
}
 800cb7e:	bf00      	nop
 800cb80:	bf00      	nop
 800cb82:	e7fd      	b.n	800cb80 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800cb84:	693b      	ldr	r3, [r7, #16]
 800cb86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb88:	1e5a      	subs	r2, r3, #1
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cb8e:	693b      	ldr	r3, [r7, #16]
 800cb90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb92:	693b      	ldr	r3, [r7, #16]
 800cb94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cb96:	429a      	cmp	r2, r3
 800cb98:	d02c      	beq.n	800cbf4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cb9a:	693b      	ldr	r3, [r7, #16]
 800cb9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d128      	bne.n	800cbf4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cba2:	693b      	ldr	r3, [r7, #16]
 800cba4:	3304      	adds	r3, #4
 800cba6:	4618      	mov	r0, r3
 800cba8:	f7fd ff84 	bl	800aab4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cbac:	693b      	ldr	r3, [r7, #16]
 800cbae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cbb0:	693b      	ldr	r3, [r7, #16]
 800cbb2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cbb4:	693b      	ldr	r3, [r7, #16]
 800cbb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbb8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800cbbc:	693b      	ldr	r3, [r7, #16]
 800cbbe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cbc0:	693b      	ldr	r3, [r7, #16]
 800cbc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cbc4:	4b0f      	ldr	r3, [pc, #60]	@ (800cc04 <xTaskPriorityDisinherit+0xd8>)
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	429a      	cmp	r2, r3
 800cbca:	d903      	bls.n	800cbd4 <xTaskPriorityDisinherit+0xa8>
 800cbcc:	693b      	ldr	r3, [r7, #16]
 800cbce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbd0:	4a0c      	ldr	r2, [pc, #48]	@ (800cc04 <xTaskPriorityDisinherit+0xd8>)
 800cbd2:	6013      	str	r3, [r2, #0]
 800cbd4:	693b      	ldr	r3, [r7, #16]
 800cbd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cbd8:	4613      	mov	r3, r2
 800cbda:	009b      	lsls	r3, r3, #2
 800cbdc:	4413      	add	r3, r2
 800cbde:	009b      	lsls	r3, r3, #2
 800cbe0:	4a09      	ldr	r2, [pc, #36]	@ (800cc08 <xTaskPriorityDisinherit+0xdc>)
 800cbe2:	441a      	add	r2, r3
 800cbe4:	693b      	ldr	r3, [r7, #16]
 800cbe6:	3304      	adds	r3, #4
 800cbe8:	4619      	mov	r1, r3
 800cbea:	4610      	mov	r0, r2
 800cbec:	f7fd ff05 	bl	800a9fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cbf4:	697b      	ldr	r3, [r7, #20]
	}
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	3718      	adds	r7, #24
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}
 800cbfe:	bf00      	nop
 800cc00:	240010c4 	.word	0x240010c4
 800cc04:	240015a0 	.word	0x240015a0
 800cc08:	240010c8 	.word	0x240010c8

0800cc0c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b088      	sub	sp, #32
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
 800cc14:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800cc1a:	2301      	movs	r3, #1
 800cc1c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d06c      	beq.n	800ccfe <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800cc24:	69bb      	ldr	r3, [r7, #24]
 800cc26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d10b      	bne.n	800cc44 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800cc2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc30:	f383 8811 	msr	BASEPRI, r3
 800cc34:	f3bf 8f6f 	isb	sy
 800cc38:	f3bf 8f4f 	dsb	sy
 800cc3c:	60fb      	str	r3, [r7, #12]
}
 800cc3e:	bf00      	nop
 800cc40:	bf00      	nop
 800cc42:	e7fd      	b.n	800cc40 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800cc44:	69bb      	ldr	r3, [r7, #24]
 800cc46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc48:	683a      	ldr	r2, [r7, #0]
 800cc4a:	429a      	cmp	r2, r3
 800cc4c:	d902      	bls.n	800cc54 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	61fb      	str	r3, [r7, #28]
 800cc52:	e002      	b.n	800cc5a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800cc54:	69bb      	ldr	r3, [r7, #24]
 800cc56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc58:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800cc5a:	69bb      	ldr	r3, [r7, #24]
 800cc5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc5e:	69fa      	ldr	r2, [r7, #28]
 800cc60:	429a      	cmp	r2, r3
 800cc62:	d04c      	beq.n	800ccfe <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800cc64:	69bb      	ldr	r3, [r7, #24]
 800cc66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc68:	697a      	ldr	r2, [r7, #20]
 800cc6a:	429a      	cmp	r2, r3
 800cc6c:	d147      	bne.n	800ccfe <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800cc6e:	4b26      	ldr	r3, [pc, #152]	@ (800cd08 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	69ba      	ldr	r2, [r7, #24]
 800cc74:	429a      	cmp	r2, r3
 800cc76:	d10b      	bne.n	800cc90 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800cc78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc7c:	f383 8811 	msr	BASEPRI, r3
 800cc80:	f3bf 8f6f 	isb	sy
 800cc84:	f3bf 8f4f 	dsb	sy
 800cc88:	60bb      	str	r3, [r7, #8]
}
 800cc8a:	bf00      	nop
 800cc8c:	bf00      	nop
 800cc8e:	e7fd      	b.n	800cc8c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800cc90:	69bb      	ldr	r3, [r7, #24]
 800cc92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc94:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800cc96:	69bb      	ldr	r3, [r7, #24]
 800cc98:	69fa      	ldr	r2, [r7, #28]
 800cc9a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cc9c:	69bb      	ldr	r3, [r7, #24]
 800cc9e:	699b      	ldr	r3, [r3, #24]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	db04      	blt.n	800ccae <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cca4:	69fb      	ldr	r3, [r7, #28]
 800cca6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ccaa:	69bb      	ldr	r3, [r7, #24]
 800ccac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ccae:	69bb      	ldr	r3, [r7, #24]
 800ccb0:	6959      	ldr	r1, [r3, #20]
 800ccb2:	693a      	ldr	r2, [r7, #16]
 800ccb4:	4613      	mov	r3, r2
 800ccb6:	009b      	lsls	r3, r3, #2
 800ccb8:	4413      	add	r3, r2
 800ccba:	009b      	lsls	r3, r3, #2
 800ccbc:	4a13      	ldr	r2, [pc, #76]	@ (800cd0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ccbe:	4413      	add	r3, r2
 800ccc0:	4299      	cmp	r1, r3
 800ccc2:	d11c      	bne.n	800ccfe <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ccc4:	69bb      	ldr	r3, [r7, #24]
 800ccc6:	3304      	adds	r3, #4
 800ccc8:	4618      	mov	r0, r3
 800ccca:	f7fd fef3 	bl	800aab4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ccce:	69bb      	ldr	r3, [r7, #24]
 800ccd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccd2:	4b0f      	ldr	r3, [pc, #60]	@ (800cd10 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	429a      	cmp	r2, r3
 800ccd8:	d903      	bls.n	800cce2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800ccda:	69bb      	ldr	r3, [r7, #24]
 800ccdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccde:	4a0c      	ldr	r2, [pc, #48]	@ (800cd10 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800cce0:	6013      	str	r3, [r2, #0]
 800cce2:	69bb      	ldr	r3, [r7, #24]
 800cce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cce6:	4613      	mov	r3, r2
 800cce8:	009b      	lsls	r3, r3, #2
 800ccea:	4413      	add	r3, r2
 800ccec:	009b      	lsls	r3, r3, #2
 800ccee:	4a07      	ldr	r2, [pc, #28]	@ (800cd0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ccf0:	441a      	add	r2, r3
 800ccf2:	69bb      	ldr	r3, [r7, #24]
 800ccf4:	3304      	adds	r3, #4
 800ccf6:	4619      	mov	r1, r3
 800ccf8:	4610      	mov	r0, r2
 800ccfa:	f7fd fe7e 	bl	800a9fa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ccfe:	bf00      	nop
 800cd00:	3720      	adds	r7, #32
 800cd02:	46bd      	mov	sp, r7
 800cd04:	bd80      	pop	{r7, pc}
 800cd06:	bf00      	nop
 800cd08:	240010c4 	.word	0x240010c4
 800cd0c:	240010c8 	.word	0x240010c8
 800cd10:	240015a0 	.word	0x240015a0

0800cd14 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800cd14:	b480      	push	{r7}
 800cd16:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800cd18:	4b07      	ldr	r3, [pc, #28]	@ (800cd38 <pvTaskIncrementMutexHeldCount+0x24>)
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d004      	beq.n	800cd2a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800cd20:	4b05      	ldr	r3, [pc, #20]	@ (800cd38 <pvTaskIncrementMutexHeldCount+0x24>)
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cd26:	3201      	adds	r2, #1
 800cd28:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800cd2a:	4b03      	ldr	r3, [pc, #12]	@ (800cd38 <pvTaskIncrementMutexHeldCount+0x24>)
 800cd2c:	681b      	ldr	r3, [r3, #0]
	}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	46bd      	mov	sp, r7
 800cd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd36:	4770      	bx	lr
 800cd38:	240010c4 	.word	0x240010c4

0800cd3c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b084      	sub	sp, #16
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
 800cd44:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cd46:	4b21      	ldr	r3, [pc, #132]	@ (800cdcc <prvAddCurrentTaskToDelayedList+0x90>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cd4c:	4b20      	ldr	r3, [pc, #128]	@ (800cdd0 <prvAddCurrentTaskToDelayedList+0x94>)
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	3304      	adds	r3, #4
 800cd52:	4618      	mov	r0, r3
 800cd54:	f7fd feae 	bl	800aab4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd5e:	d10a      	bne.n	800cd76 <prvAddCurrentTaskToDelayedList+0x3a>
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d007      	beq.n	800cd76 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cd66:	4b1a      	ldr	r3, [pc, #104]	@ (800cdd0 <prvAddCurrentTaskToDelayedList+0x94>)
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	3304      	adds	r3, #4
 800cd6c:	4619      	mov	r1, r3
 800cd6e:	4819      	ldr	r0, [pc, #100]	@ (800cdd4 <prvAddCurrentTaskToDelayedList+0x98>)
 800cd70:	f7fd fe43 	bl	800a9fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cd74:	e026      	b.n	800cdc4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cd76:	68fa      	ldr	r2, [r7, #12]
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	4413      	add	r3, r2
 800cd7c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cd7e:	4b14      	ldr	r3, [pc, #80]	@ (800cdd0 <prvAddCurrentTaskToDelayedList+0x94>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	68ba      	ldr	r2, [r7, #8]
 800cd84:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cd86:	68ba      	ldr	r2, [r7, #8]
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	429a      	cmp	r2, r3
 800cd8c:	d209      	bcs.n	800cda2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cd8e:	4b12      	ldr	r3, [pc, #72]	@ (800cdd8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800cd90:	681a      	ldr	r2, [r3, #0]
 800cd92:	4b0f      	ldr	r3, [pc, #60]	@ (800cdd0 <prvAddCurrentTaskToDelayedList+0x94>)
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	3304      	adds	r3, #4
 800cd98:	4619      	mov	r1, r3
 800cd9a:	4610      	mov	r0, r2
 800cd9c:	f7fd fe51 	bl	800aa42 <vListInsert>
}
 800cda0:	e010      	b.n	800cdc4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cda2:	4b0e      	ldr	r3, [pc, #56]	@ (800cddc <prvAddCurrentTaskToDelayedList+0xa0>)
 800cda4:	681a      	ldr	r2, [r3, #0]
 800cda6:	4b0a      	ldr	r3, [pc, #40]	@ (800cdd0 <prvAddCurrentTaskToDelayedList+0x94>)
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	3304      	adds	r3, #4
 800cdac:	4619      	mov	r1, r3
 800cdae:	4610      	mov	r0, r2
 800cdb0:	f7fd fe47 	bl	800aa42 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cdb4:	4b0a      	ldr	r3, [pc, #40]	@ (800cde0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	68ba      	ldr	r2, [r7, #8]
 800cdba:	429a      	cmp	r2, r3
 800cdbc:	d202      	bcs.n	800cdc4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cdbe:	4a08      	ldr	r2, [pc, #32]	@ (800cde0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	6013      	str	r3, [r2, #0]
}
 800cdc4:	bf00      	nop
 800cdc6:	3710      	adds	r7, #16
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}
 800cdcc:	2400159c 	.word	0x2400159c
 800cdd0:	240010c4 	.word	0x240010c4
 800cdd4:	24001584 	.word	0x24001584
 800cdd8:	24001554 	.word	0x24001554
 800cddc:	24001550 	.word	0x24001550
 800cde0:	240015b8 	.word	0x240015b8

0800cde4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b08a      	sub	sp, #40	@ 0x28
 800cde8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cdea:	2300      	movs	r3, #0
 800cdec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cdee:	f000 fb13 	bl	800d418 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cdf2:	4b1d      	ldr	r3, [pc, #116]	@ (800ce68 <xTimerCreateTimerTask+0x84>)
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d021      	beq.n	800ce3e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ce02:	1d3a      	adds	r2, r7, #4
 800ce04:	f107 0108 	add.w	r1, r7, #8
 800ce08:	f107 030c 	add.w	r3, r7, #12
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f7fd fdad 	bl	800a96c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ce12:	6879      	ldr	r1, [r7, #4]
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	68fa      	ldr	r2, [r7, #12]
 800ce18:	9202      	str	r2, [sp, #8]
 800ce1a:	9301      	str	r3, [sp, #4]
 800ce1c:	2302      	movs	r3, #2
 800ce1e:	9300      	str	r3, [sp, #0]
 800ce20:	2300      	movs	r3, #0
 800ce22:	460a      	mov	r2, r1
 800ce24:	4911      	ldr	r1, [pc, #68]	@ (800ce6c <xTimerCreateTimerTask+0x88>)
 800ce26:	4812      	ldr	r0, [pc, #72]	@ (800ce70 <xTimerCreateTimerTask+0x8c>)
 800ce28:	f7fe fe9a 	bl	800bb60 <xTaskCreateStatic>
 800ce2c:	4603      	mov	r3, r0
 800ce2e:	4a11      	ldr	r2, [pc, #68]	@ (800ce74 <xTimerCreateTimerTask+0x90>)
 800ce30:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ce32:	4b10      	ldr	r3, [pc, #64]	@ (800ce74 <xTimerCreateTimerTask+0x90>)
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d001      	beq.n	800ce3e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ce3a:	2301      	movs	r3, #1
 800ce3c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ce3e:	697b      	ldr	r3, [r7, #20]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d10b      	bne.n	800ce5c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ce44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce48:	f383 8811 	msr	BASEPRI, r3
 800ce4c:	f3bf 8f6f 	isb	sy
 800ce50:	f3bf 8f4f 	dsb	sy
 800ce54:	613b      	str	r3, [r7, #16]
}
 800ce56:	bf00      	nop
 800ce58:	bf00      	nop
 800ce5a:	e7fd      	b.n	800ce58 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ce5c:	697b      	ldr	r3, [r7, #20]
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3718      	adds	r7, #24
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}
 800ce66:	bf00      	nop
 800ce68:	240015f4 	.word	0x240015f4
 800ce6c:	0801243c 	.word	0x0801243c
 800ce70:	0800cfb1 	.word	0x0800cfb1
 800ce74:	240015f8 	.word	0x240015f8

0800ce78 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b08a      	sub	sp, #40	@ 0x28
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	60f8      	str	r0, [r7, #12]
 800ce80:	60b9      	str	r1, [r7, #8]
 800ce82:	607a      	str	r2, [r7, #4]
 800ce84:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ce86:	2300      	movs	r3, #0
 800ce88:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d10b      	bne.n	800cea8 <xTimerGenericCommand+0x30>
	__asm volatile
 800ce90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce94:	f383 8811 	msr	BASEPRI, r3
 800ce98:	f3bf 8f6f 	isb	sy
 800ce9c:	f3bf 8f4f 	dsb	sy
 800cea0:	623b      	str	r3, [r7, #32]
}
 800cea2:	bf00      	nop
 800cea4:	bf00      	nop
 800cea6:	e7fd      	b.n	800cea4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cea8:	4b19      	ldr	r3, [pc, #100]	@ (800cf10 <xTimerGenericCommand+0x98>)
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d02a      	beq.n	800cf06 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	2b05      	cmp	r3, #5
 800cec0:	dc18      	bgt.n	800cef4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cec2:	f7ff fdad 	bl	800ca20 <xTaskGetSchedulerState>
 800cec6:	4603      	mov	r3, r0
 800cec8:	2b02      	cmp	r3, #2
 800ceca:	d109      	bne.n	800cee0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cecc:	4b10      	ldr	r3, [pc, #64]	@ (800cf10 <xTimerGenericCommand+0x98>)
 800cece:	6818      	ldr	r0, [r3, #0]
 800ced0:	f107 0110 	add.w	r1, r7, #16
 800ced4:	2300      	movs	r3, #0
 800ced6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ced8:	f7fd ffca 	bl	800ae70 <xQueueGenericSend>
 800cedc:	6278      	str	r0, [r7, #36]	@ 0x24
 800cede:	e012      	b.n	800cf06 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cee0:	4b0b      	ldr	r3, [pc, #44]	@ (800cf10 <xTimerGenericCommand+0x98>)
 800cee2:	6818      	ldr	r0, [r3, #0]
 800cee4:	f107 0110 	add.w	r1, r7, #16
 800cee8:	2300      	movs	r3, #0
 800ceea:	2200      	movs	r2, #0
 800ceec:	f7fd ffc0 	bl	800ae70 <xQueueGenericSend>
 800cef0:	6278      	str	r0, [r7, #36]	@ 0x24
 800cef2:	e008      	b.n	800cf06 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cef4:	4b06      	ldr	r3, [pc, #24]	@ (800cf10 <xTimerGenericCommand+0x98>)
 800cef6:	6818      	ldr	r0, [r3, #0]
 800cef8:	f107 0110 	add.w	r1, r7, #16
 800cefc:	2300      	movs	r3, #0
 800cefe:	683a      	ldr	r2, [r7, #0]
 800cf00:	f7fe f8b8 	bl	800b074 <xQueueGenericSendFromISR>
 800cf04:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cf06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3728      	adds	r7, #40	@ 0x28
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	bd80      	pop	{r7, pc}
 800cf10:	240015f4 	.word	0x240015f4

0800cf14 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b088      	sub	sp, #32
 800cf18:	af02      	add	r7, sp, #8
 800cf1a:	6078      	str	r0, [r7, #4]
 800cf1c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf1e:	4b23      	ldr	r3, [pc, #140]	@ (800cfac <prvProcessExpiredTimer+0x98>)
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	68db      	ldr	r3, [r3, #12]
 800cf24:	68db      	ldr	r3, [r3, #12]
 800cf26:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cf28:	697b      	ldr	r3, [r7, #20]
 800cf2a:	3304      	adds	r3, #4
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f7fd fdc1 	bl	800aab4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cf32:	697b      	ldr	r3, [r7, #20]
 800cf34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf38:	f003 0304 	and.w	r3, r3, #4
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d023      	beq.n	800cf88 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cf40:	697b      	ldr	r3, [r7, #20]
 800cf42:	699a      	ldr	r2, [r3, #24]
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	18d1      	adds	r1, r2, r3
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	683a      	ldr	r2, [r7, #0]
 800cf4c:	6978      	ldr	r0, [r7, #20]
 800cf4e:	f000 f8d5 	bl	800d0fc <prvInsertTimerInActiveList>
 800cf52:	4603      	mov	r3, r0
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d020      	beq.n	800cf9a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cf58:	2300      	movs	r3, #0
 800cf5a:	9300      	str	r3, [sp, #0]
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	687a      	ldr	r2, [r7, #4]
 800cf60:	2100      	movs	r1, #0
 800cf62:	6978      	ldr	r0, [r7, #20]
 800cf64:	f7ff ff88 	bl	800ce78 <xTimerGenericCommand>
 800cf68:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cf6a:	693b      	ldr	r3, [r7, #16]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d114      	bne.n	800cf9a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800cf70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf74:	f383 8811 	msr	BASEPRI, r3
 800cf78:	f3bf 8f6f 	isb	sy
 800cf7c:	f3bf 8f4f 	dsb	sy
 800cf80:	60fb      	str	r3, [r7, #12]
}
 800cf82:	bf00      	nop
 800cf84:	bf00      	nop
 800cf86:	e7fd      	b.n	800cf84 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cf88:	697b      	ldr	r3, [r7, #20]
 800cf8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf8e:	f023 0301 	bic.w	r3, r3, #1
 800cf92:	b2da      	uxtb	r2, r3
 800cf94:	697b      	ldr	r3, [r7, #20]
 800cf96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cf9a:	697b      	ldr	r3, [r7, #20]
 800cf9c:	6a1b      	ldr	r3, [r3, #32]
 800cf9e:	6978      	ldr	r0, [r7, #20]
 800cfa0:	4798      	blx	r3
}
 800cfa2:	bf00      	nop
 800cfa4:	3718      	adds	r7, #24
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	bd80      	pop	{r7, pc}
 800cfaa:	bf00      	nop
 800cfac:	240015ec 	.word	0x240015ec

0800cfb0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b084      	sub	sp, #16
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cfb8:	f107 0308 	add.w	r3, r7, #8
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	f000 f859 	bl	800d074 <prvGetNextExpireTime>
 800cfc2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cfc4:	68bb      	ldr	r3, [r7, #8]
 800cfc6:	4619      	mov	r1, r3
 800cfc8:	68f8      	ldr	r0, [r7, #12]
 800cfca:	f000 f805 	bl	800cfd8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cfce:	f000 f8d7 	bl	800d180 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cfd2:	bf00      	nop
 800cfd4:	e7f0      	b.n	800cfb8 <prvTimerTask+0x8>
	...

0800cfd8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b084      	sub	sp, #16
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
 800cfe0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cfe2:	f7ff f929 	bl	800c238 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cfe6:	f107 0308 	add.w	r3, r7, #8
 800cfea:	4618      	mov	r0, r3
 800cfec:	f000 f866 	bl	800d0bc <prvSampleTimeNow>
 800cff0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d130      	bne.n	800d05a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d10a      	bne.n	800d014 <prvProcessTimerOrBlockTask+0x3c>
 800cffe:	687a      	ldr	r2, [r7, #4]
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	429a      	cmp	r2, r3
 800d004:	d806      	bhi.n	800d014 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d006:	f7ff f925 	bl	800c254 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d00a:	68f9      	ldr	r1, [r7, #12]
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f7ff ff81 	bl	800cf14 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d012:	e024      	b.n	800d05e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d014:	683b      	ldr	r3, [r7, #0]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d008      	beq.n	800d02c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d01a:	4b13      	ldr	r3, [pc, #76]	@ (800d068 <prvProcessTimerOrBlockTask+0x90>)
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d101      	bne.n	800d028 <prvProcessTimerOrBlockTask+0x50>
 800d024:	2301      	movs	r3, #1
 800d026:	e000      	b.n	800d02a <prvProcessTimerOrBlockTask+0x52>
 800d028:	2300      	movs	r3, #0
 800d02a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d02c:	4b0f      	ldr	r3, [pc, #60]	@ (800d06c <prvProcessTimerOrBlockTask+0x94>)
 800d02e:	6818      	ldr	r0, [r3, #0]
 800d030:	687a      	ldr	r2, [r7, #4]
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	1ad3      	subs	r3, r2, r3
 800d036:	683a      	ldr	r2, [r7, #0]
 800d038:	4619      	mov	r1, r3
 800d03a:	f7fe fd5d 	bl	800baf8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d03e:	f7ff f909 	bl	800c254 <xTaskResumeAll>
 800d042:	4603      	mov	r3, r0
 800d044:	2b00      	cmp	r3, #0
 800d046:	d10a      	bne.n	800d05e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d048:	4b09      	ldr	r3, [pc, #36]	@ (800d070 <prvProcessTimerOrBlockTask+0x98>)
 800d04a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d04e:	601a      	str	r2, [r3, #0]
 800d050:	f3bf 8f4f 	dsb	sy
 800d054:	f3bf 8f6f 	isb	sy
}
 800d058:	e001      	b.n	800d05e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d05a:	f7ff f8fb 	bl	800c254 <xTaskResumeAll>
}
 800d05e:	bf00      	nop
 800d060:	3710      	adds	r7, #16
 800d062:	46bd      	mov	sp, r7
 800d064:	bd80      	pop	{r7, pc}
 800d066:	bf00      	nop
 800d068:	240015f0 	.word	0x240015f0
 800d06c:	240015f4 	.word	0x240015f4
 800d070:	e000ed04 	.word	0xe000ed04

0800d074 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d074:	b480      	push	{r7}
 800d076:	b085      	sub	sp, #20
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d07c:	4b0e      	ldr	r3, [pc, #56]	@ (800d0b8 <prvGetNextExpireTime+0x44>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d101      	bne.n	800d08a <prvGetNextExpireTime+0x16>
 800d086:	2201      	movs	r2, #1
 800d088:	e000      	b.n	800d08c <prvGetNextExpireTime+0x18>
 800d08a:	2200      	movs	r2, #0
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d105      	bne.n	800d0a4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d098:	4b07      	ldr	r3, [pc, #28]	@ (800d0b8 <prvGetNextExpireTime+0x44>)
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	68db      	ldr	r3, [r3, #12]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	60fb      	str	r3, [r7, #12]
 800d0a2:	e001      	b.n	800d0a8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	3714      	adds	r7, #20
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b4:	4770      	bx	lr
 800d0b6:	bf00      	nop
 800d0b8:	240015ec 	.word	0x240015ec

0800d0bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d0bc:	b580      	push	{r7, lr}
 800d0be:	b084      	sub	sp, #16
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d0c4:	f7ff f964 	bl	800c390 <xTaskGetTickCount>
 800d0c8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d0ca:	4b0b      	ldr	r3, [pc, #44]	@ (800d0f8 <prvSampleTimeNow+0x3c>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	68fa      	ldr	r2, [r7, #12]
 800d0d0:	429a      	cmp	r2, r3
 800d0d2:	d205      	bcs.n	800d0e0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d0d4:	f000 f93a 	bl	800d34c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2201      	movs	r2, #1
 800d0dc:	601a      	str	r2, [r3, #0]
 800d0de:	e002      	b.n	800d0e6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d0e6:	4a04      	ldr	r2, [pc, #16]	@ (800d0f8 <prvSampleTimeNow+0x3c>)
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d0ec:	68fb      	ldr	r3, [r7, #12]
}
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	3710      	adds	r7, #16
 800d0f2:	46bd      	mov	sp, r7
 800d0f4:	bd80      	pop	{r7, pc}
 800d0f6:	bf00      	nop
 800d0f8:	240015fc 	.word	0x240015fc

0800d0fc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	b086      	sub	sp, #24
 800d100:	af00      	add	r7, sp, #0
 800d102:	60f8      	str	r0, [r7, #12]
 800d104:	60b9      	str	r1, [r7, #8]
 800d106:	607a      	str	r2, [r7, #4]
 800d108:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d10a:	2300      	movs	r3, #0
 800d10c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	68ba      	ldr	r2, [r7, #8]
 800d112:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	68fa      	ldr	r2, [r7, #12]
 800d118:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d11a:	68ba      	ldr	r2, [r7, #8]
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	429a      	cmp	r2, r3
 800d120:	d812      	bhi.n	800d148 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d122:	687a      	ldr	r2, [r7, #4]
 800d124:	683b      	ldr	r3, [r7, #0]
 800d126:	1ad2      	subs	r2, r2, r3
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	699b      	ldr	r3, [r3, #24]
 800d12c:	429a      	cmp	r2, r3
 800d12e:	d302      	bcc.n	800d136 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d130:	2301      	movs	r3, #1
 800d132:	617b      	str	r3, [r7, #20]
 800d134:	e01b      	b.n	800d16e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d136:	4b10      	ldr	r3, [pc, #64]	@ (800d178 <prvInsertTimerInActiveList+0x7c>)
 800d138:	681a      	ldr	r2, [r3, #0]
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	3304      	adds	r3, #4
 800d13e:	4619      	mov	r1, r3
 800d140:	4610      	mov	r0, r2
 800d142:	f7fd fc7e 	bl	800aa42 <vListInsert>
 800d146:	e012      	b.n	800d16e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d148:	687a      	ldr	r2, [r7, #4]
 800d14a:	683b      	ldr	r3, [r7, #0]
 800d14c:	429a      	cmp	r2, r3
 800d14e:	d206      	bcs.n	800d15e <prvInsertTimerInActiveList+0x62>
 800d150:	68ba      	ldr	r2, [r7, #8]
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	429a      	cmp	r2, r3
 800d156:	d302      	bcc.n	800d15e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d158:	2301      	movs	r3, #1
 800d15a:	617b      	str	r3, [r7, #20]
 800d15c:	e007      	b.n	800d16e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d15e:	4b07      	ldr	r3, [pc, #28]	@ (800d17c <prvInsertTimerInActiveList+0x80>)
 800d160:	681a      	ldr	r2, [r3, #0]
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	3304      	adds	r3, #4
 800d166:	4619      	mov	r1, r3
 800d168:	4610      	mov	r0, r2
 800d16a:	f7fd fc6a 	bl	800aa42 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d16e:	697b      	ldr	r3, [r7, #20]
}
 800d170:	4618      	mov	r0, r3
 800d172:	3718      	adds	r7, #24
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}
 800d178:	240015f0 	.word	0x240015f0
 800d17c:	240015ec 	.word	0x240015ec

0800d180 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b08e      	sub	sp, #56	@ 0x38
 800d184:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d186:	e0ce      	b.n	800d326 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	da19      	bge.n	800d1c2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d18e:	1d3b      	adds	r3, r7, #4
 800d190:	3304      	adds	r3, #4
 800d192:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d196:	2b00      	cmp	r3, #0
 800d198:	d10b      	bne.n	800d1b2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800d19a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d19e:	f383 8811 	msr	BASEPRI, r3
 800d1a2:	f3bf 8f6f 	isb	sy
 800d1a6:	f3bf 8f4f 	dsb	sy
 800d1aa:	61fb      	str	r3, [r7, #28]
}
 800d1ac:	bf00      	nop
 800d1ae:	bf00      	nop
 800d1b0:	e7fd      	b.n	800d1ae <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d1b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d1b8:	6850      	ldr	r0, [r2, #4]
 800d1ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d1bc:	6892      	ldr	r2, [r2, #8]
 800d1be:	4611      	mov	r1, r2
 800d1c0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	f2c0 80ae 	blt.w	800d326 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d1ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1d0:	695b      	ldr	r3, [r3, #20]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d004      	beq.n	800d1e0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d1d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1d8:	3304      	adds	r3, #4
 800d1da:	4618      	mov	r0, r3
 800d1dc:	f7fd fc6a 	bl	800aab4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d1e0:	463b      	mov	r3, r7
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	f7ff ff6a 	bl	800d0bc <prvSampleTimeNow>
 800d1e8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	2b09      	cmp	r3, #9
 800d1ee:	f200 8097 	bhi.w	800d320 <prvProcessReceivedCommands+0x1a0>
 800d1f2:	a201      	add	r2, pc, #4	@ (adr r2, 800d1f8 <prvProcessReceivedCommands+0x78>)
 800d1f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1f8:	0800d221 	.word	0x0800d221
 800d1fc:	0800d221 	.word	0x0800d221
 800d200:	0800d221 	.word	0x0800d221
 800d204:	0800d297 	.word	0x0800d297
 800d208:	0800d2ab 	.word	0x0800d2ab
 800d20c:	0800d2f7 	.word	0x0800d2f7
 800d210:	0800d221 	.word	0x0800d221
 800d214:	0800d221 	.word	0x0800d221
 800d218:	0800d297 	.word	0x0800d297
 800d21c:	0800d2ab 	.word	0x0800d2ab
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d222:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d226:	f043 0301 	orr.w	r3, r3, #1
 800d22a:	b2da      	uxtb	r2, r3
 800d22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d22e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d232:	68ba      	ldr	r2, [r7, #8]
 800d234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d236:	699b      	ldr	r3, [r3, #24]
 800d238:	18d1      	adds	r1, r2, r3
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d23e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d240:	f7ff ff5c 	bl	800d0fc <prvInsertTimerInActiveList>
 800d244:	4603      	mov	r3, r0
 800d246:	2b00      	cmp	r3, #0
 800d248:	d06c      	beq.n	800d324 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d24c:	6a1b      	ldr	r3, [r3, #32]
 800d24e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d250:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d254:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d258:	f003 0304 	and.w	r3, r3, #4
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d061      	beq.n	800d324 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d260:	68ba      	ldr	r2, [r7, #8]
 800d262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d264:	699b      	ldr	r3, [r3, #24]
 800d266:	441a      	add	r2, r3
 800d268:	2300      	movs	r3, #0
 800d26a:	9300      	str	r3, [sp, #0]
 800d26c:	2300      	movs	r3, #0
 800d26e:	2100      	movs	r1, #0
 800d270:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d272:	f7ff fe01 	bl	800ce78 <xTimerGenericCommand>
 800d276:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d278:	6a3b      	ldr	r3, [r7, #32]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d152      	bne.n	800d324 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800d27e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d282:	f383 8811 	msr	BASEPRI, r3
 800d286:	f3bf 8f6f 	isb	sy
 800d28a:	f3bf 8f4f 	dsb	sy
 800d28e:	61bb      	str	r3, [r7, #24]
}
 800d290:	bf00      	nop
 800d292:	bf00      	nop
 800d294:	e7fd      	b.n	800d292 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d298:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d29c:	f023 0301 	bic.w	r3, r3, #1
 800d2a0:	b2da      	uxtb	r2, r3
 800d2a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d2a8:	e03d      	b.n	800d326 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d2aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d2b0:	f043 0301 	orr.w	r3, r3, #1
 800d2b4:	b2da      	uxtb	r2, r3
 800d2b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2b8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d2bc:	68ba      	ldr	r2, [r7, #8]
 800d2be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2c0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d2c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2c4:	699b      	ldr	r3, [r3, #24]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d10b      	bne.n	800d2e2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800d2ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2ce:	f383 8811 	msr	BASEPRI, r3
 800d2d2:	f3bf 8f6f 	isb	sy
 800d2d6:	f3bf 8f4f 	dsb	sy
 800d2da:	617b      	str	r3, [r7, #20]
}
 800d2dc:	bf00      	nop
 800d2de:	bf00      	nop
 800d2e0:	e7fd      	b.n	800d2de <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d2e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2e4:	699a      	ldr	r2, [r3, #24]
 800d2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2e8:	18d1      	adds	r1, r2, r3
 800d2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d2ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d2f0:	f7ff ff04 	bl	800d0fc <prvInsertTimerInActiveList>
					break;
 800d2f4:	e017      	b.n	800d326 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d2f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d2fc:	f003 0302 	and.w	r3, r3, #2
 800d300:	2b00      	cmp	r3, #0
 800d302:	d103      	bne.n	800d30c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800d304:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d306:	f000 fbe7 	bl	800dad8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d30a:	e00c      	b.n	800d326 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d30c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d30e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d312:	f023 0301 	bic.w	r3, r3, #1
 800d316:	b2da      	uxtb	r2, r3
 800d318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d31a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d31e:	e002      	b.n	800d326 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800d320:	bf00      	nop
 800d322:	e000      	b.n	800d326 <prvProcessReceivedCommands+0x1a6>
					break;
 800d324:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d326:	4b08      	ldr	r3, [pc, #32]	@ (800d348 <prvProcessReceivedCommands+0x1c8>)
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	1d39      	adds	r1, r7, #4
 800d32c:	2200      	movs	r2, #0
 800d32e:	4618      	mov	r0, r3
 800d330:	f7fd ffce 	bl	800b2d0 <xQueueReceive>
 800d334:	4603      	mov	r3, r0
 800d336:	2b00      	cmp	r3, #0
 800d338:	f47f af26 	bne.w	800d188 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d33c:	bf00      	nop
 800d33e:	bf00      	nop
 800d340:	3730      	adds	r7, #48	@ 0x30
 800d342:	46bd      	mov	sp, r7
 800d344:	bd80      	pop	{r7, pc}
 800d346:	bf00      	nop
 800d348:	240015f4 	.word	0x240015f4

0800d34c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	b088      	sub	sp, #32
 800d350:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d352:	e049      	b.n	800d3e8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d354:	4b2e      	ldr	r3, [pc, #184]	@ (800d410 <prvSwitchTimerLists+0xc4>)
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	68db      	ldr	r3, [r3, #12]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d35e:	4b2c      	ldr	r3, [pc, #176]	@ (800d410 <prvSwitchTimerLists+0xc4>)
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	68db      	ldr	r3, [r3, #12]
 800d364:	68db      	ldr	r3, [r3, #12]
 800d366:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	3304      	adds	r3, #4
 800d36c:	4618      	mov	r0, r3
 800d36e:	f7fd fba1 	bl	800aab4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	6a1b      	ldr	r3, [r3, #32]
 800d376:	68f8      	ldr	r0, [r7, #12]
 800d378:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d380:	f003 0304 	and.w	r3, r3, #4
 800d384:	2b00      	cmp	r3, #0
 800d386:	d02f      	beq.n	800d3e8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	699b      	ldr	r3, [r3, #24]
 800d38c:	693a      	ldr	r2, [r7, #16]
 800d38e:	4413      	add	r3, r2
 800d390:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d392:	68ba      	ldr	r2, [r7, #8]
 800d394:	693b      	ldr	r3, [r7, #16]
 800d396:	429a      	cmp	r2, r3
 800d398:	d90e      	bls.n	800d3b8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	68ba      	ldr	r2, [r7, #8]
 800d39e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	68fa      	ldr	r2, [r7, #12]
 800d3a4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d3a6:	4b1a      	ldr	r3, [pc, #104]	@ (800d410 <prvSwitchTimerLists+0xc4>)
 800d3a8:	681a      	ldr	r2, [r3, #0]
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	3304      	adds	r3, #4
 800d3ae:	4619      	mov	r1, r3
 800d3b0:	4610      	mov	r0, r2
 800d3b2:	f7fd fb46 	bl	800aa42 <vListInsert>
 800d3b6:	e017      	b.n	800d3e8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	9300      	str	r3, [sp, #0]
 800d3bc:	2300      	movs	r3, #0
 800d3be:	693a      	ldr	r2, [r7, #16]
 800d3c0:	2100      	movs	r1, #0
 800d3c2:	68f8      	ldr	r0, [r7, #12]
 800d3c4:	f7ff fd58 	bl	800ce78 <xTimerGenericCommand>
 800d3c8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d10b      	bne.n	800d3e8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800d3d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3d4:	f383 8811 	msr	BASEPRI, r3
 800d3d8:	f3bf 8f6f 	isb	sy
 800d3dc:	f3bf 8f4f 	dsb	sy
 800d3e0:	603b      	str	r3, [r7, #0]
}
 800d3e2:	bf00      	nop
 800d3e4:	bf00      	nop
 800d3e6:	e7fd      	b.n	800d3e4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d3e8:	4b09      	ldr	r3, [pc, #36]	@ (800d410 <prvSwitchTimerLists+0xc4>)
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d1b0      	bne.n	800d354 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d3f2:	4b07      	ldr	r3, [pc, #28]	@ (800d410 <prvSwitchTimerLists+0xc4>)
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d3f8:	4b06      	ldr	r3, [pc, #24]	@ (800d414 <prvSwitchTimerLists+0xc8>)
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	4a04      	ldr	r2, [pc, #16]	@ (800d410 <prvSwitchTimerLists+0xc4>)
 800d3fe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d400:	4a04      	ldr	r2, [pc, #16]	@ (800d414 <prvSwitchTimerLists+0xc8>)
 800d402:	697b      	ldr	r3, [r7, #20]
 800d404:	6013      	str	r3, [r2, #0]
}
 800d406:	bf00      	nop
 800d408:	3718      	adds	r7, #24
 800d40a:	46bd      	mov	sp, r7
 800d40c:	bd80      	pop	{r7, pc}
 800d40e:	bf00      	nop
 800d410:	240015ec 	.word	0x240015ec
 800d414:	240015f0 	.word	0x240015f0

0800d418 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b082      	sub	sp, #8
 800d41c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d41e:	f000 f96b 	bl	800d6f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d422:	4b15      	ldr	r3, [pc, #84]	@ (800d478 <prvCheckForValidListAndQueue+0x60>)
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d120      	bne.n	800d46c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d42a:	4814      	ldr	r0, [pc, #80]	@ (800d47c <prvCheckForValidListAndQueue+0x64>)
 800d42c:	f7fd fab8 	bl	800a9a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d430:	4813      	ldr	r0, [pc, #76]	@ (800d480 <prvCheckForValidListAndQueue+0x68>)
 800d432:	f7fd fab5 	bl	800a9a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d436:	4b13      	ldr	r3, [pc, #76]	@ (800d484 <prvCheckForValidListAndQueue+0x6c>)
 800d438:	4a10      	ldr	r2, [pc, #64]	@ (800d47c <prvCheckForValidListAndQueue+0x64>)
 800d43a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d43c:	4b12      	ldr	r3, [pc, #72]	@ (800d488 <prvCheckForValidListAndQueue+0x70>)
 800d43e:	4a10      	ldr	r2, [pc, #64]	@ (800d480 <prvCheckForValidListAndQueue+0x68>)
 800d440:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d442:	2300      	movs	r3, #0
 800d444:	9300      	str	r3, [sp, #0]
 800d446:	4b11      	ldr	r3, [pc, #68]	@ (800d48c <prvCheckForValidListAndQueue+0x74>)
 800d448:	4a11      	ldr	r2, [pc, #68]	@ (800d490 <prvCheckForValidListAndQueue+0x78>)
 800d44a:	2110      	movs	r1, #16
 800d44c:	200a      	movs	r0, #10
 800d44e:	f7fd fbc5 	bl	800abdc <xQueueGenericCreateStatic>
 800d452:	4603      	mov	r3, r0
 800d454:	4a08      	ldr	r2, [pc, #32]	@ (800d478 <prvCheckForValidListAndQueue+0x60>)
 800d456:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d458:	4b07      	ldr	r3, [pc, #28]	@ (800d478 <prvCheckForValidListAndQueue+0x60>)
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d005      	beq.n	800d46c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d460:	4b05      	ldr	r3, [pc, #20]	@ (800d478 <prvCheckForValidListAndQueue+0x60>)
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	490b      	ldr	r1, [pc, #44]	@ (800d494 <prvCheckForValidListAndQueue+0x7c>)
 800d466:	4618      	mov	r0, r3
 800d468:	f7fe faf2 	bl	800ba50 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d46c:	f000 f976 	bl	800d75c <vPortExitCritical>
}
 800d470:	bf00      	nop
 800d472:	46bd      	mov	sp, r7
 800d474:	bd80      	pop	{r7, pc}
 800d476:	bf00      	nop
 800d478:	240015f4 	.word	0x240015f4
 800d47c:	240015c4 	.word	0x240015c4
 800d480:	240015d8 	.word	0x240015d8
 800d484:	240015ec 	.word	0x240015ec
 800d488:	240015f0 	.word	0x240015f0
 800d48c:	240016a0 	.word	0x240016a0
 800d490:	24001600 	.word	0x24001600
 800d494:	08012444 	.word	0x08012444

0800d498 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d498:	b480      	push	{r7}
 800d49a:	b085      	sub	sp, #20
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	60f8      	str	r0, [r7, #12]
 800d4a0:	60b9      	str	r1, [r7, #8]
 800d4a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	3b04      	subs	r3, #4
 800d4a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d4b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	3b04      	subs	r3, #4
 800d4b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d4b8:	68bb      	ldr	r3, [r7, #8]
 800d4ba:	f023 0201 	bic.w	r2, r3, #1
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	3b04      	subs	r3, #4
 800d4c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d4c8:	4a0c      	ldr	r2, [pc, #48]	@ (800d4fc <pxPortInitialiseStack+0x64>)
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	3b14      	subs	r3, #20
 800d4d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d4d4:	687a      	ldr	r2, [r7, #4]
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	3b04      	subs	r3, #4
 800d4de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	f06f 0202 	mvn.w	r2, #2
 800d4e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	3b20      	subs	r3, #32
 800d4ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d4ee:	68fb      	ldr	r3, [r7, #12]
}
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	3714      	adds	r7, #20
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4fa:	4770      	bx	lr
 800d4fc:	0800d501 	.word	0x0800d501

0800d500 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d500:	b480      	push	{r7}
 800d502:	b085      	sub	sp, #20
 800d504:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d506:	2300      	movs	r3, #0
 800d508:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d50a:	4b13      	ldr	r3, [pc, #76]	@ (800d558 <prvTaskExitError+0x58>)
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d512:	d00b      	beq.n	800d52c <prvTaskExitError+0x2c>
	__asm volatile
 800d514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d518:	f383 8811 	msr	BASEPRI, r3
 800d51c:	f3bf 8f6f 	isb	sy
 800d520:	f3bf 8f4f 	dsb	sy
 800d524:	60fb      	str	r3, [r7, #12]
}
 800d526:	bf00      	nop
 800d528:	bf00      	nop
 800d52a:	e7fd      	b.n	800d528 <prvTaskExitError+0x28>
	__asm volatile
 800d52c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d530:	f383 8811 	msr	BASEPRI, r3
 800d534:	f3bf 8f6f 	isb	sy
 800d538:	f3bf 8f4f 	dsb	sy
 800d53c:	60bb      	str	r3, [r7, #8]
}
 800d53e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d540:	bf00      	nop
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d0fc      	beq.n	800d542 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d548:	bf00      	nop
 800d54a:	bf00      	nop
 800d54c:	3714      	adds	r7, #20
 800d54e:	46bd      	mov	sp, r7
 800d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d554:	4770      	bx	lr
 800d556:	bf00      	nop
 800d558:	24000344 	.word	0x24000344
 800d55c:	00000000 	.word	0x00000000

0800d560 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d560:	4b07      	ldr	r3, [pc, #28]	@ (800d580 <pxCurrentTCBConst2>)
 800d562:	6819      	ldr	r1, [r3, #0]
 800d564:	6808      	ldr	r0, [r1, #0]
 800d566:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d56a:	f380 8809 	msr	PSP, r0
 800d56e:	f3bf 8f6f 	isb	sy
 800d572:	f04f 0000 	mov.w	r0, #0
 800d576:	f380 8811 	msr	BASEPRI, r0
 800d57a:	4770      	bx	lr
 800d57c:	f3af 8000 	nop.w

0800d580 <pxCurrentTCBConst2>:
 800d580:	240010c4 	.word	0x240010c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d584:	bf00      	nop
 800d586:	bf00      	nop

0800d588 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d588:	4808      	ldr	r0, [pc, #32]	@ (800d5ac <prvPortStartFirstTask+0x24>)
 800d58a:	6800      	ldr	r0, [r0, #0]
 800d58c:	6800      	ldr	r0, [r0, #0]
 800d58e:	f380 8808 	msr	MSP, r0
 800d592:	f04f 0000 	mov.w	r0, #0
 800d596:	f380 8814 	msr	CONTROL, r0
 800d59a:	b662      	cpsie	i
 800d59c:	b661      	cpsie	f
 800d59e:	f3bf 8f4f 	dsb	sy
 800d5a2:	f3bf 8f6f 	isb	sy
 800d5a6:	df00      	svc	0
 800d5a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d5aa:	bf00      	nop
 800d5ac:	e000ed08 	.word	0xe000ed08

0800d5b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b086      	sub	sp, #24
 800d5b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d5b6:	4b47      	ldr	r3, [pc, #284]	@ (800d6d4 <xPortStartScheduler+0x124>)
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	4a47      	ldr	r2, [pc, #284]	@ (800d6d8 <xPortStartScheduler+0x128>)
 800d5bc:	4293      	cmp	r3, r2
 800d5be:	d10b      	bne.n	800d5d8 <xPortStartScheduler+0x28>
	__asm volatile
 800d5c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5c4:	f383 8811 	msr	BASEPRI, r3
 800d5c8:	f3bf 8f6f 	isb	sy
 800d5cc:	f3bf 8f4f 	dsb	sy
 800d5d0:	60fb      	str	r3, [r7, #12]
}
 800d5d2:	bf00      	nop
 800d5d4:	bf00      	nop
 800d5d6:	e7fd      	b.n	800d5d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d5d8:	4b3e      	ldr	r3, [pc, #248]	@ (800d6d4 <xPortStartScheduler+0x124>)
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	4a3f      	ldr	r2, [pc, #252]	@ (800d6dc <xPortStartScheduler+0x12c>)
 800d5de:	4293      	cmp	r3, r2
 800d5e0:	d10b      	bne.n	800d5fa <xPortStartScheduler+0x4a>
	__asm volatile
 800d5e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5e6:	f383 8811 	msr	BASEPRI, r3
 800d5ea:	f3bf 8f6f 	isb	sy
 800d5ee:	f3bf 8f4f 	dsb	sy
 800d5f2:	613b      	str	r3, [r7, #16]
}
 800d5f4:	bf00      	nop
 800d5f6:	bf00      	nop
 800d5f8:	e7fd      	b.n	800d5f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d5fa:	4b39      	ldr	r3, [pc, #228]	@ (800d6e0 <xPortStartScheduler+0x130>)
 800d5fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d5fe:	697b      	ldr	r3, [r7, #20]
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	b2db      	uxtb	r3, r3
 800d604:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d606:	697b      	ldr	r3, [r7, #20]
 800d608:	22ff      	movs	r2, #255	@ 0xff
 800d60a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d60c:	697b      	ldr	r3, [r7, #20]
 800d60e:	781b      	ldrb	r3, [r3, #0]
 800d610:	b2db      	uxtb	r3, r3
 800d612:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d614:	78fb      	ldrb	r3, [r7, #3]
 800d616:	b2db      	uxtb	r3, r3
 800d618:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d61c:	b2da      	uxtb	r2, r3
 800d61e:	4b31      	ldr	r3, [pc, #196]	@ (800d6e4 <xPortStartScheduler+0x134>)
 800d620:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d622:	4b31      	ldr	r3, [pc, #196]	@ (800d6e8 <xPortStartScheduler+0x138>)
 800d624:	2207      	movs	r2, #7
 800d626:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d628:	e009      	b.n	800d63e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d62a:	4b2f      	ldr	r3, [pc, #188]	@ (800d6e8 <xPortStartScheduler+0x138>)
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	3b01      	subs	r3, #1
 800d630:	4a2d      	ldr	r2, [pc, #180]	@ (800d6e8 <xPortStartScheduler+0x138>)
 800d632:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d634:	78fb      	ldrb	r3, [r7, #3]
 800d636:	b2db      	uxtb	r3, r3
 800d638:	005b      	lsls	r3, r3, #1
 800d63a:	b2db      	uxtb	r3, r3
 800d63c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d63e:	78fb      	ldrb	r3, [r7, #3]
 800d640:	b2db      	uxtb	r3, r3
 800d642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d646:	2b80      	cmp	r3, #128	@ 0x80
 800d648:	d0ef      	beq.n	800d62a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d64a:	4b27      	ldr	r3, [pc, #156]	@ (800d6e8 <xPortStartScheduler+0x138>)
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	f1c3 0307 	rsb	r3, r3, #7
 800d652:	2b04      	cmp	r3, #4
 800d654:	d00b      	beq.n	800d66e <xPortStartScheduler+0xbe>
	__asm volatile
 800d656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d65a:	f383 8811 	msr	BASEPRI, r3
 800d65e:	f3bf 8f6f 	isb	sy
 800d662:	f3bf 8f4f 	dsb	sy
 800d666:	60bb      	str	r3, [r7, #8]
}
 800d668:	bf00      	nop
 800d66a:	bf00      	nop
 800d66c:	e7fd      	b.n	800d66a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d66e:	4b1e      	ldr	r3, [pc, #120]	@ (800d6e8 <xPortStartScheduler+0x138>)
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	021b      	lsls	r3, r3, #8
 800d674:	4a1c      	ldr	r2, [pc, #112]	@ (800d6e8 <xPortStartScheduler+0x138>)
 800d676:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d678:	4b1b      	ldr	r3, [pc, #108]	@ (800d6e8 <xPortStartScheduler+0x138>)
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d680:	4a19      	ldr	r2, [pc, #100]	@ (800d6e8 <xPortStartScheduler+0x138>)
 800d682:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	b2da      	uxtb	r2, r3
 800d688:	697b      	ldr	r3, [r7, #20]
 800d68a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d68c:	4b17      	ldr	r3, [pc, #92]	@ (800d6ec <xPortStartScheduler+0x13c>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	4a16      	ldr	r2, [pc, #88]	@ (800d6ec <xPortStartScheduler+0x13c>)
 800d692:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d696:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d698:	4b14      	ldr	r3, [pc, #80]	@ (800d6ec <xPortStartScheduler+0x13c>)
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	4a13      	ldr	r2, [pc, #76]	@ (800d6ec <xPortStartScheduler+0x13c>)
 800d69e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d6a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d6a4:	f000 f8da 	bl	800d85c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d6a8:	4b11      	ldr	r3, [pc, #68]	@ (800d6f0 <xPortStartScheduler+0x140>)
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d6ae:	f000 f8f9 	bl	800d8a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d6b2:	4b10      	ldr	r3, [pc, #64]	@ (800d6f4 <xPortStartScheduler+0x144>)
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	4a0f      	ldr	r2, [pc, #60]	@ (800d6f4 <xPortStartScheduler+0x144>)
 800d6b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d6bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d6be:	f7ff ff63 	bl	800d588 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d6c2:	f7fe ff2f 	bl	800c524 <vTaskSwitchContext>
	prvTaskExitError();
 800d6c6:	f7ff ff1b 	bl	800d500 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d6ca:	2300      	movs	r3, #0
}
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	3718      	adds	r7, #24
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}
 800d6d4:	e000ed00 	.word	0xe000ed00
 800d6d8:	410fc271 	.word	0x410fc271
 800d6dc:	410fc270 	.word	0x410fc270
 800d6e0:	e000e400 	.word	0xe000e400
 800d6e4:	240016f0 	.word	0x240016f0
 800d6e8:	240016f4 	.word	0x240016f4
 800d6ec:	e000ed20 	.word	0xe000ed20
 800d6f0:	24000344 	.word	0x24000344
 800d6f4:	e000ef34 	.word	0xe000ef34

0800d6f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d6f8:	b480      	push	{r7}
 800d6fa:	b083      	sub	sp, #12
 800d6fc:	af00      	add	r7, sp, #0
	__asm volatile
 800d6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d702:	f383 8811 	msr	BASEPRI, r3
 800d706:	f3bf 8f6f 	isb	sy
 800d70a:	f3bf 8f4f 	dsb	sy
 800d70e:	607b      	str	r3, [r7, #4]
}
 800d710:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d712:	4b10      	ldr	r3, [pc, #64]	@ (800d754 <vPortEnterCritical+0x5c>)
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	3301      	adds	r3, #1
 800d718:	4a0e      	ldr	r2, [pc, #56]	@ (800d754 <vPortEnterCritical+0x5c>)
 800d71a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d71c:	4b0d      	ldr	r3, [pc, #52]	@ (800d754 <vPortEnterCritical+0x5c>)
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	2b01      	cmp	r3, #1
 800d722:	d110      	bne.n	800d746 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d724:	4b0c      	ldr	r3, [pc, #48]	@ (800d758 <vPortEnterCritical+0x60>)
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	b2db      	uxtb	r3, r3
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d00b      	beq.n	800d746 <vPortEnterCritical+0x4e>
	__asm volatile
 800d72e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d732:	f383 8811 	msr	BASEPRI, r3
 800d736:	f3bf 8f6f 	isb	sy
 800d73a:	f3bf 8f4f 	dsb	sy
 800d73e:	603b      	str	r3, [r7, #0]
}
 800d740:	bf00      	nop
 800d742:	bf00      	nop
 800d744:	e7fd      	b.n	800d742 <vPortEnterCritical+0x4a>
	}
}
 800d746:	bf00      	nop
 800d748:	370c      	adds	r7, #12
 800d74a:	46bd      	mov	sp, r7
 800d74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d750:	4770      	bx	lr
 800d752:	bf00      	nop
 800d754:	24000344 	.word	0x24000344
 800d758:	e000ed04 	.word	0xe000ed04

0800d75c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d75c:	b480      	push	{r7}
 800d75e:	b083      	sub	sp, #12
 800d760:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d762:	4b12      	ldr	r3, [pc, #72]	@ (800d7ac <vPortExitCritical+0x50>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d10b      	bne.n	800d782 <vPortExitCritical+0x26>
	__asm volatile
 800d76a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d76e:	f383 8811 	msr	BASEPRI, r3
 800d772:	f3bf 8f6f 	isb	sy
 800d776:	f3bf 8f4f 	dsb	sy
 800d77a:	607b      	str	r3, [r7, #4]
}
 800d77c:	bf00      	nop
 800d77e:	bf00      	nop
 800d780:	e7fd      	b.n	800d77e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d782:	4b0a      	ldr	r3, [pc, #40]	@ (800d7ac <vPortExitCritical+0x50>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	3b01      	subs	r3, #1
 800d788:	4a08      	ldr	r2, [pc, #32]	@ (800d7ac <vPortExitCritical+0x50>)
 800d78a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d78c:	4b07      	ldr	r3, [pc, #28]	@ (800d7ac <vPortExitCritical+0x50>)
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d105      	bne.n	800d7a0 <vPortExitCritical+0x44>
 800d794:	2300      	movs	r3, #0
 800d796:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	f383 8811 	msr	BASEPRI, r3
}
 800d79e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d7a0:	bf00      	nop
 800d7a2:	370c      	adds	r7, #12
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7aa:	4770      	bx	lr
 800d7ac:	24000344 	.word	0x24000344

0800d7b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d7b0:	f3ef 8009 	mrs	r0, PSP
 800d7b4:	f3bf 8f6f 	isb	sy
 800d7b8:	4b15      	ldr	r3, [pc, #84]	@ (800d810 <pxCurrentTCBConst>)
 800d7ba:	681a      	ldr	r2, [r3, #0]
 800d7bc:	f01e 0f10 	tst.w	lr, #16
 800d7c0:	bf08      	it	eq
 800d7c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d7c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7ca:	6010      	str	r0, [r2, #0]
 800d7cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d7d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d7d4:	f380 8811 	msr	BASEPRI, r0
 800d7d8:	f3bf 8f4f 	dsb	sy
 800d7dc:	f3bf 8f6f 	isb	sy
 800d7e0:	f7fe fea0 	bl	800c524 <vTaskSwitchContext>
 800d7e4:	f04f 0000 	mov.w	r0, #0
 800d7e8:	f380 8811 	msr	BASEPRI, r0
 800d7ec:	bc09      	pop	{r0, r3}
 800d7ee:	6819      	ldr	r1, [r3, #0]
 800d7f0:	6808      	ldr	r0, [r1, #0]
 800d7f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7f6:	f01e 0f10 	tst.w	lr, #16
 800d7fa:	bf08      	it	eq
 800d7fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d800:	f380 8809 	msr	PSP, r0
 800d804:	f3bf 8f6f 	isb	sy
 800d808:	4770      	bx	lr
 800d80a:	bf00      	nop
 800d80c:	f3af 8000 	nop.w

0800d810 <pxCurrentTCBConst>:
 800d810:	240010c4 	.word	0x240010c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d814:	bf00      	nop
 800d816:	bf00      	nop

0800d818 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b082      	sub	sp, #8
 800d81c:	af00      	add	r7, sp, #0
	__asm volatile
 800d81e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d822:	f383 8811 	msr	BASEPRI, r3
 800d826:	f3bf 8f6f 	isb	sy
 800d82a:	f3bf 8f4f 	dsb	sy
 800d82e:	607b      	str	r3, [r7, #4]
}
 800d830:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d832:	f7fe fdbd 	bl	800c3b0 <xTaskIncrementTick>
 800d836:	4603      	mov	r3, r0
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d003      	beq.n	800d844 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d83c:	4b06      	ldr	r3, [pc, #24]	@ (800d858 <xPortSysTickHandler+0x40>)
 800d83e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d842:	601a      	str	r2, [r3, #0]
 800d844:	2300      	movs	r3, #0
 800d846:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d848:	683b      	ldr	r3, [r7, #0]
 800d84a:	f383 8811 	msr	BASEPRI, r3
}
 800d84e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d850:	bf00      	nop
 800d852:	3708      	adds	r7, #8
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}
 800d858:	e000ed04 	.word	0xe000ed04

0800d85c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d85c:	b480      	push	{r7}
 800d85e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d860:	4b0b      	ldr	r3, [pc, #44]	@ (800d890 <vPortSetupTimerInterrupt+0x34>)
 800d862:	2200      	movs	r2, #0
 800d864:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d866:	4b0b      	ldr	r3, [pc, #44]	@ (800d894 <vPortSetupTimerInterrupt+0x38>)
 800d868:	2200      	movs	r2, #0
 800d86a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d86c:	4b0a      	ldr	r3, [pc, #40]	@ (800d898 <vPortSetupTimerInterrupt+0x3c>)
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	4a0a      	ldr	r2, [pc, #40]	@ (800d89c <vPortSetupTimerInterrupt+0x40>)
 800d872:	fba2 2303 	umull	r2, r3, r2, r3
 800d876:	099b      	lsrs	r3, r3, #6
 800d878:	4a09      	ldr	r2, [pc, #36]	@ (800d8a0 <vPortSetupTimerInterrupt+0x44>)
 800d87a:	3b01      	subs	r3, #1
 800d87c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d87e:	4b04      	ldr	r3, [pc, #16]	@ (800d890 <vPortSetupTimerInterrupt+0x34>)
 800d880:	2207      	movs	r2, #7
 800d882:	601a      	str	r2, [r3, #0]
}
 800d884:	bf00      	nop
 800d886:	46bd      	mov	sp, r7
 800d888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88c:	4770      	bx	lr
 800d88e:	bf00      	nop
 800d890:	e000e010 	.word	0xe000e010
 800d894:	e000e018 	.word	0xe000e018
 800d898:	24000334 	.word	0x24000334
 800d89c:	10624dd3 	.word	0x10624dd3
 800d8a0:	e000e014 	.word	0xe000e014

0800d8a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d8a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d8b4 <vPortEnableVFP+0x10>
 800d8a8:	6801      	ldr	r1, [r0, #0]
 800d8aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d8ae:	6001      	str	r1, [r0, #0]
 800d8b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d8b2:	bf00      	nop
 800d8b4:	e000ed88 	.word	0xe000ed88

0800d8b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d8b8:	b480      	push	{r7}
 800d8ba:	b085      	sub	sp, #20
 800d8bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d8be:	f3ef 8305 	mrs	r3, IPSR
 800d8c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	2b0f      	cmp	r3, #15
 800d8c8:	d915      	bls.n	800d8f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d8ca:	4a18      	ldr	r2, [pc, #96]	@ (800d92c <vPortValidateInterruptPriority+0x74>)
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	4413      	add	r3, r2
 800d8d0:	781b      	ldrb	r3, [r3, #0]
 800d8d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d8d4:	4b16      	ldr	r3, [pc, #88]	@ (800d930 <vPortValidateInterruptPriority+0x78>)
 800d8d6:	781b      	ldrb	r3, [r3, #0]
 800d8d8:	7afa      	ldrb	r2, [r7, #11]
 800d8da:	429a      	cmp	r2, r3
 800d8dc:	d20b      	bcs.n	800d8f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d8de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8e2:	f383 8811 	msr	BASEPRI, r3
 800d8e6:	f3bf 8f6f 	isb	sy
 800d8ea:	f3bf 8f4f 	dsb	sy
 800d8ee:	607b      	str	r3, [r7, #4]
}
 800d8f0:	bf00      	nop
 800d8f2:	bf00      	nop
 800d8f4:	e7fd      	b.n	800d8f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d8f6:	4b0f      	ldr	r3, [pc, #60]	@ (800d934 <vPortValidateInterruptPriority+0x7c>)
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d8fe:	4b0e      	ldr	r3, [pc, #56]	@ (800d938 <vPortValidateInterruptPriority+0x80>)
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	429a      	cmp	r2, r3
 800d904:	d90b      	bls.n	800d91e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d90a:	f383 8811 	msr	BASEPRI, r3
 800d90e:	f3bf 8f6f 	isb	sy
 800d912:	f3bf 8f4f 	dsb	sy
 800d916:	603b      	str	r3, [r7, #0]
}
 800d918:	bf00      	nop
 800d91a:	bf00      	nop
 800d91c:	e7fd      	b.n	800d91a <vPortValidateInterruptPriority+0x62>
	}
 800d91e:	bf00      	nop
 800d920:	3714      	adds	r7, #20
 800d922:	46bd      	mov	sp, r7
 800d924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d928:	4770      	bx	lr
 800d92a:	bf00      	nop
 800d92c:	e000e3f0 	.word	0xe000e3f0
 800d930:	240016f0 	.word	0x240016f0
 800d934:	e000ed0c 	.word	0xe000ed0c
 800d938:	240016f4 	.word	0x240016f4

0800d93c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d93c:	b580      	push	{r7, lr}
 800d93e:	b08a      	sub	sp, #40	@ 0x28
 800d940:	af00      	add	r7, sp, #0
 800d942:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d944:	2300      	movs	r3, #0
 800d946:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d948:	f7fe fc76 	bl	800c238 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d94c:	4b5c      	ldr	r3, [pc, #368]	@ (800dac0 <pvPortMalloc+0x184>)
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d101      	bne.n	800d958 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d954:	f000 f924 	bl	800dba0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d958:	4b5a      	ldr	r3, [pc, #360]	@ (800dac4 <pvPortMalloc+0x188>)
 800d95a:	681a      	ldr	r2, [r3, #0]
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	4013      	ands	r3, r2
 800d960:	2b00      	cmp	r3, #0
 800d962:	f040 8095 	bne.w	800da90 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d01e      	beq.n	800d9aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d96c:	2208      	movs	r2, #8
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	4413      	add	r3, r2
 800d972:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	f003 0307 	and.w	r3, r3, #7
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d015      	beq.n	800d9aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	f023 0307 	bic.w	r3, r3, #7
 800d984:	3308      	adds	r3, #8
 800d986:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	f003 0307 	and.w	r3, r3, #7
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d00b      	beq.n	800d9aa <pvPortMalloc+0x6e>
	__asm volatile
 800d992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d996:	f383 8811 	msr	BASEPRI, r3
 800d99a:	f3bf 8f6f 	isb	sy
 800d99e:	f3bf 8f4f 	dsb	sy
 800d9a2:	617b      	str	r3, [r7, #20]
}
 800d9a4:	bf00      	nop
 800d9a6:	bf00      	nop
 800d9a8:	e7fd      	b.n	800d9a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d06f      	beq.n	800da90 <pvPortMalloc+0x154>
 800d9b0:	4b45      	ldr	r3, [pc, #276]	@ (800dac8 <pvPortMalloc+0x18c>)
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	687a      	ldr	r2, [r7, #4]
 800d9b6:	429a      	cmp	r2, r3
 800d9b8:	d86a      	bhi.n	800da90 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d9ba:	4b44      	ldr	r3, [pc, #272]	@ (800dacc <pvPortMalloc+0x190>)
 800d9bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d9be:	4b43      	ldr	r3, [pc, #268]	@ (800dacc <pvPortMalloc+0x190>)
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d9c4:	e004      	b.n	800d9d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d9d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9d2:	685b      	ldr	r3, [r3, #4]
 800d9d4:	687a      	ldr	r2, [r7, #4]
 800d9d6:	429a      	cmp	r2, r3
 800d9d8:	d903      	bls.n	800d9e2 <pvPortMalloc+0xa6>
 800d9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d1f1      	bne.n	800d9c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d9e2:	4b37      	ldr	r3, [pc, #220]	@ (800dac0 <pvPortMalloc+0x184>)
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d9e8:	429a      	cmp	r2, r3
 800d9ea:	d051      	beq.n	800da90 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d9ec:	6a3b      	ldr	r3, [r7, #32]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	2208      	movs	r2, #8
 800d9f2:	4413      	add	r3, r2
 800d9f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9f8:	681a      	ldr	r2, [r3, #0]
 800d9fa:	6a3b      	ldr	r3, [r7, #32]
 800d9fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d9fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da00:	685a      	ldr	r2, [r3, #4]
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	1ad2      	subs	r2, r2, r3
 800da06:	2308      	movs	r3, #8
 800da08:	005b      	lsls	r3, r3, #1
 800da0a:	429a      	cmp	r2, r3
 800da0c:	d920      	bls.n	800da50 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800da0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	4413      	add	r3, r2
 800da14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800da16:	69bb      	ldr	r3, [r7, #24]
 800da18:	f003 0307 	and.w	r3, r3, #7
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d00b      	beq.n	800da38 <pvPortMalloc+0xfc>
	__asm volatile
 800da20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da24:	f383 8811 	msr	BASEPRI, r3
 800da28:	f3bf 8f6f 	isb	sy
 800da2c:	f3bf 8f4f 	dsb	sy
 800da30:	613b      	str	r3, [r7, #16]
}
 800da32:	bf00      	nop
 800da34:	bf00      	nop
 800da36:	e7fd      	b.n	800da34 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800da38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da3a:	685a      	ldr	r2, [r3, #4]
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	1ad2      	subs	r2, r2, r3
 800da40:	69bb      	ldr	r3, [r7, #24]
 800da42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800da44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da46:	687a      	ldr	r2, [r7, #4]
 800da48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800da4a:	69b8      	ldr	r0, [r7, #24]
 800da4c:	f000 f90a 	bl	800dc64 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800da50:	4b1d      	ldr	r3, [pc, #116]	@ (800dac8 <pvPortMalloc+0x18c>)
 800da52:	681a      	ldr	r2, [r3, #0]
 800da54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da56:	685b      	ldr	r3, [r3, #4]
 800da58:	1ad3      	subs	r3, r2, r3
 800da5a:	4a1b      	ldr	r2, [pc, #108]	@ (800dac8 <pvPortMalloc+0x18c>)
 800da5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800da5e:	4b1a      	ldr	r3, [pc, #104]	@ (800dac8 <pvPortMalloc+0x18c>)
 800da60:	681a      	ldr	r2, [r3, #0]
 800da62:	4b1b      	ldr	r3, [pc, #108]	@ (800dad0 <pvPortMalloc+0x194>)
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	429a      	cmp	r2, r3
 800da68:	d203      	bcs.n	800da72 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800da6a:	4b17      	ldr	r3, [pc, #92]	@ (800dac8 <pvPortMalloc+0x18c>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	4a18      	ldr	r2, [pc, #96]	@ (800dad0 <pvPortMalloc+0x194>)
 800da70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800da72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da74:	685a      	ldr	r2, [r3, #4]
 800da76:	4b13      	ldr	r3, [pc, #76]	@ (800dac4 <pvPortMalloc+0x188>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	431a      	orrs	r2, r3
 800da7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800da80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da82:	2200      	movs	r2, #0
 800da84:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800da86:	4b13      	ldr	r3, [pc, #76]	@ (800dad4 <pvPortMalloc+0x198>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	3301      	adds	r3, #1
 800da8c:	4a11      	ldr	r2, [pc, #68]	@ (800dad4 <pvPortMalloc+0x198>)
 800da8e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800da90:	f7fe fbe0 	bl	800c254 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800da94:	69fb      	ldr	r3, [r7, #28]
 800da96:	f003 0307 	and.w	r3, r3, #7
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d00b      	beq.n	800dab6 <pvPortMalloc+0x17a>
	__asm volatile
 800da9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800daa2:	f383 8811 	msr	BASEPRI, r3
 800daa6:	f3bf 8f6f 	isb	sy
 800daaa:	f3bf 8f4f 	dsb	sy
 800daae:	60fb      	str	r3, [r7, #12]
}
 800dab0:	bf00      	nop
 800dab2:	bf00      	nop
 800dab4:	e7fd      	b.n	800dab2 <pvPortMalloc+0x176>
	return pvReturn;
 800dab6:	69fb      	ldr	r3, [r7, #28]
}
 800dab8:	4618      	mov	r0, r3
 800daba:	3728      	adds	r7, #40	@ 0x28
 800dabc:	46bd      	mov	sp, r7
 800dabe:	bd80      	pop	{r7, pc}
 800dac0:	24005300 	.word	0x24005300
 800dac4:	24005314 	.word	0x24005314
 800dac8:	24005304 	.word	0x24005304
 800dacc:	240052f8 	.word	0x240052f8
 800dad0:	24005308 	.word	0x24005308
 800dad4:	2400530c 	.word	0x2400530c

0800dad8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b086      	sub	sp, #24
 800dadc:	af00      	add	r7, sp, #0
 800dade:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d04f      	beq.n	800db8a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800daea:	2308      	movs	r3, #8
 800daec:	425b      	negs	r3, r3
 800daee:	697a      	ldr	r2, [r7, #20]
 800daf0:	4413      	add	r3, r2
 800daf2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800daf4:	697b      	ldr	r3, [r7, #20]
 800daf6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800daf8:	693b      	ldr	r3, [r7, #16]
 800dafa:	685a      	ldr	r2, [r3, #4]
 800dafc:	4b25      	ldr	r3, [pc, #148]	@ (800db94 <vPortFree+0xbc>)
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	4013      	ands	r3, r2
 800db02:	2b00      	cmp	r3, #0
 800db04:	d10b      	bne.n	800db1e <vPortFree+0x46>
	__asm volatile
 800db06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db0a:	f383 8811 	msr	BASEPRI, r3
 800db0e:	f3bf 8f6f 	isb	sy
 800db12:	f3bf 8f4f 	dsb	sy
 800db16:	60fb      	str	r3, [r7, #12]
}
 800db18:	bf00      	nop
 800db1a:	bf00      	nop
 800db1c:	e7fd      	b.n	800db1a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800db1e:	693b      	ldr	r3, [r7, #16]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d00b      	beq.n	800db3e <vPortFree+0x66>
	__asm volatile
 800db26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db2a:	f383 8811 	msr	BASEPRI, r3
 800db2e:	f3bf 8f6f 	isb	sy
 800db32:	f3bf 8f4f 	dsb	sy
 800db36:	60bb      	str	r3, [r7, #8]
}
 800db38:	bf00      	nop
 800db3a:	bf00      	nop
 800db3c:	e7fd      	b.n	800db3a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800db3e:	693b      	ldr	r3, [r7, #16]
 800db40:	685a      	ldr	r2, [r3, #4]
 800db42:	4b14      	ldr	r3, [pc, #80]	@ (800db94 <vPortFree+0xbc>)
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	4013      	ands	r3, r2
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d01e      	beq.n	800db8a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800db4c:	693b      	ldr	r3, [r7, #16]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d11a      	bne.n	800db8a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800db54:	693b      	ldr	r3, [r7, #16]
 800db56:	685a      	ldr	r2, [r3, #4]
 800db58:	4b0e      	ldr	r3, [pc, #56]	@ (800db94 <vPortFree+0xbc>)
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	43db      	mvns	r3, r3
 800db5e:	401a      	ands	r2, r3
 800db60:	693b      	ldr	r3, [r7, #16]
 800db62:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800db64:	f7fe fb68 	bl	800c238 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800db68:	693b      	ldr	r3, [r7, #16]
 800db6a:	685a      	ldr	r2, [r3, #4]
 800db6c:	4b0a      	ldr	r3, [pc, #40]	@ (800db98 <vPortFree+0xc0>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	4413      	add	r3, r2
 800db72:	4a09      	ldr	r2, [pc, #36]	@ (800db98 <vPortFree+0xc0>)
 800db74:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800db76:	6938      	ldr	r0, [r7, #16]
 800db78:	f000 f874 	bl	800dc64 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800db7c:	4b07      	ldr	r3, [pc, #28]	@ (800db9c <vPortFree+0xc4>)
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	3301      	adds	r3, #1
 800db82:	4a06      	ldr	r2, [pc, #24]	@ (800db9c <vPortFree+0xc4>)
 800db84:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800db86:	f7fe fb65 	bl	800c254 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800db8a:	bf00      	nop
 800db8c:	3718      	adds	r7, #24
 800db8e:	46bd      	mov	sp, r7
 800db90:	bd80      	pop	{r7, pc}
 800db92:	bf00      	nop
 800db94:	24005314 	.word	0x24005314
 800db98:	24005304 	.word	0x24005304
 800db9c:	24005310 	.word	0x24005310

0800dba0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dba0:	b480      	push	{r7}
 800dba2:	b085      	sub	sp, #20
 800dba4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dba6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800dbaa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dbac:	4b27      	ldr	r3, [pc, #156]	@ (800dc4c <prvHeapInit+0xac>)
 800dbae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	f003 0307 	and.w	r3, r3, #7
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d00c      	beq.n	800dbd4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	3307      	adds	r3, #7
 800dbbe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	f023 0307 	bic.w	r3, r3, #7
 800dbc6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dbc8:	68ba      	ldr	r2, [r7, #8]
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	1ad3      	subs	r3, r2, r3
 800dbce:	4a1f      	ldr	r2, [pc, #124]	@ (800dc4c <prvHeapInit+0xac>)
 800dbd0:	4413      	add	r3, r2
 800dbd2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dbd8:	4a1d      	ldr	r2, [pc, #116]	@ (800dc50 <prvHeapInit+0xb0>)
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dbde:	4b1c      	ldr	r3, [pc, #112]	@ (800dc50 <prvHeapInit+0xb0>)
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	68ba      	ldr	r2, [r7, #8]
 800dbe8:	4413      	add	r3, r2
 800dbea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dbec:	2208      	movs	r2, #8
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	1a9b      	subs	r3, r3, r2
 800dbf2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	f023 0307 	bic.w	r3, r3, #7
 800dbfa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	4a15      	ldr	r2, [pc, #84]	@ (800dc54 <prvHeapInit+0xb4>)
 800dc00:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dc02:	4b14      	ldr	r3, [pc, #80]	@ (800dc54 <prvHeapInit+0xb4>)
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	2200      	movs	r2, #0
 800dc08:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dc0a:	4b12      	ldr	r3, [pc, #72]	@ (800dc54 <prvHeapInit+0xb4>)
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	2200      	movs	r2, #0
 800dc10:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dc16:	683b      	ldr	r3, [r7, #0]
 800dc18:	68fa      	ldr	r2, [r7, #12]
 800dc1a:	1ad2      	subs	r2, r2, r3
 800dc1c:	683b      	ldr	r3, [r7, #0]
 800dc1e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dc20:	4b0c      	ldr	r3, [pc, #48]	@ (800dc54 <prvHeapInit+0xb4>)
 800dc22:	681a      	ldr	r2, [r3, #0]
 800dc24:	683b      	ldr	r3, [r7, #0]
 800dc26:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dc28:	683b      	ldr	r3, [r7, #0]
 800dc2a:	685b      	ldr	r3, [r3, #4]
 800dc2c:	4a0a      	ldr	r2, [pc, #40]	@ (800dc58 <prvHeapInit+0xb8>)
 800dc2e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	685b      	ldr	r3, [r3, #4]
 800dc34:	4a09      	ldr	r2, [pc, #36]	@ (800dc5c <prvHeapInit+0xbc>)
 800dc36:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dc38:	4b09      	ldr	r3, [pc, #36]	@ (800dc60 <prvHeapInit+0xc0>)
 800dc3a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800dc3e:	601a      	str	r2, [r3, #0]
}
 800dc40:	bf00      	nop
 800dc42:	3714      	adds	r7, #20
 800dc44:	46bd      	mov	sp, r7
 800dc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc4a:	4770      	bx	lr
 800dc4c:	240016f8 	.word	0x240016f8
 800dc50:	240052f8 	.word	0x240052f8
 800dc54:	24005300 	.word	0x24005300
 800dc58:	24005308 	.word	0x24005308
 800dc5c:	24005304 	.word	0x24005304
 800dc60:	24005314 	.word	0x24005314

0800dc64 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dc64:	b480      	push	{r7}
 800dc66:	b085      	sub	sp, #20
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dc6c:	4b28      	ldr	r3, [pc, #160]	@ (800dd10 <prvInsertBlockIntoFreeList+0xac>)
 800dc6e:	60fb      	str	r3, [r7, #12]
 800dc70:	e002      	b.n	800dc78 <prvInsertBlockIntoFreeList+0x14>
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	60fb      	str	r3, [r7, #12]
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	687a      	ldr	r2, [r7, #4]
 800dc7e:	429a      	cmp	r2, r3
 800dc80:	d8f7      	bhi.n	800dc72 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	685b      	ldr	r3, [r3, #4]
 800dc8a:	68ba      	ldr	r2, [r7, #8]
 800dc8c:	4413      	add	r3, r2
 800dc8e:	687a      	ldr	r2, [r7, #4]
 800dc90:	429a      	cmp	r2, r3
 800dc92:	d108      	bne.n	800dca6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	685a      	ldr	r2, [r3, #4]
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	685b      	ldr	r3, [r3, #4]
 800dc9c:	441a      	add	r2, r3
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	685b      	ldr	r3, [r3, #4]
 800dcae:	68ba      	ldr	r2, [r7, #8]
 800dcb0:	441a      	add	r2, r3
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	429a      	cmp	r2, r3
 800dcb8:	d118      	bne.n	800dcec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	681a      	ldr	r2, [r3, #0]
 800dcbe:	4b15      	ldr	r3, [pc, #84]	@ (800dd14 <prvInsertBlockIntoFreeList+0xb0>)
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	429a      	cmp	r2, r3
 800dcc4:	d00d      	beq.n	800dce2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	685a      	ldr	r2, [r3, #4]
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	685b      	ldr	r3, [r3, #4]
 800dcd0:	441a      	add	r2, r3
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	681a      	ldr	r2, [r3, #0]
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	601a      	str	r2, [r3, #0]
 800dce0:	e008      	b.n	800dcf4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dce2:	4b0c      	ldr	r3, [pc, #48]	@ (800dd14 <prvInsertBlockIntoFreeList+0xb0>)
 800dce4:	681a      	ldr	r2, [r3, #0]
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	601a      	str	r2, [r3, #0]
 800dcea:	e003      	b.n	800dcf4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	681a      	ldr	r2, [r3, #0]
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dcf4:	68fa      	ldr	r2, [r7, #12]
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	429a      	cmp	r2, r3
 800dcfa:	d002      	beq.n	800dd02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	687a      	ldr	r2, [r7, #4]
 800dd00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dd02:	bf00      	nop
 800dd04:	3714      	adds	r7, #20
 800dd06:	46bd      	mov	sp, r7
 800dd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0c:	4770      	bx	lr
 800dd0e:	bf00      	nop
 800dd10:	240052f8 	.word	0x240052f8
 800dd14:	24005300 	.word	0x24005300

0800dd18 <__cvt>:
 800dd18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd1a:	ed2d 8b02 	vpush	{d8}
 800dd1e:	eeb0 8b40 	vmov.f64	d8, d0
 800dd22:	b085      	sub	sp, #20
 800dd24:	4617      	mov	r7, r2
 800dd26:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800dd28:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dd2a:	ee18 2a90 	vmov	r2, s17
 800dd2e:	f025 0520 	bic.w	r5, r5, #32
 800dd32:	2a00      	cmp	r2, #0
 800dd34:	bfb6      	itet	lt
 800dd36:	222d      	movlt	r2, #45	@ 0x2d
 800dd38:	2200      	movge	r2, #0
 800dd3a:	eeb1 8b40 	vneglt.f64	d8, d0
 800dd3e:	2d46      	cmp	r5, #70	@ 0x46
 800dd40:	460c      	mov	r4, r1
 800dd42:	701a      	strb	r2, [r3, #0]
 800dd44:	d004      	beq.n	800dd50 <__cvt+0x38>
 800dd46:	2d45      	cmp	r5, #69	@ 0x45
 800dd48:	d100      	bne.n	800dd4c <__cvt+0x34>
 800dd4a:	3401      	adds	r4, #1
 800dd4c:	2102      	movs	r1, #2
 800dd4e:	e000      	b.n	800dd52 <__cvt+0x3a>
 800dd50:	2103      	movs	r1, #3
 800dd52:	ab03      	add	r3, sp, #12
 800dd54:	9301      	str	r3, [sp, #4]
 800dd56:	ab02      	add	r3, sp, #8
 800dd58:	9300      	str	r3, [sp, #0]
 800dd5a:	4622      	mov	r2, r4
 800dd5c:	4633      	mov	r3, r6
 800dd5e:	eeb0 0b48 	vmov.f64	d0, d8
 800dd62:	f001 f8b9 	bl	800eed8 <_dtoa_r>
 800dd66:	2d47      	cmp	r5, #71	@ 0x47
 800dd68:	d114      	bne.n	800dd94 <__cvt+0x7c>
 800dd6a:	07fb      	lsls	r3, r7, #31
 800dd6c:	d50a      	bpl.n	800dd84 <__cvt+0x6c>
 800dd6e:	1902      	adds	r2, r0, r4
 800dd70:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dd74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd78:	bf08      	it	eq
 800dd7a:	9203      	streq	r2, [sp, #12]
 800dd7c:	2130      	movs	r1, #48	@ 0x30
 800dd7e:	9b03      	ldr	r3, [sp, #12]
 800dd80:	4293      	cmp	r3, r2
 800dd82:	d319      	bcc.n	800ddb8 <__cvt+0xa0>
 800dd84:	9b03      	ldr	r3, [sp, #12]
 800dd86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dd88:	1a1b      	subs	r3, r3, r0
 800dd8a:	6013      	str	r3, [r2, #0]
 800dd8c:	b005      	add	sp, #20
 800dd8e:	ecbd 8b02 	vpop	{d8}
 800dd92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd94:	2d46      	cmp	r5, #70	@ 0x46
 800dd96:	eb00 0204 	add.w	r2, r0, r4
 800dd9a:	d1e9      	bne.n	800dd70 <__cvt+0x58>
 800dd9c:	7803      	ldrb	r3, [r0, #0]
 800dd9e:	2b30      	cmp	r3, #48	@ 0x30
 800dda0:	d107      	bne.n	800ddb2 <__cvt+0x9a>
 800dda2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dda6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddaa:	bf1c      	itt	ne
 800ddac:	f1c4 0401 	rsbne	r4, r4, #1
 800ddb0:	6034      	strne	r4, [r6, #0]
 800ddb2:	6833      	ldr	r3, [r6, #0]
 800ddb4:	441a      	add	r2, r3
 800ddb6:	e7db      	b.n	800dd70 <__cvt+0x58>
 800ddb8:	1c5c      	adds	r4, r3, #1
 800ddba:	9403      	str	r4, [sp, #12]
 800ddbc:	7019      	strb	r1, [r3, #0]
 800ddbe:	e7de      	b.n	800dd7e <__cvt+0x66>

0800ddc0 <__exponent>:
 800ddc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ddc2:	2900      	cmp	r1, #0
 800ddc4:	bfba      	itte	lt
 800ddc6:	4249      	neglt	r1, r1
 800ddc8:	232d      	movlt	r3, #45	@ 0x2d
 800ddca:	232b      	movge	r3, #43	@ 0x2b
 800ddcc:	2909      	cmp	r1, #9
 800ddce:	7002      	strb	r2, [r0, #0]
 800ddd0:	7043      	strb	r3, [r0, #1]
 800ddd2:	dd29      	ble.n	800de28 <__exponent+0x68>
 800ddd4:	f10d 0307 	add.w	r3, sp, #7
 800ddd8:	461d      	mov	r5, r3
 800ddda:	270a      	movs	r7, #10
 800dddc:	461a      	mov	r2, r3
 800ddde:	fbb1 f6f7 	udiv	r6, r1, r7
 800dde2:	fb07 1416 	mls	r4, r7, r6, r1
 800dde6:	3430      	adds	r4, #48	@ 0x30
 800dde8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ddec:	460c      	mov	r4, r1
 800ddee:	2c63      	cmp	r4, #99	@ 0x63
 800ddf0:	f103 33ff 	add.w	r3, r3, #4294967295
 800ddf4:	4631      	mov	r1, r6
 800ddf6:	dcf1      	bgt.n	800dddc <__exponent+0x1c>
 800ddf8:	3130      	adds	r1, #48	@ 0x30
 800ddfa:	1e94      	subs	r4, r2, #2
 800ddfc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800de00:	1c41      	adds	r1, r0, #1
 800de02:	4623      	mov	r3, r4
 800de04:	42ab      	cmp	r3, r5
 800de06:	d30a      	bcc.n	800de1e <__exponent+0x5e>
 800de08:	f10d 0309 	add.w	r3, sp, #9
 800de0c:	1a9b      	subs	r3, r3, r2
 800de0e:	42ac      	cmp	r4, r5
 800de10:	bf88      	it	hi
 800de12:	2300      	movhi	r3, #0
 800de14:	3302      	adds	r3, #2
 800de16:	4403      	add	r3, r0
 800de18:	1a18      	subs	r0, r3, r0
 800de1a:	b003      	add	sp, #12
 800de1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de1e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800de22:	f801 6f01 	strb.w	r6, [r1, #1]!
 800de26:	e7ed      	b.n	800de04 <__exponent+0x44>
 800de28:	2330      	movs	r3, #48	@ 0x30
 800de2a:	3130      	adds	r1, #48	@ 0x30
 800de2c:	7083      	strb	r3, [r0, #2]
 800de2e:	70c1      	strb	r1, [r0, #3]
 800de30:	1d03      	adds	r3, r0, #4
 800de32:	e7f1      	b.n	800de18 <__exponent+0x58>
 800de34:	0000      	movs	r0, r0
	...

0800de38 <_printf_float>:
 800de38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de3c:	b08d      	sub	sp, #52	@ 0x34
 800de3e:	460c      	mov	r4, r1
 800de40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800de44:	4616      	mov	r6, r2
 800de46:	461f      	mov	r7, r3
 800de48:	4605      	mov	r5, r0
 800de4a:	f000 fed1 	bl	800ebf0 <_localeconv_r>
 800de4e:	f8d0 b000 	ldr.w	fp, [r0]
 800de52:	4658      	mov	r0, fp
 800de54:	f7f2 fa94 	bl	8000380 <strlen>
 800de58:	2300      	movs	r3, #0
 800de5a:	930a      	str	r3, [sp, #40]	@ 0x28
 800de5c:	f8d8 3000 	ldr.w	r3, [r8]
 800de60:	f894 9018 	ldrb.w	r9, [r4, #24]
 800de64:	6822      	ldr	r2, [r4, #0]
 800de66:	9005      	str	r0, [sp, #20]
 800de68:	3307      	adds	r3, #7
 800de6a:	f023 0307 	bic.w	r3, r3, #7
 800de6e:	f103 0108 	add.w	r1, r3, #8
 800de72:	f8c8 1000 	str.w	r1, [r8]
 800de76:	ed93 0b00 	vldr	d0, [r3]
 800de7a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800e0d8 <_printf_float+0x2a0>
 800de7e:	eeb0 7bc0 	vabs.f64	d7, d0
 800de82:	eeb4 7b46 	vcmp.f64	d7, d6
 800de86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de8a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800de8e:	dd24      	ble.n	800deda <_printf_float+0xa2>
 800de90:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800de94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de98:	d502      	bpl.n	800dea0 <_printf_float+0x68>
 800de9a:	232d      	movs	r3, #45	@ 0x2d
 800de9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dea0:	498f      	ldr	r1, [pc, #572]	@ (800e0e0 <_printf_float+0x2a8>)
 800dea2:	4b90      	ldr	r3, [pc, #576]	@ (800e0e4 <_printf_float+0x2ac>)
 800dea4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800dea8:	bf8c      	ite	hi
 800deaa:	4688      	movhi	r8, r1
 800deac:	4698      	movls	r8, r3
 800deae:	f022 0204 	bic.w	r2, r2, #4
 800deb2:	2303      	movs	r3, #3
 800deb4:	6123      	str	r3, [r4, #16]
 800deb6:	6022      	str	r2, [r4, #0]
 800deb8:	f04f 0a00 	mov.w	sl, #0
 800debc:	9700      	str	r7, [sp, #0]
 800debe:	4633      	mov	r3, r6
 800dec0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800dec2:	4621      	mov	r1, r4
 800dec4:	4628      	mov	r0, r5
 800dec6:	f000 f9d1 	bl	800e26c <_printf_common>
 800deca:	3001      	adds	r0, #1
 800decc:	f040 8089 	bne.w	800dfe2 <_printf_float+0x1aa>
 800ded0:	f04f 30ff 	mov.w	r0, #4294967295
 800ded4:	b00d      	add	sp, #52	@ 0x34
 800ded6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deda:	eeb4 0b40 	vcmp.f64	d0, d0
 800dede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dee2:	d709      	bvc.n	800def8 <_printf_float+0xc0>
 800dee4:	ee10 3a90 	vmov	r3, s1
 800dee8:	2b00      	cmp	r3, #0
 800deea:	bfbc      	itt	lt
 800deec:	232d      	movlt	r3, #45	@ 0x2d
 800deee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800def2:	497d      	ldr	r1, [pc, #500]	@ (800e0e8 <_printf_float+0x2b0>)
 800def4:	4b7d      	ldr	r3, [pc, #500]	@ (800e0ec <_printf_float+0x2b4>)
 800def6:	e7d5      	b.n	800dea4 <_printf_float+0x6c>
 800def8:	6863      	ldr	r3, [r4, #4]
 800defa:	1c59      	adds	r1, r3, #1
 800defc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800df00:	d139      	bne.n	800df76 <_printf_float+0x13e>
 800df02:	2306      	movs	r3, #6
 800df04:	6063      	str	r3, [r4, #4]
 800df06:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800df0a:	2300      	movs	r3, #0
 800df0c:	6022      	str	r2, [r4, #0]
 800df0e:	9303      	str	r3, [sp, #12]
 800df10:	ab0a      	add	r3, sp, #40	@ 0x28
 800df12:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800df16:	ab09      	add	r3, sp, #36	@ 0x24
 800df18:	9300      	str	r3, [sp, #0]
 800df1a:	6861      	ldr	r1, [r4, #4]
 800df1c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800df20:	4628      	mov	r0, r5
 800df22:	f7ff fef9 	bl	800dd18 <__cvt>
 800df26:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800df2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800df2c:	4680      	mov	r8, r0
 800df2e:	d129      	bne.n	800df84 <_printf_float+0x14c>
 800df30:	1cc8      	adds	r0, r1, #3
 800df32:	db02      	blt.n	800df3a <_printf_float+0x102>
 800df34:	6863      	ldr	r3, [r4, #4]
 800df36:	4299      	cmp	r1, r3
 800df38:	dd41      	ble.n	800dfbe <_printf_float+0x186>
 800df3a:	f1a9 0902 	sub.w	r9, r9, #2
 800df3e:	fa5f f989 	uxtb.w	r9, r9
 800df42:	3901      	subs	r1, #1
 800df44:	464a      	mov	r2, r9
 800df46:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800df4a:	9109      	str	r1, [sp, #36]	@ 0x24
 800df4c:	f7ff ff38 	bl	800ddc0 <__exponent>
 800df50:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800df52:	1813      	adds	r3, r2, r0
 800df54:	2a01      	cmp	r2, #1
 800df56:	4682      	mov	sl, r0
 800df58:	6123      	str	r3, [r4, #16]
 800df5a:	dc02      	bgt.n	800df62 <_printf_float+0x12a>
 800df5c:	6822      	ldr	r2, [r4, #0]
 800df5e:	07d2      	lsls	r2, r2, #31
 800df60:	d501      	bpl.n	800df66 <_printf_float+0x12e>
 800df62:	3301      	adds	r3, #1
 800df64:	6123      	str	r3, [r4, #16]
 800df66:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d0a6      	beq.n	800debc <_printf_float+0x84>
 800df6e:	232d      	movs	r3, #45	@ 0x2d
 800df70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800df74:	e7a2      	b.n	800debc <_printf_float+0x84>
 800df76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800df7a:	d1c4      	bne.n	800df06 <_printf_float+0xce>
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d1c2      	bne.n	800df06 <_printf_float+0xce>
 800df80:	2301      	movs	r3, #1
 800df82:	e7bf      	b.n	800df04 <_printf_float+0xcc>
 800df84:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800df88:	d9db      	bls.n	800df42 <_printf_float+0x10a>
 800df8a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800df8e:	d118      	bne.n	800dfc2 <_printf_float+0x18a>
 800df90:	2900      	cmp	r1, #0
 800df92:	6863      	ldr	r3, [r4, #4]
 800df94:	dd0b      	ble.n	800dfae <_printf_float+0x176>
 800df96:	6121      	str	r1, [r4, #16]
 800df98:	b913      	cbnz	r3, 800dfa0 <_printf_float+0x168>
 800df9a:	6822      	ldr	r2, [r4, #0]
 800df9c:	07d0      	lsls	r0, r2, #31
 800df9e:	d502      	bpl.n	800dfa6 <_printf_float+0x16e>
 800dfa0:	3301      	adds	r3, #1
 800dfa2:	440b      	add	r3, r1
 800dfa4:	6123      	str	r3, [r4, #16]
 800dfa6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dfa8:	f04f 0a00 	mov.w	sl, #0
 800dfac:	e7db      	b.n	800df66 <_printf_float+0x12e>
 800dfae:	b913      	cbnz	r3, 800dfb6 <_printf_float+0x17e>
 800dfb0:	6822      	ldr	r2, [r4, #0]
 800dfb2:	07d2      	lsls	r2, r2, #31
 800dfb4:	d501      	bpl.n	800dfba <_printf_float+0x182>
 800dfb6:	3302      	adds	r3, #2
 800dfb8:	e7f4      	b.n	800dfa4 <_printf_float+0x16c>
 800dfba:	2301      	movs	r3, #1
 800dfbc:	e7f2      	b.n	800dfa4 <_printf_float+0x16c>
 800dfbe:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800dfc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dfc4:	4299      	cmp	r1, r3
 800dfc6:	db05      	blt.n	800dfd4 <_printf_float+0x19c>
 800dfc8:	6823      	ldr	r3, [r4, #0]
 800dfca:	6121      	str	r1, [r4, #16]
 800dfcc:	07d8      	lsls	r0, r3, #31
 800dfce:	d5ea      	bpl.n	800dfa6 <_printf_float+0x16e>
 800dfd0:	1c4b      	adds	r3, r1, #1
 800dfd2:	e7e7      	b.n	800dfa4 <_printf_float+0x16c>
 800dfd4:	2900      	cmp	r1, #0
 800dfd6:	bfd4      	ite	le
 800dfd8:	f1c1 0202 	rsble	r2, r1, #2
 800dfdc:	2201      	movgt	r2, #1
 800dfde:	4413      	add	r3, r2
 800dfe0:	e7e0      	b.n	800dfa4 <_printf_float+0x16c>
 800dfe2:	6823      	ldr	r3, [r4, #0]
 800dfe4:	055a      	lsls	r2, r3, #21
 800dfe6:	d407      	bmi.n	800dff8 <_printf_float+0x1c0>
 800dfe8:	6923      	ldr	r3, [r4, #16]
 800dfea:	4642      	mov	r2, r8
 800dfec:	4631      	mov	r1, r6
 800dfee:	4628      	mov	r0, r5
 800dff0:	47b8      	blx	r7
 800dff2:	3001      	adds	r0, #1
 800dff4:	d12a      	bne.n	800e04c <_printf_float+0x214>
 800dff6:	e76b      	b.n	800ded0 <_printf_float+0x98>
 800dff8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800dffc:	f240 80e0 	bls.w	800e1c0 <_printf_float+0x388>
 800e000:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800e004:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e00c:	d133      	bne.n	800e076 <_printf_float+0x23e>
 800e00e:	4a38      	ldr	r2, [pc, #224]	@ (800e0f0 <_printf_float+0x2b8>)
 800e010:	2301      	movs	r3, #1
 800e012:	4631      	mov	r1, r6
 800e014:	4628      	mov	r0, r5
 800e016:	47b8      	blx	r7
 800e018:	3001      	adds	r0, #1
 800e01a:	f43f af59 	beq.w	800ded0 <_printf_float+0x98>
 800e01e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e022:	4543      	cmp	r3, r8
 800e024:	db02      	blt.n	800e02c <_printf_float+0x1f4>
 800e026:	6823      	ldr	r3, [r4, #0]
 800e028:	07d8      	lsls	r0, r3, #31
 800e02a:	d50f      	bpl.n	800e04c <_printf_float+0x214>
 800e02c:	9b05      	ldr	r3, [sp, #20]
 800e02e:	465a      	mov	r2, fp
 800e030:	4631      	mov	r1, r6
 800e032:	4628      	mov	r0, r5
 800e034:	47b8      	blx	r7
 800e036:	3001      	adds	r0, #1
 800e038:	f43f af4a 	beq.w	800ded0 <_printf_float+0x98>
 800e03c:	f04f 0900 	mov.w	r9, #0
 800e040:	f108 38ff 	add.w	r8, r8, #4294967295
 800e044:	f104 0a1a 	add.w	sl, r4, #26
 800e048:	45c8      	cmp	r8, r9
 800e04a:	dc09      	bgt.n	800e060 <_printf_float+0x228>
 800e04c:	6823      	ldr	r3, [r4, #0]
 800e04e:	079b      	lsls	r3, r3, #30
 800e050:	f100 8107 	bmi.w	800e262 <_printf_float+0x42a>
 800e054:	68e0      	ldr	r0, [r4, #12]
 800e056:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e058:	4298      	cmp	r0, r3
 800e05a:	bfb8      	it	lt
 800e05c:	4618      	movlt	r0, r3
 800e05e:	e739      	b.n	800ded4 <_printf_float+0x9c>
 800e060:	2301      	movs	r3, #1
 800e062:	4652      	mov	r2, sl
 800e064:	4631      	mov	r1, r6
 800e066:	4628      	mov	r0, r5
 800e068:	47b8      	blx	r7
 800e06a:	3001      	adds	r0, #1
 800e06c:	f43f af30 	beq.w	800ded0 <_printf_float+0x98>
 800e070:	f109 0901 	add.w	r9, r9, #1
 800e074:	e7e8      	b.n	800e048 <_printf_float+0x210>
 800e076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e078:	2b00      	cmp	r3, #0
 800e07a:	dc3b      	bgt.n	800e0f4 <_printf_float+0x2bc>
 800e07c:	4a1c      	ldr	r2, [pc, #112]	@ (800e0f0 <_printf_float+0x2b8>)
 800e07e:	2301      	movs	r3, #1
 800e080:	4631      	mov	r1, r6
 800e082:	4628      	mov	r0, r5
 800e084:	47b8      	blx	r7
 800e086:	3001      	adds	r0, #1
 800e088:	f43f af22 	beq.w	800ded0 <_printf_float+0x98>
 800e08c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e090:	ea59 0303 	orrs.w	r3, r9, r3
 800e094:	d102      	bne.n	800e09c <_printf_float+0x264>
 800e096:	6823      	ldr	r3, [r4, #0]
 800e098:	07d9      	lsls	r1, r3, #31
 800e09a:	d5d7      	bpl.n	800e04c <_printf_float+0x214>
 800e09c:	9b05      	ldr	r3, [sp, #20]
 800e09e:	465a      	mov	r2, fp
 800e0a0:	4631      	mov	r1, r6
 800e0a2:	4628      	mov	r0, r5
 800e0a4:	47b8      	blx	r7
 800e0a6:	3001      	adds	r0, #1
 800e0a8:	f43f af12 	beq.w	800ded0 <_printf_float+0x98>
 800e0ac:	f04f 0a00 	mov.w	sl, #0
 800e0b0:	f104 0b1a 	add.w	fp, r4, #26
 800e0b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0b6:	425b      	negs	r3, r3
 800e0b8:	4553      	cmp	r3, sl
 800e0ba:	dc01      	bgt.n	800e0c0 <_printf_float+0x288>
 800e0bc:	464b      	mov	r3, r9
 800e0be:	e794      	b.n	800dfea <_printf_float+0x1b2>
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	465a      	mov	r2, fp
 800e0c4:	4631      	mov	r1, r6
 800e0c6:	4628      	mov	r0, r5
 800e0c8:	47b8      	blx	r7
 800e0ca:	3001      	adds	r0, #1
 800e0cc:	f43f af00 	beq.w	800ded0 <_printf_float+0x98>
 800e0d0:	f10a 0a01 	add.w	sl, sl, #1
 800e0d4:	e7ee      	b.n	800e0b4 <_printf_float+0x27c>
 800e0d6:	bf00      	nop
 800e0d8:	ffffffff 	.word	0xffffffff
 800e0dc:	7fefffff 	.word	0x7fefffff
 800e0e0:	080124ec 	.word	0x080124ec
 800e0e4:	080124e8 	.word	0x080124e8
 800e0e8:	080124f4 	.word	0x080124f4
 800e0ec:	080124f0 	.word	0x080124f0
 800e0f0:	080124f8 	.word	0x080124f8
 800e0f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e0f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e0fa:	4553      	cmp	r3, sl
 800e0fc:	bfa8      	it	ge
 800e0fe:	4653      	movge	r3, sl
 800e100:	2b00      	cmp	r3, #0
 800e102:	4699      	mov	r9, r3
 800e104:	dc37      	bgt.n	800e176 <_printf_float+0x33e>
 800e106:	2300      	movs	r3, #0
 800e108:	9307      	str	r3, [sp, #28]
 800e10a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e10e:	f104 021a 	add.w	r2, r4, #26
 800e112:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e114:	9907      	ldr	r1, [sp, #28]
 800e116:	9306      	str	r3, [sp, #24]
 800e118:	eba3 0309 	sub.w	r3, r3, r9
 800e11c:	428b      	cmp	r3, r1
 800e11e:	dc31      	bgt.n	800e184 <_printf_float+0x34c>
 800e120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e122:	459a      	cmp	sl, r3
 800e124:	dc3b      	bgt.n	800e19e <_printf_float+0x366>
 800e126:	6823      	ldr	r3, [r4, #0]
 800e128:	07da      	lsls	r2, r3, #31
 800e12a:	d438      	bmi.n	800e19e <_printf_float+0x366>
 800e12c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e12e:	ebaa 0903 	sub.w	r9, sl, r3
 800e132:	9b06      	ldr	r3, [sp, #24]
 800e134:	ebaa 0303 	sub.w	r3, sl, r3
 800e138:	4599      	cmp	r9, r3
 800e13a:	bfa8      	it	ge
 800e13c:	4699      	movge	r9, r3
 800e13e:	f1b9 0f00 	cmp.w	r9, #0
 800e142:	dc34      	bgt.n	800e1ae <_printf_float+0x376>
 800e144:	f04f 0800 	mov.w	r8, #0
 800e148:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e14c:	f104 0b1a 	add.w	fp, r4, #26
 800e150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e152:	ebaa 0303 	sub.w	r3, sl, r3
 800e156:	eba3 0309 	sub.w	r3, r3, r9
 800e15a:	4543      	cmp	r3, r8
 800e15c:	f77f af76 	ble.w	800e04c <_printf_float+0x214>
 800e160:	2301      	movs	r3, #1
 800e162:	465a      	mov	r2, fp
 800e164:	4631      	mov	r1, r6
 800e166:	4628      	mov	r0, r5
 800e168:	47b8      	blx	r7
 800e16a:	3001      	adds	r0, #1
 800e16c:	f43f aeb0 	beq.w	800ded0 <_printf_float+0x98>
 800e170:	f108 0801 	add.w	r8, r8, #1
 800e174:	e7ec      	b.n	800e150 <_printf_float+0x318>
 800e176:	4642      	mov	r2, r8
 800e178:	4631      	mov	r1, r6
 800e17a:	4628      	mov	r0, r5
 800e17c:	47b8      	blx	r7
 800e17e:	3001      	adds	r0, #1
 800e180:	d1c1      	bne.n	800e106 <_printf_float+0x2ce>
 800e182:	e6a5      	b.n	800ded0 <_printf_float+0x98>
 800e184:	2301      	movs	r3, #1
 800e186:	4631      	mov	r1, r6
 800e188:	4628      	mov	r0, r5
 800e18a:	9206      	str	r2, [sp, #24]
 800e18c:	47b8      	blx	r7
 800e18e:	3001      	adds	r0, #1
 800e190:	f43f ae9e 	beq.w	800ded0 <_printf_float+0x98>
 800e194:	9b07      	ldr	r3, [sp, #28]
 800e196:	9a06      	ldr	r2, [sp, #24]
 800e198:	3301      	adds	r3, #1
 800e19a:	9307      	str	r3, [sp, #28]
 800e19c:	e7b9      	b.n	800e112 <_printf_float+0x2da>
 800e19e:	9b05      	ldr	r3, [sp, #20]
 800e1a0:	465a      	mov	r2, fp
 800e1a2:	4631      	mov	r1, r6
 800e1a4:	4628      	mov	r0, r5
 800e1a6:	47b8      	blx	r7
 800e1a8:	3001      	adds	r0, #1
 800e1aa:	d1bf      	bne.n	800e12c <_printf_float+0x2f4>
 800e1ac:	e690      	b.n	800ded0 <_printf_float+0x98>
 800e1ae:	9a06      	ldr	r2, [sp, #24]
 800e1b0:	464b      	mov	r3, r9
 800e1b2:	4442      	add	r2, r8
 800e1b4:	4631      	mov	r1, r6
 800e1b6:	4628      	mov	r0, r5
 800e1b8:	47b8      	blx	r7
 800e1ba:	3001      	adds	r0, #1
 800e1bc:	d1c2      	bne.n	800e144 <_printf_float+0x30c>
 800e1be:	e687      	b.n	800ded0 <_printf_float+0x98>
 800e1c0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800e1c4:	f1b9 0f01 	cmp.w	r9, #1
 800e1c8:	dc01      	bgt.n	800e1ce <_printf_float+0x396>
 800e1ca:	07db      	lsls	r3, r3, #31
 800e1cc:	d536      	bpl.n	800e23c <_printf_float+0x404>
 800e1ce:	2301      	movs	r3, #1
 800e1d0:	4642      	mov	r2, r8
 800e1d2:	4631      	mov	r1, r6
 800e1d4:	4628      	mov	r0, r5
 800e1d6:	47b8      	blx	r7
 800e1d8:	3001      	adds	r0, #1
 800e1da:	f43f ae79 	beq.w	800ded0 <_printf_float+0x98>
 800e1de:	9b05      	ldr	r3, [sp, #20]
 800e1e0:	465a      	mov	r2, fp
 800e1e2:	4631      	mov	r1, r6
 800e1e4:	4628      	mov	r0, r5
 800e1e6:	47b8      	blx	r7
 800e1e8:	3001      	adds	r0, #1
 800e1ea:	f43f ae71 	beq.w	800ded0 <_printf_float+0x98>
 800e1ee:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800e1f2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e1f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1fa:	f109 39ff 	add.w	r9, r9, #4294967295
 800e1fe:	d018      	beq.n	800e232 <_printf_float+0x3fa>
 800e200:	464b      	mov	r3, r9
 800e202:	f108 0201 	add.w	r2, r8, #1
 800e206:	4631      	mov	r1, r6
 800e208:	4628      	mov	r0, r5
 800e20a:	47b8      	blx	r7
 800e20c:	3001      	adds	r0, #1
 800e20e:	d10c      	bne.n	800e22a <_printf_float+0x3f2>
 800e210:	e65e      	b.n	800ded0 <_printf_float+0x98>
 800e212:	2301      	movs	r3, #1
 800e214:	465a      	mov	r2, fp
 800e216:	4631      	mov	r1, r6
 800e218:	4628      	mov	r0, r5
 800e21a:	47b8      	blx	r7
 800e21c:	3001      	adds	r0, #1
 800e21e:	f43f ae57 	beq.w	800ded0 <_printf_float+0x98>
 800e222:	f108 0801 	add.w	r8, r8, #1
 800e226:	45c8      	cmp	r8, r9
 800e228:	dbf3      	blt.n	800e212 <_printf_float+0x3da>
 800e22a:	4653      	mov	r3, sl
 800e22c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e230:	e6dc      	b.n	800dfec <_printf_float+0x1b4>
 800e232:	f04f 0800 	mov.w	r8, #0
 800e236:	f104 0b1a 	add.w	fp, r4, #26
 800e23a:	e7f4      	b.n	800e226 <_printf_float+0x3ee>
 800e23c:	2301      	movs	r3, #1
 800e23e:	4642      	mov	r2, r8
 800e240:	e7e1      	b.n	800e206 <_printf_float+0x3ce>
 800e242:	2301      	movs	r3, #1
 800e244:	464a      	mov	r2, r9
 800e246:	4631      	mov	r1, r6
 800e248:	4628      	mov	r0, r5
 800e24a:	47b8      	blx	r7
 800e24c:	3001      	adds	r0, #1
 800e24e:	f43f ae3f 	beq.w	800ded0 <_printf_float+0x98>
 800e252:	f108 0801 	add.w	r8, r8, #1
 800e256:	68e3      	ldr	r3, [r4, #12]
 800e258:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e25a:	1a5b      	subs	r3, r3, r1
 800e25c:	4543      	cmp	r3, r8
 800e25e:	dcf0      	bgt.n	800e242 <_printf_float+0x40a>
 800e260:	e6f8      	b.n	800e054 <_printf_float+0x21c>
 800e262:	f04f 0800 	mov.w	r8, #0
 800e266:	f104 0919 	add.w	r9, r4, #25
 800e26a:	e7f4      	b.n	800e256 <_printf_float+0x41e>

0800e26c <_printf_common>:
 800e26c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e270:	4616      	mov	r6, r2
 800e272:	4698      	mov	r8, r3
 800e274:	688a      	ldr	r2, [r1, #8]
 800e276:	690b      	ldr	r3, [r1, #16]
 800e278:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e27c:	4293      	cmp	r3, r2
 800e27e:	bfb8      	it	lt
 800e280:	4613      	movlt	r3, r2
 800e282:	6033      	str	r3, [r6, #0]
 800e284:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e288:	4607      	mov	r7, r0
 800e28a:	460c      	mov	r4, r1
 800e28c:	b10a      	cbz	r2, 800e292 <_printf_common+0x26>
 800e28e:	3301      	adds	r3, #1
 800e290:	6033      	str	r3, [r6, #0]
 800e292:	6823      	ldr	r3, [r4, #0]
 800e294:	0699      	lsls	r1, r3, #26
 800e296:	bf42      	ittt	mi
 800e298:	6833      	ldrmi	r3, [r6, #0]
 800e29a:	3302      	addmi	r3, #2
 800e29c:	6033      	strmi	r3, [r6, #0]
 800e29e:	6825      	ldr	r5, [r4, #0]
 800e2a0:	f015 0506 	ands.w	r5, r5, #6
 800e2a4:	d106      	bne.n	800e2b4 <_printf_common+0x48>
 800e2a6:	f104 0a19 	add.w	sl, r4, #25
 800e2aa:	68e3      	ldr	r3, [r4, #12]
 800e2ac:	6832      	ldr	r2, [r6, #0]
 800e2ae:	1a9b      	subs	r3, r3, r2
 800e2b0:	42ab      	cmp	r3, r5
 800e2b2:	dc26      	bgt.n	800e302 <_printf_common+0x96>
 800e2b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e2b8:	6822      	ldr	r2, [r4, #0]
 800e2ba:	3b00      	subs	r3, #0
 800e2bc:	bf18      	it	ne
 800e2be:	2301      	movne	r3, #1
 800e2c0:	0692      	lsls	r2, r2, #26
 800e2c2:	d42b      	bmi.n	800e31c <_printf_common+0xb0>
 800e2c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e2c8:	4641      	mov	r1, r8
 800e2ca:	4638      	mov	r0, r7
 800e2cc:	47c8      	blx	r9
 800e2ce:	3001      	adds	r0, #1
 800e2d0:	d01e      	beq.n	800e310 <_printf_common+0xa4>
 800e2d2:	6823      	ldr	r3, [r4, #0]
 800e2d4:	6922      	ldr	r2, [r4, #16]
 800e2d6:	f003 0306 	and.w	r3, r3, #6
 800e2da:	2b04      	cmp	r3, #4
 800e2dc:	bf02      	ittt	eq
 800e2de:	68e5      	ldreq	r5, [r4, #12]
 800e2e0:	6833      	ldreq	r3, [r6, #0]
 800e2e2:	1aed      	subeq	r5, r5, r3
 800e2e4:	68a3      	ldr	r3, [r4, #8]
 800e2e6:	bf0c      	ite	eq
 800e2e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e2ec:	2500      	movne	r5, #0
 800e2ee:	4293      	cmp	r3, r2
 800e2f0:	bfc4      	itt	gt
 800e2f2:	1a9b      	subgt	r3, r3, r2
 800e2f4:	18ed      	addgt	r5, r5, r3
 800e2f6:	2600      	movs	r6, #0
 800e2f8:	341a      	adds	r4, #26
 800e2fa:	42b5      	cmp	r5, r6
 800e2fc:	d11a      	bne.n	800e334 <_printf_common+0xc8>
 800e2fe:	2000      	movs	r0, #0
 800e300:	e008      	b.n	800e314 <_printf_common+0xa8>
 800e302:	2301      	movs	r3, #1
 800e304:	4652      	mov	r2, sl
 800e306:	4641      	mov	r1, r8
 800e308:	4638      	mov	r0, r7
 800e30a:	47c8      	blx	r9
 800e30c:	3001      	adds	r0, #1
 800e30e:	d103      	bne.n	800e318 <_printf_common+0xac>
 800e310:	f04f 30ff 	mov.w	r0, #4294967295
 800e314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e318:	3501      	adds	r5, #1
 800e31a:	e7c6      	b.n	800e2aa <_printf_common+0x3e>
 800e31c:	18e1      	adds	r1, r4, r3
 800e31e:	1c5a      	adds	r2, r3, #1
 800e320:	2030      	movs	r0, #48	@ 0x30
 800e322:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e326:	4422      	add	r2, r4
 800e328:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e32c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e330:	3302      	adds	r3, #2
 800e332:	e7c7      	b.n	800e2c4 <_printf_common+0x58>
 800e334:	2301      	movs	r3, #1
 800e336:	4622      	mov	r2, r4
 800e338:	4641      	mov	r1, r8
 800e33a:	4638      	mov	r0, r7
 800e33c:	47c8      	blx	r9
 800e33e:	3001      	adds	r0, #1
 800e340:	d0e6      	beq.n	800e310 <_printf_common+0xa4>
 800e342:	3601      	adds	r6, #1
 800e344:	e7d9      	b.n	800e2fa <_printf_common+0x8e>
	...

0800e348 <_printf_i>:
 800e348:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e34c:	7e0f      	ldrb	r7, [r1, #24]
 800e34e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e350:	2f78      	cmp	r7, #120	@ 0x78
 800e352:	4691      	mov	r9, r2
 800e354:	4680      	mov	r8, r0
 800e356:	460c      	mov	r4, r1
 800e358:	469a      	mov	sl, r3
 800e35a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e35e:	d807      	bhi.n	800e370 <_printf_i+0x28>
 800e360:	2f62      	cmp	r7, #98	@ 0x62
 800e362:	d80a      	bhi.n	800e37a <_printf_i+0x32>
 800e364:	2f00      	cmp	r7, #0
 800e366:	f000 80d1 	beq.w	800e50c <_printf_i+0x1c4>
 800e36a:	2f58      	cmp	r7, #88	@ 0x58
 800e36c:	f000 80b8 	beq.w	800e4e0 <_printf_i+0x198>
 800e370:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e374:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e378:	e03a      	b.n	800e3f0 <_printf_i+0xa8>
 800e37a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e37e:	2b15      	cmp	r3, #21
 800e380:	d8f6      	bhi.n	800e370 <_printf_i+0x28>
 800e382:	a101      	add	r1, pc, #4	@ (adr r1, 800e388 <_printf_i+0x40>)
 800e384:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e388:	0800e3e1 	.word	0x0800e3e1
 800e38c:	0800e3f5 	.word	0x0800e3f5
 800e390:	0800e371 	.word	0x0800e371
 800e394:	0800e371 	.word	0x0800e371
 800e398:	0800e371 	.word	0x0800e371
 800e39c:	0800e371 	.word	0x0800e371
 800e3a0:	0800e3f5 	.word	0x0800e3f5
 800e3a4:	0800e371 	.word	0x0800e371
 800e3a8:	0800e371 	.word	0x0800e371
 800e3ac:	0800e371 	.word	0x0800e371
 800e3b0:	0800e371 	.word	0x0800e371
 800e3b4:	0800e4f3 	.word	0x0800e4f3
 800e3b8:	0800e41f 	.word	0x0800e41f
 800e3bc:	0800e4ad 	.word	0x0800e4ad
 800e3c0:	0800e371 	.word	0x0800e371
 800e3c4:	0800e371 	.word	0x0800e371
 800e3c8:	0800e515 	.word	0x0800e515
 800e3cc:	0800e371 	.word	0x0800e371
 800e3d0:	0800e41f 	.word	0x0800e41f
 800e3d4:	0800e371 	.word	0x0800e371
 800e3d8:	0800e371 	.word	0x0800e371
 800e3dc:	0800e4b5 	.word	0x0800e4b5
 800e3e0:	6833      	ldr	r3, [r6, #0]
 800e3e2:	1d1a      	adds	r2, r3, #4
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	6032      	str	r2, [r6, #0]
 800e3e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e3ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e3f0:	2301      	movs	r3, #1
 800e3f2:	e09c      	b.n	800e52e <_printf_i+0x1e6>
 800e3f4:	6833      	ldr	r3, [r6, #0]
 800e3f6:	6820      	ldr	r0, [r4, #0]
 800e3f8:	1d19      	adds	r1, r3, #4
 800e3fa:	6031      	str	r1, [r6, #0]
 800e3fc:	0606      	lsls	r6, r0, #24
 800e3fe:	d501      	bpl.n	800e404 <_printf_i+0xbc>
 800e400:	681d      	ldr	r5, [r3, #0]
 800e402:	e003      	b.n	800e40c <_printf_i+0xc4>
 800e404:	0645      	lsls	r5, r0, #25
 800e406:	d5fb      	bpl.n	800e400 <_printf_i+0xb8>
 800e408:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e40c:	2d00      	cmp	r5, #0
 800e40e:	da03      	bge.n	800e418 <_printf_i+0xd0>
 800e410:	232d      	movs	r3, #45	@ 0x2d
 800e412:	426d      	negs	r5, r5
 800e414:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e418:	4858      	ldr	r0, [pc, #352]	@ (800e57c <_printf_i+0x234>)
 800e41a:	230a      	movs	r3, #10
 800e41c:	e011      	b.n	800e442 <_printf_i+0xfa>
 800e41e:	6821      	ldr	r1, [r4, #0]
 800e420:	6833      	ldr	r3, [r6, #0]
 800e422:	0608      	lsls	r0, r1, #24
 800e424:	f853 5b04 	ldr.w	r5, [r3], #4
 800e428:	d402      	bmi.n	800e430 <_printf_i+0xe8>
 800e42a:	0649      	lsls	r1, r1, #25
 800e42c:	bf48      	it	mi
 800e42e:	b2ad      	uxthmi	r5, r5
 800e430:	2f6f      	cmp	r7, #111	@ 0x6f
 800e432:	4852      	ldr	r0, [pc, #328]	@ (800e57c <_printf_i+0x234>)
 800e434:	6033      	str	r3, [r6, #0]
 800e436:	bf14      	ite	ne
 800e438:	230a      	movne	r3, #10
 800e43a:	2308      	moveq	r3, #8
 800e43c:	2100      	movs	r1, #0
 800e43e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e442:	6866      	ldr	r6, [r4, #4]
 800e444:	60a6      	str	r6, [r4, #8]
 800e446:	2e00      	cmp	r6, #0
 800e448:	db05      	blt.n	800e456 <_printf_i+0x10e>
 800e44a:	6821      	ldr	r1, [r4, #0]
 800e44c:	432e      	orrs	r6, r5
 800e44e:	f021 0104 	bic.w	r1, r1, #4
 800e452:	6021      	str	r1, [r4, #0]
 800e454:	d04b      	beq.n	800e4ee <_printf_i+0x1a6>
 800e456:	4616      	mov	r6, r2
 800e458:	fbb5 f1f3 	udiv	r1, r5, r3
 800e45c:	fb03 5711 	mls	r7, r3, r1, r5
 800e460:	5dc7      	ldrb	r7, [r0, r7]
 800e462:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e466:	462f      	mov	r7, r5
 800e468:	42bb      	cmp	r3, r7
 800e46a:	460d      	mov	r5, r1
 800e46c:	d9f4      	bls.n	800e458 <_printf_i+0x110>
 800e46e:	2b08      	cmp	r3, #8
 800e470:	d10b      	bne.n	800e48a <_printf_i+0x142>
 800e472:	6823      	ldr	r3, [r4, #0]
 800e474:	07df      	lsls	r7, r3, #31
 800e476:	d508      	bpl.n	800e48a <_printf_i+0x142>
 800e478:	6923      	ldr	r3, [r4, #16]
 800e47a:	6861      	ldr	r1, [r4, #4]
 800e47c:	4299      	cmp	r1, r3
 800e47e:	bfde      	ittt	le
 800e480:	2330      	movle	r3, #48	@ 0x30
 800e482:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e486:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e48a:	1b92      	subs	r2, r2, r6
 800e48c:	6122      	str	r2, [r4, #16]
 800e48e:	f8cd a000 	str.w	sl, [sp]
 800e492:	464b      	mov	r3, r9
 800e494:	aa03      	add	r2, sp, #12
 800e496:	4621      	mov	r1, r4
 800e498:	4640      	mov	r0, r8
 800e49a:	f7ff fee7 	bl	800e26c <_printf_common>
 800e49e:	3001      	adds	r0, #1
 800e4a0:	d14a      	bne.n	800e538 <_printf_i+0x1f0>
 800e4a2:	f04f 30ff 	mov.w	r0, #4294967295
 800e4a6:	b004      	add	sp, #16
 800e4a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4ac:	6823      	ldr	r3, [r4, #0]
 800e4ae:	f043 0320 	orr.w	r3, r3, #32
 800e4b2:	6023      	str	r3, [r4, #0]
 800e4b4:	4832      	ldr	r0, [pc, #200]	@ (800e580 <_printf_i+0x238>)
 800e4b6:	2778      	movs	r7, #120	@ 0x78
 800e4b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e4bc:	6823      	ldr	r3, [r4, #0]
 800e4be:	6831      	ldr	r1, [r6, #0]
 800e4c0:	061f      	lsls	r7, r3, #24
 800e4c2:	f851 5b04 	ldr.w	r5, [r1], #4
 800e4c6:	d402      	bmi.n	800e4ce <_printf_i+0x186>
 800e4c8:	065f      	lsls	r7, r3, #25
 800e4ca:	bf48      	it	mi
 800e4cc:	b2ad      	uxthmi	r5, r5
 800e4ce:	6031      	str	r1, [r6, #0]
 800e4d0:	07d9      	lsls	r1, r3, #31
 800e4d2:	bf44      	itt	mi
 800e4d4:	f043 0320 	orrmi.w	r3, r3, #32
 800e4d8:	6023      	strmi	r3, [r4, #0]
 800e4da:	b11d      	cbz	r5, 800e4e4 <_printf_i+0x19c>
 800e4dc:	2310      	movs	r3, #16
 800e4de:	e7ad      	b.n	800e43c <_printf_i+0xf4>
 800e4e0:	4826      	ldr	r0, [pc, #152]	@ (800e57c <_printf_i+0x234>)
 800e4e2:	e7e9      	b.n	800e4b8 <_printf_i+0x170>
 800e4e4:	6823      	ldr	r3, [r4, #0]
 800e4e6:	f023 0320 	bic.w	r3, r3, #32
 800e4ea:	6023      	str	r3, [r4, #0]
 800e4ec:	e7f6      	b.n	800e4dc <_printf_i+0x194>
 800e4ee:	4616      	mov	r6, r2
 800e4f0:	e7bd      	b.n	800e46e <_printf_i+0x126>
 800e4f2:	6833      	ldr	r3, [r6, #0]
 800e4f4:	6825      	ldr	r5, [r4, #0]
 800e4f6:	6961      	ldr	r1, [r4, #20]
 800e4f8:	1d18      	adds	r0, r3, #4
 800e4fa:	6030      	str	r0, [r6, #0]
 800e4fc:	062e      	lsls	r6, r5, #24
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	d501      	bpl.n	800e506 <_printf_i+0x1be>
 800e502:	6019      	str	r1, [r3, #0]
 800e504:	e002      	b.n	800e50c <_printf_i+0x1c4>
 800e506:	0668      	lsls	r0, r5, #25
 800e508:	d5fb      	bpl.n	800e502 <_printf_i+0x1ba>
 800e50a:	8019      	strh	r1, [r3, #0]
 800e50c:	2300      	movs	r3, #0
 800e50e:	6123      	str	r3, [r4, #16]
 800e510:	4616      	mov	r6, r2
 800e512:	e7bc      	b.n	800e48e <_printf_i+0x146>
 800e514:	6833      	ldr	r3, [r6, #0]
 800e516:	1d1a      	adds	r2, r3, #4
 800e518:	6032      	str	r2, [r6, #0]
 800e51a:	681e      	ldr	r6, [r3, #0]
 800e51c:	6862      	ldr	r2, [r4, #4]
 800e51e:	2100      	movs	r1, #0
 800e520:	4630      	mov	r0, r6
 800e522:	f7f1 fedd 	bl	80002e0 <memchr>
 800e526:	b108      	cbz	r0, 800e52c <_printf_i+0x1e4>
 800e528:	1b80      	subs	r0, r0, r6
 800e52a:	6060      	str	r0, [r4, #4]
 800e52c:	6863      	ldr	r3, [r4, #4]
 800e52e:	6123      	str	r3, [r4, #16]
 800e530:	2300      	movs	r3, #0
 800e532:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e536:	e7aa      	b.n	800e48e <_printf_i+0x146>
 800e538:	6923      	ldr	r3, [r4, #16]
 800e53a:	4632      	mov	r2, r6
 800e53c:	4649      	mov	r1, r9
 800e53e:	4640      	mov	r0, r8
 800e540:	47d0      	blx	sl
 800e542:	3001      	adds	r0, #1
 800e544:	d0ad      	beq.n	800e4a2 <_printf_i+0x15a>
 800e546:	6823      	ldr	r3, [r4, #0]
 800e548:	079b      	lsls	r3, r3, #30
 800e54a:	d413      	bmi.n	800e574 <_printf_i+0x22c>
 800e54c:	68e0      	ldr	r0, [r4, #12]
 800e54e:	9b03      	ldr	r3, [sp, #12]
 800e550:	4298      	cmp	r0, r3
 800e552:	bfb8      	it	lt
 800e554:	4618      	movlt	r0, r3
 800e556:	e7a6      	b.n	800e4a6 <_printf_i+0x15e>
 800e558:	2301      	movs	r3, #1
 800e55a:	4632      	mov	r2, r6
 800e55c:	4649      	mov	r1, r9
 800e55e:	4640      	mov	r0, r8
 800e560:	47d0      	blx	sl
 800e562:	3001      	adds	r0, #1
 800e564:	d09d      	beq.n	800e4a2 <_printf_i+0x15a>
 800e566:	3501      	adds	r5, #1
 800e568:	68e3      	ldr	r3, [r4, #12]
 800e56a:	9903      	ldr	r1, [sp, #12]
 800e56c:	1a5b      	subs	r3, r3, r1
 800e56e:	42ab      	cmp	r3, r5
 800e570:	dcf2      	bgt.n	800e558 <_printf_i+0x210>
 800e572:	e7eb      	b.n	800e54c <_printf_i+0x204>
 800e574:	2500      	movs	r5, #0
 800e576:	f104 0619 	add.w	r6, r4, #25
 800e57a:	e7f5      	b.n	800e568 <_printf_i+0x220>
 800e57c:	080124fa 	.word	0x080124fa
 800e580:	0801250b 	.word	0x0801250b

0800e584 <_scanf_float>:
 800e584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e588:	b087      	sub	sp, #28
 800e58a:	4691      	mov	r9, r2
 800e58c:	9303      	str	r3, [sp, #12]
 800e58e:	688b      	ldr	r3, [r1, #8]
 800e590:	1e5a      	subs	r2, r3, #1
 800e592:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e596:	bf81      	itttt	hi
 800e598:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e59c:	eb03 0b05 	addhi.w	fp, r3, r5
 800e5a0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e5a4:	608b      	strhi	r3, [r1, #8]
 800e5a6:	680b      	ldr	r3, [r1, #0]
 800e5a8:	460a      	mov	r2, r1
 800e5aa:	f04f 0500 	mov.w	r5, #0
 800e5ae:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e5b2:	f842 3b1c 	str.w	r3, [r2], #28
 800e5b6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e5ba:	4680      	mov	r8, r0
 800e5bc:	460c      	mov	r4, r1
 800e5be:	bf98      	it	ls
 800e5c0:	f04f 0b00 	movls.w	fp, #0
 800e5c4:	9201      	str	r2, [sp, #4]
 800e5c6:	4616      	mov	r6, r2
 800e5c8:	46aa      	mov	sl, r5
 800e5ca:	462f      	mov	r7, r5
 800e5cc:	9502      	str	r5, [sp, #8]
 800e5ce:	68a2      	ldr	r2, [r4, #8]
 800e5d0:	b15a      	cbz	r2, 800e5ea <_scanf_float+0x66>
 800e5d2:	f8d9 3000 	ldr.w	r3, [r9]
 800e5d6:	781b      	ldrb	r3, [r3, #0]
 800e5d8:	2b4e      	cmp	r3, #78	@ 0x4e
 800e5da:	d863      	bhi.n	800e6a4 <_scanf_float+0x120>
 800e5dc:	2b40      	cmp	r3, #64	@ 0x40
 800e5de:	d83b      	bhi.n	800e658 <_scanf_float+0xd4>
 800e5e0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e5e4:	b2c8      	uxtb	r0, r1
 800e5e6:	280e      	cmp	r0, #14
 800e5e8:	d939      	bls.n	800e65e <_scanf_float+0xda>
 800e5ea:	b11f      	cbz	r7, 800e5f4 <_scanf_float+0x70>
 800e5ec:	6823      	ldr	r3, [r4, #0]
 800e5ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e5f2:	6023      	str	r3, [r4, #0]
 800e5f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e5f8:	f1ba 0f01 	cmp.w	sl, #1
 800e5fc:	f200 8114 	bhi.w	800e828 <_scanf_float+0x2a4>
 800e600:	9b01      	ldr	r3, [sp, #4]
 800e602:	429e      	cmp	r6, r3
 800e604:	f200 8105 	bhi.w	800e812 <_scanf_float+0x28e>
 800e608:	2001      	movs	r0, #1
 800e60a:	b007      	add	sp, #28
 800e60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e610:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e614:	2a0d      	cmp	r2, #13
 800e616:	d8e8      	bhi.n	800e5ea <_scanf_float+0x66>
 800e618:	a101      	add	r1, pc, #4	@ (adr r1, 800e620 <_scanf_float+0x9c>)
 800e61a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e61e:	bf00      	nop
 800e620:	0800e769 	.word	0x0800e769
 800e624:	0800e5eb 	.word	0x0800e5eb
 800e628:	0800e5eb 	.word	0x0800e5eb
 800e62c:	0800e5eb 	.word	0x0800e5eb
 800e630:	0800e7c5 	.word	0x0800e7c5
 800e634:	0800e79f 	.word	0x0800e79f
 800e638:	0800e5eb 	.word	0x0800e5eb
 800e63c:	0800e5eb 	.word	0x0800e5eb
 800e640:	0800e777 	.word	0x0800e777
 800e644:	0800e5eb 	.word	0x0800e5eb
 800e648:	0800e5eb 	.word	0x0800e5eb
 800e64c:	0800e5eb 	.word	0x0800e5eb
 800e650:	0800e5eb 	.word	0x0800e5eb
 800e654:	0800e733 	.word	0x0800e733
 800e658:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e65c:	e7da      	b.n	800e614 <_scanf_float+0x90>
 800e65e:	290e      	cmp	r1, #14
 800e660:	d8c3      	bhi.n	800e5ea <_scanf_float+0x66>
 800e662:	a001      	add	r0, pc, #4	@ (adr r0, 800e668 <_scanf_float+0xe4>)
 800e664:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e668:	0800e723 	.word	0x0800e723
 800e66c:	0800e5eb 	.word	0x0800e5eb
 800e670:	0800e723 	.word	0x0800e723
 800e674:	0800e7b3 	.word	0x0800e7b3
 800e678:	0800e5eb 	.word	0x0800e5eb
 800e67c:	0800e6c5 	.word	0x0800e6c5
 800e680:	0800e709 	.word	0x0800e709
 800e684:	0800e709 	.word	0x0800e709
 800e688:	0800e709 	.word	0x0800e709
 800e68c:	0800e709 	.word	0x0800e709
 800e690:	0800e709 	.word	0x0800e709
 800e694:	0800e709 	.word	0x0800e709
 800e698:	0800e709 	.word	0x0800e709
 800e69c:	0800e709 	.word	0x0800e709
 800e6a0:	0800e709 	.word	0x0800e709
 800e6a4:	2b6e      	cmp	r3, #110	@ 0x6e
 800e6a6:	d809      	bhi.n	800e6bc <_scanf_float+0x138>
 800e6a8:	2b60      	cmp	r3, #96	@ 0x60
 800e6aa:	d8b1      	bhi.n	800e610 <_scanf_float+0x8c>
 800e6ac:	2b54      	cmp	r3, #84	@ 0x54
 800e6ae:	d07b      	beq.n	800e7a8 <_scanf_float+0x224>
 800e6b0:	2b59      	cmp	r3, #89	@ 0x59
 800e6b2:	d19a      	bne.n	800e5ea <_scanf_float+0x66>
 800e6b4:	2d07      	cmp	r5, #7
 800e6b6:	d198      	bne.n	800e5ea <_scanf_float+0x66>
 800e6b8:	2508      	movs	r5, #8
 800e6ba:	e02f      	b.n	800e71c <_scanf_float+0x198>
 800e6bc:	2b74      	cmp	r3, #116	@ 0x74
 800e6be:	d073      	beq.n	800e7a8 <_scanf_float+0x224>
 800e6c0:	2b79      	cmp	r3, #121	@ 0x79
 800e6c2:	e7f6      	b.n	800e6b2 <_scanf_float+0x12e>
 800e6c4:	6821      	ldr	r1, [r4, #0]
 800e6c6:	05c8      	lsls	r0, r1, #23
 800e6c8:	d51e      	bpl.n	800e708 <_scanf_float+0x184>
 800e6ca:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e6ce:	6021      	str	r1, [r4, #0]
 800e6d0:	3701      	adds	r7, #1
 800e6d2:	f1bb 0f00 	cmp.w	fp, #0
 800e6d6:	d003      	beq.n	800e6e0 <_scanf_float+0x15c>
 800e6d8:	3201      	adds	r2, #1
 800e6da:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e6de:	60a2      	str	r2, [r4, #8]
 800e6e0:	68a3      	ldr	r3, [r4, #8]
 800e6e2:	3b01      	subs	r3, #1
 800e6e4:	60a3      	str	r3, [r4, #8]
 800e6e6:	6923      	ldr	r3, [r4, #16]
 800e6e8:	3301      	adds	r3, #1
 800e6ea:	6123      	str	r3, [r4, #16]
 800e6ec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e6f0:	3b01      	subs	r3, #1
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	f8c9 3004 	str.w	r3, [r9, #4]
 800e6f8:	f340 8082 	ble.w	800e800 <_scanf_float+0x27c>
 800e6fc:	f8d9 3000 	ldr.w	r3, [r9]
 800e700:	3301      	adds	r3, #1
 800e702:	f8c9 3000 	str.w	r3, [r9]
 800e706:	e762      	b.n	800e5ce <_scanf_float+0x4a>
 800e708:	eb1a 0105 	adds.w	r1, sl, r5
 800e70c:	f47f af6d 	bne.w	800e5ea <_scanf_float+0x66>
 800e710:	6822      	ldr	r2, [r4, #0]
 800e712:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e716:	6022      	str	r2, [r4, #0]
 800e718:	460d      	mov	r5, r1
 800e71a:	468a      	mov	sl, r1
 800e71c:	f806 3b01 	strb.w	r3, [r6], #1
 800e720:	e7de      	b.n	800e6e0 <_scanf_float+0x15c>
 800e722:	6822      	ldr	r2, [r4, #0]
 800e724:	0610      	lsls	r0, r2, #24
 800e726:	f57f af60 	bpl.w	800e5ea <_scanf_float+0x66>
 800e72a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e72e:	6022      	str	r2, [r4, #0]
 800e730:	e7f4      	b.n	800e71c <_scanf_float+0x198>
 800e732:	f1ba 0f00 	cmp.w	sl, #0
 800e736:	d10c      	bne.n	800e752 <_scanf_float+0x1ce>
 800e738:	b977      	cbnz	r7, 800e758 <_scanf_float+0x1d4>
 800e73a:	6822      	ldr	r2, [r4, #0]
 800e73c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e740:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e744:	d108      	bne.n	800e758 <_scanf_float+0x1d4>
 800e746:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e74a:	6022      	str	r2, [r4, #0]
 800e74c:	f04f 0a01 	mov.w	sl, #1
 800e750:	e7e4      	b.n	800e71c <_scanf_float+0x198>
 800e752:	f1ba 0f02 	cmp.w	sl, #2
 800e756:	d050      	beq.n	800e7fa <_scanf_float+0x276>
 800e758:	2d01      	cmp	r5, #1
 800e75a:	d002      	beq.n	800e762 <_scanf_float+0x1de>
 800e75c:	2d04      	cmp	r5, #4
 800e75e:	f47f af44 	bne.w	800e5ea <_scanf_float+0x66>
 800e762:	3501      	adds	r5, #1
 800e764:	b2ed      	uxtb	r5, r5
 800e766:	e7d9      	b.n	800e71c <_scanf_float+0x198>
 800e768:	f1ba 0f01 	cmp.w	sl, #1
 800e76c:	f47f af3d 	bne.w	800e5ea <_scanf_float+0x66>
 800e770:	f04f 0a02 	mov.w	sl, #2
 800e774:	e7d2      	b.n	800e71c <_scanf_float+0x198>
 800e776:	b975      	cbnz	r5, 800e796 <_scanf_float+0x212>
 800e778:	2f00      	cmp	r7, #0
 800e77a:	f47f af37 	bne.w	800e5ec <_scanf_float+0x68>
 800e77e:	6822      	ldr	r2, [r4, #0]
 800e780:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e784:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e788:	f040 80fc 	bne.w	800e984 <_scanf_float+0x400>
 800e78c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e790:	6022      	str	r2, [r4, #0]
 800e792:	2501      	movs	r5, #1
 800e794:	e7c2      	b.n	800e71c <_scanf_float+0x198>
 800e796:	2d03      	cmp	r5, #3
 800e798:	d0e3      	beq.n	800e762 <_scanf_float+0x1de>
 800e79a:	2d05      	cmp	r5, #5
 800e79c:	e7df      	b.n	800e75e <_scanf_float+0x1da>
 800e79e:	2d02      	cmp	r5, #2
 800e7a0:	f47f af23 	bne.w	800e5ea <_scanf_float+0x66>
 800e7a4:	2503      	movs	r5, #3
 800e7a6:	e7b9      	b.n	800e71c <_scanf_float+0x198>
 800e7a8:	2d06      	cmp	r5, #6
 800e7aa:	f47f af1e 	bne.w	800e5ea <_scanf_float+0x66>
 800e7ae:	2507      	movs	r5, #7
 800e7b0:	e7b4      	b.n	800e71c <_scanf_float+0x198>
 800e7b2:	6822      	ldr	r2, [r4, #0]
 800e7b4:	0591      	lsls	r1, r2, #22
 800e7b6:	f57f af18 	bpl.w	800e5ea <_scanf_float+0x66>
 800e7ba:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e7be:	6022      	str	r2, [r4, #0]
 800e7c0:	9702      	str	r7, [sp, #8]
 800e7c2:	e7ab      	b.n	800e71c <_scanf_float+0x198>
 800e7c4:	6822      	ldr	r2, [r4, #0]
 800e7c6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e7ca:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e7ce:	d005      	beq.n	800e7dc <_scanf_float+0x258>
 800e7d0:	0550      	lsls	r0, r2, #21
 800e7d2:	f57f af0a 	bpl.w	800e5ea <_scanf_float+0x66>
 800e7d6:	2f00      	cmp	r7, #0
 800e7d8:	f000 80d4 	beq.w	800e984 <_scanf_float+0x400>
 800e7dc:	0591      	lsls	r1, r2, #22
 800e7de:	bf58      	it	pl
 800e7e0:	9902      	ldrpl	r1, [sp, #8]
 800e7e2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e7e6:	bf58      	it	pl
 800e7e8:	1a79      	subpl	r1, r7, r1
 800e7ea:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e7ee:	bf58      	it	pl
 800e7f0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e7f4:	6022      	str	r2, [r4, #0]
 800e7f6:	2700      	movs	r7, #0
 800e7f8:	e790      	b.n	800e71c <_scanf_float+0x198>
 800e7fa:	f04f 0a03 	mov.w	sl, #3
 800e7fe:	e78d      	b.n	800e71c <_scanf_float+0x198>
 800e800:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e804:	4649      	mov	r1, r9
 800e806:	4640      	mov	r0, r8
 800e808:	4798      	blx	r3
 800e80a:	2800      	cmp	r0, #0
 800e80c:	f43f aedf 	beq.w	800e5ce <_scanf_float+0x4a>
 800e810:	e6eb      	b.n	800e5ea <_scanf_float+0x66>
 800e812:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e816:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e81a:	464a      	mov	r2, r9
 800e81c:	4640      	mov	r0, r8
 800e81e:	4798      	blx	r3
 800e820:	6923      	ldr	r3, [r4, #16]
 800e822:	3b01      	subs	r3, #1
 800e824:	6123      	str	r3, [r4, #16]
 800e826:	e6eb      	b.n	800e600 <_scanf_float+0x7c>
 800e828:	1e6b      	subs	r3, r5, #1
 800e82a:	2b06      	cmp	r3, #6
 800e82c:	d824      	bhi.n	800e878 <_scanf_float+0x2f4>
 800e82e:	2d02      	cmp	r5, #2
 800e830:	d836      	bhi.n	800e8a0 <_scanf_float+0x31c>
 800e832:	9b01      	ldr	r3, [sp, #4]
 800e834:	429e      	cmp	r6, r3
 800e836:	f67f aee7 	bls.w	800e608 <_scanf_float+0x84>
 800e83a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e83e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e842:	464a      	mov	r2, r9
 800e844:	4640      	mov	r0, r8
 800e846:	4798      	blx	r3
 800e848:	6923      	ldr	r3, [r4, #16]
 800e84a:	3b01      	subs	r3, #1
 800e84c:	6123      	str	r3, [r4, #16]
 800e84e:	e7f0      	b.n	800e832 <_scanf_float+0x2ae>
 800e850:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e854:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e858:	464a      	mov	r2, r9
 800e85a:	4640      	mov	r0, r8
 800e85c:	4798      	blx	r3
 800e85e:	6923      	ldr	r3, [r4, #16]
 800e860:	3b01      	subs	r3, #1
 800e862:	6123      	str	r3, [r4, #16]
 800e864:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e868:	fa5f fa8a 	uxtb.w	sl, sl
 800e86c:	f1ba 0f02 	cmp.w	sl, #2
 800e870:	d1ee      	bne.n	800e850 <_scanf_float+0x2cc>
 800e872:	3d03      	subs	r5, #3
 800e874:	b2ed      	uxtb	r5, r5
 800e876:	1b76      	subs	r6, r6, r5
 800e878:	6823      	ldr	r3, [r4, #0]
 800e87a:	05da      	lsls	r2, r3, #23
 800e87c:	d530      	bpl.n	800e8e0 <_scanf_float+0x35c>
 800e87e:	055b      	lsls	r3, r3, #21
 800e880:	d511      	bpl.n	800e8a6 <_scanf_float+0x322>
 800e882:	9b01      	ldr	r3, [sp, #4]
 800e884:	429e      	cmp	r6, r3
 800e886:	f67f aebf 	bls.w	800e608 <_scanf_float+0x84>
 800e88a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e88e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e892:	464a      	mov	r2, r9
 800e894:	4640      	mov	r0, r8
 800e896:	4798      	blx	r3
 800e898:	6923      	ldr	r3, [r4, #16]
 800e89a:	3b01      	subs	r3, #1
 800e89c:	6123      	str	r3, [r4, #16]
 800e89e:	e7f0      	b.n	800e882 <_scanf_float+0x2fe>
 800e8a0:	46aa      	mov	sl, r5
 800e8a2:	46b3      	mov	fp, r6
 800e8a4:	e7de      	b.n	800e864 <_scanf_float+0x2e0>
 800e8a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e8aa:	6923      	ldr	r3, [r4, #16]
 800e8ac:	2965      	cmp	r1, #101	@ 0x65
 800e8ae:	f103 33ff 	add.w	r3, r3, #4294967295
 800e8b2:	f106 35ff 	add.w	r5, r6, #4294967295
 800e8b6:	6123      	str	r3, [r4, #16]
 800e8b8:	d00c      	beq.n	800e8d4 <_scanf_float+0x350>
 800e8ba:	2945      	cmp	r1, #69	@ 0x45
 800e8bc:	d00a      	beq.n	800e8d4 <_scanf_float+0x350>
 800e8be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e8c2:	464a      	mov	r2, r9
 800e8c4:	4640      	mov	r0, r8
 800e8c6:	4798      	blx	r3
 800e8c8:	6923      	ldr	r3, [r4, #16]
 800e8ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e8ce:	3b01      	subs	r3, #1
 800e8d0:	1eb5      	subs	r5, r6, #2
 800e8d2:	6123      	str	r3, [r4, #16]
 800e8d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e8d8:	464a      	mov	r2, r9
 800e8da:	4640      	mov	r0, r8
 800e8dc:	4798      	blx	r3
 800e8de:	462e      	mov	r6, r5
 800e8e0:	6822      	ldr	r2, [r4, #0]
 800e8e2:	f012 0210 	ands.w	r2, r2, #16
 800e8e6:	d001      	beq.n	800e8ec <_scanf_float+0x368>
 800e8e8:	2000      	movs	r0, #0
 800e8ea:	e68e      	b.n	800e60a <_scanf_float+0x86>
 800e8ec:	7032      	strb	r2, [r6, #0]
 800e8ee:	6823      	ldr	r3, [r4, #0]
 800e8f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e8f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e8f8:	d123      	bne.n	800e942 <_scanf_float+0x3be>
 800e8fa:	9b02      	ldr	r3, [sp, #8]
 800e8fc:	429f      	cmp	r7, r3
 800e8fe:	d00a      	beq.n	800e916 <_scanf_float+0x392>
 800e900:	1bda      	subs	r2, r3, r7
 800e902:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e906:	429e      	cmp	r6, r3
 800e908:	bf28      	it	cs
 800e90a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e90e:	491e      	ldr	r1, [pc, #120]	@ (800e988 <_scanf_float+0x404>)
 800e910:	4630      	mov	r0, r6
 800e912:	f000 f8ff 	bl	800eb14 <siprintf>
 800e916:	9901      	ldr	r1, [sp, #4]
 800e918:	2200      	movs	r2, #0
 800e91a:	4640      	mov	r0, r8
 800e91c:	f002 fb96 	bl	801104c <_strtod_r>
 800e920:	9b03      	ldr	r3, [sp, #12]
 800e922:	6821      	ldr	r1, [r4, #0]
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	f011 0f02 	tst.w	r1, #2
 800e92a:	f103 0204 	add.w	r2, r3, #4
 800e92e:	d015      	beq.n	800e95c <_scanf_float+0x3d8>
 800e930:	9903      	ldr	r1, [sp, #12]
 800e932:	600a      	str	r2, [r1, #0]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	ed83 0b00 	vstr	d0, [r3]
 800e93a:	68e3      	ldr	r3, [r4, #12]
 800e93c:	3301      	adds	r3, #1
 800e93e:	60e3      	str	r3, [r4, #12]
 800e940:	e7d2      	b.n	800e8e8 <_scanf_float+0x364>
 800e942:	9b04      	ldr	r3, [sp, #16]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d0e6      	beq.n	800e916 <_scanf_float+0x392>
 800e948:	9905      	ldr	r1, [sp, #20]
 800e94a:	230a      	movs	r3, #10
 800e94c:	3101      	adds	r1, #1
 800e94e:	4640      	mov	r0, r8
 800e950:	f002 fbfc 	bl	801114c <_strtol_r>
 800e954:	9b04      	ldr	r3, [sp, #16]
 800e956:	9e05      	ldr	r6, [sp, #20]
 800e958:	1ac2      	subs	r2, r0, r3
 800e95a:	e7d2      	b.n	800e902 <_scanf_float+0x37e>
 800e95c:	f011 0f04 	tst.w	r1, #4
 800e960:	9903      	ldr	r1, [sp, #12]
 800e962:	600a      	str	r2, [r1, #0]
 800e964:	d1e6      	bne.n	800e934 <_scanf_float+0x3b0>
 800e966:	eeb4 0b40 	vcmp.f64	d0, d0
 800e96a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e96e:	681d      	ldr	r5, [r3, #0]
 800e970:	d705      	bvc.n	800e97e <_scanf_float+0x3fa>
 800e972:	4806      	ldr	r0, [pc, #24]	@ (800e98c <_scanf_float+0x408>)
 800e974:	f000 fa20 	bl	800edb8 <nanf>
 800e978:	ed85 0a00 	vstr	s0, [r5]
 800e97c:	e7dd      	b.n	800e93a <_scanf_float+0x3b6>
 800e97e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800e982:	e7f9      	b.n	800e978 <_scanf_float+0x3f4>
 800e984:	2700      	movs	r7, #0
 800e986:	e635      	b.n	800e5f4 <_scanf_float+0x70>
 800e988:	0801251c 	.word	0x0801251c
 800e98c:	0801265d 	.word	0x0801265d

0800e990 <std>:
 800e990:	2300      	movs	r3, #0
 800e992:	b510      	push	{r4, lr}
 800e994:	4604      	mov	r4, r0
 800e996:	e9c0 3300 	strd	r3, r3, [r0]
 800e99a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e99e:	6083      	str	r3, [r0, #8]
 800e9a0:	8181      	strh	r1, [r0, #12]
 800e9a2:	6643      	str	r3, [r0, #100]	@ 0x64
 800e9a4:	81c2      	strh	r2, [r0, #14]
 800e9a6:	6183      	str	r3, [r0, #24]
 800e9a8:	4619      	mov	r1, r3
 800e9aa:	2208      	movs	r2, #8
 800e9ac:	305c      	adds	r0, #92	@ 0x5c
 800e9ae:	f000 f916 	bl	800ebde <memset>
 800e9b2:	4b0d      	ldr	r3, [pc, #52]	@ (800e9e8 <std+0x58>)
 800e9b4:	6263      	str	r3, [r4, #36]	@ 0x24
 800e9b6:	4b0d      	ldr	r3, [pc, #52]	@ (800e9ec <std+0x5c>)
 800e9b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e9ba:	4b0d      	ldr	r3, [pc, #52]	@ (800e9f0 <std+0x60>)
 800e9bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e9be:	4b0d      	ldr	r3, [pc, #52]	@ (800e9f4 <std+0x64>)
 800e9c0:	6323      	str	r3, [r4, #48]	@ 0x30
 800e9c2:	4b0d      	ldr	r3, [pc, #52]	@ (800e9f8 <std+0x68>)
 800e9c4:	6224      	str	r4, [r4, #32]
 800e9c6:	429c      	cmp	r4, r3
 800e9c8:	d006      	beq.n	800e9d8 <std+0x48>
 800e9ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e9ce:	4294      	cmp	r4, r2
 800e9d0:	d002      	beq.n	800e9d8 <std+0x48>
 800e9d2:	33d0      	adds	r3, #208	@ 0xd0
 800e9d4:	429c      	cmp	r4, r3
 800e9d6:	d105      	bne.n	800e9e4 <std+0x54>
 800e9d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e9dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e9e0:	f000 b9d8 	b.w	800ed94 <__retarget_lock_init_recursive>
 800e9e4:	bd10      	pop	{r4, pc}
 800e9e6:	bf00      	nop
 800e9e8:	0800eb59 	.word	0x0800eb59
 800e9ec:	0800eb7b 	.word	0x0800eb7b
 800e9f0:	0800ebb3 	.word	0x0800ebb3
 800e9f4:	0800ebd7 	.word	0x0800ebd7
 800e9f8:	24005318 	.word	0x24005318

0800e9fc <stdio_exit_handler>:
 800e9fc:	4a02      	ldr	r2, [pc, #8]	@ (800ea08 <stdio_exit_handler+0xc>)
 800e9fe:	4903      	ldr	r1, [pc, #12]	@ (800ea0c <stdio_exit_handler+0x10>)
 800ea00:	4803      	ldr	r0, [pc, #12]	@ (800ea10 <stdio_exit_handler+0x14>)
 800ea02:	f000 b869 	b.w	800ead8 <_fwalk_sglue>
 800ea06:	bf00      	nop
 800ea08:	24000348 	.word	0x24000348
 800ea0c:	08011509 	.word	0x08011509
 800ea10:	24000358 	.word	0x24000358

0800ea14 <cleanup_stdio>:
 800ea14:	6841      	ldr	r1, [r0, #4]
 800ea16:	4b0c      	ldr	r3, [pc, #48]	@ (800ea48 <cleanup_stdio+0x34>)
 800ea18:	4299      	cmp	r1, r3
 800ea1a:	b510      	push	{r4, lr}
 800ea1c:	4604      	mov	r4, r0
 800ea1e:	d001      	beq.n	800ea24 <cleanup_stdio+0x10>
 800ea20:	f002 fd72 	bl	8011508 <_fflush_r>
 800ea24:	68a1      	ldr	r1, [r4, #8]
 800ea26:	4b09      	ldr	r3, [pc, #36]	@ (800ea4c <cleanup_stdio+0x38>)
 800ea28:	4299      	cmp	r1, r3
 800ea2a:	d002      	beq.n	800ea32 <cleanup_stdio+0x1e>
 800ea2c:	4620      	mov	r0, r4
 800ea2e:	f002 fd6b 	bl	8011508 <_fflush_r>
 800ea32:	68e1      	ldr	r1, [r4, #12]
 800ea34:	4b06      	ldr	r3, [pc, #24]	@ (800ea50 <cleanup_stdio+0x3c>)
 800ea36:	4299      	cmp	r1, r3
 800ea38:	d004      	beq.n	800ea44 <cleanup_stdio+0x30>
 800ea3a:	4620      	mov	r0, r4
 800ea3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea40:	f002 bd62 	b.w	8011508 <_fflush_r>
 800ea44:	bd10      	pop	{r4, pc}
 800ea46:	bf00      	nop
 800ea48:	24005318 	.word	0x24005318
 800ea4c:	24005380 	.word	0x24005380
 800ea50:	240053e8 	.word	0x240053e8

0800ea54 <global_stdio_init.part.0>:
 800ea54:	b510      	push	{r4, lr}
 800ea56:	4b0b      	ldr	r3, [pc, #44]	@ (800ea84 <global_stdio_init.part.0+0x30>)
 800ea58:	4c0b      	ldr	r4, [pc, #44]	@ (800ea88 <global_stdio_init.part.0+0x34>)
 800ea5a:	4a0c      	ldr	r2, [pc, #48]	@ (800ea8c <global_stdio_init.part.0+0x38>)
 800ea5c:	601a      	str	r2, [r3, #0]
 800ea5e:	4620      	mov	r0, r4
 800ea60:	2200      	movs	r2, #0
 800ea62:	2104      	movs	r1, #4
 800ea64:	f7ff ff94 	bl	800e990 <std>
 800ea68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ea6c:	2201      	movs	r2, #1
 800ea6e:	2109      	movs	r1, #9
 800ea70:	f7ff ff8e 	bl	800e990 <std>
 800ea74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ea78:	2202      	movs	r2, #2
 800ea7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea7e:	2112      	movs	r1, #18
 800ea80:	f7ff bf86 	b.w	800e990 <std>
 800ea84:	24005450 	.word	0x24005450
 800ea88:	24005318 	.word	0x24005318
 800ea8c:	0800e9fd 	.word	0x0800e9fd

0800ea90 <__sfp_lock_acquire>:
 800ea90:	4801      	ldr	r0, [pc, #4]	@ (800ea98 <__sfp_lock_acquire+0x8>)
 800ea92:	f000 b980 	b.w	800ed96 <__retarget_lock_acquire_recursive>
 800ea96:	bf00      	nop
 800ea98:	24005459 	.word	0x24005459

0800ea9c <__sfp_lock_release>:
 800ea9c:	4801      	ldr	r0, [pc, #4]	@ (800eaa4 <__sfp_lock_release+0x8>)
 800ea9e:	f000 b97b 	b.w	800ed98 <__retarget_lock_release_recursive>
 800eaa2:	bf00      	nop
 800eaa4:	24005459 	.word	0x24005459

0800eaa8 <__sinit>:
 800eaa8:	b510      	push	{r4, lr}
 800eaaa:	4604      	mov	r4, r0
 800eaac:	f7ff fff0 	bl	800ea90 <__sfp_lock_acquire>
 800eab0:	6a23      	ldr	r3, [r4, #32]
 800eab2:	b11b      	cbz	r3, 800eabc <__sinit+0x14>
 800eab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eab8:	f7ff bff0 	b.w	800ea9c <__sfp_lock_release>
 800eabc:	4b04      	ldr	r3, [pc, #16]	@ (800ead0 <__sinit+0x28>)
 800eabe:	6223      	str	r3, [r4, #32]
 800eac0:	4b04      	ldr	r3, [pc, #16]	@ (800ead4 <__sinit+0x2c>)
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d1f5      	bne.n	800eab4 <__sinit+0xc>
 800eac8:	f7ff ffc4 	bl	800ea54 <global_stdio_init.part.0>
 800eacc:	e7f2      	b.n	800eab4 <__sinit+0xc>
 800eace:	bf00      	nop
 800ead0:	0800ea15 	.word	0x0800ea15
 800ead4:	24005450 	.word	0x24005450

0800ead8 <_fwalk_sglue>:
 800ead8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eadc:	4607      	mov	r7, r0
 800eade:	4688      	mov	r8, r1
 800eae0:	4614      	mov	r4, r2
 800eae2:	2600      	movs	r6, #0
 800eae4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800eae8:	f1b9 0901 	subs.w	r9, r9, #1
 800eaec:	d505      	bpl.n	800eafa <_fwalk_sglue+0x22>
 800eaee:	6824      	ldr	r4, [r4, #0]
 800eaf0:	2c00      	cmp	r4, #0
 800eaf2:	d1f7      	bne.n	800eae4 <_fwalk_sglue+0xc>
 800eaf4:	4630      	mov	r0, r6
 800eaf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eafa:	89ab      	ldrh	r3, [r5, #12]
 800eafc:	2b01      	cmp	r3, #1
 800eafe:	d907      	bls.n	800eb10 <_fwalk_sglue+0x38>
 800eb00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eb04:	3301      	adds	r3, #1
 800eb06:	d003      	beq.n	800eb10 <_fwalk_sglue+0x38>
 800eb08:	4629      	mov	r1, r5
 800eb0a:	4638      	mov	r0, r7
 800eb0c:	47c0      	blx	r8
 800eb0e:	4306      	orrs	r6, r0
 800eb10:	3568      	adds	r5, #104	@ 0x68
 800eb12:	e7e9      	b.n	800eae8 <_fwalk_sglue+0x10>

0800eb14 <siprintf>:
 800eb14:	b40e      	push	{r1, r2, r3}
 800eb16:	b510      	push	{r4, lr}
 800eb18:	b09d      	sub	sp, #116	@ 0x74
 800eb1a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800eb1c:	9002      	str	r0, [sp, #8]
 800eb1e:	9006      	str	r0, [sp, #24]
 800eb20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800eb24:	480a      	ldr	r0, [pc, #40]	@ (800eb50 <siprintf+0x3c>)
 800eb26:	9107      	str	r1, [sp, #28]
 800eb28:	9104      	str	r1, [sp, #16]
 800eb2a:	490a      	ldr	r1, [pc, #40]	@ (800eb54 <siprintf+0x40>)
 800eb2c:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb30:	9105      	str	r1, [sp, #20]
 800eb32:	2400      	movs	r4, #0
 800eb34:	a902      	add	r1, sp, #8
 800eb36:	6800      	ldr	r0, [r0, #0]
 800eb38:	9301      	str	r3, [sp, #4]
 800eb3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800eb3c:	f002 fb64 	bl	8011208 <_svfiprintf_r>
 800eb40:	9b02      	ldr	r3, [sp, #8]
 800eb42:	701c      	strb	r4, [r3, #0]
 800eb44:	b01d      	add	sp, #116	@ 0x74
 800eb46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb4a:	b003      	add	sp, #12
 800eb4c:	4770      	bx	lr
 800eb4e:	bf00      	nop
 800eb50:	24000354 	.word	0x24000354
 800eb54:	ffff0208 	.word	0xffff0208

0800eb58 <__sread>:
 800eb58:	b510      	push	{r4, lr}
 800eb5a:	460c      	mov	r4, r1
 800eb5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb60:	f000 f8ca 	bl	800ecf8 <_read_r>
 800eb64:	2800      	cmp	r0, #0
 800eb66:	bfab      	itete	ge
 800eb68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800eb6a:	89a3      	ldrhlt	r3, [r4, #12]
 800eb6c:	181b      	addge	r3, r3, r0
 800eb6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800eb72:	bfac      	ite	ge
 800eb74:	6563      	strge	r3, [r4, #84]	@ 0x54
 800eb76:	81a3      	strhlt	r3, [r4, #12]
 800eb78:	bd10      	pop	{r4, pc}

0800eb7a <__swrite>:
 800eb7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb7e:	461f      	mov	r7, r3
 800eb80:	898b      	ldrh	r3, [r1, #12]
 800eb82:	05db      	lsls	r3, r3, #23
 800eb84:	4605      	mov	r5, r0
 800eb86:	460c      	mov	r4, r1
 800eb88:	4616      	mov	r6, r2
 800eb8a:	d505      	bpl.n	800eb98 <__swrite+0x1e>
 800eb8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb90:	2302      	movs	r3, #2
 800eb92:	2200      	movs	r2, #0
 800eb94:	f000 f89e 	bl	800ecd4 <_lseek_r>
 800eb98:	89a3      	ldrh	r3, [r4, #12]
 800eb9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800eba2:	81a3      	strh	r3, [r4, #12]
 800eba4:	4632      	mov	r2, r6
 800eba6:	463b      	mov	r3, r7
 800eba8:	4628      	mov	r0, r5
 800ebaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ebae:	f000 b8b5 	b.w	800ed1c <_write_r>

0800ebb2 <__sseek>:
 800ebb2:	b510      	push	{r4, lr}
 800ebb4:	460c      	mov	r4, r1
 800ebb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebba:	f000 f88b 	bl	800ecd4 <_lseek_r>
 800ebbe:	1c43      	adds	r3, r0, #1
 800ebc0:	89a3      	ldrh	r3, [r4, #12]
 800ebc2:	bf15      	itete	ne
 800ebc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ebc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ebca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ebce:	81a3      	strheq	r3, [r4, #12]
 800ebd0:	bf18      	it	ne
 800ebd2:	81a3      	strhne	r3, [r4, #12]
 800ebd4:	bd10      	pop	{r4, pc}

0800ebd6 <__sclose>:
 800ebd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebda:	f000 b80d 	b.w	800ebf8 <_close_r>

0800ebde <memset>:
 800ebde:	4402      	add	r2, r0
 800ebe0:	4603      	mov	r3, r0
 800ebe2:	4293      	cmp	r3, r2
 800ebe4:	d100      	bne.n	800ebe8 <memset+0xa>
 800ebe6:	4770      	bx	lr
 800ebe8:	f803 1b01 	strb.w	r1, [r3], #1
 800ebec:	e7f9      	b.n	800ebe2 <memset+0x4>
	...

0800ebf0 <_localeconv_r>:
 800ebf0:	4800      	ldr	r0, [pc, #0]	@ (800ebf4 <_localeconv_r+0x4>)
 800ebf2:	4770      	bx	lr
 800ebf4:	24000494 	.word	0x24000494

0800ebf8 <_close_r>:
 800ebf8:	b538      	push	{r3, r4, r5, lr}
 800ebfa:	4d06      	ldr	r5, [pc, #24]	@ (800ec14 <_close_r+0x1c>)
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	4604      	mov	r4, r0
 800ec00:	4608      	mov	r0, r1
 800ec02:	602b      	str	r3, [r5, #0]
 800ec04:	f7f4 f816 	bl	8002c34 <_close>
 800ec08:	1c43      	adds	r3, r0, #1
 800ec0a:	d102      	bne.n	800ec12 <_close_r+0x1a>
 800ec0c:	682b      	ldr	r3, [r5, #0]
 800ec0e:	b103      	cbz	r3, 800ec12 <_close_r+0x1a>
 800ec10:	6023      	str	r3, [r4, #0]
 800ec12:	bd38      	pop	{r3, r4, r5, pc}
 800ec14:	24005454 	.word	0x24005454

0800ec18 <_reclaim_reent>:
 800ec18:	4b2d      	ldr	r3, [pc, #180]	@ (800ecd0 <_reclaim_reent+0xb8>)
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	4283      	cmp	r3, r0
 800ec1e:	b570      	push	{r4, r5, r6, lr}
 800ec20:	4604      	mov	r4, r0
 800ec22:	d053      	beq.n	800eccc <_reclaim_reent+0xb4>
 800ec24:	69c3      	ldr	r3, [r0, #28]
 800ec26:	b31b      	cbz	r3, 800ec70 <_reclaim_reent+0x58>
 800ec28:	68db      	ldr	r3, [r3, #12]
 800ec2a:	b163      	cbz	r3, 800ec46 <_reclaim_reent+0x2e>
 800ec2c:	2500      	movs	r5, #0
 800ec2e:	69e3      	ldr	r3, [r4, #28]
 800ec30:	68db      	ldr	r3, [r3, #12]
 800ec32:	5959      	ldr	r1, [r3, r5]
 800ec34:	b9b1      	cbnz	r1, 800ec64 <_reclaim_reent+0x4c>
 800ec36:	3504      	adds	r5, #4
 800ec38:	2d80      	cmp	r5, #128	@ 0x80
 800ec3a:	d1f8      	bne.n	800ec2e <_reclaim_reent+0x16>
 800ec3c:	69e3      	ldr	r3, [r4, #28]
 800ec3e:	4620      	mov	r0, r4
 800ec40:	68d9      	ldr	r1, [r3, #12]
 800ec42:	f000 fea7 	bl	800f994 <_free_r>
 800ec46:	69e3      	ldr	r3, [r4, #28]
 800ec48:	6819      	ldr	r1, [r3, #0]
 800ec4a:	b111      	cbz	r1, 800ec52 <_reclaim_reent+0x3a>
 800ec4c:	4620      	mov	r0, r4
 800ec4e:	f000 fea1 	bl	800f994 <_free_r>
 800ec52:	69e3      	ldr	r3, [r4, #28]
 800ec54:	689d      	ldr	r5, [r3, #8]
 800ec56:	b15d      	cbz	r5, 800ec70 <_reclaim_reent+0x58>
 800ec58:	4629      	mov	r1, r5
 800ec5a:	4620      	mov	r0, r4
 800ec5c:	682d      	ldr	r5, [r5, #0]
 800ec5e:	f000 fe99 	bl	800f994 <_free_r>
 800ec62:	e7f8      	b.n	800ec56 <_reclaim_reent+0x3e>
 800ec64:	680e      	ldr	r6, [r1, #0]
 800ec66:	4620      	mov	r0, r4
 800ec68:	f000 fe94 	bl	800f994 <_free_r>
 800ec6c:	4631      	mov	r1, r6
 800ec6e:	e7e1      	b.n	800ec34 <_reclaim_reent+0x1c>
 800ec70:	6961      	ldr	r1, [r4, #20]
 800ec72:	b111      	cbz	r1, 800ec7a <_reclaim_reent+0x62>
 800ec74:	4620      	mov	r0, r4
 800ec76:	f000 fe8d 	bl	800f994 <_free_r>
 800ec7a:	69e1      	ldr	r1, [r4, #28]
 800ec7c:	b111      	cbz	r1, 800ec84 <_reclaim_reent+0x6c>
 800ec7e:	4620      	mov	r0, r4
 800ec80:	f000 fe88 	bl	800f994 <_free_r>
 800ec84:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ec86:	b111      	cbz	r1, 800ec8e <_reclaim_reent+0x76>
 800ec88:	4620      	mov	r0, r4
 800ec8a:	f000 fe83 	bl	800f994 <_free_r>
 800ec8e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec90:	b111      	cbz	r1, 800ec98 <_reclaim_reent+0x80>
 800ec92:	4620      	mov	r0, r4
 800ec94:	f000 fe7e 	bl	800f994 <_free_r>
 800ec98:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ec9a:	b111      	cbz	r1, 800eca2 <_reclaim_reent+0x8a>
 800ec9c:	4620      	mov	r0, r4
 800ec9e:	f000 fe79 	bl	800f994 <_free_r>
 800eca2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800eca4:	b111      	cbz	r1, 800ecac <_reclaim_reent+0x94>
 800eca6:	4620      	mov	r0, r4
 800eca8:	f000 fe74 	bl	800f994 <_free_r>
 800ecac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ecae:	b111      	cbz	r1, 800ecb6 <_reclaim_reent+0x9e>
 800ecb0:	4620      	mov	r0, r4
 800ecb2:	f000 fe6f 	bl	800f994 <_free_r>
 800ecb6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ecb8:	b111      	cbz	r1, 800ecc0 <_reclaim_reent+0xa8>
 800ecba:	4620      	mov	r0, r4
 800ecbc:	f000 fe6a 	bl	800f994 <_free_r>
 800ecc0:	6a23      	ldr	r3, [r4, #32]
 800ecc2:	b11b      	cbz	r3, 800eccc <_reclaim_reent+0xb4>
 800ecc4:	4620      	mov	r0, r4
 800ecc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ecca:	4718      	bx	r3
 800eccc:	bd70      	pop	{r4, r5, r6, pc}
 800ecce:	bf00      	nop
 800ecd0:	24000354 	.word	0x24000354

0800ecd4 <_lseek_r>:
 800ecd4:	b538      	push	{r3, r4, r5, lr}
 800ecd6:	4d07      	ldr	r5, [pc, #28]	@ (800ecf4 <_lseek_r+0x20>)
 800ecd8:	4604      	mov	r4, r0
 800ecda:	4608      	mov	r0, r1
 800ecdc:	4611      	mov	r1, r2
 800ecde:	2200      	movs	r2, #0
 800ece0:	602a      	str	r2, [r5, #0]
 800ece2:	461a      	mov	r2, r3
 800ece4:	f7f3 ffcd 	bl	8002c82 <_lseek>
 800ece8:	1c43      	adds	r3, r0, #1
 800ecea:	d102      	bne.n	800ecf2 <_lseek_r+0x1e>
 800ecec:	682b      	ldr	r3, [r5, #0]
 800ecee:	b103      	cbz	r3, 800ecf2 <_lseek_r+0x1e>
 800ecf0:	6023      	str	r3, [r4, #0]
 800ecf2:	bd38      	pop	{r3, r4, r5, pc}
 800ecf4:	24005454 	.word	0x24005454

0800ecf8 <_read_r>:
 800ecf8:	b538      	push	{r3, r4, r5, lr}
 800ecfa:	4d07      	ldr	r5, [pc, #28]	@ (800ed18 <_read_r+0x20>)
 800ecfc:	4604      	mov	r4, r0
 800ecfe:	4608      	mov	r0, r1
 800ed00:	4611      	mov	r1, r2
 800ed02:	2200      	movs	r2, #0
 800ed04:	602a      	str	r2, [r5, #0]
 800ed06:	461a      	mov	r2, r3
 800ed08:	f7f3 ff5b 	bl	8002bc2 <_read>
 800ed0c:	1c43      	adds	r3, r0, #1
 800ed0e:	d102      	bne.n	800ed16 <_read_r+0x1e>
 800ed10:	682b      	ldr	r3, [r5, #0]
 800ed12:	b103      	cbz	r3, 800ed16 <_read_r+0x1e>
 800ed14:	6023      	str	r3, [r4, #0]
 800ed16:	bd38      	pop	{r3, r4, r5, pc}
 800ed18:	24005454 	.word	0x24005454

0800ed1c <_write_r>:
 800ed1c:	b538      	push	{r3, r4, r5, lr}
 800ed1e:	4d07      	ldr	r5, [pc, #28]	@ (800ed3c <_write_r+0x20>)
 800ed20:	4604      	mov	r4, r0
 800ed22:	4608      	mov	r0, r1
 800ed24:	4611      	mov	r1, r2
 800ed26:	2200      	movs	r2, #0
 800ed28:	602a      	str	r2, [r5, #0]
 800ed2a:	461a      	mov	r2, r3
 800ed2c:	f7f3 ff66 	bl	8002bfc <_write>
 800ed30:	1c43      	adds	r3, r0, #1
 800ed32:	d102      	bne.n	800ed3a <_write_r+0x1e>
 800ed34:	682b      	ldr	r3, [r5, #0]
 800ed36:	b103      	cbz	r3, 800ed3a <_write_r+0x1e>
 800ed38:	6023      	str	r3, [r4, #0]
 800ed3a:	bd38      	pop	{r3, r4, r5, pc}
 800ed3c:	24005454 	.word	0x24005454

0800ed40 <__errno>:
 800ed40:	4b01      	ldr	r3, [pc, #4]	@ (800ed48 <__errno+0x8>)
 800ed42:	6818      	ldr	r0, [r3, #0]
 800ed44:	4770      	bx	lr
 800ed46:	bf00      	nop
 800ed48:	24000354 	.word	0x24000354

0800ed4c <__libc_init_array>:
 800ed4c:	b570      	push	{r4, r5, r6, lr}
 800ed4e:	4d0d      	ldr	r5, [pc, #52]	@ (800ed84 <__libc_init_array+0x38>)
 800ed50:	4c0d      	ldr	r4, [pc, #52]	@ (800ed88 <__libc_init_array+0x3c>)
 800ed52:	1b64      	subs	r4, r4, r5
 800ed54:	10a4      	asrs	r4, r4, #2
 800ed56:	2600      	movs	r6, #0
 800ed58:	42a6      	cmp	r6, r4
 800ed5a:	d109      	bne.n	800ed70 <__libc_init_array+0x24>
 800ed5c:	4d0b      	ldr	r5, [pc, #44]	@ (800ed8c <__libc_init_array+0x40>)
 800ed5e:	4c0c      	ldr	r4, [pc, #48]	@ (800ed90 <__libc_init_array+0x44>)
 800ed60:	f003 fab4 	bl	80122cc <_init>
 800ed64:	1b64      	subs	r4, r4, r5
 800ed66:	10a4      	asrs	r4, r4, #2
 800ed68:	2600      	movs	r6, #0
 800ed6a:	42a6      	cmp	r6, r4
 800ed6c:	d105      	bne.n	800ed7a <__libc_init_array+0x2e>
 800ed6e:	bd70      	pop	{r4, r5, r6, pc}
 800ed70:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed74:	4798      	blx	r3
 800ed76:	3601      	adds	r6, #1
 800ed78:	e7ee      	b.n	800ed58 <__libc_init_array+0xc>
 800ed7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed7e:	4798      	blx	r3
 800ed80:	3601      	adds	r6, #1
 800ed82:	e7f2      	b.n	800ed6a <__libc_init_array+0x1e>
 800ed84:	0801291c 	.word	0x0801291c
 800ed88:	0801291c 	.word	0x0801291c
 800ed8c:	0801291c 	.word	0x0801291c
 800ed90:	08012920 	.word	0x08012920

0800ed94 <__retarget_lock_init_recursive>:
 800ed94:	4770      	bx	lr

0800ed96 <__retarget_lock_acquire_recursive>:
 800ed96:	4770      	bx	lr

0800ed98 <__retarget_lock_release_recursive>:
 800ed98:	4770      	bx	lr

0800ed9a <memcpy>:
 800ed9a:	440a      	add	r2, r1
 800ed9c:	4291      	cmp	r1, r2
 800ed9e:	f100 33ff 	add.w	r3, r0, #4294967295
 800eda2:	d100      	bne.n	800eda6 <memcpy+0xc>
 800eda4:	4770      	bx	lr
 800eda6:	b510      	push	{r4, lr}
 800eda8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800edac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800edb0:	4291      	cmp	r1, r2
 800edb2:	d1f9      	bne.n	800eda8 <memcpy+0xe>
 800edb4:	bd10      	pop	{r4, pc}
	...

0800edb8 <nanf>:
 800edb8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800edc0 <nanf+0x8>
 800edbc:	4770      	bx	lr
 800edbe:	bf00      	nop
 800edc0:	7fc00000 	.word	0x7fc00000

0800edc4 <quorem>:
 800edc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edc8:	6903      	ldr	r3, [r0, #16]
 800edca:	690c      	ldr	r4, [r1, #16]
 800edcc:	42a3      	cmp	r3, r4
 800edce:	4607      	mov	r7, r0
 800edd0:	db7e      	blt.n	800eed0 <quorem+0x10c>
 800edd2:	3c01      	subs	r4, #1
 800edd4:	f101 0814 	add.w	r8, r1, #20
 800edd8:	00a3      	lsls	r3, r4, #2
 800edda:	f100 0514 	add.w	r5, r0, #20
 800edde:	9300      	str	r3, [sp, #0]
 800ede0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ede4:	9301      	str	r3, [sp, #4]
 800ede6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800edea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800edee:	3301      	adds	r3, #1
 800edf0:	429a      	cmp	r2, r3
 800edf2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800edf6:	fbb2 f6f3 	udiv	r6, r2, r3
 800edfa:	d32e      	bcc.n	800ee5a <quorem+0x96>
 800edfc:	f04f 0a00 	mov.w	sl, #0
 800ee00:	46c4      	mov	ip, r8
 800ee02:	46ae      	mov	lr, r5
 800ee04:	46d3      	mov	fp, sl
 800ee06:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ee0a:	b298      	uxth	r0, r3
 800ee0c:	fb06 a000 	mla	r0, r6, r0, sl
 800ee10:	0c02      	lsrs	r2, r0, #16
 800ee12:	0c1b      	lsrs	r3, r3, #16
 800ee14:	fb06 2303 	mla	r3, r6, r3, r2
 800ee18:	f8de 2000 	ldr.w	r2, [lr]
 800ee1c:	b280      	uxth	r0, r0
 800ee1e:	b292      	uxth	r2, r2
 800ee20:	1a12      	subs	r2, r2, r0
 800ee22:	445a      	add	r2, fp
 800ee24:	f8de 0000 	ldr.w	r0, [lr]
 800ee28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee2c:	b29b      	uxth	r3, r3
 800ee2e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ee32:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ee36:	b292      	uxth	r2, r2
 800ee38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ee3c:	45e1      	cmp	r9, ip
 800ee3e:	f84e 2b04 	str.w	r2, [lr], #4
 800ee42:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ee46:	d2de      	bcs.n	800ee06 <quorem+0x42>
 800ee48:	9b00      	ldr	r3, [sp, #0]
 800ee4a:	58eb      	ldr	r3, [r5, r3]
 800ee4c:	b92b      	cbnz	r3, 800ee5a <quorem+0x96>
 800ee4e:	9b01      	ldr	r3, [sp, #4]
 800ee50:	3b04      	subs	r3, #4
 800ee52:	429d      	cmp	r5, r3
 800ee54:	461a      	mov	r2, r3
 800ee56:	d32f      	bcc.n	800eeb8 <quorem+0xf4>
 800ee58:	613c      	str	r4, [r7, #16]
 800ee5a:	4638      	mov	r0, r7
 800ee5c:	f001 f956 	bl	801010c <__mcmp>
 800ee60:	2800      	cmp	r0, #0
 800ee62:	db25      	blt.n	800eeb0 <quorem+0xec>
 800ee64:	4629      	mov	r1, r5
 800ee66:	2000      	movs	r0, #0
 800ee68:	f858 2b04 	ldr.w	r2, [r8], #4
 800ee6c:	f8d1 c000 	ldr.w	ip, [r1]
 800ee70:	fa1f fe82 	uxth.w	lr, r2
 800ee74:	fa1f f38c 	uxth.w	r3, ip
 800ee78:	eba3 030e 	sub.w	r3, r3, lr
 800ee7c:	4403      	add	r3, r0
 800ee7e:	0c12      	lsrs	r2, r2, #16
 800ee80:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ee84:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ee88:	b29b      	uxth	r3, r3
 800ee8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ee8e:	45c1      	cmp	r9, r8
 800ee90:	f841 3b04 	str.w	r3, [r1], #4
 800ee94:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ee98:	d2e6      	bcs.n	800ee68 <quorem+0xa4>
 800ee9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ee9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eea2:	b922      	cbnz	r2, 800eeae <quorem+0xea>
 800eea4:	3b04      	subs	r3, #4
 800eea6:	429d      	cmp	r5, r3
 800eea8:	461a      	mov	r2, r3
 800eeaa:	d30b      	bcc.n	800eec4 <quorem+0x100>
 800eeac:	613c      	str	r4, [r7, #16]
 800eeae:	3601      	adds	r6, #1
 800eeb0:	4630      	mov	r0, r6
 800eeb2:	b003      	add	sp, #12
 800eeb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeb8:	6812      	ldr	r2, [r2, #0]
 800eeba:	3b04      	subs	r3, #4
 800eebc:	2a00      	cmp	r2, #0
 800eebe:	d1cb      	bne.n	800ee58 <quorem+0x94>
 800eec0:	3c01      	subs	r4, #1
 800eec2:	e7c6      	b.n	800ee52 <quorem+0x8e>
 800eec4:	6812      	ldr	r2, [r2, #0]
 800eec6:	3b04      	subs	r3, #4
 800eec8:	2a00      	cmp	r2, #0
 800eeca:	d1ef      	bne.n	800eeac <quorem+0xe8>
 800eecc:	3c01      	subs	r4, #1
 800eece:	e7ea      	b.n	800eea6 <quorem+0xe2>
 800eed0:	2000      	movs	r0, #0
 800eed2:	e7ee      	b.n	800eeb2 <quorem+0xee>
 800eed4:	0000      	movs	r0, r0
	...

0800eed8 <_dtoa_r>:
 800eed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eedc:	ed2d 8b02 	vpush	{d8}
 800eee0:	69c7      	ldr	r7, [r0, #28]
 800eee2:	b091      	sub	sp, #68	@ 0x44
 800eee4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800eee8:	ec55 4b10 	vmov	r4, r5, d0
 800eeec:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800eeee:	9107      	str	r1, [sp, #28]
 800eef0:	4681      	mov	r9, r0
 800eef2:	9209      	str	r2, [sp, #36]	@ 0x24
 800eef4:	930d      	str	r3, [sp, #52]	@ 0x34
 800eef6:	b97f      	cbnz	r7, 800ef18 <_dtoa_r+0x40>
 800eef8:	2010      	movs	r0, #16
 800eefa:	f000 fd95 	bl	800fa28 <malloc>
 800eefe:	4602      	mov	r2, r0
 800ef00:	f8c9 001c 	str.w	r0, [r9, #28]
 800ef04:	b920      	cbnz	r0, 800ef10 <_dtoa_r+0x38>
 800ef06:	4ba0      	ldr	r3, [pc, #640]	@ (800f188 <_dtoa_r+0x2b0>)
 800ef08:	21ef      	movs	r1, #239	@ 0xef
 800ef0a:	48a0      	ldr	r0, [pc, #640]	@ (800f18c <_dtoa_r+0x2b4>)
 800ef0c:	f002 fb68 	bl	80115e0 <__assert_func>
 800ef10:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ef14:	6007      	str	r7, [r0, #0]
 800ef16:	60c7      	str	r7, [r0, #12]
 800ef18:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ef1c:	6819      	ldr	r1, [r3, #0]
 800ef1e:	b159      	cbz	r1, 800ef38 <_dtoa_r+0x60>
 800ef20:	685a      	ldr	r2, [r3, #4]
 800ef22:	604a      	str	r2, [r1, #4]
 800ef24:	2301      	movs	r3, #1
 800ef26:	4093      	lsls	r3, r2
 800ef28:	608b      	str	r3, [r1, #8]
 800ef2a:	4648      	mov	r0, r9
 800ef2c:	f000 fe72 	bl	800fc14 <_Bfree>
 800ef30:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ef34:	2200      	movs	r2, #0
 800ef36:	601a      	str	r2, [r3, #0]
 800ef38:	1e2b      	subs	r3, r5, #0
 800ef3a:	bfbb      	ittet	lt
 800ef3c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ef40:	9303      	strlt	r3, [sp, #12]
 800ef42:	2300      	movge	r3, #0
 800ef44:	2201      	movlt	r2, #1
 800ef46:	bfac      	ite	ge
 800ef48:	6033      	strge	r3, [r6, #0]
 800ef4a:	6032      	strlt	r2, [r6, #0]
 800ef4c:	4b90      	ldr	r3, [pc, #576]	@ (800f190 <_dtoa_r+0x2b8>)
 800ef4e:	9e03      	ldr	r6, [sp, #12]
 800ef50:	43b3      	bics	r3, r6
 800ef52:	d110      	bne.n	800ef76 <_dtoa_r+0x9e>
 800ef54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ef56:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ef5a:	6013      	str	r3, [r2, #0]
 800ef5c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800ef60:	4323      	orrs	r3, r4
 800ef62:	f000 84e6 	beq.w	800f932 <_dtoa_r+0xa5a>
 800ef66:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ef68:	4f8a      	ldr	r7, [pc, #552]	@ (800f194 <_dtoa_r+0x2bc>)
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	f000 84e8 	beq.w	800f940 <_dtoa_r+0xa68>
 800ef70:	1cfb      	adds	r3, r7, #3
 800ef72:	f000 bce3 	b.w	800f93c <_dtoa_r+0xa64>
 800ef76:	ed9d 8b02 	vldr	d8, [sp, #8]
 800ef7a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ef7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef82:	d10a      	bne.n	800ef9a <_dtoa_r+0xc2>
 800ef84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ef86:	2301      	movs	r3, #1
 800ef88:	6013      	str	r3, [r2, #0]
 800ef8a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ef8c:	b113      	cbz	r3, 800ef94 <_dtoa_r+0xbc>
 800ef8e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ef90:	4b81      	ldr	r3, [pc, #516]	@ (800f198 <_dtoa_r+0x2c0>)
 800ef92:	6013      	str	r3, [r2, #0]
 800ef94:	4f81      	ldr	r7, [pc, #516]	@ (800f19c <_dtoa_r+0x2c4>)
 800ef96:	f000 bcd3 	b.w	800f940 <_dtoa_r+0xa68>
 800ef9a:	aa0e      	add	r2, sp, #56	@ 0x38
 800ef9c:	a90f      	add	r1, sp, #60	@ 0x3c
 800ef9e:	4648      	mov	r0, r9
 800efa0:	eeb0 0b48 	vmov.f64	d0, d8
 800efa4:	f001 f9d2 	bl	801034c <__d2b>
 800efa8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800efac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800efae:	9001      	str	r0, [sp, #4]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d045      	beq.n	800f040 <_dtoa_r+0x168>
 800efb4:	eeb0 7b48 	vmov.f64	d7, d8
 800efb8:	ee18 1a90 	vmov	r1, s17
 800efbc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800efc0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800efc4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800efc8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800efcc:	2500      	movs	r5, #0
 800efce:	ee07 1a90 	vmov	s15, r1
 800efd2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800efd6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800f170 <_dtoa_r+0x298>
 800efda:	ee37 7b46 	vsub.f64	d7, d7, d6
 800efde:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800f178 <_dtoa_r+0x2a0>
 800efe2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800efe6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800f180 <_dtoa_r+0x2a8>
 800efea:	ee07 3a90 	vmov	s15, r3
 800efee:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800eff2:	eeb0 7b46 	vmov.f64	d7, d6
 800eff6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800effa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800effe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800f002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f006:	ee16 8a90 	vmov	r8, s13
 800f00a:	d508      	bpl.n	800f01e <_dtoa_r+0x146>
 800f00c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800f010:	eeb4 6b47 	vcmp.f64	d6, d7
 800f014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f018:	bf18      	it	ne
 800f01a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800f01e:	f1b8 0f16 	cmp.w	r8, #22
 800f022:	d82b      	bhi.n	800f07c <_dtoa_r+0x1a4>
 800f024:	495e      	ldr	r1, [pc, #376]	@ (800f1a0 <_dtoa_r+0x2c8>)
 800f026:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800f02a:	ed91 7b00 	vldr	d7, [r1]
 800f02e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f036:	d501      	bpl.n	800f03c <_dtoa_r+0x164>
 800f038:	f108 38ff 	add.w	r8, r8, #4294967295
 800f03c:	2100      	movs	r1, #0
 800f03e:	e01e      	b.n	800f07e <_dtoa_r+0x1a6>
 800f040:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f042:	4413      	add	r3, r2
 800f044:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800f048:	2920      	cmp	r1, #32
 800f04a:	bfc1      	itttt	gt
 800f04c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800f050:	408e      	lslgt	r6, r1
 800f052:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800f056:	fa24 f101 	lsrgt.w	r1, r4, r1
 800f05a:	bfd6      	itet	le
 800f05c:	f1c1 0120 	rsble	r1, r1, #32
 800f060:	4331      	orrgt	r1, r6
 800f062:	fa04 f101 	lslle.w	r1, r4, r1
 800f066:	ee07 1a90 	vmov	s15, r1
 800f06a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800f06e:	3b01      	subs	r3, #1
 800f070:	ee17 1a90 	vmov	r1, s15
 800f074:	2501      	movs	r5, #1
 800f076:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800f07a:	e7a8      	b.n	800efce <_dtoa_r+0xf6>
 800f07c:	2101      	movs	r1, #1
 800f07e:	1ad2      	subs	r2, r2, r3
 800f080:	1e53      	subs	r3, r2, #1
 800f082:	9306      	str	r3, [sp, #24]
 800f084:	bf45      	ittet	mi
 800f086:	f1c2 0301 	rsbmi	r3, r2, #1
 800f08a:	9304      	strmi	r3, [sp, #16]
 800f08c:	2300      	movpl	r3, #0
 800f08e:	2300      	movmi	r3, #0
 800f090:	bf4c      	ite	mi
 800f092:	9306      	strmi	r3, [sp, #24]
 800f094:	9304      	strpl	r3, [sp, #16]
 800f096:	f1b8 0f00 	cmp.w	r8, #0
 800f09a:	910c      	str	r1, [sp, #48]	@ 0x30
 800f09c:	db18      	blt.n	800f0d0 <_dtoa_r+0x1f8>
 800f09e:	9b06      	ldr	r3, [sp, #24]
 800f0a0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800f0a4:	4443      	add	r3, r8
 800f0a6:	9306      	str	r3, [sp, #24]
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	9a07      	ldr	r2, [sp, #28]
 800f0ac:	2a09      	cmp	r2, #9
 800f0ae:	d845      	bhi.n	800f13c <_dtoa_r+0x264>
 800f0b0:	2a05      	cmp	r2, #5
 800f0b2:	bfc4      	itt	gt
 800f0b4:	3a04      	subgt	r2, #4
 800f0b6:	9207      	strgt	r2, [sp, #28]
 800f0b8:	9a07      	ldr	r2, [sp, #28]
 800f0ba:	f1a2 0202 	sub.w	r2, r2, #2
 800f0be:	bfcc      	ite	gt
 800f0c0:	2400      	movgt	r4, #0
 800f0c2:	2401      	movle	r4, #1
 800f0c4:	2a03      	cmp	r2, #3
 800f0c6:	d844      	bhi.n	800f152 <_dtoa_r+0x27a>
 800f0c8:	e8df f002 	tbb	[pc, r2]
 800f0cc:	0b173634 	.word	0x0b173634
 800f0d0:	9b04      	ldr	r3, [sp, #16]
 800f0d2:	2200      	movs	r2, #0
 800f0d4:	eba3 0308 	sub.w	r3, r3, r8
 800f0d8:	9304      	str	r3, [sp, #16]
 800f0da:	920a      	str	r2, [sp, #40]	@ 0x28
 800f0dc:	f1c8 0300 	rsb	r3, r8, #0
 800f0e0:	e7e3      	b.n	800f0aa <_dtoa_r+0x1d2>
 800f0e2:	2201      	movs	r2, #1
 800f0e4:	9208      	str	r2, [sp, #32]
 800f0e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f0e8:	eb08 0b02 	add.w	fp, r8, r2
 800f0ec:	f10b 0a01 	add.w	sl, fp, #1
 800f0f0:	4652      	mov	r2, sl
 800f0f2:	2a01      	cmp	r2, #1
 800f0f4:	bfb8      	it	lt
 800f0f6:	2201      	movlt	r2, #1
 800f0f8:	e006      	b.n	800f108 <_dtoa_r+0x230>
 800f0fa:	2201      	movs	r2, #1
 800f0fc:	9208      	str	r2, [sp, #32]
 800f0fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f100:	2a00      	cmp	r2, #0
 800f102:	dd29      	ble.n	800f158 <_dtoa_r+0x280>
 800f104:	4693      	mov	fp, r2
 800f106:	4692      	mov	sl, r2
 800f108:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800f10c:	2100      	movs	r1, #0
 800f10e:	2004      	movs	r0, #4
 800f110:	f100 0614 	add.w	r6, r0, #20
 800f114:	4296      	cmp	r6, r2
 800f116:	d926      	bls.n	800f166 <_dtoa_r+0x28e>
 800f118:	6079      	str	r1, [r7, #4]
 800f11a:	4648      	mov	r0, r9
 800f11c:	9305      	str	r3, [sp, #20]
 800f11e:	f000 fd39 	bl	800fb94 <_Balloc>
 800f122:	9b05      	ldr	r3, [sp, #20]
 800f124:	4607      	mov	r7, r0
 800f126:	2800      	cmp	r0, #0
 800f128:	d13e      	bne.n	800f1a8 <_dtoa_r+0x2d0>
 800f12a:	4b1e      	ldr	r3, [pc, #120]	@ (800f1a4 <_dtoa_r+0x2cc>)
 800f12c:	4602      	mov	r2, r0
 800f12e:	f240 11af 	movw	r1, #431	@ 0x1af
 800f132:	e6ea      	b.n	800ef0a <_dtoa_r+0x32>
 800f134:	2200      	movs	r2, #0
 800f136:	e7e1      	b.n	800f0fc <_dtoa_r+0x224>
 800f138:	2200      	movs	r2, #0
 800f13a:	e7d3      	b.n	800f0e4 <_dtoa_r+0x20c>
 800f13c:	2401      	movs	r4, #1
 800f13e:	2200      	movs	r2, #0
 800f140:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800f144:	f04f 3bff 	mov.w	fp, #4294967295
 800f148:	2100      	movs	r1, #0
 800f14a:	46da      	mov	sl, fp
 800f14c:	2212      	movs	r2, #18
 800f14e:	9109      	str	r1, [sp, #36]	@ 0x24
 800f150:	e7da      	b.n	800f108 <_dtoa_r+0x230>
 800f152:	2201      	movs	r2, #1
 800f154:	9208      	str	r2, [sp, #32]
 800f156:	e7f5      	b.n	800f144 <_dtoa_r+0x26c>
 800f158:	f04f 0b01 	mov.w	fp, #1
 800f15c:	46da      	mov	sl, fp
 800f15e:	465a      	mov	r2, fp
 800f160:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800f164:	e7d0      	b.n	800f108 <_dtoa_r+0x230>
 800f166:	3101      	adds	r1, #1
 800f168:	0040      	lsls	r0, r0, #1
 800f16a:	e7d1      	b.n	800f110 <_dtoa_r+0x238>
 800f16c:	f3af 8000 	nop.w
 800f170:	636f4361 	.word	0x636f4361
 800f174:	3fd287a7 	.word	0x3fd287a7
 800f178:	8b60c8b3 	.word	0x8b60c8b3
 800f17c:	3fc68a28 	.word	0x3fc68a28
 800f180:	509f79fb 	.word	0x509f79fb
 800f184:	3fd34413 	.word	0x3fd34413
 800f188:	0801252e 	.word	0x0801252e
 800f18c:	08012545 	.word	0x08012545
 800f190:	7ff00000 	.word	0x7ff00000
 800f194:	0801252a 	.word	0x0801252a
 800f198:	080124f9 	.word	0x080124f9
 800f19c:	080124f8 	.word	0x080124f8
 800f1a0:	080126f8 	.word	0x080126f8
 800f1a4:	0801259d 	.word	0x0801259d
 800f1a8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800f1ac:	f1ba 0f0e 	cmp.w	sl, #14
 800f1b0:	6010      	str	r0, [r2, #0]
 800f1b2:	d86e      	bhi.n	800f292 <_dtoa_r+0x3ba>
 800f1b4:	2c00      	cmp	r4, #0
 800f1b6:	d06c      	beq.n	800f292 <_dtoa_r+0x3ba>
 800f1b8:	f1b8 0f00 	cmp.w	r8, #0
 800f1bc:	f340 80b4 	ble.w	800f328 <_dtoa_r+0x450>
 800f1c0:	4ac8      	ldr	r2, [pc, #800]	@ (800f4e4 <_dtoa_r+0x60c>)
 800f1c2:	f008 010f 	and.w	r1, r8, #15
 800f1c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800f1ca:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800f1ce:	ed92 7b00 	vldr	d7, [r2]
 800f1d2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800f1d6:	f000 809b 	beq.w	800f310 <_dtoa_r+0x438>
 800f1da:	4ac3      	ldr	r2, [pc, #780]	@ (800f4e8 <_dtoa_r+0x610>)
 800f1dc:	ed92 6b08 	vldr	d6, [r2, #32]
 800f1e0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800f1e4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800f1e8:	f001 010f 	and.w	r1, r1, #15
 800f1ec:	2203      	movs	r2, #3
 800f1ee:	48be      	ldr	r0, [pc, #760]	@ (800f4e8 <_dtoa_r+0x610>)
 800f1f0:	2900      	cmp	r1, #0
 800f1f2:	f040 808f 	bne.w	800f314 <_dtoa_r+0x43c>
 800f1f6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f1fa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f1fe:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f202:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f204:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f208:	2900      	cmp	r1, #0
 800f20a:	f000 80b3 	beq.w	800f374 <_dtoa_r+0x49c>
 800f20e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800f212:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f21a:	f140 80ab 	bpl.w	800f374 <_dtoa_r+0x49c>
 800f21e:	f1ba 0f00 	cmp.w	sl, #0
 800f222:	f000 80a7 	beq.w	800f374 <_dtoa_r+0x49c>
 800f226:	f1bb 0f00 	cmp.w	fp, #0
 800f22a:	dd30      	ble.n	800f28e <_dtoa_r+0x3b6>
 800f22c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800f230:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f234:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f238:	f108 31ff 	add.w	r1, r8, #4294967295
 800f23c:	9105      	str	r1, [sp, #20]
 800f23e:	3201      	adds	r2, #1
 800f240:	465c      	mov	r4, fp
 800f242:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f246:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800f24a:	ee07 2a90 	vmov	s15, r2
 800f24e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f252:	eea7 5b06 	vfma.f64	d5, d7, d6
 800f256:	ee15 2a90 	vmov	r2, s11
 800f25a:	ec51 0b15 	vmov	r0, r1, d5
 800f25e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800f262:	2c00      	cmp	r4, #0
 800f264:	f040 808a 	bne.w	800f37c <_dtoa_r+0x4a4>
 800f268:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800f26c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800f270:	ec41 0b17 	vmov	d7, r0, r1
 800f274:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f27c:	f300 826a 	bgt.w	800f754 <_dtoa_r+0x87c>
 800f280:	eeb1 7b47 	vneg.f64	d7, d7
 800f284:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f28c:	d423      	bmi.n	800f2d6 <_dtoa_r+0x3fe>
 800f28e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f292:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f294:	2a00      	cmp	r2, #0
 800f296:	f2c0 8129 	blt.w	800f4ec <_dtoa_r+0x614>
 800f29a:	f1b8 0f0e 	cmp.w	r8, #14
 800f29e:	f300 8125 	bgt.w	800f4ec <_dtoa_r+0x614>
 800f2a2:	4b90      	ldr	r3, [pc, #576]	@ (800f4e4 <_dtoa_r+0x60c>)
 800f2a4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f2a8:	ed93 6b00 	vldr	d6, [r3]
 800f2ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	f280 80c8 	bge.w	800f444 <_dtoa_r+0x56c>
 800f2b4:	f1ba 0f00 	cmp.w	sl, #0
 800f2b8:	f300 80c4 	bgt.w	800f444 <_dtoa_r+0x56c>
 800f2bc:	d10b      	bne.n	800f2d6 <_dtoa_r+0x3fe>
 800f2be:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800f2c2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800f2c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f2ca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f2ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2d2:	f2c0 823c 	blt.w	800f74e <_dtoa_r+0x876>
 800f2d6:	2400      	movs	r4, #0
 800f2d8:	4625      	mov	r5, r4
 800f2da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2dc:	43db      	mvns	r3, r3
 800f2de:	9305      	str	r3, [sp, #20]
 800f2e0:	463e      	mov	r6, r7
 800f2e2:	f04f 0800 	mov.w	r8, #0
 800f2e6:	4621      	mov	r1, r4
 800f2e8:	4648      	mov	r0, r9
 800f2ea:	f000 fc93 	bl	800fc14 <_Bfree>
 800f2ee:	2d00      	cmp	r5, #0
 800f2f0:	f000 80a2 	beq.w	800f438 <_dtoa_r+0x560>
 800f2f4:	f1b8 0f00 	cmp.w	r8, #0
 800f2f8:	d005      	beq.n	800f306 <_dtoa_r+0x42e>
 800f2fa:	45a8      	cmp	r8, r5
 800f2fc:	d003      	beq.n	800f306 <_dtoa_r+0x42e>
 800f2fe:	4641      	mov	r1, r8
 800f300:	4648      	mov	r0, r9
 800f302:	f000 fc87 	bl	800fc14 <_Bfree>
 800f306:	4629      	mov	r1, r5
 800f308:	4648      	mov	r0, r9
 800f30a:	f000 fc83 	bl	800fc14 <_Bfree>
 800f30e:	e093      	b.n	800f438 <_dtoa_r+0x560>
 800f310:	2202      	movs	r2, #2
 800f312:	e76c      	b.n	800f1ee <_dtoa_r+0x316>
 800f314:	07cc      	lsls	r4, r1, #31
 800f316:	d504      	bpl.n	800f322 <_dtoa_r+0x44a>
 800f318:	ed90 6b00 	vldr	d6, [r0]
 800f31c:	3201      	adds	r2, #1
 800f31e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f322:	1049      	asrs	r1, r1, #1
 800f324:	3008      	adds	r0, #8
 800f326:	e763      	b.n	800f1f0 <_dtoa_r+0x318>
 800f328:	d022      	beq.n	800f370 <_dtoa_r+0x498>
 800f32a:	f1c8 0100 	rsb	r1, r8, #0
 800f32e:	4a6d      	ldr	r2, [pc, #436]	@ (800f4e4 <_dtoa_r+0x60c>)
 800f330:	f001 000f 	and.w	r0, r1, #15
 800f334:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f338:	ed92 7b00 	vldr	d7, [r2]
 800f33c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800f340:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f344:	4868      	ldr	r0, [pc, #416]	@ (800f4e8 <_dtoa_r+0x610>)
 800f346:	1109      	asrs	r1, r1, #4
 800f348:	2400      	movs	r4, #0
 800f34a:	2202      	movs	r2, #2
 800f34c:	b929      	cbnz	r1, 800f35a <_dtoa_r+0x482>
 800f34e:	2c00      	cmp	r4, #0
 800f350:	f43f af57 	beq.w	800f202 <_dtoa_r+0x32a>
 800f354:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f358:	e753      	b.n	800f202 <_dtoa_r+0x32a>
 800f35a:	07ce      	lsls	r6, r1, #31
 800f35c:	d505      	bpl.n	800f36a <_dtoa_r+0x492>
 800f35e:	ed90 6b00 	vldr	d6, [r0]
 800f362:	3201      	adds	r2, #1
 800f364:	2401      	movs	r4, #1
 800f366:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f36a:	1049      	asrs	r1, r1, #1
 800f36c:	3008      	adds	r0, #8
 800f36e:	e7ed      	b.n	800f34c <_dtoa_r+0x474>
 800f370:	2202      	movs	r2, #2
 800f372:	e746      	b.n	800f202 <_dtoa_r+0x32a>
 800f374:	f8cd 8014 	str.w	r8, [sp, #20]
 800f378:	4654      	mov	r4, sl
 800f37a:	e762      	b.n	800f242 <_dtoa_r+0x36a>
 800f37c:	4a59      	ldr	r2, [pc, #356]	@ (800f4e4 <_dtoa_r+0x60c>)
 800f37e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800f382:	ed12 4b02 	vldr	d4, [r2, #-8]
 800f386:	9a08      	ldr	r2, [sp, #32]
 800f388:	ec41 0b17 	vmov	d7, r0, r1
 800f38c:	443c      	add	r4, r7
 800f38e:	b34a      	cbz	r2, 800f3e4 <_dtoa_r+0x50c>
 800f390:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800f394:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800f398:	463e      	mov	r6, r7
 800f39a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800f39e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f3a2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f3a6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f3aa:	ee14 2a90 	vmov	r2, s9
 800f3ae:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f3b2:	3230      	adds	r2, #48	@ 0x30
 800f3b4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f3b8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f3bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3c0:	f806 2b01 	strb.w	r2, [r6], #1
 800f3c4:	d438      	bmi.n	800f438 <_dtoa_r+0x560>
 800f3c6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800f3ca:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800f3ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3d2:	d46e      	bmi.n	800f4b2 <_dtoa_r+0x5da>
 800f3d4:	42a6      	cmp	r6, r4
 800f3d6:	f43f af5a 	beq.w	800f28e <_dtoa_r+0x3b6>
 800f3da:	ee27 7b03 	vmul.f64	d7, d7, d3
 800f3de:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f3e2:	e7e0      	b.n	800f3a6 <_dtoa_r+0x4ce>
 800f3e4:	4621      	mov	r1, r4
 800f3e6:	463e      	mov	r6, r7
 800f3e8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f3ec:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f3f0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f3f4:	ee14 2a90 	vmov	r2, s9
 800f3f8:	3230      	adds	r2, #48	@ 0x30
 800f3fa:	f806 2b01 	strb.w	r2, [r6], #1
 800f3fe:	42a6      	cmp	r6, r4
 800f400:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f404:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f408:	d119      	bne.n	800f43e <_dtoa_r+0x566>
 800f40a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800f40e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800f412:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800f416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f41a:	dc4a      	bgt.n	800f4b2 <_dtoa_r+0x5da>
 800f41c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800f420:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800f424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f428:	f57f af31 	bpl.w	800f28e <_dtoa_r+0x3b6>
 800f42c:	460e      	mov	r6, r1
 800f42e:	3901      	subs	r1, #1
 800f430:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f434:	2b30      	cmp	r3, #48	@ 0x30
 800f436:	d0f9      	beq.n	800f42c <_dtoa_r+0x554>
 800f438:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f43c:	e027      	b.n	800f48e <_dtoa_r+0x5b6>
 800f43e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f442:	e7d5      	b.n	800f3f0 <_dtoa_r+0x518>
 800f444:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f448:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800f44c:	463e      	mov	r6, r7
 800f44e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800f452:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800f456:	ee15 3a10 	vmov	r3, s10
 800f45a:	3330      	adds	r3, #48	@ 0x30
 800f45c:	f806 3b01 	strb.w	r3, [r6], #1
 800f460:	1bf3      	subs	r3, r6, r7
 800f462:	459a      	cmp	sl, r3
 800f464:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800f468:	eea3 7b46 	vfms.f64	d7, d3, d6
 800f46c:	d132      	bne.n	800f4d4 <_dtoa_r+0x5fc>
 800f46e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800f472:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f47a:	dc18      	bgt.n	800f4ae <_dtoa_r+0x5d6>
 800f47c:	eeb4 7b46 	vcmp.f64	d7, d6
 800f480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f484:	d103      	bne.n	800f48e <_dtoa_r+0x5b6>
 800f486:	ee15 3a10 	vmov	r3, s10
 800f48a:	07db      	lsls	r3, r3, #31
 800f48c:	d40f      	bmi.n	800f4ae <_dtoa_r+0x5d6>
 800f48e:	9901      	ldr	r1, [sp, #4]
 800f490:	4648      	mov	r0, r9
 800f492:	f000 fbbf 	bl	800fc14 <_Bfree>
 800f496:	2300      	movs	r3, #0
 800f498:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f49a:	7033      	strb	r3, [r6, #0]
 800f49c:	f108 0301 	add.w	r3, r8, #1
 800f4a0:	6013      	str	r3, [r2, #0]
 800f4a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	f000 824b 	beq.w	800f940 <_dtoa_r+0xa68>
 800f4aa:	601e      	str	r6, [r3, #0]
 800f4ac:	e248      	b.n	800f940 <_dtoa_r+0xa68>
 800f4ae:	f8cd 8014 	str.w	r8, [sp, #20]
 800f4b2:	4633      	mov	r3, r6
 800f4b4:	461e      	mov	r6, r3
 800f4b6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f4ba:	2a39      	cmp	r2, #57	@ 0x39
 800f4bc:	d106      	bne.n	800f4cc <_dtoa_r+0x5f4>
 800f4be:	429f      	cmp	r7, r3
 800f4c0:	d1f8      	bne.n	800f4b4 <_dtoa_r+0x5dc>
 800f4c2:	9a05      	ldr	r2, [sp, #20]
 800f4c4:	3201      	adds	r2, #1
 800f4c6:	9205      	str	r2, [sp, #20]
 800f4c8:	2230      	movs	r2, #48	@ 0x30
 800f4ca:	703a      	strb	r2, [r7, #0]
 800f4cc:	781a      	ldrb	r2, [r3, #0]
 800f4ce:	3201      	adds	r2, #1
 800f4d0:	701a      	strb	r2, [r3, #0]
 800f4d2:	e7b1      	b.n	800f438 <_dtoa_r+0x560>
 800f4d4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f4d8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f4dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4e0:	d1b5      	bne.n	800f44e <_dtoa_r+0x576>
 800f4e2:	e7d4      	b.n	800f48e <_dtoa_r+0x5b6>
 800f4e4:	080126f8 	.word	0x080126f8
 800f4e8:	080126d0 	.word	0x080126d0
 800f4ec:	9908      	ldr	r1, [sp, #32]
 800f4ee:	2900      	cmp	r1, #0
 800f4f0:	f000 80e9 	beq.w	800f6c6 <_dtoa_r+0x7ee>
 800f4f4:	9907      	ldr	r1, [sp, #28]
 800f4f6:	2901      	cmp	r1, #1
 800f4f8:	f300 80cb 	bgt.w	800f692 <_dtoa_r+0x7ba>
 800f4fc:	2d00      	cmp	r5, #0
 800f4fe:	f000 80c4 	beq.w	800f68a <_dtoa_r+0x7b2>
 800f502:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f506:	9e04      	ldr	r6, [sp, #16]
 800f508:	461c      	mov	r4, r3
 800f50a:	9305      	str	r3, [sp, #20]
 800f50c:	9b04      	ldr	r3, [sp, #16]
 800f50e:	4413      	add	r3, r2
 800f510:	9304      	str	r3, [sp, #16]
 800f512:	9b06      	ldr	r3, [sp, #24]
 800f514:	2101      	movs	r1, #1
 800f516:	4413      	add	r3, r2
 800f518:	4648      	mov	r0, r9
 800f51a:	9306      	str	r3, [sp, #24]
 800f51c:	f000 fc78 	bl	800fe10 <__i2b>
 800f520:	9b05      	ldr	r3, [sp, #20]
 800f522:	4605      	mov	r5, r0
 800f524:	b166      	cbz	r6, 800f540 <_dtoa_r+0x668>
 800f526:	9a06      	ldr	r2, [sp, #24]
 800f528:	2a00      	cmp	r2, #0
 800f52a:	dd09      	ble.n	800f540 <_dtoa_r+0x668>
 800f52c:	42b2      	cmp	r2, r6
 800f52e:	9904      	ldr	r1, [sp, #16]
 800f530:	bfa8      	it	ge
 800f532:	4632      	movge	r2, r6
 800f534:	1a89      	subs	r1, r1, r2
 800f536:	9104      	str	r1, [sp, #16]
 800f538:	9906      	ldr	r1, [sp, #24]
 800f53a:	1ab6      	subs	r6, r6, r2
 800f53c:	1a8a      	subs	r2, r1, r2
 800f53e:	9206      	str	r2, [sp, #24]
 800f540:	b30b      	cbz	r3, 800f586 <_dtoa_r+0x6ae>
 800f542:	9a08      	ldr	r2, [sp, #32]
 800f544:	2a00      	cmp	r2, #0
 800f546:	f000 80c5 	beq.w	800f6d4 <_dtoa_r+0x7fc>
 800f54a:	2c00      	cmp	r4, #0
 800f54c:	f000 80bf 	beq.w	800f6ce <_dtoa_r+0x7f6>
 800f550:	4629      	mov	r1, r5
 800f552:	4622      	mov	r2, r4
 800f554:	4648      	mov	r0, r9
 800f556:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f558:	f000 fd12 	bl	800ff80 <__pow5mult>
 800f55c:	9a01      	ldr	r2, [sp, #4]
 800f55e:	4601      	mov	r1, r0
 800f560:	4605      	mov	r5, r0
 800f562:	4648      	mov	r0, r9
 800f564:	f000 fc6a 	bl	800fe3c <__multiply>
 800f568:	9901      	ldr	r1, [sp, #4]
 800f56a:	9005      	str	r0, [sp, #20]
 800f56c:	4648      	mov	r0, r9
 800f56e:	f000 fb51 	bl	800fc14 <_Bfree>
 800f572:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f574:	1b1b      	subs	r3, r3, r4
 800f576:	f000 80b0 	beq.w	800f6da <_dtoa_r+0x802>
 800f57a:	9905      	ldr	r1, [sp, #20]
 800f57c:	461a      	mov	r2, r3
 800f57e:	4648      	mov	r0, r9
 800f580:	f000 fcfe 	bl	800ff80 <__pow5mult>
 800f584:	9001      	str	r0, [sp, #4]
 800f586:	2101      	movs	r1, #1
 800f588:	4648      	mov	r0, r9
 800f58a:	f000 fc41 	bl	800fe10 <__i2b>
 800f58e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f590:	4604      	mov	r4, r0
 800f592:	2b00      	cmp	r3, #0
 800f594:	f000 81da 	beq.w	800f94c <_dtoa_r+0xa74>
 800f598:	461a      	mov	r2, r3
 800f59a:	4601      	mov	r1, r0
 800f59c:	4648      	mov	r0, r9
 800f59e:	f000 fcef 	bl	800ff80 <__pow5mult>
 800f5a2:	9b07      	ldr	r3, [sp, #28]
 800f5a4:	2b01      	cmp	r3, #1
 800f5a6:	4604      	mov	r4, r0
 800f5a8:	f300 80a0 	bgt.w	800f6ec <_dtoa_r+0x814>
 800f5ac:	9b02      	ldr	r3, [sp, #8]
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	f040 8096 	bne.w	800f6e0 <_dtoa_r+0x808>
 800f5b4:	9b03      	ldr	r3, [sp, #12]
 800f5b6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800f5ba:	2a00      	cmp	r2, #0
 800f5bc:	f040 8092 	bne.w	800f6e4 <_dtoa_r+0x80c>
 800f5c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800f5c4:	0d12      	lsrs	r2, r2, #20
 800f5c6:	0512      	lsls	r2, r2, #20
 800f5c8:	2a00      	cmp	r2, #0
 800f5ca:	f000 808d 	beq.w	800f6e8 <_dtoa_r+0x810>
 800f5ce:	9b04      	ldr	r3, [sp, #16]
 800f5d0:	3301      	adds	r3, #1
 800f5d2:	9304      	str	r3, [sp, #16]
 800f5d4:	9b06      	ldr	r3, [sp, #24]
 800f5d6:	3301      	adds	r3, #1
 800f5d8:	9306      	str	r3, [sp, #24]
 800f5da:	2301      	movs	r3, #1
 800f5dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f5de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	f000 81b9 	beq.w	800f958 <_dtoa_r+0xa80>
 800f5e6:	6922      	ldr	r2, [r4, #16]
 800f5e8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f5ec:	6910      	ldr	r0, [r2, #16]
 800f5ee:	f000 fbc3 	bl	800fd78 <__hi0bits>
 800f5f2:	f1c0 0020 	rsb	r0, r0, #32
 800f5f6:	9b06      	ldr	r3, [sp, #24]
 800f5f8:	4418      	add	r0, r3
 800f5fa:	f010 001f 	ands.w	r0, r0, #31
 800f5fe:	f000 8081 	beq.w	800f704 <_dtoa_r+0x82c>
 800f602:	f1c0 0220 	rsb	r2, r0, #32
 800f606:	2a04      	cmp	r2, #4
 800f608:	dd73      	ble.n	800f6f2 <_dtoa_r+0x81a>
 800f60a:	9b04      	ldr	r3, [sp, #16]
 800f60c:	f1c0 001c 	rsb	r0, r0, #28
 800f610:	4403      	add	r3, r0
 800f612:	9304      	str	r3, [sp, #16]
 800f614:	9b06      	ldr	r3, [sp, #24]
 800f616:	4406      	add	r6, r0
 800f618:	4403      	add	r3, r0
 800f61a:	9306      	str	r3, [sp, #24]
 800f61c:	9b04      	ldr	r3, [sp, #16]
 800f61e:	2b00      	cmp	r3, #0
 800f620:	dd05      	ble.n	800f62e <_dtoa_r+0x756>
 800f622:	9901      	ldr	r1, [sp, #4]
 800f624:	461a      	mov	r2, r3
 800f626:	4648      	mov	r0, r9
 800f628:	f000 fd04 	bl	8010034 <__lshift>
 800f62c:	9001      	str	r0, [sp, #4]
 800f62e:	9b06      	ldr	r3, [sp, #24]
 800f630:	2b00      	cmp	r3, #0
 800f632:	dd05      	ble.n	800f640 <_dtoa_r+0x768>
 800f634:	4621      	mov	r1, r4
 800f636:	461a      	mov	r2, r3
 800f638:	4648      	mov	r0, r9
 800f63a:	f000 fcfb 	bl	8010034 <__lshift>
 800f63e:	4604      	mov	r4, r0
 800f640:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f642:	2b00      	cmp	r3, #0
 800f644:	d060      	beq.n	800f708 <_dtoa_r+0x830>
 800f646:	9801      	ldr	r0, [sp, #4]
 800f648:	4621      	mov	r1, r4
 800f64a:	f000 fd5f 	bl	801010c <__mcmp>
 800f64e:	2800      	cmp	r0, #0
 800f650:	da5a      	bge.n	800f708 <_dtoa_r+0x830>
 800f652:	f108 33ff 	add.w	r3, r8, #4294967295
 800f656:	9305      	str	r3, [sp, #20]
 800f658:	9901      	ldr	r1, [sp, #4]
 800f65a:	2300      	movs	r3, #0
 800f65c:	220a      	movs	r2, #10
 800f65e:	4648      	mov	r0, r9
 800f660:	f000 fafa 	bl	800fc58 <__multadd>
 800f664:	9b08      	ldr	r3, [sp, #32]
 800f666:	9001      	str	r0, [sp, #4]
 800f668:	2b00      	cmp	r3, #0
 800f66a:	f000 8177 	beq.w	800f95c <_dtoa_r+0xa84>
 800f66e:	4629      	mov	r1, r5
 800f670:	2300      	movs	r3, #0
 800f672:	220a      	movs	r2, #10
 800f674:	4648      	mov	r0, r9
 800f676:	f000 faef 	bl	800fc58 <__multadd>
 800f67a:	f1bb 0f00 	cmp.w	fp, #0
 800f67e:	4605      	mov	r5, r0
 800f680:	dc6e      	bgt.n	800f760 <_dtoa_r+0x888>
 800f682:	9b07      	ldr	r3, [sp, #28]
 800f684:	2b02      	cmp	r3, #2
 800f686:	dc48      	bgt.n	800f71a <_dtoa_r+0x842>
 800f688:	e06a      	b.n	800f760 <_dtoa_r+0x888>
 800f68a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f68c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f690:	e739      	b.n	800f506 <_dtoa_r+0x62e>
 800f692:	f10a 34ff 	add.w	r4, sl, #4294967295
 800f696:	42a3      	cmp	r3, r4
 800f698:	db07      	blt.n	800f6aa <_dtoa_r+0x7d2>
 800f69a:	f1ba 0f00 	cmp.w	sl, #0
 800f69e:	eba3 0404 	sub.w	r4, r3, r4
 800f6a2:	db0b      	blt.n	800f6bc <_dtoa_r+0x7e4>
 800f6a4:	9e04      	ldr	r6, [sp, #16]
 800f6a6:	4652      	mov	r2, sl
 800f6a8:	e72f      	b.n	800f50a <_dtoa_r+0x632>
 800f6aa:	1ae2      	subs	r2, r4, r3
 800f6ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f6ae:	9e04      	ldr	r6, [sp, #16]
 800f6b0:	4413      	add	r3, r2
 800f6b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800f6b4:	4652      	mov	r2, sl
 800f6b6:	4623      	mov	r3, r4
 800f6b8:	2400      	movs	r4, #0
 800f6ba:	e726      	b.n	800f50a <_dtoa_r+0x632>
 800f6bc:	9a04      	ldr	r2, [sp, #16]
 800f6be:	eba2 060a 	sub.w	r6, r2, sl
 800f6c2:	2200      	movs	r2, #0
 800f6c4:	e721      	b.n	800f50a <_dtoa_r+0x632>
 800f6c6:	9e04      	ldr	r6, [sp, #16]
 800f6c8:	9d08      	ldr	r5, [sp, #32]
 800f6ca:	461c      	mov	r4, r3
 800f6cc:	e72a      	b.n	800f524 <_dtoa_r+0x64c>
 800f6ce:	9a01      	ldr	r2, [sp, #4]
 800f6d0:	9205      	str	r2, [sp, #20]
 800f6d2:	e752      	b.n	800f57a <_dtoa_r+0x6a2>
 800f6d4:	9901      	ldr	r1, [sp, #4]
 800f6d6:	461a      	mov	r2, r3
 800f6d8:	e751      	b.n	800f57e <_dtoa_r+0x6a6>
 800f6da:	9b05      	ldr	r3, [sp, #20]
 800f6dc:	9301      	str	r3, [sp, #4]
 800f6de:	e752      	b.n	800f586 <_dtoa_r+0x6ae>
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	e77b      	b.n	800f5dc <_dtoa_r+0x704>
 800f6e4:	9b02      	ldr	r3, [sp, #8]
 800f6e6:	e779      	b.n	800f5dc <_dtoa_r+0x704>
 800f6e8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f6ea:	e778      	b.n	800f5de <_dtoa_r+0x706>
 800f6ec:	2300      	movs	r3, #0
 800f6ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f6f0:	e779      	b.n	800f5e6 <_dtoa_r+0x70e>
 800f6f2:	d093      	beq.n	800f61c <_dtoa_r+0x744>
 800f6f4:	9b04      	ldr	r3, [sp, #16]
 800f6f6:	321c      	adds	r2, #28
 800f6f8:	4413      	add	r3, r2
 800f6fa:	9304      	str	r3, [sp, #16]
 800f6fc:	9b06      	ldr	r3, [sp, #24]
 800f6fe:	4416      	add	r6, r2
 800f700:	4413      	add	r3, r2
 800f702:	e78a      	b.n	800f61a <_dtoa_r+0x742>
 800f704:	4602      	mov	r2, r0
 800f706:	e7f5      	b.n	800f6f4 <_dtoa_r+0x81c>
 800f708:	f1ba 0f00 	cmp.w	sl, #0
 800f70c:	f8cd 8014 	str.w	r8, [sp, #20]
 800f710:	46d3      	mov	fp, sl
 800f712:	dc21      	bgt.n	800f758 <_dtoa_r+0x880>
 800f714:	9b07      	ldr	r3, [sp, #28]
 800f716:	2b02      	cmp	r3, #2
 800f718:	dd1e      	ble.n	800f758 <_dtoa_r+0x880>
 800f71a:	f1bb 0f00 	cmp.w	fp, #0
 800f71e:	f47f addc 	bne.w	800f2da <_dtoa_r+0x402>
 800f722:	4621      	mov	r1, r4
 800f724:	465b      	mov	r3, fp
 800f726:	2205      	movs	r2, #5
 800f728:	4648      	mov	r0, r9
 800f72a:	f000 fa95 	bl	800fc58 <__multadd>
 800f72e:	4601      	mov	r1, r0
 800f730:	4604      	mov	r4, r0
 800f732:	9801      	ldr	r0, [sp, #4]
 800f734:	f000 fcea 	bl	801010c <__mcmp>
 800f738:	2800      	cmp	r0, #0
 800f73a:	f77f adce 	ble.w	800f2da <_dtoa_r+0x402>
 800f73e:	463e      	mov	r6, r7
 800f740:	2331      	movs	r3, #49	@ 0x31
 800f742:	f806 3b01 	strb.w	r3, [r6], #1
 800f746:	9b05      	ldr	r3, [sp, #20]
 800f748:	3301      	adds	r3, #1
 800f74a:	9305      	str	r3, [sp, #20]
 800f74c:	e5c9      	b.n	800f2e2 <_dtoa_r+0x40a>
 800f74e:	f8cd 8014 	str.w	r8, [sp, #20]
 800f752:	4654      	mov	r4, sl
 800f754:	4625      	mov	r5, r4
 800f756:	e7f2      	b.n	800f73e <_dtoa_r+0x866>
 800f758:	9b08      	ldr	r3, [sp, #32]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	f000 8102 	beq.w	800f964 <_dtoa_r+0xa8c>
 800f760:	2e00      	cmp	r6, #0
 800f762:	dd05      	ble.n	800f770 <_dtoa_r+0x898>
 800f764:	4629      	mov	r1, r5
 800f766:	4632      	mov	r2, r6
 800f768:	4648      	mov	r0, r9
 800f76a:	f000 fc63 	bl	8010034 <__lshift>
 800f76e:	4605      	mov	r5, r0
 800f770:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f772:	2b00      	cmp	r3, #0
 800f774:	d058      	beq.n	800f828 <_dtoa_r+0x950>
 800f776:	6869      	ldr	r1, [r5, #4]
 800f778:	4648      	mov	r0, r9
 800f77a:	f000 fa0b 	bl	800fb94 <_Balloc>
 800f77e:	4606      	mov	r6, r0
 800f780:	b928      	cbnz	r0, 800f78e <_dtoa_r+0x8b6>
 800f782:	4b82      	ldr	r3, [pc, #520]	@ (800f98c <_dtoa_r+0xab4>)
 800f784:	4602      	mov	r2, r0
 800f786:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f78a:	f7ff bbbe 	b.w	800ef0a <_dtoa_r+0x32>
 800f78e:	692a      	ldr	r2, [r5, #16]
 800f790:	3202      	adds	r2, #2
 800f792:	0092      	lsls	r2, r2, #2
 800f794:	f105 010c 	add.w	r1, r5, #12
 800f798:	300c      	adds	r0, #12
 800f79a:	f7ff fafe 	bl	800ed9a <memcpy>
 800f79e:	2201      	movs	r2, #1
 800f7a0:	4631      	mov	r1, r6
 800f7a2:	4648      	mov	r0, r9
 800f7a4:	f000 fc46 	bl	8010034 <__lshift>
 800f7a8:	1c7b      	adds	r3, r7, #1
 800f7aa:	9304      	str	r3, [sp, #16]
 800f7ac:	eb07 030b 	add.w	r3, r7, fp
 800f7b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f7b2:	9b02      	ldr	r3, [sp, #8]
 800f7b4:	f003 0301 	and.w	r3, r3, #1
 800f7b8:	46a8      	mov	r8, r5
 800f7ba:	9308      	str	r3, [sp, #32]
 800f7bc:	4605      	mov	r5, r0
 800f7be:	9b04      	ldr	r3, [sp, #16]
 800f7c0:	9801      	ldr	r0, [sp, #4]
 800f7c2:	4621      	mov	r1, r4
 800f7c4:	f103 3bff 	add.w	fp, r3, #4294967295
 800f7c8:	f7ff fafc 	bl	800edc4 <quorem>
 800f7cc:	4641      	mov	r1, r8
 800f7ce:	9002      	str	r0, [sp, #8]
 800f7d0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f7d4:	9801      	ldr	r0, [sp, #4]
 800f7d6:	f000 fc99 	bl	801010c <__mcmp>
 800f7da:	462a      	mov	r2, r5
 800f7dc:	9006      	str	r0, [sp, #24]
 800f7de:	4621      	mov	r1, r4
 800f7e0:	4648      	mov	r0, r9
 800f7e2:	f000 fcaf 	bl	8010144 <__mdiff>
 800f7e6:	68c2      	ldr	r2, [r0, #12]
 800f7e8:	4606      	mov	r6, r0
 800f7ea:	b9fa      	cbnz	r2, 800f82c <_dtoa_r+0x954>
 800f7ec:	4601      	mov	r1, r0
 800f7ee:	9801      	ldr	r0, [sp, #4]
 800f7f0:	f000 fc8c 	bl	801010c <__mcmp>
 800f7f4:	4602      	mov	r2, r0
 800f7f6:	4631      	mov	r1, r6
 800f7f8:	4648      	mov	r0, r9
 800f7fa:	920a      	str	r2, [sp, #40]	@ 0x28
 800f7fc:	f000 fa0a 	bl	800fc14 <_Bfree>
 800f800:	9b07      	ldr	r3, [sp, #28]
 800f802:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f804:	9e04      	ldr	r6, [sp, #16]
 800f806:	ea42 0103 	orr.w	r1, r2, r3
 800f80a:	9b08      	ldr	r3, [sp, #32]
 800f80c:	4319      	orrs	r1, r3
 800f80e:	d10f      	bne.n	800f830 <_dtoa_r+0x958>
 800f810:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f814:	d028      	beq.n	800f868 <_dtoa_r+0x990>
 800f816:	9b06      	ldr	r3, [sp, #24]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	dd02      	ble.n	800f822 <_dtoa_r+0x94a>
 800f81c:	9b02      	ldr	r3, [sp, #8]
 800f81e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800f822:	f88b a000 	strb.w	sl, [fp]
 800f826:	e55e      	b.n	800f2e6 <_dtoa_r+0x40e>
 800f828:	4628      	mov	r0, r5
 800f82a:	e7bd      	b.n	800f7a8 <_dtoa_r+0x8d0>
 800f82c:	2201      	movs	r2, #1
 800f82e:	e7e2      	b.n	800f7f6 <_dtoa_r+0x91e>
 800f830:	9b06      	ldr	r3, [sp, #24]
 800f832:	2b00      	cmp	r3, #0
 800f834:	db04      	blt.n	800f840 <_dtoa_r+0x968>
 800f836:	9907      	ldr	r1, [sp, #28]
 800f838:	430b      	orrs	r3, r1
 800f83a:	9908      	ldr	r1, [sp, #32]
 800f83c:	430b      	orrs	r3, r1
 800f83e:	d120      	bne.n	800f882 <_dtoa_r+0x9aa>
 800f840:	2a00      	cmp	r2, #0
 800f842:	ddee      	ble.n	800f822 <_dtoa_r+0x94a>
 800f844:	9901      	ldr	r1, [sp, #4]
 800f846:	2201      	movs	r2, #1
 800f848:	4648      	mov	r0, r9
 800f84a:	f000 fbf3 	bl	8010034 <__lshift>
 800f84e:	4621      	mov	r1, r4
 800f850:	9001      	str	r0, [sp, #4]
 800f852:	f000 fc5b 	bl	801010c <__mcmp>
 800f856:	2800      	cmp	r0, #0
 800f858:	dc03      	bgt.n	800f862 <_dtoa_r+0x98a>
 800f85a:	d1e2      	bne.n	800f822 <_dtoa_r+0x94a>
 800f85c:	f01a 0f01 	tst.w	sl, #1
 800f860:	d0df      	beq.n	800f822 <_dtoa_r+0x94a>
 800f862:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f866:	d1d9      	bne.n	800f81c <_dtoa_r+0x944>
 800f868:	2339      	movs	r3, #57	@ 0x39
 800f86a:	f88b 3000 	strb.w	r3, [fp]
 800f86e:	4633      	mov	r3, r6
 800f870:	461e      	mov	r6, r3
 800f872:	3b01      	subs	r3, #1
 800f874:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f878:	2a39      	cmp	r2, #57	@ 0x39
 800f87a:	d052      	beq.n	800f922 <_dtoa_r+0xa4a>
 800f87c:	3201      	adds	r2, #1
 800f87e:	701a      	strb	r2, [r3, #0]
 800f880:	e531      	b.n	800f2e6 <_dtoa_r+0x40e>
 800f882:	2a00      	cmp	r2, #0
 800f884:	dd07      	ble.n	800f896 <_dtoa_r+0x9be>
 800f886:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f88a:	d0ed      	beq.n	800f868 <_dtoa_r+0x990>
 800f88c:	f10a 0301 	add.w	r3, sl, #1
 800f890:	f88b 3000 	strb.w	r3, [fp]
 800f894:	e527      	b.n	800f2e6 <_dtoa_r+0x40e>
 800f896:	9b04      	ldr	r3, [sp, #16]
 800f898:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f89a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800f89e:	4293      	cmp	r3, r2
 800f8a0:	d029      	beq.n	800f8f6 <_dtoa_r+0xa1e>
 800f8a2:	9901      	ldr	r1, [sp, #4]
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	220a      	movs	r2, #10
 800f8a8:	4648      	mov	r0, r9
 800f8aa:	f000 f9d5 	bl	800fc58 <__multadd>
 800f8ae:	45a8      	cmp	r8, r5
 800f8b0:	9001      	str	r0, [sp, #4]
 800f8b2:	f04f 0300 	mov.w	r3, #0
 800f8b6:	f04f 020a 	mov.w	r2, #10
 800f8ba:	4641      	mov	r1, r8
 800f8bc:	4648      	mov	r0, r9
 800f8be:	d107      	bne.n	800f8d0 <_dtoa_r+0x9f8>
 800f8c0:	f000 f9ca 	bl	800fc58 <__multadd>
 800f8c4:	4680      	mov	r8, r0
 800f8c6:	4605      	mov	r5, r0
 800f8c8:	9b04      	ldr	r3, [sp, #16]
 800f8ca:	3301      	adds	r3, #1
 800f8cc:	9304      	str	r3, [sp, #16]
 800f8ce:	e776      	b.n	800f7be <_dtoa_r+0x8e6>
 800f8d0:	f000 f9c2 	bl	800fc58 <__multadd>
 800f8d4:	4629      	mov	r1, r5
 800f8d6:	4680      	mov	r8, r0
 800f8d8:	2300      	movs	r3, #0
 800f8da:	220a      	movs	r2, #10
 800f8dc:	4648      	mov	r0, r9
 800f8de:	f000 f9bb 	bl	800fc58 <__multadd>
 800f8e2:	4605      	mov	r5, r0
 800f8e4:	e7f0      	b.n	800f8c8 <_dtoa_r+0x9f0>
 800f8e6:	f1bb 0f00 	cmp.w	fp, #0
 800f8ea:	bfcc      	ite	gt
 800f8ec:	465e      	movgt	r6, fp
 800f8ee:	2601      	movle	r6, #1
 800f8f0:	443e      	add	r6, r7
 800f8f2:	f04f 0800 	mov.w	r8, #0
 800f8f6:	9901      	ldr	r1, [sp, #4]
 800f8f8:	2201      	movs	r2, #1
 800f8fa:	4648      	mov	r0, r9
 800f8fc:	f000 fb9a 	bl	8010034 <__lshift>
 800f900:	4621      	mov	r1, r4
 800f902:	9001      	str	r0, [sp, #4]
 800f904:	f000 fc02 	bl	801010c <__mcmp>
 800f908:	2800      	cmp	r0, #0
 800f90a:	dcb0      	bgt.n	800f86e <_dtoa_r+0x996>
 800f90c:	d102      	bne.n	800f914 <_dtoa_r+0xa3c>
 800f90e:	f01a 0f01 	tst.w	sl, #1
 800f912:	d1ac      	bne.n	800f86e <_dtoa_r+0x996>
 800f914:	4633      	mov	r3, r6
 800f916:	461e      	mov	r6, r3
 800f918:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f91c:	2a30      	cmp	r2, #48	@ 0x30
 800f91e:	d0fa      	beq.n	800f916 <_dtoa_r+0xa3e>
 800f920:	e4e1      	b.n	800f2e6 <_dtoa_r+0x40e>
 800f922:	429f      	cmp	r7, r3
 800f924:	d1a4      	bne.n	800f870 <_dtoa_r+0x998>
 800f926:	9b05      	ldr	r3, [sp, #20]
 800f928:	3301      	adds	r3, #1
 800f92a:	9305      	str	r3, [sp, #20]
 800f92c:	2331      	movs	r3, #49	@ 0x31
 800f92e:	703b      	strb	r3, [r7, #0]
 800f930:	e4d9      	b.n	800f2e6 <_dtoa_r+0x40e>
 800f932:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f934:	4f16      	ldr	r7, [pc, #88]	@ (800f990 <_dtoa_r+0xab8>)
 800f936:	b11b      	cbz	r3, 800f940 <_dtoa_r+0xa68>
 800f938:	f107 0308 	add.w	r3, r7, #8
 800f93c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800f93e:	6013      	str	r3, [r2, #0]
 800f940:	4638      	mov	r0, r7
 800f942:	b011      	add	sp, #68	@ 0x44
 800f944:	ecbd 8b02 	vpop	{d8}
 800f948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f94c:	9b07      	ldr	r3, [sp, #28]
 800f94e:	2b01      	cmp	r3, #1
 800f950:	f77f ae2c 	ble.w	800f5ac <_dtoa_r+0x6d4>
 800f954:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f956:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f958:	2001      	movs	r0, #1
 800f95a:	e64c      	b.n	800f5f6 <_dtoa_r+0x71e>
 800f95c:	f1bb 0f00 	cmp.w	fp, #0
 800f960:	f77f aed8 	ble.w	800f714 <_dtoa_r+0x83c>
 800f964:	463e      	mov	r6, r7
 800f966:	9801      	ldr	r0, [sp, #4]
 800f968:	4621      	mov	r1, r4
 800f96a:	f7ff fa2b 	bl	800edc4 <quorem>
 800f96e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f972:	f806 ab01 	strb.w	sl, [r6], #1
 800f976:	1bf2      	subs	r2, r6, r7
 800f978:	4593      	cmp	fp, r2
 800f97a:	ddb4      	ble.n	800f8e6 <_dtoa_r+0xa0e>
 800f97c:	9901      	ldr	r1, [sp, #4]
 800f97e:	2300      	movs	r3, #0
 800f980:	220a      	movs	r2, #10
 800f982:	4648      	mov	r0, r9
 800f984:	f000 f968 	bl	800fc58 <__multadd>
 800f988:	9001      	str	r0, [sp, #4]
 800f98a:	e7ec      	b.n	800f966 <_dtoa_r+0xa8e>
 800f98c:	0801259d 	.word	0x0801259d
 800f990:	08012521 	.word	0x08012521

0800f994 <_free_r>:
 800f994:	b538      	push	{r3, r4, r5, lr}
 800f996:	4605      	mov	r5, r0
 800f998:	2900      	cmp	r1, #0
 800f99a:	d041      	beq.n	800fa20 <_free_r+0x8c>
 800f99c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f9a0:	1f0c      	subs	r4, r1, #4
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	bfb8      	it	lt
 800f9a6:	18e4      	addlt	r4, r4, r3
 800f9a8:	f000 f8e8 	bl	800fb7c <__malloc_lock>
 800f9ac:	4a1d      	ldr	r2, [pc, #116]	@ (800fa24 <_free_r+0x90>)
 800f9ae:	6813      	ldr	r3, [r2, #0]
 800f9b0:	b933      	cbnz	r3, 800f9c0 <_free_r+0x2c>
 800f9b2:	6063      	str	r3, [r4, #4]
 800f9b4:	6014      	str	r4, [r2, #0]
 800f9b6:	4628      	mov	r0, r5
 800f9b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f9bc:	f000 b8e4 	b.w	800fb88 <__malloc_unlock>
 800f9c0:	42a3      	cmp	r3, r4
 800f9c2:	d908      	bls.n	800f9d6 <_free_r+0x42>
 800f9c4:	6820      	ldr	r0, [r4, #0]
 800f9c6:	1821      	adds	r1, r4, r0
 800f9c8:	428b      	cmp	r3, r1
 800f9ca:	bf01      	itttt	eq
 800f9cc:	6819      	ldreq	r1, [r3, #0]
 800f9ce:	685b      	ldreq	r3, [r3, #4]
 800f9d0:	1809      	addeq	r1, r1, r0
 800f9d2:	6021      	streq	r1, [r4, #0]
 800f9d4:	e7ed      	b.n	800f9b2 <_free_r+0x1e>
 800f9d6:	461a      	mov	r2, r3
 800f9d8:	685b      	ldr	r3, [r3, #4]
 800f9da:	b10b      	cbz	r3, 800f9e0 <_free_r+0x4c>
 800f9dc:	42a3      	cmp	r3, r4
 800f9de:	d9fa      	bls.n	800f9d6 <_free_r+0x42>
 800f9e0:	6811      	ldr	r1, [r2, #0]
 800f9e2:	1850      	adds	r0, r2, r1
 800f9e4:	42a0      	cmp	r0, r4
 800f9e6:	d10b      	bne.n	800fa00 <_free_r+0x6c>
 800f9e8:	6820      	ldr	r0, [r4, #0]
 800f9ea:	4401      	add	r1, r0
 800f9ec:	1850      	adds	r0, r2, r1
 800f9ee:	4283      	cmp	r3, r0
 800f9f0:	6011      	str	r1, [r2, #0]
 800f9f2:	d1e0      	bne.n	800f9b6 <_free_r+0x22>
 800f9f4:	6818      	ldr	r0, [r3, #0]
 800f9f6:	685b      	ldr	r3, [r3, #4]
 800f9f8:	6053      	str	r3, [r2, #4]
 800f9fa:	4408      	add	r0, r1
 800f9fc:	6010      	str	r0, [r2, #0]
 800f9fe:	e7da      	b.n	800f9b6 <_free_r+0x22>
 800fa00:	d902      	bls.n	800fa08 <_free_r+0x74>
 800fa02:	230c      	movs	r3, #12
 800fa04:	602b      	str	r3, [r5, #0]
 800fa06:	e7d6      	b.n	800f9b6 <_free_r+0x22>
 800fa08:	6820      	ldr	r0, [r4, #0]
 800fa0a:	1821      	adds	r1, r4, r0
 800fa0c:	428b      	cmp	r3, r1
 800fa0e:	bf04      	itt	eq
 800fa10:	6819      	ldreq	r1, [r3, #0]
 800fa12:	685b      	ldreq	r3, [r3, #4]
 800fa14:	6063      	str	r3, [r4, #4]
 800fa16:	bf04      	itt	eq
 800fa18:	1809      	addeq	r1, r1, r0
 800fa1a:	6021      	streq	r1, [r4, #0]
 800fa1c:	6054      	str	r4, [r2, #4]
 800fa1e:	e7ca      	b.n	800f9b6 <_free_r+0x22>
 800fa20:	bd38      	pop	{r3, r4, r5, pc}
 800fa22:	bf00      	nop
 800fa24:	24005460 	.word	0x24005460

0800fa28 <malloc>:
 800fa28:	4b02      	ldr	r3, [pc, #8]	@ (800fa34 <malloc+0xc>)
 800fa2a:	4601      	mov	r1, r0
 800fa2c:	6818      	ldr	r0, [r3, #0]
 800fa2e:	f000 b825 	b.w	800fa7c <_malloc_r>
 800fa32:	bf00      	nop
 800fa34:	24000354 	.word	0x24000354

0800fa38 <sbrk_aligned>:
 800fa38:	b570      	push	{r4, r5, r6, lr}
 800fa3a:	4e0f      	ldr	r6, [pc, #60]	@ (800fa78 <sbrk_aligned+0x40>)
 800fa3c:	460c      	mov	r4, r1
 800fa3e:	6831      	ldr	r1, [r6, #0]
 800fa40:	4605      	mov	r5, r0
 800fa42:	b911      	cbnz	r1, 800fa4a <sbrk_aligned+0x12>
 800fa44:	f001 fdb4 	bl	80115b0 <_sbrk_r>
 800fa48:	6030      	str	r0, [r6, #0]
 800fa4a:	4621      	mov	r1, r4
 800fa4c:	4628      	mov	r0, r5
 800fa4e:	f001 fdaf 	bl	80115b0 <_sbrk_r>
 800fa52:	1c43      	adds	r3, r0, #1
 800fa54:	d103      	bne.n	800fa5e <sbrk_aligned+0x26>
 800fa56:	f04f 34ff 	mov.w	r4, #4294967295
 800fa5a:	4620      	mov	r0, r4
 800fa5c:	bd70      	pop	{r4, r5, r6, pc}
 800fa5e:	1cc4      	adds	r4, r0, #3
 800fa60:	f024 0403 	bic.w	r4, r4, #3
 800fa64:	42a0      	cmp	r0, r4
 800fa66:	d0f8      	beq.n	800fa5a <sbrk_aligned+0x22>
 800fa68:	1a21      	subs	r1, r4, r0
 800fa6a:	4628      	mov	r0, r5
 800fa6c:	f001 fda0 	bl	80115b0 <_sbrk_r>
 800fa70:	3001      	adds	r0, #1
 800fa72:	d1f2      	bne.n	800fa5a <sbrk_aligned+0x22>
 800fa74:	e7ef      	b.n	800fa56 <sbrk_aligned+0x1e>
 800fa76:	bf00      	nop
 800fa78:	2400545c 	.word	0x2400545c

0800fa7c <_malloc_r>:
 800fa7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa80:	1ccd      	adds	r5, r1, #3
 800fa82:	f025 0503 	bic.w	r5, r5, #3
 800fa86:	3508      	adds	r5, #8
 800fa88:	2d0c      	cmp	r5, #12
 800fa8a:	bf38      	it	cc
 800fa8c:	250c      	movcc	r5, #12
 800fa8e:	2d00      	cmp	r5, #0
 800fa90:	4606      	mov	r6, r0
 800fa92:	db01      	blt.n	800fa98 <_malloc_r+0x1c>
 800fa94:	42a9      	cmp	r1, r5
 800fa96:	d904      	bls.n	800faa2 <_malloc_r+0x26>
 800fa98:	230c      	movs	r3, #12
 800fa9a:	6033      	str	r3, [r6, #0]
 800fa9c:	2000      	movs	r0, #0
 800fa9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800faa2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fb78 <_malloc_r+0xfc>
 800faa6:	f000 f869 	bl	800fb7c <__malloc_lock>
 800faaa:	f8d8 3000 	ldr.w	r3, [r8]
 800faae:	461c      	mov	r4, r3
 800fab0:	bb44      	cbnz	r4, 800fb04 <_malloc_r+0x88>
 800fab2:	4629      	mov	r1, r5
 800fab4:	4630      	mov	r0, r6
 800fab6:	f7ff ffbf 	bl	800fa38 <sbrk_aligned>
 800faba:	1c43      	adds	r3, r0, #1
 800fabc:	4604      	mov	r4, r0
 800fabe:	d158      	bne.n	800fb72 <_malloc_r+0xf6>
 800fac0:	f8d8 4000 	ldr.w	r4, [r8]
 800fac4:	4627      	mov	r7, r4
 800fac6:	2f00      	cmp	r7, #0
 800fac8:	d143      	bne.n	800fb52 <_malloc_r+0xd6>
 800faca:	2c00      	cmp	r4, #0
 800facc:	d04b      	beq.n	800fb66 <_malloc_r+0xea>
 800face:	6823      	ldr	r3, [r4, #0]
 800fad0:	4639      	mov	r1, r7
 800fad2:	4630      	mov	r0, r6
 800fad4:	eb04 0903 	add.w	r9, r4, r3
 800fad8:	f001 fd6a 	bl	80115b0 <_sbrk_r>
 800fadc:	4581      	cmp	r9, r0
 800fade:	d142      	bne.n	800fb66 <_malloc_r+0xea>
 800fae0:	6821      	ldr	r1, [r4, #0]
 800fae2:	1a6d      	subs	r5, r5, r1
 800fae4:	4629      	mov	r1, r5
 800fae6:	4630      	mov	r0, r6
 800fae8:	f7ff ffa6 	bl	800fa38 <sbrk_aligned>
 800faec:	3001      	adds	r0, #1
 800faee:	d03a      	beq.n	800fb66 <_malloc_r+0xea>
 800faf0:	6823      	ldr	r3, [r4, #0]
 800faf2:	442b      	add	r3, r5
 800faf4:	6023      	str	r3, [r4, #0]
 800faf6:	f8d8 3000 	ldr.w	r3, [r8]
 800fafa:	685a      	ldr	r2, [r3, #4]
 800fafc:	bb62      	cbnz	r2, 800fb58 <_malloc_r+0xdc>
 800fafe:	f8c8 7000 	str.w	r7, [r8]
 800fb02:	e00f      	b.n	800fb24 <_malloc_r+0xa8>
 800fb04:	6822      	ldr	r2, [r4, #0]
 800fb06:	1b52      	subs	r2, r2, r5
 800fb08:	d420      	bmi.n	800fb4c <_malloc_r+0xd0>
 800fb0a:	2a0b      	cmp	r2, #11
 800fb0c:	d917      	bls.n	800fb3e <_malloc_r+0xc2>
 800fb0e:	1961      	adds	r1, r4, r5
 800fb10:	42a3      	cmp	r3, r4
 800fb12:	6025      	str	r5, [r4, #0]
 800fb14:	bf18      	it	ne
 800fb16:	6059      	strne	r1, [r3, #4]
 800fb18:	6863      	ldr	r3, [r4, #4]
 800fb1a:	bf08      	it	eq
 800fb1c:	f8c8 1000 	streq.w	r1, [r8]
 800fb20:	5162      	str	r2, [r4, r5]
 800fb22:	604b      	str	r3, [r1, #4]
 800fb24:	4630      	mov	r0, r6
 800fb26:	f000 f82f 	bl	800fb88 <__malloc_unlock>
 800fb2a:	f104 000b 	add.w	r0, r4, #11
 800fb2e:	1d23      	adds	r3, r4, #4
 800fb30:	f020 0007 	bic.w	r0, r0, #7
 800fb34:	1ac2      	subs	r2, r0, r3
 800fb36:	bf1c      	itt	ne
 800fb38:	1a1b      	subne	r3, r3, r0
 800fb3a:	50a3      	strne	r3, [r4, r2]
 800fb3c:	e7af      	b.n	800fa9e <_malloc_r+0x22>
 800fb3e:	6862      	ldr	r2, [r4, #4]
 800fb40:	42a3      	cmp	r3, r4
 800fb42:	bf0c      	ite	eq
 800fb44:	f8c8 2000 	streq.w	r2, [r8]
 800fb48:	605a      	strne	r2, [r3, #4]
 800fb4a:	e7eb      	b.n	800fb24 <_malloc_r+0xa8>
 800fb4c:	4623      	mov	r3, r4
 800fb4e:	6864      	ldr	r4, [r4, #4]
 800fb50:	e7ae      	b.n	800fab0 <_malloc_r+0x34>
 800fb52:	463c      	mov	r4, r7
 800fb54:	687f      	ldr	r7, [r7, #4]
 800fb56:	e7b6      	b.n	800fac6 <_malloc_r+0x4a>
 800fb58:	461a      	mov	r2, r3
 800fb5a:	685b      	ldr	r3, [r3, #4]
 800fb5c:	42a3      	cmp	r3, r4
 800fb5e:	d1fb      	bne.n	800fb58 <_malloc_r+0xdc>
 800fb60:	2300      	movs	r3, #0
 800fb62:	6053      	str	r3, [r2, #4]
 800fb64:	e7de      	b.n	800fb24 <_malloc_r+0xa8>
 800fb66:	230c      	movs	r3, #12
 800fb68:	6033      	str	r3, [r6, #0]
 800fb6a:	4630      	mov	r0, r6
 800fb6c:	f000 f80c 	bl	800fb88 <__malloc_unlock>
 800fb70:	e794      	b.n	800fa9c <_malloc_r+0x20>
 800fb72:	6005      	str	r5, [r0, #0]
 800fb74:	e7d6      	b.n	800fb24 <_malloc_r+0xa8>
 800fb76:	bf00      	nop
 800fb78:	24005460 	.word	0x24005460

0800fb7c <__malloc_lock>:
 800fb7c:	4801      	ldr	r0, [pc, #4]	@ (800fb84 <__malloc_lock+0x8>)
 800fb7e:	f7ff b90a 	b.w	800ed96 <__retarget_lock_acquire_recursive>
 800fb82:	bf00      	nop
 800fb84:	24005458 	.word	0x24005458

0800fb88 <__malloc_unlock>:
 800fb88:	4801      	ldr	r0, [pc, #4]	@ (800fb90 <__malloc_unlock+0x8>)
 800fb8a:	f7ff b905 	b.w	800ed98 <__retarget_lock_release_recursive>
 800fb8e:	bf00      	nop
 800fb90:	24005458 	.word	0x24005458

0800fb94 <_Balloc>:
 800fb94:	b570      	push	{r4, r5, r6, lr}
 800fb96:	69c6      	ldr	r6, [r0, #28]
 800fb98:	4604      	mov	r4, r0
 800fb9a:	460d      	mov	r5, r1
 800fb9c:	b976      	cbnz	r6, 800fbbc <_Balloc+0x28>
 800fb9e:	2010      	movs	r0, #16
 800fba0:	f7ff ff42 	bl	800fa28 <malloc>
 800fba4:	4602      	mov	r2, r0
 800fba6:	61e0      	str	r0, [r4, #28]
 800fba8:	b920      	cbnz	r0, 800fbb4 <_Balloc+0x20>
 800fbaa:	4b18      	ldr	r3, [pc, #96]	@ (800fc0c <_Balloc+0x78>)
 800fbac:	4818      	ldr	r0, [pc, #96]	@ (800fc10 <_Balloc+0x7c>)
 800fbae:	216b      	movs	r1, #107	@ 0x6b
 800fbb0:	f001 fd16 	bl	80115e0 <__assert_func>
 800fbb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fbb8:	6006      	str	r6, [r0, #0]
 800fbba:	60c6      	str	r6, [r0, #12]
 800fbbc:	69e6      	ldr	r6, [r4, #28]
 800fbbe:	68f3      	ldr	r3, [r6, #12]
 800fbc0:	b183      	cbz	r3, 800fbe4 <_Balloc+0x50>
 800fbc2:	69e3      	ldr	r3, [r4, #28]
 800fbc4:	68db      	ldr	r3, [r3, #12]
 800fbc6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fbca:	b9b8      	cbnz	r0, 800fbfc <_Balloc+0x68>
 800fbcc:	2101      	movs	r1, #1
 800fbce:	fa01 f605 	lsl.w	r6, r1, r5
 800fbd2:	1d72      	adds	r2, r6, #5
 800fbd4:	0092      	lsls	r2, r2, #2
 800fbd6:	4620      	mov	r0, r4
 800fbd8:	f001 fd20 	bl	801161c <_calloc_r>
 800fbdc:	b160      	cbz	r0, 800fbf8 <_Balloc+0x64>
 800fbde:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fbe2:	e00e      	b.n	800fc02 <_Balloc+0x6e>
 800fbe4:	2221      	movs	r2, #33	@ 0x21
 800fbe6:	2104      	movs	r1, #4
 800fbe8:	4620      	mov	r0, r4
 800fbea:	f001 fd17 	bl	801161c <_calloc_r>
 800fbee:	69e3      	ldr	r3, [r4, #28]
 800fbf0:	60f0      	str	r0, [r6, #12]
 800fbf2:	68db      	ldr	r3, [r3, #12]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d1e4      	bne.n	800fbc2 <_Balloc+0x2e>
 800fbf8:	2000      	movs	r0, #0
 800fbfa:	bd70      	pop	{r4, r5, r6, pc}
 800fbfc:	6802      	ldr	r2, [r0, #0]
 800fbfe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fc02:	2300      	movs	r3, #0
 800fc04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fc08:	e7f7      	b.n	800fbfa <_Balloc+0x66>
 800fc0a:	bf00      	nop
 800fc0c:	0801252e 	.word	0x0801252e
 800fc10:	080125ae 	.word	0x080125ae

0800fc14 <_Bfree>:
 800fc14:	b570      	push	{r4, r5, r6, lr}
 800fc16:	69c6      	ldr	r6, [r0, #28]
 800fc18:	4605      	mov	r5, r0
 800fc1a:	460c      	mov	r4, r1
 800fc1c:	b976      	cbnz	r6, 800fc3c <_Bfree+0x28>
 800fc1e:	2010      	movs	r0, #16
 800fc20:	f7ff ff02 	bl	800fa28 <malloc>
 800fc24:	4602      	mov	r2, r0
 800fc26:	61e8      	str	r0, [r5, #28]
 800fc28:	b920      	cbnz	r0, 800fc34 <_Bfree+0x20>
 800fc2a:	4b09      	ldr	r3, [pc, #36]	@ (800fc50 <_Bfree+0x3c>)
 800fc2c:	4809      	ldr	r0, [pc, #36]	@ (800fc54 <_Bfree+0x40>)
 800fc2e:	218f      	movs	r1, #143	@ 0x8f
 800fc30:	f001 fcd6 	bl	80115e0 <__assert_func>
 800fc34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fc38:	6006      	str	r6, [r0, #0]
 800fc3a:	60c6      	str	r6, [r0, #12]
 800fc3c:	b13c      	cbz	r4, 800fc4e <_Bfree+0x3a>
 800fc3e:	69eb      	ldr	r3, [r5, #28]
 800fc40:	6862      	ldr	r2, [r4, #4]
 800fc42:	68db      	ldr	r3, [r3, #12]
 800fc44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fc48:	6021      	str	r1, [r4, #0]
 800fc4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fc4e:	bd70      	pop	{r4, r5, r6, pc}
 800fc50:	0801252e 	.word	0x0801252e
 800fc54:	080125ae 	.word	0x080125ae

0800fc58 <__multadd>:
 800fc58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc5c:	690d      	ldr	r5, [r1, #16]
 800fc5e:	4607      	mov	r7, r0
 800fc60:	460c      	mov	r4, r1
 800fc62:	461e      	mov	r6, r3
 800fc64:	f101 0c14 	add.w	ip, r1, #20
 800fc68:	2000      	movs	r0, #0
 800fc6a:	f8dc 3000 	ldr.w	r3, [ip]
 800fc6e:	b299      	uxth	r1, r3
 800fc70:	fb02 6101 	mla	r1, r2, r1, r6
 800fc74:	0c1e      	lsrs	r6, r3, #16
 800fc76:	0c0b      	lsrs	r3, r1, #16
 800fc78:	fb02 3306 	mla	r3, r2, r6, r3
 800fc7c:	b289      	uxth	r1, r1
 800fc7e:	3001      	adds	r0, #1
 800fc80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fc84:	4285      	cmp	r5, r0
 800fc86:	f84c 1b04 	str.w	r1, [ip], #4
 800fc8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fc8e:	dcec      	bgt.n	800fc6a <__multadd+0x12>
 800fc90:	b30e      	cbz	r6, 800fcd6 <__multadd+0x7e>
 800fc92:	68a3      	ldr	r3, [r4, #8]
 800fc94:	42ab      	cmp	r3, r5
 800fc96:	dc19      	bgt.n	800fccc <__multadd+0x74>
 800fc98:	6861      	ldr	r1, [r4, #4]
 800fc9a:	4638      	mov	r0, r7
 800fc9c:	3101      	adds	r1, #1
 800fc9e:	f7ff ff79 	bl	800fb94 <_Balloc>
 800fca2:	4680      	mov	r8, r0
 800fca4:	b928      	cbnz	r0, 800fcb2 <__multadd+0x5a>
 800fca6:	4602      	mov	r2, r0
 800fca8:	4b0c      	ldr	r3, [pc, #48]	@ (800fcdc <__multadd+0x84>)
 800fcaa:	480d      	ldr	r0, [pc, #52]	@ (800fce0 <__multadd+0x88>)
 800fcac:	21ba      	movs	r1, #186	@ 0xba
 800fcae:	f001 fc97 	bl	80115e0 <__assert_func>
 800fcb2:	6922      	ldr	r2, [r4, #16]
 800fcb4:	3202      	adds	r2, #2
 800fcb6:	f104 010c 	add.w	r1, r4, #12
 800fcba:	0092      	lsls	r2, r2, #2
 800fcbc:	300c      	adds	r0, #12
 800fcbe:	f7ff f86c 	bl	800ed9a <memcpy>
 800fcc2:	4621      	mov	r1, r4
 800fcc4:	4638      	mov	r0, r7
 800fcc6:	f7ff ffa5 	bl	800fc14 <_Bfree>
 800fcca:	4644      	mov	r4, r8
 800fccc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fcd0:	3501      	adds	r5, #1
 800fcd2:	615e      	str	r6, [r3, #20]
 800fcd4:	6125      	str	r5, [r4, #16]
 800fcd6:	4620      	mov	r0, r4
 800fcd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcdc:	0801259d 	.word	0x0801259d
 800fce0:	080125ae 	.word	0x080125ae

0800fce4 <__s2b>:
 800fce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fce8:	460c      	mov	r4, r1
 800fcea:	4615      	mov	r5, r2
 800fcec:	461f      	mov	r7, r3
 800fcee:	2209      	movs	r2, #9
 800fcf0:	3308      	adds	r3, #8
 800fcf2:	4606      	mov	r6, r0
 800fcf4:	fb93 f3f2 	sdiv	r3, r3, r2
 800fcf8:	2100      	movs	r1, #0
 800fcfa:	2201      	movs	r2, #1
 800fcfc:	429a      	cmp	r2, r3
 800fcfe:	db09      	blt.n	800fd14 <__s2b+0x30>
 800fd00:	4630      	mov	r0, r6
 800fd02:	f7ff ff47 	bl	800fb94 <_Balloc>
 800fd06:	b940      	cbnz	r0, 800fd1a <__s2b+0x36>
 800fd08:	4602      	mov	r2, r0
 800fd0a:	4b19      	ldr	r3, [pc, #100]	@ (800fd70 <__s2b+0x8c>)
 800fd0c:	4819      	ldr	r0, [pc, #100]	@ (800fd74 <__s2b+0x90>)
 800fd0e:	21d3      	movs	r1, #211	@ 0xd3
 800fd10:	f001 fc66 	bl	80115e0 <__assert_func>
 800fd14:	0052      	lsls	r2, r2, #1
 800fd16:	3101      	adds	r1, #1
 800fd18:	e7f0      	b.n	800fcfc <__s2b+0x18>
 800fd1a:	9b08      	ldr	r3, [sp, #32]
 800fd1c:	6143      	str	r3, [r0, #20]
 800fd1e:	2d09      	cmp	r5, #9
 800fd20:	f04f 0301 	mov.w	r3, #1
 800fd24:	6103      	str	r3, [r0, #16]
 800fd26:	dd16      	ble.n	800fd56 <__s2b+0x72>
 800fd28:	f104 0909 	add.w	r9, r4, #9
 800fd2c:	46c8      	mov	r8, r9
 800fd2e:	442c      	add	r4, r5
 800fd30:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fd34:	4601      	mov	r1, r0
 800fd36:	3b30      	subs	r3, #48	@ 0x30
 800fd38:	220a      	movs	r2, #10
 800fd3a:	4630      	mov	r0, r6
 800fd3c:	f7ff ff8c 	bl	800fc58 <__multadd>
 800fd40:	45a0      	cmp	r8, r4
 800fd42:	d1f5      	bne.n	800fd30 <__s2b+0x4c>
 800fd44:	f1a5 0408 	sub.w	r4, r5, #8
 800fd48:	444c      	add	r4, r9
 800fd4a:	1b2d      	subs	r5, r5, r4
 800fd4c:	1963      	adds	r3, r4, r5
 800fd4e:	42bb      	cmp	r3, r7
 800fd50:	db04      	blt.n	800fd5c <__s2b+0x78>
 800fd52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd56:	340a      	adds	r4, #10
 800fd58:	2509      	movs	r5, #9
 800fd5a:	e7f6      	b.n	800fd4a <__s2b+0x66>
 800fd5c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fd60:	4601      	mov	r1, r0
 800fd62:	3b30      	subs	r3, #48	@ 0x30
 800fd64:	220a      	movs	r2, #10
 800fd66:	4630      	mov	r0, r6
 800fd68:	f7ff ff76 	bl	800fc58 <__multadd>
 800fd6c:	e7ee      	b.n	800fd4c <__s2b+0x68>
 800fd6e:	bf00      	nop
 800fd70:	0801259d 	.word	0x0801259d
 800fd74:	080125ae 	.word	0x080125ae

0800fd78 <__hi0bits>:
 800fd78:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fd7c:	4603      	mov	r3, r0
 800fd7e:	bf36      	itet	cc
 800fd80:	0403      	lslcc	r3, r0, #16
 800fd82:	2000      	movcs	r0, #0
 800fd84:	2010      	movcc	r0, #16
 800fd86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fd8a:	bf3c      	itt	cc
 800fd8c:	021b      	lslcc	r3, r3, #8
 800fd8e:	3008      	addcc	r0, #8
 800fd90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fd94:	bf3c      	itt	cc
 800fd96:	011b      	lslcc	r3, r3, #4
 800fd98:	3004      	addcc	r0, #4
 800fd9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fd9e:	bf3c      	itt	cc
 800fda0:	009b      	lslcc	r3, r3, #2
 800fda2:	3002      	addcc	r0, #2
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	db05      	blt.n	800fdb4 <__hi0bits+0x3c>
 800fda8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fdac:	f100 0001 	add.w	r0, r0, #1
 800fdb0:	bf08      	it	eq
 800fdb2:	2020      	moveq	r0, #32
 800fdb4:	4770      	bx	lr

0800fdb6 <__lo0bits>:
 800fdb6:	6803      	ldr	r3, [r0, #0]
 800fdb8:	4602      	mov	r2, r0
 800fdba:	f013 0007 	ands.w	r0, r3, #7
 800fdbe:	d00b      	beq.n	800fdd8 <__lo0bits+0x22>
 800fdc0:	07d9      	lsls	r1, r3, #31
 800fdc2:	d421      	bmi.n	800fe08 <__lo0bits+0x52>
 800fdc4:	0798      	lsls	r0, r3, #30
 800fdc6:	bf49      	itett	mi
 800fdc8:	085b      	lsrmi	r3, r3, #1
 800fdca:	089b      	lsrpl	r3, r3, #2
 800fdcc:	2001      	movmi	r0, #1
 800fdce:	6013      	strmi	r3, [r2, #0]
 800fdd0:	bf5c      	itt	pl
 800fdd2:	6013      	strpl	r3, [r2, #0]
 800fdd4:	2002      	movpl	r0, #2
 800fdd6:	4770      	bx	lr
 800fdd8:	b299      	uxth	r1, r3
 800fdda:	b909      	cbnz	r1, 800fde0 <__lo0bits+0x2a>
 800fddc:	0c1b      	lsrs	r3, r3, #16
 800fdde:	2010      	movs	r0, #16
 800fde0:	b2d9      	uxtb	r1, r3
 800fde2:	b909      	cbnz	r1, 800fde8 <__lo0bits+0x32>
 800fde4:	3008      	adds	r0, #8
 800fde6:	0a1b      	lsrs	r3, r3, #8
 800fde8:	0719      	lsls	r1, r3, #28
 800fdea:	bf04      	itt	eq
 800fdec:	091b      	lsreq	r3, r3, #4
 800fdee:	3004      	addeq	r0, #4
 800fdf0:	0799      	lsls	r1, r3, #30
 800fdf2:	bf04      	itt	eq
 800fdf4:	089b      	lsreq	r3, r3, #2
 800fdf6:	3002      	addeq	r0, #2
 800fdf8:	07d9      	lsls	r1, r3, #31
 800fdfa:	d403      	bmi.n	800fe04 <__lo0bits+0x4e>
 800fdfc:	085b      	lsrs	r3, r3, #1
 800fdfe:	f100 0001 	add.w	r0, r0, #1
 800fe02:	d003      	beq.n	800fe0c <__lo0bits+0x56>
 800fe04:	6013      	str	r3, [r2, #0]
 800fe06:	4770      	bx	lr
 800fe08:	2000      	movs	r0, #0
 800fe0a:	4770      	bx	lr
 800fe0c:	2020      	movs	r0, #32
 800fe0e:	4770      	bx	lr

0800fe10 <__i2b>:
 800fe10:	b510      	push	{r4, lr}
 800fe12:	460c      	mov	r4, r1
 800fe14:	2101      	movs	r1, #1
 800fe16:	f7ff febd 	bl	800fb94 <_Balloc>
 800fe1a:	4602      	mov	r2, r0
 800fe1c:	b928      	cbnz	r0, 800fe2a <__i2b+0x1a>
 800fe1e:	4b05      	ldr	r3, [pc, #20]	@ (800fe34 <__i2b+0x24>)
 800fe20:	4805      	ldr	r0, [pc, #20]	@ (800fe38 <__i2b+0x28>)
 800fe22:	f240 1145 	movw	r1, #325	@ 0x145
 800fe26:	f001 fbdb 	bl	80115e0 <__assert_func>
 800fe2a:	2301      	movs	r3, #1
 800fe2c:	6144      	str	r4, [r0, #20]
 800fe2e:	6103      	str	r3, [r0, #16]
 800fe30:	bd10      	pop	{r4, pc}
 800fe32:	bf00      	nop
 800fe34:	0801259d 	.word	0x0801259d
 800fe38:	080125ae 	.word	0x080125ae

0800fe3c <__multiply>:
 800fe3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe40:	4617      	mov	r7, r2
 800fe42:	690a      	ldr	r2, [r1, #16]
 800fe44:	693b      	ldr	r3, [r7, #16]
 800fe46:	429a      	cmp	r2, r3
 800fe48:	bfa8      	it	ge
 800fe4a:	463b      	movge	r3, r7
 800fe4c:	4689      	mov	r9, r1
 800fe4e:	bfa4      	itt	ge
 800fe50:	460f      	movge	r7, r1
 800fe52:	4699      	movge	r9, r3
 800fe54:	693d      	ldr	r5, [r7, #16]
 800fe56:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fe5a:	68bb      	ldr	r3, [r7, #8]
 800fe5c:	6879      	ldr	r1, [r7, #4]
 800fe5e:	eb05 060a 	add.w	r6, r5, sl
 800fe62:	42b3      	cmp	r3, r6
 800fe64:	b085      	sub	sp, #20
 800fe66:	bfb8      	it	lt
 800fe68:	3101      	addlt	r1, #1
 800fe6a:	f7ff fe93 	bl	800fb94 <_Balloc>
 800fe6e:	b930      	cbnz	r0, 800fe7e <__multiply+0x42>
 800fe70:	4602      	mov	r2, r0
 800fe72:	4b41      	ldr	r3, [pc, #260]	@ (800ff78 <__multiply+0x13c>)
 800fe74:	4841      	ldr	r0, [pc, #260]	@ (800ff7c <__multiply+0x140>)
 800fe76:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fe7a:	f001 fbb1 	bl	80115e0 <__assert_func>
 800fe7e:	f100 0414 	add.w	r4, r0, #20
 800fe82:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800fe86:	4623      	mov	r3, r4
 800fe88:	2200      	movs	r2, #0
 800fe8a:	4573      	cmp	r3, lr
 800fe8c:	d320      	bcc.n	800fed0 <__multiply+0x94>
 800fe8e:	f107 0814 	add.w	r8, r7, #20
 800fe92:	f109 0114 	add.w	r1, r9, #20
 800fe96:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fe9a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fe9e:	9302      	str	r3, [sp, #8]
 800fea0:	1beb      	subs	r3, r5, r7
 800fea2:	3b15      	subs	r3, #21
 800fea4:	f023 0303 	bic.w	r3, r3, #3
 800fea8:	3304      	adds	r3, #4
 800feaa:	3715      	adds	r7, #21
 800feac:	42bd      	cmp	r5, r7
 800feae:	bf38      	it	cc
 800feb0:	2304      	movcc	r3, #4
 800feb2:	9301      	str	r3, [sp, #4]
 800feb4:	9b02      	ldr	r3, [sp, #8]
 800feb6:	9103      	str	r1, [sp, #12]
 800feb8:	428b      	cmp	r3, r1
 800feba:	d80c      	bhi.n	800fed6 <__multiply+0x9a>
 800febc:	2e00      	cmp	r6, #0
 800febe:	dd03      	ble.n	800fec8 <__multiply+0x8c>
 800fec0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d055      	beq.n	800ff74 <__multiply+0x138>
 800fec8:	6106      	str	r6, [r0, #16]
 800feca:	b005      	add	sp, #20
 800fecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fed0:	f843 2b04 	str.w	r2, [r3], #4
 800fed4:	e7d9      	b.n	800fe8a <__multiply+0x4e>
 800fed6:	f8b1 a000 	ldrh.w	sl, [r1]
 800feda:	f1ba 0f00 	cmp.w	sl, #0
 800fede:	d01f      	beq.n	800ff20 <__multiply+0xe4>
 800fee0:	46c4      	mov	ip, r8
 800fee2:	46a1      	mov	r9, r4
 800fee4:	2700      	movs	r7, #0
 800fee6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800feea:	f8d9 3000 	ldr.w	r3, [r9]
 800feee:	fa1f fb82 	uxth.w	fp, r2
 800fef2:	b29b      	uxth	r3, r3
 800fef4:	fb0a 330b 	mla	r3, sl, fp, r3
 800fef8:	443b      	add	r3, r7
 800fefa:	f8d9 7000 	ldr.w	r7, [r9]
 800fefe:	0c12      	lsrs	r2, r2, #16
 800ff00:	0c3f      	lsrs	r7, r7, #16
 800ff02:	fb0a 7202 	mla	r2, sl, r2, r7
 800ff06:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ff0a:	b29b      	uxth	r3, r3
 800ff0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff10:	4565      	cmp	r5, ip
 800ff12:	f849 3b04 	str.w	r3, [r9], #4
 800ff16:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ff1a:	d8e4      	bhi.n	800fee6 <__multiply+0xaa>
 800ff1c:	9b01      	ldr	r3, [sp, #4]
 800ff1e:	50e7      	str	r7, [r4, r3]
 800ff20:	9b03      	ldr	r3, [sp, #12]
 800ff22:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ff26:	3104      	adds	r1, #4
 800ff28:	f1b9 0f00 	cmp.w	r9, #0
 800ff2c:	d020      	beq.n	800ff70 <__multiply+0x134>
 800ff2e:	6823      	ldr	r3, [r4, #0]
 800ff30:	4647      	mov	r7, r8
 800ff32:	46a4      	mov	ip, r4
 800ff34:	f04f 0a00 	mov.w	sl, #0
 800ff38:	f8b7 b000 	ldrh.w	fp, [r7]
 800ff3c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ff40:	fb09 220b 	mla	r2, r9, fp, r2
 800ff44:	4452      	add	r2, sl
 800ff46:	b29b      	uxth	r3, r3
 800ff48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff4c:	f84c 3b04 	str.w	r3, [ip], #4
 800ff50:	f857 3b04 	ldr.w	r3, [r7], #4
 800ff54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ff58:	f8bc 3000 	ldrh.w	r3, [ip]
 800ff5c:	fb09 330a 	mla	r3, r9, sl, r3
 800ff60:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ff64:	42bd      	cmp	r5, r7
 800ff66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ff6a:	d8e5      	bhi.n	800ff38 <__multiply+0xfc>
 800ff6c:	9a01      	ldr	r2, [sp, #4]
 800ff6e:	50a3      	str	r3, [r4, r2]
 800ff70:	3404      	adds	r4, #4
 800ff72:	e79f      	b.n	800feb4 <__multiply+0x78>
 800ff74:	3e01      	subs	r6, #1
 800ff76:	e7a1      	b.n	800febc <__multiply+0x80>
 800ff78:	0801259d 	.word	0x0801259d
 800ff7c:	080125ae 	.word	0x080125ae

0800ff80 <__pow5mult>:
 800ff80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff84:	4615      	mov	r5, r2
 800ff86:	f012 0203 	ands.w	r2, r2, #3
 800ff8a:	4607      	mov	r7, r0
 800ff8c:	460e      	mov	r6, r1
 800ff8e:	d007      	beq.n	800ffa0 <__pow5mult+0x20>
 800ff90:	4c25      	ldr	r4, [pc, #148]	@ (8010028 <__pow5mult+0xa8>)
 800ff92:	3a01      	subs	r2, #1
 800ff94:	2300      	movs	r3, #0
 800ff96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ff9a:	f7ff fe5d 	bl	800fc58 <__multadd>
 800ff9e:	4606      	mov	r6, r0
 800ffa0:	10ad      	asrs	r5, r5, #2
 800ffa2:	d03d      	beq.n	8010020 <__pow5mult+0xa0>
 800ffa4:	69fc      	ldr	r4, [r7, #28]
 800ffa6:	b97c      	cbnz	r4, 800ffc8 <__pow5mult+0x48>
 800ffa8:	2010      	movs	r0, #16
 800ffaa:	f7ff fd3d 	bl	800fa28 <malloc>
 800ffae:	4602      	mov	r2, r0
 800ffb0:	61f8      	str	r0, [r7, #28]
 800ffb2:	b928      	cbnz	r0, 800ffc0 <__pow5mult+0x40>
 800ffb4:	4b1d      	ldr	r3, [pc, #116]	@ (801002c <__pow5mult+0xac>)
 800ffb6:	481e      	ldr	r0, [pc, #120]	@ (8010030 <__pow5mult+0xb0>)
 800ffb8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ffbc:	f001 fb10 	bl	80115e0 <__assert_func>
 800ffc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ffc4:	6004      	str	r4, [r0, #0]
 800ffc6:	60c4      	str	r4, [r0, #12]
 800ffc8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ffcc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ffd0:	b94c      	cbnz	r4, 800ffe6 <__pow5mult+0x66>
 800ffd2:	f240 2171 	movw	r1, #625	@ 0x271
 800ffd6:	4638      	mov	r0, r7
 800ffd8:	f7ff ff1a 	bl	800fe10 <__i2b>
 800ffdc:	2300      	movs	r3, #0
 800ffde:	f8c8 0008 	str.w	r0, [r8, #8]
 800ffe2:	4604      	mov	r4, r0
 800ffe4:	6003      	str	r3, [r0, #0]
 800ffe6:	f04f 0900 	mov.w	r9, #0
 800ffea:	07eb      	lsls	r3, r5, #31
 800ffec:	d50a      	bpl.n	8010004 <__pow5mult+0x84>
 800ffee:	4631      	mov	r1, r6
 800fff0:	4622      	mov	r2, r4
 800fff2:	4638      	mov	r0, r7
 800fff4:	f7ff ff22 	bl	800fe3c <__multiply>
 800fff8:	4631      	mov	r1, r6
 800fffa:	4680      	mov	r8, r0
 800fffc:	4638      	mov	r0, r7
 800fffe:	f7ff fe09 	bl	800fc14 <_Bfree>
 8010002:	4646      	mov	r6, r8
 8010004:	106d      	asrs	r5, r5, #1
 8010006:	d00b      	beq.n	8010020 <__pow5mult+0xa0>
 8010008:	6820      	ldr	r0, [r4, #0]
 801000a:	b938      	cbnz	r0, 801001c <__pow5mult+0x9c>
 801000c:	4622      	mov	r2, r4
 801000e:	4621      	mov	r1, r4
 8010010:	4638      	mov	r0, r7
 8010012:	f7ff ff13 	bl	800fe3c <__multiply>
 8010016:	6020      	str	r0, [r4, #0]
 8010018:	f8c0 9000 	str.w	r9, [r0]
 801001c:	4604      	mov	r4, r0
 801001e:	e7e4      	b.n	800ffea <__pow5mult+0x6a>
 8010020:	4630      	mov	r0, r6
 8010022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010026:	bf00      	nop
 8010028:	080126c0 	.word	0x080126c0
 801002c:	0801252e 	.word	0x0801252e
 8010030:	080125ae 	.word	0x080125ae

08010034 <__lshift>:
 8010034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010038:	460c      	mov	r4, r1
 801003a:	6849      	ldr	r1, [r1, #4]
 801003c:	6923      	ldr	r3, [r4, #16]
 801003e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010042:	68a3      	ldr	r3, [r4, #8]
 8010044:	4607      	mov	r7, r0
 8010046:	4691      	mov	r9, r2
 8010048:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801004c:	f108 0601 	add.w	r6, r8, #1
 8010050:	42b3      	cmp	r3, r6
 8010052:	db0b      	blt.n	801006c <__lshift+0x38>
 8010054:	4638      	mov	r0, r7
 8010056:	f7ff fd9d 	bl	800fb94 <_Balloc>
 801005a:	4605      	mov	r5, r0
 801005c:	b948      	cbnz	r0, 8010072 <__lshift+0x3e>
 801005e:	4602      	mov	r2, r0
 8010060:	4b28      	ldr	r3, [pc, #160]	@ (8010104 <__lshift+0xd0>)
 8010062:	4829      	ldr	r0, [pc, #164]	@ (8010108 <__lshift+0xd4>)
 8010064:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010068:	f001 faba 	bl	80115e0 <__assert_func>
 801006c:	3101      	adds	r1, #1
 801006e:	005b      	lsls	r3, r3, #1
 8010070:	e7ee      	b.n	8010050 <__lshift+0x1c>
 8010072:	2300      	movs	r3, #0
 8010074:	f100 0114 	add.w	r1, r0, #20
 8010078:	f100 0210 	add.w	r2, r0, #16
 801007c:	4618      	mov	r0, r3
 801007e:	4553      	cmp	r3, sl
 8010080:	db33      	blt.n	80100ea <__lshift+0xb6>
 8010082:	6920      	ldr	r0, [r4, #16]
 8010084:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010088:	f104 0314 	add.w	r3, r4, #20
 801008c:	f019 091f 	ands.w	r9, r9, #31
 8010090:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010094:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010098:	d02b      	beq.n	80100f2 <__lshift+0xbe>
 801009a:	f1c9 0e20 	rsb	lr, r9, #32
 801009e:	468a      	mov	sl, r1
 80100a0:	2200      	movs	r2, #0
 80100a2:	6818      	ldr	r0, [r3, #0]
 80100a4:	fa00 f009 	lsl.w	r0, r0, r9
 80100a8:	4310      	orrs	r0, r2
 80100aa:	f84a 0b04 	str.w	r0, [sl], #4
 80100ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80100b2:	459c      	cmp	ip, r3
 80100b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80100b8:	d8f3      	bhi.n	80100a2 <__lshift+0x6e>
 80100ba:	ebac 0304 	sub.w	r3, ip, r4
 80100be:	3b15      	subs	r3, #21
 80100c0:	f023 0303 	bic.w	r3, r3, #3
 80100c4:	3304      	adds	r3, #4
 80100c6:	f104 0015 	add.w	r0, r4, #21
 80100ca:	4560      	cmp	r0, ip
 80100cc:	bf88      	it	hi
 80100ce:	2304      	movhi	r3, #4
 80100d0:	50ca      	str	r2, [r1, r3]
 80100d2:	b10a      	cbz	r2, 80100d8 <__lshift+0xa4>
 80100d4:	f108 0602 	add.w	r6, r8, #2
 80100d8:	3e01      	subs	r6, #1
 80100da:	4638      	mov	r0, r7
 80100dc:	612e      	str	r6, [r5, #16]
 80100de:	4621      	mov	r1, r4
 80100e0:	f7ff fd98 	bl	800fc14 <_Bfree>
 80100e4:	4628      	mov	r0, r5
 80100e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80100ee:	3301      	adds	r3, #1
 80100f0:	e7c5      	b.n	801007e <__lshift+0x4a>
 80100f2:	3904      	subs	r1, #4
 80100f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80100f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80100fc:	459c      	cmp	ip, r3
 80100fe:	d8f9      	bhi.n	80100f4 <__lshift+0xc0>
 8010100:	e7ea      	b.n	80100d8 <__lshift+0xa4>
 8010102:	bf00      	nop
 8010104:	0801259d 	.word	0x0801259d
 8010108:	080125ae 	.word	0x080125ae

0801010c <__mcmp>:
 801010c:	690a      	ldr	r2, [r1, #16]
 801010e:	4603      	mov	r3, r0
 8010110:	6900      	ldr	r0, [r0, #16]
 8010112:	1a80      	subs	r0, r0, r2
 8010114:	b530      	push	{r4, r5, lr}
 8010116:	d10e      	bne.n	8010136 <__mcmp+0x2a>
 8010118:	3314      	adds	r3, #20
 801011a:	3114      	adds	r1, #20
 801011c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010120:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010124:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010128:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801012c:	4295      	cmp	r5, r2
 801012e:	d003      	beq.n	8010138 <__mcmp+0x2c>
 8010130:	d205      	bcs.n	801013e <__mcmp+0x32>
 8010132:	f04f 30ff 	mov.w	r0, #4294967295
 8010136:	bd30      	pop	{r4, r5, pc}
 8010138:	42a3      	cmp	r3, r4
 801013a:	d3f3      	bcc.n	8010124 <__mcmp+0x18>
 801013c:	e7fb      	b.n	8010136 <__mcmp+0x2a>
 801013e:	2001      	movs	r0, #1
 8010140:	e7f9      	b.n	8010136 <__mcmp+0x2a>
	...

08010144 <__mdiff>:
 8010144:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010148:	4689      	mov	r9, r1
 801014a:	4606      	mov	r6, r0
 801014c:	4611      	mov	r1, r2
 801014e:	4648      	mov	r0, r9
 8010150:	4614      	mov	r4, r2
 8010152:	f7ff ffdb 	bl	801010c <__mcmp>
 8010156:	1e05      	subs	r5, r0, #0
 8010158:	d112      	bne.n	8010180 <__mdiff+0x3c>
 801015a:	4629      	mov	r1, r5
 801015c:	4630      	mov	r0, r6
 801015e:	f7ff fd19 	bl	800fb94 <_Balloc>
 8010162:	4602      	mov	r2, r0
 8010164:	b928      	cbnz	r0, 8010172 <__mdiff+0x2e>
 8010166:	4b3f      	ldr	r3, [pc, #252]	@ (8010264 <__mdiff+0x120>)
 8010168:	f240 2137 	movw	r1, #567	@ 0x237
 801016c:	483e      	ldr	r0, [pc, #248]	@ (8010268 <__mdiff+0x124>)
 801016e:	f001 fa37 	bl	80115e0 <__assert_func>
 8010172:	2301      	movs	r3, #1
 8010174:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010178:	4610      	mov	r0, r2
 801017a:	b003      	add	sp, #12
 801017c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010180:	bfbc      	itt	lt
 8010182:	464b      	movlt	r3, r9
 8010184:	46a1      	movlt	r9, r4
 8010186:	4630      	mov	r0, r6
 8010188:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801018c:	bfba      	itte	lt
 801018e:	461c      	movlt	r4, r3
 8010190:	2501      	movlt	r5, #1
 8010192:	2500      	movge	r5, #0
 8010194:	f7ff fcfe 	bl	800fb94 <_Balloc>
 8010198:	4602      	mov	r2, r0
 801019a:	b918      	cbnz	r0, 80101a4 <__mdiff+0x60>
 801019c:	4b31      	ldr	r3, [pc, #196]	@ (8010264 <__mdiff+0x120>)
 801019e:	f240 2145 	movw	r1, #581	@ 0x245
 80101a2:	e7e3      	b.n	801016c <__mdiff+0x28>
 80101a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80101a8:	6926      	ldr	r6, [r4, #16]
 80101aa:	60c5      	str	r5, [r0, #12]
 80101ac:	f109 0310 	add.w	r3, r9, #16
 80101b0:	f109 0514 	add.w	r5, r9, #20
 80101b4:	f104 0e14 	add.w	lr, r4, #20
 80101b8:	f100 0b14 	add.w	fp, r0, #20
 80101bc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80101c0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80101c4:	9301      	str	r3, [sp, #4]
 80101c6:	46d9      	mov	r9, fp
 80101c8:	f04f 0c00 	mov.w	ip, #0
 80101cc:	9b01      	ldr	r3, [sp, #4]
 80101ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 80101d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80101d6:	9301      	str	r3, [sp, #4]
 80101d8:	fa1f f38a 	uxth.w	r3, sl
 80101dc:	4619      	mov	r1, r3
 80101de:	b283      	uxth	r3, r0
 80101e0:	1acb      	subs	r3, r1, r3
 80101e2:	0c00      	lsrs	r0, r0, #16
 80101e4:	4463      	add	r3, ip
 80101e6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80101ea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80101ee:	b29b      	uxth	r3, r3
 80101f0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80101f4:	4576      	cmp	r6, lr
 80101f6:	f849 3b04 	str.w	r3, [r9], #4
 80101fa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80101fe:	d8e5      	bhi.n	80101cc <__mdiff+0x88>
 8010200:	1b33      	subs	r3, r6, r4
 8010202:	3b15      	subs	r3, #21
 8010204:	f023 0303 	bic.w	r3, r3, #3
 8010208:	3415      	adds	r4, #21
 801020a:	3304      	adds	r3, #4
 801020c:	42a6      	cmp	r6, r4
 801020e:	bf38      	it	cc
 8010210:	2304      	movcc	r3, #4
 8010212:	441d      	add	r5, r3
 8010214:	445b      	add	r3, fp
 8010216:	461e      	mov	r6, r3
 8010218:	462c      	mov	r4, r5
 801021a:	4544      	cmp	r4, r8
 801021c:	d30e      	bcc.n	801023c <__mdiff+0xf8>
 801021e:	f108 0103 	add.w	r1, r8, #3
 8010222:	1b49      	subs	r1, r1, r5
 8010224:	f021 0103 	bic.w	r1, r1, #3
 8010228:	3d03      	subs	r5, #3
 801022a:	45a8      	cmp	r8, r5
 801022c:	bf38      	it	cc
 801022e:	2100      	movcc	r1, #0
 8010230:	440b      	add	r3, r1
 8010232:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010236:	b191      	cbz	r1, 801025e <__mdiff+0x11a>
 8010238:	6117      	str	r7, [r2, #16]
 801023a:	e79d      	b.n	8010178 <__mdiff+0x34>
 801023c:	f854 1b04 	ldr.w	r1, [r4], #4
 8010240:	46e6      	mov	lr, ip
 8010242:	0c08      	lsrs	r0, r1, #16
 8010244:	fa1c fc81 	uxtah	ip, ip, r1
 8010248:	4471      	add	r1, lr
 801024a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801024e:	b289      	uxth	r1, r1
 8010250:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010254:	f846 1b04 	str.w	r1, [r6], #4
 8010258:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801025c:	e7dd      	b.n	801021a <__mdiff+0xd6>
 801025e:	3f01      	subs	r7, #1
 8010260:	e7e7      	b.n	8010232 <__mdiff+0xee>
 8010262:	bf00      	nop
 8010264:	0801259d 	.word	0x0801259d
 8010268:	080125ae 	.word	0x080125ae

0801026c <__ulp>:
 801026c:	b082      	sub	sp, #8
 801026e:	ed8d 0b00 	vstr	d0, [sp]
 8010272:	9a01      	ldr	r2, [sp, #4]
 8010274:	4b0f      	ldr	r3, [pc, #60]	@ (80102b4 <__ulp+0x48>)
 8010276:	4013      	ands	r3, r2
 8010278:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801027c:	2b00      	cmp	r3, #0
 801027e:	dc08      	bgt.n	8010292 <__ulp+0x26>
 8010280:	425b      	negs	r3, r3
 8010282:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8010286:	ea4f 5223 	mov.w	r2, r3, asr #20
 801028a:	da04      	bge.n	8010296 <__ulp+0x2a>
 801028c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010290:	4113      	asrs	r3, r2
 8010292:	2200      	movs	r2, #0
 8010294:	e008      	b.n	80102a8 <__ulp+0x3c>
 8010296:	f1a2 0314 	sub.w	r3, r2, #20
 801029a:	2b1e      	cmp	r3, #30
 801029c:	bfda      	itte	le
 801029e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80102a2:	40da      	lsrle	r2, r3
 80102a4:	2201      	movgt	r2, #1
 80102a6:	2300      	movs	r3, #0
 80102a8:	4619      	mov	r1, r3
 80102aa:	4610      	mov	r0, r2
 80102ac:	ec41 0b10 	vmov	d0, r0, r1
 80102b0:	b002      	add	sp, #8
 80102b2:	4770      	bx	lr
 80102b4:	7ff00000 	.word	0x7ff00000

080102b8 <__b2d>:
 80102b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102bc:	6906      	ldr	r6, [r0, #16]
 80102be:	f100 0814 	add.w	r8, r0, #20
 80102c2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80102c6:	1f37      	subs	r7, r6, #4
 80102c8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80102cc:	4610      	mov	r0, r2
 80102ce:	f7ff fd53 	bl	800fd78 <__hi0bits>
 80102d2:	f1c0 0320 	rsb	r3, r0, #32
 80102d6:	280a      	cmp	r0, #10
 80102d8:	600b      	str	r3, [r1, #0]
 80102da:	491b      	ldr	r1, [pc, #108]	@ (8010348 <__b2d+0x90>)
 80102dc:	dc15      	bgt.n	801030a <__b2d+0x52>
 80102de:	f1c0 0c0b 	rsb	ip, r0, #11
 80102e2:	fa22 f30c 	lsr.w	r3, r2, ip
 80102e6:	45b8      	cmp	r8, r7
 80102e8:	ea43 0501 	orr.w	r5, r3, r1
 80102ec:	bf34      	ite	cc
 80102ee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80102f2:	2300      	movcs	r3, #0
 80102f4:	3015      	adds	r0, #21
 80102f6:	fa02 f000 	lsl.w	r0, r2, r0
 80102fa:	fa23 f30c 	lsr.w	r3, r3, ip
 80102fe:	4303      	orrs	r3, r0
 8010300:	461c      	mov	r4, r3
 8010302:	ec45 4b10 	vmov	d0, r4, r5
 8010306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801030a:	45b8      	cmp	r8, r7
 801030c:	bf3a      	itte	cc
 801030e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010312:	f1a6 0708 	subcc.w	r7, r6, #8
 8010316:	2300      	movcs	r3, #0
 8010318:	380b      	subs	r0, #11
 801031a:	d012      	beq.n	8010342 <__b2d+0x8a>
 801031c:	f1c0 0120 	rsb	r1, r0, #32
 8010320:	fa23 f401 	lsr.w	r4, r3, r1
 8010324:	4082      	lsls	r2, r0
 8010326:	4322      	orrs	r2, r4
 8010328:	4547      	cmp	r7, r8
 801032a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801032e:	bf8c      	ite	hi
 8010330:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010334:	2200      	movls	r2, #0
 8010336:	4083      	lsls	r3, r0
 8010338:	40ca      	lsrs	r2, r1
 801033a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801033e:	4313      	orrs	r3, r2
 8010340:	e7de      	b.n	8010300 <__b2d+0x48>
 8010342:	ea42 0501 	orr.w	r5, r2, r1
 8010346:	e7db      	b.n	8010300 <__b2d+0x48>
 8010348:	3ff00000 	.word	0x3ff00000

0801034c <__d2b>:
 801034c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010350:	460f      	mov	r7, r1
 8010352:	2101      	movs	r1, #1
 8010354:	ec59 8b10 	vmov	r8, r9, d0
 8010358:	4616      	mov	r6, r2
 801035a:	f7ff fc1b 	bl	800fb94 <_Balloc>
 801035e:	4604      	mov	r4, r0
 8010360:	b930      	cbnz	r0, 8010370 <__d2b+0x24>
 8010362:	4602      	mov	r2, r0
 8010364:	4b23      	ldr	r3, [pc, #140]	@ (80103f4 <__d2b+0xa8>)
 8010366:	4824      	ldr	r0, [pc, #144]	@ (80103f8 <__d2b+0xac>)
 8010368:	f240 310f 	movw	r1, #783	@ 0x30f
 801036c:	f001 f938 	bl	80115e0 <__assert_func>
 8010370:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010374:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010378:	b10d      	cbz	r5, 801037e <__d2b+0x32>
 801037a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801037e:	9301      	str	r3, [sp, #4]
 8010380:	f1b8 0300 	subs.w	r3, r8, #0
 8010384:	d023      	beq.n	80103ce <__d2b+0x82>
 8010386:	4668      	mov	r0, sp
 8010388:	9300      	str	r3, [sp, #0]
 801038a:	f7ff fd14 	bl	800fdb6 <__lo0bits>
 801038e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010392:	b1d0      	cbz	r0, 80103ca <__d2b+0x7e>
 8010394:	f1c0 0320 	rsb	r3, r0, #32
 8010398:	fa02 f303 	lsl.w	r3, r2, r3
 801039c:	430b      	orrs	r3, r1
 801039e:	40c2      	lsrs	r2, r0
 80103a0:	6163      	str	r3, [r4, #20]
 80103a2:	9201      	str	r2, [sp, #4]
 80103a4:	9b01      	ldr	r3, [sp, #4]
 80103a6:	61a3      	str	r3, [r4, #24]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	bf0c      	ite	eq
 80103ac:	2201      	moveq	r2, #1
 80103ae:	2202      	movne	r2, #2
 80103b0:	6122      	str	r2, [r4, #16]
 80103b2:	b1a5      	cbz	r5, 80103de <__d2b+0x92>
 80103b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80103b8:	4405      	add	r5, r0
 80103ba:	603d      	str	r5, [r7, #0]
 80103bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80103c0:	6030      	str	r0, [r6, #0]
 80103c2:	4620      	mov	r0, r4
 80103c4:	b003      	add	sp, #12
 80103c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80103ca:	6161      	str	r1, [r4, #20]
 80103cc:	e7ea      	b.n	80103a4 <__d2b+0x58>
 80103ce:	a801      	add	r0, sp, #4
 80103d0:	f7ff fcf1 	bl	800fdb6 <__lo0bits>
 80103d4:	9b01      	ldr	r3, [sp, #4]
 80103d6:	6163      	str	r3, [r4, #20]
 80103d8:	3020      	adds	r0, #32
 80103da:	2201      	movs	r2, #1
 80103dc:	e7e8      	b.n	80103b0 <__d2b+0x64>
 80103de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80103e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80103e6:	6038      	str	r0, [r7, #0]
 80103e8:	6918      	ldr	r0, [r3, #16]
 80103ea:	f7ff fcc5 	bl	800fd78 <__hi0bits>
 80103ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80103f2:	e7e5      	b.n	80103c0 <__d2b+0x74>
 80103f4:	0801259d 	.word	0x0801259d
 80103f8:	080125ae 	.word	0x080125ae

080103fc <__ratio>:
 80103fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010400:	4688      	mov	r8, r1
 8010402:	4669      	mov	r1, sp
 8010404:	4681      	mov	r9, r0
 8010406:	f7ff ff57 	bl	80102b8 <__b2d>
 801040a:	a901      	add	r1, sp, #4
 801040c:	4640      	mov	r0, r8
 801040e:	ec55 4b10 	vmov	r4, r5, d0
 8010412:	f7ff ff51 	bl	80102b8 <__b2d>
 8010416:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801041a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801041e:	1ad2      	subs	r2, r2, r3
 8010420:	e9dd 3100 	ldrd	r3, r1, [sp]
 8010424:	1a5b      	subs	r3, r3, r1
 8010426:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801042a:	ec57 6b10 	vmov	r6, r7, d0
 801042e:	2b00      	cmp	r3, #0
 8010430:	bfd6      	itet	le
 8010432:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010436:	462a      	movgt	r2, r5
 8010438:	463a      	movle	r2, r7
 801043a:	46ab      	mov	fp, r5
 801043c:	46a2      	mov	sl, r4
 801043e:	bfce      	itee	gt
 8010440:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8010444:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8010448:	ee00 3a90 	vmovle	s1, r3
 801044c:	ec4b ab17 	vmov	d7, sl, fp
 8010450:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8010454:	b003      	add	sp, #12
 8010456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801045a <__copybits>:
 801045a:	3901      	subs	r1, #1
 801045c:	b570      	push	{r4, r5, r6, lr}
 801045e:	1149      	asrs	r1, r1, #5
 8010460:	6914      	ldr	r4, [r2, #16]
 8010462:	3101      	adds	r1, #1
 8010464:	f102 0314 	add.w	r3, r2, #20
 8010468:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801046c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010470:	1f05      	subs	r5, r0, #4
 8010472:	42a3      	cmp	r3, r4
 8010474:	d30c      	bcc.n	8010490 <__copybits+0x36>
 8010476:	1aa3      	subs	r3, r4, r2
 8010478:	3b11      	subs	r3, #17
 801047a:	f023 0303 	bic.w	r3, r3, #3
 801047e:	3211      	adds	r2, #17
 8010480:	42a2      	cmp	r2, r4
 8010482:	bf88      	it	hi
 8010484:	2300      	movhi	r3, #0
 8010486:	4418      	add	r0, r3
 8010488:	2300      	movs	r3, #0
 801048a:	4288      	cmp	r0, r1
 801048c:	d305      	bcc.n	801049a <__copybits+0x40>
 801048e:	bd70      	pop	{r4, r5, r6, pc}
 8010490:	f853 6b04 	ldr.w	r6, [r3], #4
 8010494:	f845 6f04 	str.w	r6, [r5, #4]!
 8010498:	e7eb      	b.n	8010472 <__copybits+0x18>
 801049a:	f840 3b04 	str.w	r3, [r0], #4
 801049e:	e7f4      	b.n	801048a <__copybits+0x30>

080104a0 <__any_on>:
 80104a0:	f100 0214 	add.w	r2, r0, #20
 80104a4:	6900      	ldr	r0, [r0, #16]
 80104a6:	114b      	asrs	r3, r1, #5
 80104a8:	4298      	cmp	r0, r3
 80104aa:	b510      	push	{r4, lr}
 80104ac:	db11      	blt.n	80104d2 <__any_on+0x32>
 80104ae:	dd0a      	ble.n	80104c6 <__any_on+0x26>
 80104b0:	f011 011f 	ands.w	r1, r1, #31
 80104b4:	d007      	beq.n	80104c6 <__any_on+0x26>
 80104b6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80104ba:	fa24 f001 	lsr.w	r0, r4, r1
 80104be:	fa00 f101 	lsl.w	r1, r0, r1
 80104c2:	428c      	cmp	r4, r1
 80104c4:	d10b      	bne.n	80104de <__any_on+0x3e>
 80104c6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80104ca:	4293      	cmp	r3, r2
 80104cc:	d803      	bhi.n	80104d6 <__any_on+0x36>
 80104ce:	2000      	movs	r0, #0
 80104d0:	bd10      	pop	{r4, pc}
 80104d2:	4603      	mov	r3, r0
 80104d4:	e7f7      	b.n	80104c6 <__any_on+0x26>
 80104d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80104da:	2900      	cmp	r1, #0
 80104dc:	d0f5      	beq.n	80104ca <__any_on+0x2a>
 80104de:	2001      	movs	r0, #1
 80104e0:	e7f6      	b.n	80104d0 <__any_on+0x30>

080104e2 <sulp>:
 80104e2:	b570      	push	{r4, r5, r6, lr}
 80104e4:	4604      	mov	r4, r0
 80104e6:	460d      	mov	r5, r1
 80104e8:	4616      	mov	r6, r2
 80104ea:	ec45 4b10 	vmov	d0, r4, r5
 80104ee:	f7ff febd 	bl	801026c <__ulp>
 80104f2:	b17e      	cbz	r6, 8010514 <sulp+0x32>
 80104f4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80104f8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	dd09      	ble.n	8010514 <sulp+0x32>
 8010500:	051b      	lsls	r3, r3, #20
 8010502:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8010506:	2000      	movs	r0, #0
 8010508:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801050c:	ec41 0b17 	vmov	d7, r0, r1
 8010510:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010514:	bd70      	pop	{r4, r5, r6, pc}
	...

08010518 <_strtod_l>:
 8010518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801051c:	ed2d 8b0a 	vpush	{d8-d12}
 8010520:	b097      	sub	sp, #92	@ 0x5c
 8010522:	4688      	mov	r8, r1
 8010524:	920e      	str	r2, [sp, #56]	@ 0x38
 8010526:	2200      	movs	r2, #0
 8010528:	9212      	str	r2, [sp, #72]	@ 0x48
 801052a:	9005      	str	r0, [sp, #20]
 801052c:	f04f 0a00 	mov.w	sl, #0
 8010530:	f04f 0b00 	mov.w	fp, #0
 8010534:	460a      	mov	r2, r1
 8010536:	9211      	str	r2, [sp, #68]	@ 0x44
 8010538:	7811      	ldrb	r1, [r2, #0]
 801053a:	292b      	cmp	r1, #43	@ 0x2b
 801053c:	d04c      	beq.n	80105d8 <_strtod_l+0xc0>
 801053e:	d839      	bhi.n	80105b4 <_strtod_l+0x9c>
 8010540:	290d      	cmp	r1, #13
 8010542:	d833      	bhi.n	80105ac <_strtod_l+0x94>
 8010544:	2908      	cmp	r1, #8
 8010546:	d833      	bhi.n	80105b0 <_strtod_l+0x98>
 8010548:	2900      	cmp	r1, #0
 801054a:	d03c      	beq.n	80105c6 <_strtod_l+0xae>
 801054c:	2200      	movs	r2, #0
 801054e:	9208      	str	r2, [sp, #32]
 8010550:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8010552:	782a      	ldrb	r2, [r5, #0]
 8010554:	2a30      	cmp	r2, #48	@ 0x30
 8010556:	f040 80b7 	bne.w	80106c8 <_strtod_l+0x1b0>
 801055a:	786a      	ldrb	r2, [r5, #1]
 801055c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010560:	2a58      	cmp	r2, #88	@ 0x58
 8010562:	d170      	bne.n	8010646 <_strtod_l+0x12e>
 8010564:	9302      	str	r3, [sp, #8]
 8010566:	9b08      	ldr	r3, [sp, #32]
 8010568:	9301      	str	r3, [sp, #4]
 801056a:	ab12      	add	r3, sp, #72	@ 0x48
 801056c:	9300      	str	r3, [sp, #0]
 801056e:	4a90      	ldr	r2, [pc, #576]	@ (80107b0 <_strtod_l+0x298>)
 8010570:	9805      	ldr	r0, [sp, #20]
 8010572:	ab13      	add	r3, sp, #76	@ 0x4c
 8010574:	a911      	add	r1, sp, #68	@ 0x44
 8010576:	f001 f8cd 	bl	8011714 <__gethex>
 801057a:	f010 060f 	ands.w	r6, r0, #15
 801057e:	4604      	mov	r4, r0
 8010580:	d005      	beq.n	801058e <_strtod_l+0x76>
 8010582:	2e06      	cmp	r6, #6
 8010584:	d12a      	bne.n	80105dc <_strtod_l+0xc4>
 8010586:	3501      	adds	r5, #1
 8010588:	2300      	movs	r3, #0
 801058a:	9511      	str	r5, [sp, #68]	@ 0x44
 801058c:	9308      	str	r3, [sp, #32]
 801058e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010590:	2b00      	cmp	r3, #0
 8010592:	f040 8537 	bne.w	8011004 <_strtod_l+0xaec>
 8010596:	9b08      	ldr	r3, [sp, #32]
 8010598:	ec4b ab10 	vmov	d0, sl, fp
 801059c:	b1cb      	cbz	r3, 80105d2 <_strtod_l+0xba>
 801059e:	eeb1 0b40 	vneg.f64	d0, d0
 80105a2:	b017      	add	sp, #92	@ 0x5c
 80105a4:	ecbd 8b0a 	vpop	{d8-d12}
 80105a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105ac:	2920      	cmp	r1, #32
 80105ae:	d1cd      	bne.n	801054c <_strtod_l+0x34>
 80105b0:	3201      	adds	r2, #1
 80105b2:	e7c0      	b.n	8010536 <_strtod_l+0x1e>
 80105b4:	292d      	cmp	r1, #45	@ 0x2d
 80105b6:	d1c9      	bne.n	801054c <_strtod_l+0x34>
 80105b8:	2101      	movs	r1, #1
 80105ba:	9108      	str	r1, [sp, #32]
 80105bc:	1c51      	adds	r1, r2, #1
 80105be:	9111      	str	r1, [sp, #68]	@ 0x44
 80105c0:	7852      	ldrb	r2, [r2, #1]
 80105c2:	2a00      	cmp	r2, #0
 80105c4:	d1c4      	bne.n	8010550 <_strtod_l+0x38>
 80105c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80105c8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	f040 8517 	bne.w	8011000 <_strtod_l+0xae8>
 80105d2:	ec4b ab10 	vmov	d0, sl, fp
 80105d6:	e7e4      	b.n	80105a2 <_strtod_l+0x8a>
 80105d8:	2100      	movs	r1, #0
 80105da:	e7ee      	b.n	80105ba <_strtod_l+0xa2>
 80105dc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80105de:	b13a      	cbz	r2, 80105f0 <_strtod_l+0xd8>
 80105e0:	2135      	movs	r1, #53	@ 0x35
 80105e2:	a814      	add	r0, sp, #80	@ 0x50
 80105e4:	f7ff ff39 	bl	801045a <__copybits>
 80105e8:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80105ea:	9805      	ldr	r0, [sp, #20]
 80105ec:	f7ff fb12 	bl	800fc14 <_Bfree>
 80105f0:	1e73      	subs	r3, r6, #1
 80105f2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80105f4:	2b04      	cmp	r3, #4
 80105f6:	d806      	bhi.n	8010606 <_strtod_l+0xee>
 80105f8:	e8df f003 	tbb	[pc, r3]
 80105fc:	201d0314 	.word	0x201d0314
 8010600:	14          	.byte	0x14
 8010601:	00          	.byte	0x00
 8010602:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8010606:	05e3      	lsls	r3, r4, #23
 8010608:	bf48      	it	mi
 801060a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801060e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010612:	0d1b      	lsrs	r3, r3, #20
 8010614:	051b      	lsls	r3, r3, #20
 8010616:	2b00      	cmp	r3, #0
 8010618:	d1b9      	bne.n	801058e <_strtod_l+0x76>
 801061a:	f7fe fb91 	bl	800ed40 <__errno>
 801061e:	2322      	movs	r3, #34	@ 0x22
 8010620:	6003      	str	r3, [r0, #0]
 8010622:	e7b4      	b.n	801058e <_strtod_l+0x76>
 8010624:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8010628:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801062c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010630:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010634:	e7e7      	b.n	8010606 <_strtod_l+0xee>
 8010636:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80107b8 <_strtod_l+0x2a0>
 801063a:	e7e4      	b.n	8010606 <_strtod_l+0xee>
 801063c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010640:	f04f 3aff 	mov.w	sl, #4294967295
 8010644:	e7df      	b.n	8010606 <_strtod_l+0xee>
 8010646:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010648:	1c5a      	adds	r2, r3, #1
 801064a:	9211      	str	r2, [sp, #68]	@ 0x44
 801064c:	785b      	ldrb	r3, [r3, #1]
 801064e:	2b30      	cmp	r3, #48	@ 0x30
 8010650:	d0f9      	beq.n	8010646 <_strtod_l+0x12e>
 8010652:	2b00      	cmp	r3, #0
 8010654:	d09b      	beq.n	801058e <_strtod_l+0x76>
 8010656:	2301      	movs	r3, #1
 8010658:	9307      	str	r3, [sp, #28]
 801065a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801065c:	930a      	str	r3, [sp, #40]	@ 0x28
 801065e:	2300      	movs	r3, #0
 8010660:	9306      	str	r3, [sp, #24]
 8010662:	4699      	mov	r9, r3
 8010664:	461d      	mov	r5, r3
 8010666:	220a      	movs	r2, #10
 8010668:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801066a:	7804      	ldrb	r4, [r0, #0]
 801066c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8010670:	b2d9      	uxtb	r1, r3
 8010672:	2909      	cmp	r1, #9
 8010674:	d92a      	bls.n	80106cc <_strtod_l+0x1b4>
 8010676:	494f      	ldr	r1, [pc, #316]	@ (80107b4 <_strtod_l+0x29c>)
 8010678:	2201      	movs	r2, #1
 801067a:	f000 ff87 	bl	801158c <strncmp>
 801067e:	b398      	cbz	r0, 80106e8 <_strtod_l+0x1d0>
 8010680:	2000      	movs	r0, #0
 8010682:	4622      	mov	r2, r4
 8010684:	462b      	mov	r3, r5
 8010686:	4607      	mov	r7, r0
 8010688:	4601      	mov	r1, r0
 801068a:	2a65      	cmp	r2, #101	@ 0x65
 801068c:	d001      	beq.n	8010692 <_strtod_l+0x17a>
 801068e:	2a45      	cmp	r2, #69	@ 0x45
 8010690:	d118      	bne.n	80106c4 <_strtod_l+0x1ac>
 8010692:	b91b      	cbnz	r3, 801069c <_strtod_l+0x184>
 8010694:	9b07      	ldr	r3, [sp, #28]
 8010696:	4303      	orrs	r3, r0
 8010698:	d095      	beq.n	80105c6 <_strtod_l+0xae>
 801069a:	2300      	movs	r3, #0
 801069c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 80106a0:	f108 0201 	add.w	r2, r8, #1
 80106a4:	9211      	str	r2, [sp, #68]	@ 0x44
 80106a6:	f898 2001 	ldrb.w	r2, [r8, #1]
 80106aa:	2a2b      	cmp	r2, #43	@ 0x2b
 80106ac:	d074      	beq.n	8010798 <_strtod_l+0x280>
 80106ae:	2a2d      	cmp	r2, #45	@ 0x2d
 80106b0:	d07a      	beq.n	80107a8 <_strtod_l+0x290>
 80106b2:	f04f 0e00 	mov.w	lr, #0
 80106b6:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80106ba:	2c09      	cmp	r4, #9
 80106bc:	f240 8082 	bls.w	80107c4 <_strtod_l+0x2ac>
 80106c0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80106c4:	2400      	movs	r4, #0
 80106c6:	e09d      	b.n	8010804 <_strtod_l+0x2ec>
 80106c8:	2300      	movs	r3, #0
 80106ca:	e7c5      	b.n	8010658 <_strtod_l+0x140>
 80106cc:	2d08      	cmp	r5, #8
 80106ce:	bfc8      	it	gt
 80106d0:	9906      	ldrgt	r1, [sp, #24]
 80106d2:	f100 0001 	add.w	r0, r0, #1
 80106d6:	bfca      	itet	gt
 80106d8:	fb02 3301 	mlagt	r3, r2, r1, r3
 80106dc:	fb02 3909 	mlale	r9, r2, r9, r3
 80106e0:	9306      	strgt	r3, [sp, #24]
 80106e2:	3501      	adds	r5, #1
 80106e4:	9011      	str	r0, [sp, #68]	@ 0x44
 80106e6:	e7bf      	b.n	8010668 <_strtod_l+0x150>
 80106e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80106ea:	1c5a      	adds	r2, r3, #1
 80106ec:	9211      	str	r2, [sp, #68]	@ 0x44
 80106ee:	785a      	ldrb	r2, [r3, #1]
 80106f0:	b3bd      	cbz	r5, 8010762 <_strtod_l+0x24a>
 80106f2:	4607      	mov	r7, r0
 80106f4:	462b      	mov	r3, r5
 80106f6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80106fa:	2909      	cmp	r1, #9
 80106fc:	d912      	bls.n	8010724 <_strtod_l+0x20c>
 80106fe:	2101      	movs	r1, #1
 8010700:	e7c3      	b.n	801068a <_strtod_l+0x172>
 8010702:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010704:	1c5a      	adds	r2, r3, #1
 8010706:	9211      	str	r2, [sp, #68]	@ 0x44
 8010708:	785a      	ldrb	r2, [r3, #1]
 801070a:	3001      	adds	r0, #1
 801070c:	2a30      	cmp	r2, #48	@ 0x30
 801070e:	d0f8      	beq.n	8010702 <_strtod_l+0x1ea>
 8010710:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8010714:	2b08      	cmp	r3, #8
 8010716:	f200 847a 	bhi.w	801100e <_strtod_l+0xaf6>
 801071a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801071c:	930a      	str	r3, [sp, #40]	@ 0x28
 801071e:	4607      	mov	r7, r0
 8010720:	2000      	movs	r0, #0
 8010722:	4603      	mov	r3, r0
 8010724:	3a30      	subs	r2, #48	@ 0x30
 8010726:	f100 0101 	add.w	r1, r0, #1
 801072a:	d014      	beq.n	8010756 <_strtod_l+0x23e>
 801072c:	440f      	add	r7, r1
 801072e:	469c      	mov	ip, r3
 8010730:	f04f 0e0a 	mov.w	lr, #10
 8010734:	f10c 0401 	add.w	r4, ip, #1
 8010738:	1ae6      	subs	r6, r4, r3
 801073a:	42b1      	cmp	r1, r6
 801073c:	dc13      	bgt.n	8010766 <_strtod_l+0x24e>
 801073e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8010742:	1819      	adds	r1, r3, r0
 8010744:	2908      	cmp	r1, #8
 8010746:	f103 0301 	add.w	r3, r3, #1
 801074a:	4403      	add	r3, r0
 801074c:	dc19      	bgt.n	8010782 <_strtod_l+0x26a>
 801074e:	210a      	movs	r1, #10
 8010750:	fb01 2909 	mla	r9, r1, r9, r2
 8010754:	2100      	movs	r1, #0
 8010756:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010758:	1c50      	adds	r0, r2, #1
 801075a:	9011      	str	r0, [sp, #68]	@ 0x44
 801075c:	7852      	ldrb	r2, [r2, #1]
 801075e:	4608      	mov	r0, r1
 8010760:	e7c9      	b.n	80106f6 <_strtod_l+0x1de>
 8010762:	4628      	mov	r0, r5
 8010764:	e7d2      	b.n	801070c <_strtod_l+0x1f4>
 8010766:	f1bc 0f08 	cmp.w	ip, #8
 801076a:	dc03      	bgt.n	8010774 <_strtod_l+0x25c>
 801076c:	fb0e f909 	mul.w	r9, lr, r9
 8010770:	46a4      	mov	ip, r4
 8010772:	e7df      	b.n	8010734 <_strtod_l+0x21c>
 8010774:	2c10      	cmp	r4, #16
 8010776:	bfde      	ittt	le
 8010778:	9e06      	ldrle	r6, [sp, #24]
 801077a:	fb0e f606 	mulle.w	r6, lr, r6
 801077e:	9606      	strle	r6, [sp, #24]
 8010780:	e7f6      	b.n	8010770 <_strtod_l+0x258>
 8010782:	290f      	cmp	r1, #15
 8010784:	bfdf      	itttt	le
 8010786:	9806      	ldrle	r0, [sp, #24]
 8010788:	210a      	movle	r1, #10
 801078a:	fb01 2200 	mlale	r2, r1, r0, r2
 801078e:	9206      	strle	r2, [sp, #24]
 8010790:	e7e0      	b.n	8010754 <_strtod_l+0x23c>
 8010792:	2700      	movs	r7, #0
 8010794:	2101      	movs	r1, #1
 8010796:	e77d      	b.n	8010694 <_strtod_l+0x17c>
 8010798:	f04f 0e00 	mov.w	lr, #0
 801079c:	f108 0202 	add.w	r2, r8, #2
 80107a0:	9211      	str	r2, [sp, #68]	@ 0x44
 80107a2:	f898 2002 	ldrb.w	r2, [r8, #2]
 80107a6:	e786      	b.n	80106b6 <_strtod_l+0x19e>
 80107a8:	f04f 0e01 	mov.w	lr, #1
 80107ac:	e7f6      	b.n	801079c <_strtod_l+0x284>
 80107ae:	bf00      	nop
 80107b0:	080127d4 	.word	0x080127d4
 80107b4:	08012607 	.word	0x08012607
 80107b8:	7ff00000 	.word	0x7ff00000
 80107bc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80107be:	1c54      	adds	r4, r2, #1
 80107c0:	9411      	str	r4, [sp, #68]	@ 0x44
 80107c2:	7852      	ldrb	r2, [r2, #1]
 80107c4:	2a30      	cmp	r2, #48	@ 0x30
 80107c6:	d0f9      	beq.n	80107bc <_strtod_l+0x2a4>
 80107c8:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 80107cc:	2c08      	cmp	r4, #8
 80107ce:	f63f af79 	bhi.w	80106c4 <_strtod_l+0x1ac>
 80107d2:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 80107d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80107d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80107da:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80107dc:	1c54      	adds	r4, r2, #1
 80107de:	9411      	str	r4, [sp, #68]	@ 0x44
 80107e0:	7852      	ldrb	r2, [r2, #1]
 80107e2:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 80107e6:	2e09      	cmp	r6, #9
 80107e8:	d937      	bls.n	801085a <_strtod_l+0x342>
 80107ea:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80107ec:	1ba4      	subs	r4, r4, r6
 80107ee:	2c08      	cmp	r4, #8
 80107f0:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 80107f4:	dc02      	bgt.n	80107fc <_strtod_l+0x2e4>
 80107f6:	4564      	cmp	r4, ip
 80107f8:	bfa8      	it	ge
 80107fa:	4664      	movge	r4, ip
 80107fc:	f1be 0f00 	cmp.w	lr, #0
 8010800:	d000      	beq.n	8010804 <_strtod_l+0x2ec>
 8010802:	4264      	negs	r4, r4
 8010804:	2b00      	cmp	r3, #0
 8010806:	d14d      	bne.n	80108a4 <_strtod_l+0x38c>
 8010808:	9b07      	ldr	r3, [sp, #28]
 801080a:	4318      	orrs	r0, r3
 801080c:	f47f aebf 	bne.w	801058e <_strtod_l+0x76>
 8010810:	2900      	cmp	r1, #0
 8010812:	f47f aed8 	bne.w	80105c6 <_strtod_l+0xae>
 8010816:	2a69      	cmp	r2, #105	@ 0x69
 8010818:	d027      	beq.n	801086a <_strtod_l+0x352>
 801081a:	dc24      	bgt.n	8010866 <_strtod_l+0x34e>
 801081c:	2a49      	cmp	r2, #73	@ 0x49
 801081e:	d024      	beq.n	801086a <_strtod_l+0x352>
 8010820:	2a4e      	cmp	r2, #78	@ 0x4e
 8010822:	f47f aed0 	bne.w	80105c6 <_strtod_l+0xae>
 8010826:	4997      	ldr	r1, [pc, #604]	@ (8010a84 <_strtod_l+0x56c>)
 8010828:	a811      	add	r0, sp, #68	@ 0x44
 801082a:	f001 f995 	bl	8011b58 <__match>
 801082e:	2800      	cmp	r0, #0
 8010830:	f43f aec9 	beq.w	80105c6 <_strtod_l+0xae>
 8010834:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010836:	781b      	ldrb	r3, [r3, #0]
 8010838:	2b28      	cmp	r3, #40	@ 0x28
 801083a:	d12d      	bne.n	8010898 <_strtod_l+0x380>
 801083c:	4992      	ldr	r1, [pc, #584]	@ (8010a88 <_strtod_l+0x570>)
 801083e:	aa14      	add	r2, sp, #80	@ 0x50
 8010840:	a811      	add	r0, sp, #68	@ 0x44
 8010842:	f001 f99d 	bl	8011b80 <__hexnan>
 8010846:	2805      	cmp	r0, #5
 8010848:	d126      	bne.n	8010898 <_strtod_l+0x380>
 801084a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801084c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8010850:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8010854:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8010858:	e699      	b.n	801058e <_strtod_l+0x76>
 801085a:	240a      	movs	r4, #10
 801085c:	fb04 2c0c 	mla	ip, r4, ip, r2
 8010860:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8010864:	e7b9      	b.n	80107da <_strtod_l+0x2c2>
 8010866:	2a6e      	cmp	r2, #110	@ 0x6e
 8010868:	e7db      	b.n	8010822 <_strtod_l+0x30a>
 801086a:	4988      	ldr	r1, [pc, #544]	@ (8010a8c <_strtod_l+0x574>)
 801086c:	a811      	add	r0, sp, #68	@ 0x44
 801086e:	f001 f973 	bl	8011b58 <__match>
 8010872:	2800      	cmp	r0, #0
 8010874:	f43f aea7 	beq.w	80105c6 <_strtod_l+0xae>
 8010878:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801087a:	4985      	ldr	r1, [pc, #532]	@ (8010a90 <_strtod_l+0x578>)
 801087c:	3b01      	subs	r3, #1
 801087e:	a811      	add	r0, sp, #68	@ 0x44
 8010880:	9311      	str	r3, [sp, #68]	@ 0x44
 8010882:	f001 f969 	bl	8011b58 <__match>
 8010886:	b910      	cbnz	r0, 801088e <_strtod_l+0x376>
 8010888:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801088a:	3301      	adds	r3, #1
 801088c:	9311      	str	r3, [sp, #68]	@ 0x44
 801088e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8010aa4 <_strtod_l+0x58c>
 8010892:	f04f 0a00 	mov.w	sl, #0
 8010896:	e67a      	b.n	801058e <_strtod_l+0x76>
 8010898:	487e      	ldr	r0, [pc, #504]	@ (8010a94 <_strtod_l+0x57c>)
 801089a:	f000 fe99 	bl	80115d0 <nan>
 801089e:	ec5b ab10 	vmov	sl, fp, d0
 80108a2:	e674      	b.n	801058e <_strtod_l+0x76>
 80108a4:	ee07 9a90 	vmov	s15, r9
 80108a8:	1be2      	subs	r2, r4, r7
 80108aa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80108ae:	2d00      	cmp	r5, #0
 80108b0:	bf08      	it	eq
 80108b2:	461d      	moveq	r5, r3
 80108b4:	2b10      	cmp	r3, #16
 80108b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80108b8:	461a      	mov	r2, r3
 80108ba:	bfa8      	it	ge
 80108bc:	2210      	movge	r2, #16
 80108be:	2b09      	cmp	r3, #9
 80108c0:	ec5b ab17 	vmov	sl, fp, d7
 80108c4:	dc15      	bgt.n	80108f2 <_strtod_l+0x3da>
 80108c6:	1be1      	subs	r1, r4, r7
 80108c8:	2900      	cmp	r1, #0
 80108ca:	f43f ae60 	beq.w	801058e <_strtod_l+0x76>
 80108ce:	eba4 0107 	sub.w	r1, r4, r7
 80108d2:	dd72      	ble.n	80109ba <_strtod_l+0x4a2>
 80108d4:	2916      	cmp	r1, #22
 80108d6:	dc59      	bgt.n	801098c <_strtod_l+0x474>
 80108d8:	4b6f      	ldr	r3, [pc, #444]	@ (8010a98 <_strtod_l+0x580>)
 80108da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80108dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80108e0:	ed93 7b00 	vldr	d7, [r3]
 80108e4:	ec4b ab16 	vmov	d6, sl, fp
 80108e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80108ec:	ec5b ab17 	vmov	sl, fp, d7
 80108f0:	e64d      	b.n	801058e <_strtod_l+0x76>
 80108f2:	4969      	ldr	r1, [pc, #420]	@ (8010a98 <_strtod_l+0x580>)
 80108f4:	eddd 6a06 	vldr	s13, [sp, #24]
 80108f8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80108fc:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8010900:	2b0f      	cmp	r3, #15
 8010902:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8010906:	eea7 6b05 	vfma.f64	d6, d7, d5
 801090a:	ec5b ab16 	vmov	sl, fp, d6
 801090e:	ddda      	ble.n	80108c6 <_strtod_l+0x3ae>
 8010910:	1a9a      	subs	r2, r3, r2
 8010912:	1be1      	subs	r1, r4, r7
 8010914:	440a      	add	r2, r1
 8010916:	2a00      	cmp	r2, #0
 8010918:	f340 8094 	ble.w	8010a44 <_strtod_l+0x52c>
 801091c:	f012 000f 	ands.w	r0, r2, #15
 8010920:	d00a      	beq.n	8010938 <_strtod_l+0x420>
 8010922:	495d      	ldr	r1, [pc, #372]	@ (8010a98 <_strtod_l+0x580>)
 8010924:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8010928:	ed91 7b00 	vldr	d7, [r1]
 801092c:	ec4b ab16 	vmov	d6, sl, fp
 8010930:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010934:	ec5b ab17 	vmov	sl, fp, d7
 8010938:	f032 020f 	bics.w	r2, r2, #15
 801093c:	d073      	beq.n	8010a26 <_strtod_l+0x50e>
 801093e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8010942:	dd47      	ble.n	80109d4 <_strtod_l+0x4bc>
 8010944:	2400      	movs	r4, #0
 8010946:	4625      	mov	r5, r4
 8010948:	9407      	str	r4, [sp, #28]
 801094a:	4626      	mov	r6, r4
 801094c:	9a05      	ldr	r2, [sp, #20]
 801094e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8010aa4 <_strtod_l+0x58c>
 8010952:	2322      	movs	r3, #34	@ 0x22
 8010954:	6013      	str	r3, [r2, #0]
 8010956:	f04f 0a00 	mov.w	sl, #0
 801095a:	9b07      	ldr	r3, [sp, #28]
 801095c:	2b00      	cmp	r3, #0
 801095e:	f43f ae16 	beq.w	801058e <_strtod_l+0x76>
 8010962:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010964:	9805      	ldr	r0, [sp, #20]
 8010966:	f7ff f955 	bl	800fc14 <_Bfree>
 801096a:	9805      	ldr	r0, [sp, #20]
 801096c:	4631      	mov	r1, r6
 801096e:	f7ff f951 	bl	800fc14 <_Bfree>
 8010972:	9805      	ldr	r0, [sp, #20]
 8010974:	4629      	mov	r1, r5
 8010976:	f7ff f94d 	bl	800fc14 <_Bfree>
 801097a:	9907      	ldr	r1, [sp, #28]
 801097c:	9805      	ldr	r0, [sp, #20]
 801097e:	f7ff f949 	bl	800fc14 <_Bfree>
 8010982:	9805      	ldr	r0, [sp, #20]
 8010984:	4621      	mov	r1, r4
 8010986:	f7ff f945 	bl	800fc14 <_Bfree>
 801098a:	e600      	b.n	801058e <_strtod_l+0x76>
 801098c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8010990:	1be0      	subs	r0, r4, r7
 8010992:	4281      	cmp	r1, r0
 8010994:	dbbc      	blt.n	8010910 <_strtod_l+0x3f8>
 8010996:	4a40      	ldr	r2, [pc, #256]	@ (8010a98 <_strtod_l+0x580>)
 8010998:	f1c3 030f 	rsb	r3, r3, #15
 801099c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80109a0:	ed91 7b00 	vldr	d7, [r1]
 80109a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80109a6:	ec4b ab16 	vmov	d6, sl, fp
 80109aa:	1acb      	subs	r3, r1, r3
 80109ac:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80109b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80109b4:	ed92 6b00 	vldr	d6, [r2]
 80109b8:	e796      	b.n	80108e8 <_strtod_l+0x3d0>
 80109ba:	3116      	adds	r1, #22
 80109bc:	dba8      	blt.n	8010910 <_strtod_l+0x3f8>
 80109be:	4b36      	ldr	r3, [pc, #216]	@ (8010a98 <_strtod_l+0x580>)
 80109c0:	1b3c      	subs	r4, r7, r4
 80109c2:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80109c6:	ed94 7b00 	vldr	d7, [r4]
 80109ca:	ec4b ab16 	vmov	d6, sl, fp
 80109ce:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80109d2:	e78b      	b.n	80108ec <_strtod_l+0x3d4>
 80109d4:	2000      	movs	r0, #0
 80109d6:	ec4b ab17 	vmov	d7, sl, fp
 80109da:	4e30      	ldr	r6, [pc, #192]	@ (8010a9c <_strtod_l+0x584>)
 80109dc:	1112      	asrs	r2, r2, #4
 80109de:	4601      	mov	r1, r0
 80109e0:	2a01      	cmp	r2, #1
 80109e2:	dc23      	bgt.n	8010a2c <_strtod_l+0x514>
 80109e4:	b108      	cbz	r0, 80109ea <_strtod_l+0x4d2>
 80109e6:	ec5b ab17 	vmov	sl, fp, d7
 80109ea:	4a2c      	ldr	r2, [pc, #176]	@ (8010a9c <_strtod_l+0x584>)
 80109ec:	482c      	ldr	r0, [pc, #176]	@ (8010aa0 <_strtod_l+0x588>)
 80109ee:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80109f2:	ed92 7b00 	vldr	d7, [r2]
 80109f6:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80109fa:	ec4b ab16 	vmov	d6, sl, fp
 80109fe:	4a29      	ldr	r2, [pc, #164]	@ (8010aa4 <_strtod_l+0x58c>)
 8010a00:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010a04:	ee17 1a90 	vmov	r1, s15
 8010a08:	400a      	ands	r2, r1
 8010a0a:	4282      	cmp	r2, r0
 8010a0c:	ec5b ab17 	vmov	sl, fp, d7
 8010a10:	d898      	bhi.n	8010944 <_strtod_l+0x42c>
 8010a12:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8010a16:	4282      	cmp	r2, r0
 8010a18:	bf86      	itte	hi
 8010a1a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8010aa8 <_strtod_l+0x590>
 8010a1e:	f04f 3aff 	movhi.w	sl, #4294967295
 8010a22:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8010a26:	2200      	movs	r2, #0
 8010a28:	9206      	str	r2, [sp, #24]
 8010a2a:	e076      	b.n	8010b1a <_strtod_l+0x602>
 8010a2c:	f012 0f01 	tst.w	r2, #1
 8010a30:	d004      	beq.n	8010a3c <_strtod_l+0x524>
 8010a32:	ed96 6b00 	vldr	d6, [r6]
 8010a36:	2001      	movs	r0, #1
 8010a38:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010a3c:	3101      	adds	r1, #1
 8010a3e:	1052      	asrs	r2, r2, #1
 8010a40:	3608      	adds	r6, #8
 8010a42:	e7cd      	b.n	80109e0 <_strtod_l+0x4c8>
 8010a44:	d0ef      	beq.n	8010a26 <_strtod_l+0x50e>
 8010a46:	4252      	negs	r2, r2
 8010a48:	f012 000f 	ands.w	r0, r2, #15
 8010a4c:	d00a      	beq.n	8010a64 <_strtod_l+0x54c>
 8010a4e:	4912      	ldr	r1, [pc, #72]	@ (8010a98 <_strtod_l+0x580>)
 8010a50:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8010a54:	ed91 7b00 	vldr	d7, [r1]
 8010a58:	ec4b ab16 	vmov	d6, sl, fp
 8010a5c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010a60:	ec5b ab17 	vmov	sl, fp, d7
 8010a64:	1112      	asrs	r2, r2, #4
 8010a66:	d0de      	beq.n	8010a26 <_strtod_l+0x50e>
 8010a68:	2a1f      	cmp	r2, #31
 8010a6a:	dd1f      	ble.n	8010aac <_strtod_l+0x594>
 8010a6c:	2400      	movs	r4, #0
 8010a6e:	4625      	mov	r5, r4
 8010a70:	9407      	str	r4, [sp, #28]
 8010a72:	4626      	mov	r6, r4
 8010a74:	9a05      	ldr	r2, [sp, #20]
 8010a76:	2322      	movs	r3, #34	@ 0x22
 8010a78:	f04f 0a00 	mov.w	sl, #0
 8010a7c:	f04f 0b00 	mov.w	fp, #0
 8010a80:	6013      	str	r3, [r2, #0]
 8010a82:	e76a      	b.n	801095a <_strtod_l+0x442>
 8010a84:	080124f5 	.word	0x080124f5
 8010a88:	080127c0 	.word	0x080127c0
 8010a8c:	080124ed 	.word	0x080124ed
 8010a90:	08012524 	.word	0x08012524
 8010a94:	0801265d 	.word	0x0801265d
 8010a98:	080126f8 	.word	0x080126f8
 8010a9c:	080126d0 	.word	0x080126d0
 8010aa0:	7ca00000 	.word	0x7ca00000
 8010aa4:	7ff00000 	.word	0x7ff00000
 8010aa8:	7fefffff 	.word	0x7fefffff
 8010aac:	f012 0110 	ands.w	r1, r2, #16
 8010ab0:	bf18      	it	ne
 8010ab2:	216a      	movne	r1, #106	@ 0x6a
 8010ab4:	9106      	str	r1, [sp, #24]
 8010ab6:	ec4b ab17 	vmov	d7, sl, fp
 8010aba:	49af      	ldr	r1, [pc, #700]	@ (8010d78 <_strtod_l+0x860>)
 8010abc:	2000      	movs	r0, #0
 8010abe:	07d6      	lsls	r6, r2, #31
 8010ac0:	d504      	bpl.n	8010acc <_strtod_l+0x5b4>
 8010ac2:	ed91 6b00 	vldr	d6, [r1]
 8010ac6:	2001      	movs	r0, #1
 8010ac8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010acc:	1052      	asrs	r2, r2, #1
 8010ace:	f101 0108 	add.w	r1, r1, #8
 8010ad2:	d1f4      	bne.n	8010abe <_strtod_l+0x5a6>
 8010ad4:	b108      	cbz	r0, 8010ada <_strtod_l+0x5c2>
 8010ad6:	ec5b ab17 	vmov	sl, fp, d7
 8010ada:	9a06      	ldr	r2, [sp, #24]
 8010adc:	b1b2      	cbz	r2, 8010b0c <_strtod_l+0x5f4>
 8010ade:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8010ae2:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8010ae6:	2a00      	cmp	r2, #0
 8010ae8:	4658      	mov	r0, fp
 8010aea:	dd0f      	ble.n	8010b0c <_strtod_l+0x5f4>
 8010aec:	2a1f      	cmp	r2, #31
 8010aee:	dd55      	ble.n	8010b9c <_strtod_l+0x684>
 8010af0:	2a34      	cmp	r2, #52	@ 0x34
 8010af2:	bfde      	ittt	le
 8010af4:	f04f 32ff 	movle.w	r2, #4294967295
 8010af8:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8010afc:	408a      	lslle	r2, r1
 8010afe:	f04f 0a00 	mov.w	sl, #0
 8010b02:	bfcc      	ite	gt
 8010b04:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8010b08:	ea02 0b00 	andle.w	fp, r2, r0
 8010b0c:	ec4b ab17 	vmov	d7, sl, fp
 8010b10:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b18:	d0a8      	beq.n	8010a6c <_strtod_l+0x554>
 8010b1a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010b1c:	9805      	ldr	r0, [sp, #20]
 8010b1e:	f8cd 9000 	str.w	r9, [sp]
 8010b22:	462a      	mov	r2, r5
 8010b24:	f7ff f8de 	bl	800fce4 <__s2b>
 8010b28:	9007      	str	r0, [sp, #28]
 8010b2a:	2800      	cmp	r0, #0
 8010b2c:	f43f af0a 	beq.w	8010944 <_strtod_l+0x42c>
 8010b30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b32:	1b3f      	subs	r7, r7, r4
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	bfb4      	ite	lt
 8010b38:	463b      	movlt	r3, r7
 8010b3a:	2300      	movge	r3, #0
 8010b3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8010b3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b40:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8010d68 <_strtod_l+0x850>
 8010b44:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010b48:	2400      	movs	r4, #0
 8010b4a:	930d      	str	r3, [sp, #52]	@ 0x34
 8010b4c:	4625      	mov	r5, r4
 8010b4e:	9b07      	ldr	r3, [sp, #28]
 8010b50:	9805      	ldr	r0, [sp, #20]
 8010b52:	6859      	ldr	r1, [r3, #4]
 8010b54:	f7ff f81e 	bl	800fb94 <_Balloc>
 8010b58:	4606      	mov	r6, r0
 8010b5a:	2800      	cmp	r0, #0
 8010b5c:	f43f aef6 	beq.w	801094c <_strtod_l+0x434>
 8010b60:	9b07      	ldr	r3, [sp, #28]
 8010b62:	691a      	ldr	r2, [r3, #16]
 8010b64:	ec4b ab19 	vmov	d9, sl, fp
 8010b68:	3202      	adds	r2, #2
 8010b6a:	f103 010c 	add.w	r1, r3, #12
 8010b6e:	0092      	lsls	r2, r2, #2
 8010b70:	300c      	adds	r0, #12
 8010b72:	f7fe f912 	bl	800ed9a <memcpy>
 8010b76:	eeb0 0b49 	vmov.f64	d0, d9
 8010b7a:	9805      	ldr	r0, [sp, #20]
 8010b7c:	aa14      	add	r2, sp, #80	@ 0x50
 8010b7e:	a913      	add	r1, sp, #76	@ 0x4c
 8010b80:	f7ff fbe4 	bl	801034c <__d2b>
 8010b84:	9012      	str	r0, [sp, #72]	@ 0x48
 8010b86:	2800      	cmp	r0, #0
 8010b88:	f43f aee0 	beq.w	801094c <_strtod_l+0x434>
 8010b8c:	9805      	ldr	r0, [sp, #20]
 8010b8e:	2101      	movs	r1, #1
 8010b90:	f7ff f93e 	bl	800fe10 <__i2b>
 8010b94:	4605      	mov	r5, r0
 8010b96:	b940      	cbnz	r0, 8010baa <_strtod_l+0x692>
 8010b98:	2500      	movs	r5, #0
 8010b9a:	e6d7      	b.n	801094c <_strtod_l+0x434>
 8010b9c:	f04f 31ff 	mov.w	r1, #4294967295
 8010ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8010ba4:	ea02 0a0a 	and.w	sl, r2, sl
 8010ba8:	e7b0      	b.n	8010b0c <_strtod_l+0x5f4>
 8010baa:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8010bac:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010bae:	2f00      	cmp	r7, #0
 8010bb0:	bfab      	itete	ge
 8010bb2:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8010bb4:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8010bb6:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8010bba:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8010bbe:	bfac      	ite	ge
 8010bc0:	eb07 0903 	addge.w	r9, r7, r3
 8010bc4:	eba3 0807 	sublt.w	r8, r3, r7
 8010bc8:	9b06      	ldr	r3, [sp, #24]
 8010bca:	1aff      	subs	r7, r7, r3
 8010bcc:	4417      	add	r7, r2
 8010bce:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8010bd2:	4a6a      	ldr	r2, [pc, #424]	@ (8010d7c <_strtod_l+0x864>)
 8010bd4:	3f01      	subs	r7, #1
 8010bd6:	4297      	cmp	r7, r2
 8010bd8:	da51      	bge.n	8010c7e <_strtod_l+0x766>
 8010bda:	1bd1      	subs	r1, r2, r7
 8010bdc:	291f      	cmp	r1, #31
 8010bde:	eba3 0301 	sub.w	r3, r3, r1
 8010be2:	f04f 0201 	mov.w	r2, #1
 8010be6:	dc3e      	bgt.n	8010c66 <_strtod_l+0x74e>
 8010be8:	408a      	lsls	r2, r1
 8010bea:	920c      	str	r2, [sp, #48]	@ 0x30
 8010bec:	2200      	movs	r2, #0
 8010bee:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010bf0:	eb09 0703 	add.w	r7, r9, r3
 8010bf4:	4498      	add	r8, r3
 8010bf6:	9b06      	ldr	r3, [sp, #24]
 8010bf8:	45b9      	cmp	r9, r7
 8010bfa:	4498      	add	r8, r3
 8010bfc:	464b      	mov	r3, r9
 8010bfe:	bfa8      	it	ge
 8010c00:	463b      	movge	r3, r7
 8010c02:	4543      	cmp	r3, r8
 8010c04:	bfa8      	it	ge
 8010c06:	4643      	movge	r3, r8
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	bfc2      	ittt	gt
 8010c0c:	1aff      	subgt	r7, r7, r3
 8010c0e:	eba8 0803 	subgt.w	r8, r8, r3
 8010c12:	eba9 0903 	subgt.w	r9, r9, r3
 8010c16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	dd16      	ble.n	8010c4a <_strtod_l+0x732>
 8010c1c:	4629      	mov	r1, r5
 8010c1e:	9805      	ldr	r0, [sp, #20]
 8010c20:	461a      	mov	r2, r3
 8010c22:	f7ff f9ad 	bl	800ff80 <__pow5mult>
 8010c26:	4605      	mov	r5, r0
 8010c28:	2800      	cmp	r0, #0
 8010c2a:	d0b5      	beq.n	8010b98 <_strtod_l+0x680>
 8010c2c:	4601      	mov	r1, r0
 8010c2e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010c30:	9805      	ldr	r0, [sp, #20]
 8010c32:	f7ff f903 	bl	800fe3c <__multiply>
 8010c36:	900f      	str	r0, [sp, #60]	@ 0x3c
 8010c38:	2800      	cmp	r0, #0
 8010c3a:	f43f ae87 	beq.w	801094c <_strtod_l+0x434>
 8010c3e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010c40:	9805      	ldr	r0, [sp, #20]
 8010c42:	f7fe ffe7 	bl	800fc14 <_Bfree>
 8010c46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010c48:	9312      	str	r3, [sp, #72]	@ 0x48
 8010c4a:	2f00      	cmp	r7, #0
 8010c4c:	dc1b      	bgt.n	8010c86 <_strtod_l+0x76e>
 8010c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	dd21      	ble.n	8010c98 <_strtod_l+0x780>
 8010c54:	4631      	mov	r1, r6
 8010c56:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010c58:	9805      	ldr	r0, [sp, #20]
 8010c5a:	f7ff f991 	bl	800ff80 <__pow5mult>
 8010c5e:	4606      	mov	r6, r0
 8010c60:	b9d0      	cbnz	r0, 8010c98 <_strtod_l+0x780>
 8010c62:	2600      	movs	r6, #0
 8010c64:	e672      	b.n	801094c <_strtod_l+0x434>
 8010c66:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8010c6a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8010c6e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8010c72:	37e2      	adds	r7, #226	@ 0xe2
 8010c74:	fa02 f107 	lsl.w	r1, r2, r7
 8010c78:	910b      	str	r1, [sp, #44]	@ 0x2c
 8010c7a:	920c      	str	r2, [sp, #48]	@ 0x30
 8010c7c:	e7b8      	b.n	8010bf0 <_strtod_l+0x6d8>
 8010c7e:	2200      	movs	r2, #0
 8010c80:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010c82:	2201      	movs	r2, #1
 8010c84:	e7f9      	b.n	8010c7a <_strtod_l+0x762>
 8010c86:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010c88:	9805      	ldr	r0, [sp, #20]
 8010c8a:	463a      	mov	r2, r7
 8010c8c:	f7ff f9d2 	bl	8010034 <__lshift>
 8010c90:	9012      	str	r0, [sp, #72]	@ 0x48
 8010c92:	2800      	cmp	r0, #0
 8010c94:	d1db      	bne.n	8010c4e <_strtod_l+0x736>
 8010c96:	e659      	b.n	801094c <_strtod_l+0x434>
 8010c98:	f1b8 0f00 	cmp.w	r8, #0
 8010c9c:	dd07      	ble.n	8010cae <_strtod_l+0x796>
 8010c9e:	4631      	mov	r1, r6
 8010ca0:	9805      	ldr	r0, [sp, #20]
 8010ca2:	4642      	mov	r2, r8
 8010ca4:	f7ff f9c6 	bl	8010034 <__lshift>
 8010ca8:	4606      	mov	r6, r0
 8010caa:	2800      	cmp	r0, #0
 8010cac:	d0d9      	beq.n	8010c62 <_strtod_l+0x74a>
 8010cae:	f1b9 0f00 	cmp.w	r9, #0
 8010cb2:	dd08      	ble.n	8010cc6 <_strtod_l+0x7ae>
 8010cb4:	4629      	mov	r1, r5
 8010cb6:	9805      	ldr	r0, [sp, #20]
 8010cb8:	464a      	mov	r2, r9
 8010cba:	f7ff f9bb 	bl	8010034 <__lshift>
 8010cbe:	4605      	mov	r5, r0
 8010cc0:	2800      	cmp	r0, #0
 8010cc2:	f43f ae43 	beq.w	801094c <_strtod_l+0x434>
 8010cc6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010cc8:	9805      	ldr	r0, [sp, #20]
 8010cca:	4632      	mov	r2, r6
 8010ccc:	f7ff fa3a 	bl	8010144 <__mdiff>
 8010cd0:	4604      	mov	r4, r0
 8010cd2:	2800      	cmp	r0, #0
 8010cd4:	f43f ae3a 	beq.w	801094c <_strtod_l+0x434>
 8010cd8:	2300      	movs	r3, #0
 8010cda:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8010cde:	60c3      	str	r3, [r0, #12]
 8010ce0:	4629      	mov	r1, r5
 8010ce2:	f7ff fa13 	bl	801010c <__mcmp>
 8010ce6:	2800      	cmp	r0, #0
 8010ce8:	da4c      	bge.n	8010d84 <_strtod_l+0x86c>
 8010cea:	ea58 080a 	orrs.w	r8, r8, sl
 8010cee:	d172      	bne.n	8010dd6 <_strtod_l+0x8be>
 8010cf0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d16e      	bne.n	8010dd6 <_strtod_l+0x8be>
 8010cf8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010cfc:	0d1b      	lsrs	r3, r3, #20
 8010cfe:	051b      	lsls	r3, r3, #20
 8010d00:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010d04:	d967      	bls.n	8010dd6 <_strtod_l+0x8be>
 8010d06:	6963      	ldr	r3, [r4, #20]
 8010d08:	b913      	cbnz	r3, 8010d10 <_strtod_l+0x7f8>
 8010d0a:	6923      	ldr	r3, [r4, #16]
 8010d0c:	2b01      	cmp	r3, #1
 8010d0e:	dd62      	ble.n	8010dd6 <_strtod_l+0x8be>
 8010d10:	4621      	mov	r1, r4
 8010d12:	2201      	movs	r2, #1
 8010d14:	9805      	ldr	r0, [sp, #20]
 8010d16:	f7ff f98d 	bl	8010034 <__lshift>
 8010d1a:	4629      	mov	r1, r5
 8010d1c:	4604      	mov	r4, r0
 8010d1e:	f7ff f9f5 	bl	801010c <__mcmp>
 8010d22:	2800      	cmp	r0, #0
 8010d24:	dd57      	ble.n	8010dd6 <_strtod_l+0x8be>
 8010d26:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010d2a:	9a06      	ldr	r2, [sp, #24]
 8010d2c:	0d1b      	lsrs	r3, r3, #20
 8010d2e:	051b      	lsls	r3, r3, #20
 8010d30:	2a00      	cmp	r2, #0
 8010d32:	d06e      	beq.n	8010e12 <_strtod_l+0x8fa>
 8010d34:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010d38:	d86b      	bhi.n	8010e12 <_strtod_l+0x8fa>
 8010d3a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010d3e:	f67f ae99 	bls.w	8010a74 <_strtod_l+0x55c>
 8010d42:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8010d70 <_strtod_l+0x858>
 8010d46:	ec4b ab16 	vmov	d6, sl, fp
 8010d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8010d80 <_strtod_l+0x868>)
 8010d4c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010d50:	ee17 2a90 	vmov	r2, s15
 8010d54:	4013      	ands	r3, r2
 8010d56:	ec5b ab17 	vmov	sl, fp, d7
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	f47f ae01 	bne.w	8010962 <_strtod_l+0x44a>
 8010d60:	9a05      	ldr	r2, [sp, #20]
 8010d62:	2322      	movs	r3, #34	@ 0x22
 8010d64:	6013      	str	r3, [r2, #0]
 8010d66:	e5fc      	b.n	8010962 <_strtod_l+0x44a>
 8010d68:	ffc00000 	.word	0xffc00000
 8010d6c:	41dfffff 	.word	0x41dfffff
 8010d70:	00000000 	.word	0x00000000
 8010d74:	39500000 	.word	0x39500000
 8010d78:	080127e8 	.word	0x080127e8
 8010d7c:	fffffc02 	.word	0xfffffc02
 8010d80:	7ff00000 	.word	0x7ff00000
 8010d84:	46d9      	mov	r9, fp
 8010d86:	d15d      	bne.n	8010e44 <_strtod_l+0x92c>
 8010d88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010d8c:	f1b8 0f00 	cmp.w	r8, #0
 8010d90:	d02a      	beq.n	8010de8 <_strtod_l+0x8d0>
 8010d92:	4aa9      	ldr	r2, [pc, #676]	@ (8011038 <_strtod_l+0xb20>)
 8010d94:	4293      	cmp	r3, r2
 8010d96:	d12a      	bne.n	8010dee <_strtod_l+0x8d6>
 8010d98:	9b06      	ldr	r3, [sp, #24]
 8010d9a:	4652      	mov	r2, sl
 8010d9c:	b1fb      	cbz	r3, 8010dde <_strtod_l+0x8c6>
 8010d9e:	4ba7      	ldr	r3, [pc, #668]	@ (801103c <_strtod_l+0xb24>)
 8010da0:	ea0b 0303 	and.w	r3, fp, r3
 8010da4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010da8:	f04f 31ff 	mov.w	r1, #4294967295
 8010dac:	d81a      	bhi.n	8010de4 <_strtod_l+0x8cc>
 8010dae:	0d1b      	lsrs	r3, r3, #20
 8010db0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010db4:	fa01 f303 	lsl.w	r3, r1, r3
 8010db8:	429a      	cmp	r2, r3
 8010dba:	d118      	bne.n	8010dee <_strtod_l+0x8d6>
 8010dbc:	4ba0      	ldr	r3, [pc, #640]	@ (8011040 <_strtod_l+0xb28>)
 8010dbe:	4599      	cmp	r9, r3
 8010dc0:	d102      	bne.n	8010dc8 <_strtod_l+0x8b0>
 8010dc2:	3201      	adds	r2, #1
 8010dc4:	f43f adc2 	beq.w	801094c <_strtod_l+0x434>
 8010dc8:	4b9c      	ldr	r3, [pc, #624]	@ (801103c <_strtod_l+0xb24>)
 8010dca:	ea09 0303 	and.w	r3, r9, r3
 8010dce:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8010dd2:	f04f 0a00 	mov.w	sl, #0
 8010dd6:	9b06      	ldr	r3, [sp, #24]
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d1b2      	bne.n	8010d42 <_strtod_l+0x82a>
 8010ddc:	e5c1      	b.n	8010962 <_strtod_l+0x44a>
 8010dde:	f04f 33ff 	mov.w	r3, #4294967295
 8010de2:	e7e9      	b.n	8010db8 <_strtod_l+0x8a0>
 8010de4:	460b      	mov	r3, r1
 8010de6:	e7e7      	b.n	8010db8 <_strtod_l+0x8a0>
 8010de8:	ea53 030a 	orrs.w	r3, r3, sl
 8010dec:	d09b      	beq.n	8010d26 <_strtod_l+0x80e>
 8010dee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010df0:	b1c3      	cbz	r3, 8010e24 <_strtod_l+0x90c>
 8010df2:	ea13 0f09 	tst.w	r3, r9
 8010df6:	d0ee      	beq.n	8010dd6 <_strtod_l+0x8be>
 8010df8:	9a06      	ldr	r2, [sp, #24]
 8010dfa:	4650      	mov	r0, sl
 8010dfc:	4659      	mov	r1, fp
 8010dfe:	f1b8 0f00 	cmp.w	r8, #0
 8010e02:	d013      	beq.n	8010e2c <_strtod_l+0x914>
 8010e04:	f7ff fb6d 	bl	80104e2 <sulp>
 8010e08:	ee39 7b00 	vadd.f64	d7, d9, d0
 8010e0c:	ec5b ab17 	vmov	sl, fp, d7
 8010e10:	e7e1      	b.n	8010dd6 <_strtod_l+0x8be>
 8010e12:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010e16:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010e1a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010e1e:	f04f 3aff 	mov.w	sl, #4294967295
 8010e22:	e7d8      	b.n	8010dd6 <_strtod_l+0x8be>
 8010e24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010e26:	ea13 0f0a 	tst.w	r3, sl
 8010e2a:	e7e4      	b.n	8010df6 <_strtod_l+0x8de>
 8010e2c:	f7ff fb59 	bl	80104e2 <sulp>
 8010e30:	ee39 0b40 	vsub.f64	d0, d9, d0
 8010e34:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8010e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e3c:	ec5b ab10 	vmov	sl, fp, d0
 8010e40:	d1c9      	bne.n	8010dd6 <_strtod_l+0x8be>
 8010e42:	e617      	b.n	8010a74 <_strtod_l+0x55c>
 8010e44:	4629      	mov	r1, r5
 8010e46:	4620      	mov	r0, r4
 8010e48:	f7ff fad8 	bl	80103fc <__ratio>
 8010e4c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8010e50:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8010e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e58:	d85d      	bhi.n	8010f16 <_strtod_l+0x9fe>
 8010e5a:	f1b8 0f00 	cmp.w	r8, #0
 8010e5e:	d164      	bne.n	8010f2a <_strtod_l+0xa12>
 8010e60:	f1ba 0f00 	cmp.w	sl, #0
 8010e64:	d14b      	bne.n	8010efe <_strtod_l+0x9e6>
 8010e66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010e6a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d160      	bne.n	8010f34 <_strtod_l+0xa1c>
 8010e72:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8010e76:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8010e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e7e:	d401      	bmi.n	8010e84 <_strtod_l+0x96c>
 8010e80:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010e84:	eeb1 ab48 	vneg.f64	d10, d8
 8010e88:	486c      	ldr	r0, [pc, #432]	@ (801103c <_strtod_l+0xb24>)
 8010e8a:	496e      	ldr	r1, [pc, #440]	@ (8011044 <_strtod_l+0xb2c>)
 8010e8c:	ea09 0700 	and.w	r7, r9, r0
 8010e90:	428f      	cmp	r7, r1
 8010e92:	ec53 2b1a 	vmov	r2, r3, d10
 8010e96:	d17d      	bne.n	8010f94 <_strtod_l+0xa7c>
 8010e98:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8010e9c:	ec4b ab1c 	vmov	d12, sl, fp
 8010ea0:	eeb0 0b4c 	vmov.f64	d0, d12
 8010ea4:	f7ff f9e2 	bl	801026c <__ulp>
 8010ea8:	4864      	ldr	r0, [pc, #400]	@ (801103c <_strtod_l+0xb24>)
 8010eaa:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8010eae:	ee1c 3a90 	vmov	r3, s25
 8010eb2:	4a65      	ldr	r2, [pc, #404]	@ (8011048 <_strtod_l+0xb30>)
 8010eb4:	ea03 0100 	and.w	r1, r3, r0
 8010eb8:	4291      	cmp	r1, r2
 8010eba:	ec5b ab1c 	vmov	sl, fp, d12
 8010ebe:	d93c      	bls.n	8010f3a <_strtod_l+0xa22>
 8010ec0:	ee19 2a90 	vmov	r2, s19
 8010ec4:	4b5e      	ldr	r3, [pc, #376]	@ (8011040 <_strtod_l+0xb28>)
 8010ec6:	429a      	cmp	r2, r3
 8010ec8:	d104      	bne.n	8010ed4 <_strtod_l+0x9bc>
 8010eca:	ee19 3a10 	vmov	r3, s18
 8010ece:	3301      	adds	r3, #1
 8010ed0:	f43f ad3c 	beq.w	801094c <_strtod_l+0x434>
 8010ed4:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8011040 <_strtod_l+0xb28>
 8010ed8:	f04f 3aff 	mov.w	sl, #4294967295
 8010edc:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010ede:	9805      	ldr	r0, [sp, #20]
 8010ee0:	f7fe fe98 	bl	800fc14 <_Bfree>
 8010ee4:	9805      	ldr	r0, [sp, #20]
 8010ee6:	4631      	mov	r1, r6
 8010ee8:	f7fe fe94 	bl	800fc14 <_Bfree>
 8010eec:	9805      	ldr	r0, [sp, #20]
 8010eee:	4629      	mov	r1, r5
 8010ef0:	f7fe fe90 	bl	800fc14 <_Bfree>
 8010ef4:	9805      	ldr	r0, [sp, #20]
 8010ef6:	4621      	mov	r1, r4
 8010ef8:	f7fe fe8c 	bl	800fc14 <_Bfree>
 8010efc:	e627      	b.n	8010b4e <_strtod_l+0x636>
 8010efe:	f1ba 0f01 	cmp.w	sl, #1
 8010f02:	d103      	bne.n	8010f0c <_strtod_l+0x9f4>
 8010f04:	f1bb 0f00 	cmp.w	fp, #0
 8010f08:	f43f adb4 	beq.w	8010a74 <_strtod_l+0x55c>
 8010f0c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010f10:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010f14:	e7b8      	b.n	8010e88 <_strtod_l+0x970>
 8010f16:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8010f1a:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010f1e:	f1b8 0f00 	cmp.w	r8, #0
 8010f22:	d0af      	beq.n	8010e84 <_strtod_l+0x96c>
 8010f24:	eeb0 ab48 	vmov.f64	d10, d8
 8010f28:	e7ae      	b.n	8010e88 <_strtod_l+0x970>
 8010f2a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8010f2e:	eeb0 8b4a 	vmov.f64	d8, d10
 8010f32:	e7a9      	b.n	8010e88 <_strtod_l+0x970>
 8010f34:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010f38:	e7a6      	b.n	8010e88 <_strtod_l+0x970>
 8010f3a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010f3e:	9b06      	ldr	r3, [sp, #24]
 8010f40:	46d9      	mov	r9, fp
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d1ca      	bne.n	8010edc <_strtod_l+0x9c4>
 8010f46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010f4a:	0d1b      	lsrs	r3, r3, #20
 8010f4c:	051b      	lsls	r3, r3, #20
 8010f4e:	429f      	cmp	r7, r3
 8010f50:	d1c4      	bne.n	8010edc <_strtod_l+0x9c4>
 8010f52:	ec51 0b18 	vmov	r0, r1, d8
 8010f56:	f7ef fbef 	bl	8000738 <__aeabi_d2lz>
 8010f5a:	f7ef fba7 	bl	80006ac <__aeabi_l2d>
 8010f5e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8010f62:	ec41 0b17 	vmov	d7, r0, r1
 8010f66:	ea49 090a 	orr.w	r9, r9, sl
 8010f6a:	ea59 0908 	orrs.w	r9, r9, r8
 8010f6e:	ee38 8b47 	vsub.f64	d8, d8, d7
 8010f72:	d03c      	beq.n	8010fee <_strtod_l+0xad6>
 8010f74:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8011020 <_strtod_l+0xb08>
 8010f78:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f80:	f53f acef 	bmi.w	8010962 <_strtod_l+0x44a>
 8010f84:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8011028 <_strtod_l+0xb10>
 8010f88:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f90:	dda4      	ble.n	8010edc <_strtod_l+0x9c4>
 8010f92:	e4e6      	b.n	8010962 <_strtod_l+0x44a>
 8010f94:	9906      	ldr	r1, [sp, #24]
 8010f96:	b1e1      	cbz	r1, 8010fd2 <_strtod_l+0xaba>
 8010f98:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8010f9c:	d819      	bhi.n	8010fd2 <_strtod_l+0xaba>
 8010f9e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8010fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fa6:	d811      	bhi.n	8010fcc <_strtod_l+0xab4>
 8010fa8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8010fac:	ee18 3a10 	vmov	r3, s16
 8010fb0:	2b01      	cmp	r3, #1
 8010fb2:	bf38      	it	cc
 8010fb4:	2301      	movcc	r3, #1
 8010fb6:	ee08 3a10 	vmov	s16, r3
 8010fba:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8010fbe:	f1b8 0f00 	cmp.w	r8, #0
 8010fc2:	d111      	bne.n	8010fe8 <_strtod_l+0xad0>
 8010fc4:	eeb1 7b48 	vneg.f64	d7, d8
 8010fc8:	ec53 2b17 	vmov	r2, r3, d7
 8010fcc:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8010fd0:	1bcb      	subs	r3, r1, r7
 8010fd2:	eeb0 0b49 	vmov.f64	d0, d9
 8010fd6:	ec43 2b1a 	vmov	d10, r2, r3
 8010fda:	f7ff f947 	bl	801026c <__ulp>
 8010fde:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8010fe2:	ec5b ab19 	vmov	sl, fp, d9
 8010fe6:	e7aa      	b.n	8010f3e <_strtod_l+0xa26>
 8010fe8:	eeb0 7b48 	vmov.f64	d7, d8
 8010fec:	e7ec      	b.n	8010fc8 <_strtod_l+0xab0>
 8010fee:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8011030 <_strtod_l+0xb18>
 8010ff2:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ffa:	f57f af6f 	bpl.w	8010edc <_strtod_l+0x9c4>
 8010ffe:	e4b0      	b.n	8010962 <_strtod_l+0x44a>
 8011000:	2300      	movs	r3, #0
 8011002:	9308      	str	r3, [sp, #32]
 8011004:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011006:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011008:	6013      	str	r3, [r2, #0]
 801100a:	f7ff bac4 	b.w	8010596 <_strtod_l+0x7e>
 801100e:	2a65      	cmp	r2, #101	@ 0x65
 8011010:	f43f abbf 	beq.w	8010792 <_strtod_l+0x27a>
 8011014:	2a45      	cmp	r2, #69	@ 0x45
 8011016:	f43f abbc 	beq.w	8010792 <_strtod_l+0x27a>
 801101a:	2101      	movs	r1, #1
 801101c:	f7ff bbf4 	b.w	8010808 <_strtod_l+0x2f0>
 8011020:	94a03595 	.word	0x94a03595
 8011024:	3fdfffff 	.word	0x3fdfffff
 8011028:	35afe535 	.word	0x35afe535
 801102c:	3fe00000 	.word	0x3fe00000
 8011030:	94a03595 	.word	0x94a03595
 8011034:	3fcfffff 	.word	0x3fcfffff
 8011038:	000fffff 	.word	0x000fffff
 801103c:	7ff00000 	.word	0x7ff00000
 8011040:	7fefffff 	.word	0x7fefffff
 8011044:	7fe00000 	.word	0x7fe00000
 8011048:	7c9fffff 	.word	0x7c9fffff

0801104c <_strtod_r>:
 801104c:	4b01      	ldr	r3, [pc, #4]	@ (8011054 <_strtod_r+0x8>)
 801104e:	f7ff ba63 	b.w	8010518 <_strtod_l>
 8011052:	bf00      	nop
 8011054:	240003a4 	.word	0x240003a4

08011058 <_strtol_l.isra.0>:
 8011058:	2b24      	cmp	r3, #36	@ 0x24
 801105a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801105e:	4686      	mov	lr, r0
 8011060:	4690      	mov	r8, r2
 8011062:	d801      	bhi.n	8011068 <_strtol_l.isra.0+0x10>
 8011064:	2b01      	cmp	r3, #1
 8011066:	d106      	bne.n	8011076 <_strtol_l.isra.0+0x1e>
 8011068:	f7fd fe6a 	bl	800ed40 <__errno>
 801106c:	2316      	movs	r3, #22
 801106e:	6003      	str	r3, [r0, #0]
 8011070:	2000      	movs	r0, #0
 8011072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011076:	4834      	ldr	r0, [pc, #208]	@ (8011148 <_strtol_l.isra.0+0xf0>)
 8011078:	460d      	mov	r5, r1
 801107a:	462a      	mov	r2, r5
 801107c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011080:	5d06      	ldrb	r6, [r0, r4]
 8011082:	f016 0608 	ands.w	r6, r6, #8
 8011086:	d1f8      	bne.n	801107a <_strtol_l.isra.0+0x22>
 8011088:	2c2d      	cmp	r4, #45	@ 0x2d
 801108a:	d110      	bne.n	80110ae <_strtol_l.isra.0+0x56>
 801108c:	782c      	ldrb	r4, [r5, #0]
 801108e:	2601      	movs	r6, #1
 8011090:	1c95      	adds	r5, r2, #2
 8011092:	f033 0210 	bics.w	r2, r3, #16
 8011096:	d115      	bne.n	80110c4 <_strtol_l.isra.0+0x6c>
 8011098:	2c30      	cmp	r4, #48	@ 0x30
 801109a:	d10d      	bne.n	80110b8 <_strtol_l.isra.0+0x60>
 801109c:	782a      	ldrb	r2, [r5, #0]
 801109e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80110a2:	2a58      	cmp	r2, #88	@ 0x58
 80110a4:	d108      	bne.n	80110b8 <_strtol_l.isra.0+0x60>
 80110a6:	786c      	ldrb	r4, [r5, #1]
 80110a8:	3502      	adds	r5, #2
 80110aa:	2310      	movs	r3, #16
 80110ac:	e00a      	b.n	80110c4 <_strtol_l.isra.0+0x6c>
 80110ae:	2c2b      	cmp	r4, #43	@ 0x2b
 80110b0:	bf04      	itt	eq
 80110b2:	782c      	ldrbeq	r4, [r5, #0]
 80110b4:	1c95      	addeq	r5, r2, #2
 80110b6:	e7ec      	b.n	8011092 <_strtol_l.isra.0+0x3a>
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d1f6      	bne.n	80110aa <_strtol_l.isra.0+0x52>
 80110bc:	2c30      	cmp	r4, #48	@ 0x30
 80110be:	bf14      	ite	ne
 80110c0:	230a      	movne	r3, #10
 80110c2:	2308      	moveq	r3, #8
 80110c4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80110c8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80110cc:	2200      	movs	r2, #0
 80110ce:	fbbc f9f3 	udiv	r9, ip, r3
 80110d2:	4610      	mov	r0, r2
 80110d4:	fb03 ca19 	mls	sl, r3, r9, ip
 80110d8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80110dc:	2f09      	cmp	r7, #9
 80110de:	d80f      	bhi.n	8011100 <_strtol_l.isra.0+0xa8>
 80110e0:	463c      	mov	r4, r7
 80110e2:	42a3      	cmp	r3, r4
 80110e4:	dd1b      	ble.n	801111e <_strtol_l.isra.0+0xc6>
 80110e6:	1c57      	adds	r7, r2, #1
 80110e8:	d007      	beq.n	80110fa <_strtol_l.isra.0+0xa2>
 80110ea:	4581      	cmp	r9, r0
 80110ec:	d314      	bcc.n	8011118 <_strtol_l.isra.0+0xc0>
 80110ee:	d101      	bne.n	80110f4 <_strtol_l.isra.0+0x9c>
 80110f0:	45a2      	cmp	sl, r4
 80110f2:	db11      	blt.n	8011118 <_strtol_l.isra.0+0xc0>
 80110f4:	fb00 4003 	mla	r0, r0, r3, r4
 80110f8:	2201      	movs	r2, #1
 80110fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80110fe:	e7eb      	b.n	80110d8 <_strtol_l.isra.0+0x80>
 8011100:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011104:	2f19      	cmp	r7, #25
 8011106:	d801      	bhi.n	801110c <_strtol_l.isra.0+0xb4>
 8011108:	3c37      	subs	r4, #55	@ 0x37
 801110a:	e7ea      	b.n	80110e2 <_strtol_l.isra.0+0x8a>
 801110c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011110:	2f19      	cmp	r7, #25
 8011112:	d804      	bhi.n	801111e <_strtol_l.isra.0+0xc6>
 8011114:	3c57      	subs	r4, #87	@ 0x57
 8011116:	e7e4      	b.n	80110e2 <_strtol_l.isra.0+0x8a>
 8011118:	f04f 32ff 	mov.w	r2, #4294967295
 801111c:	e7ed      	b.n	80110fa <_strtol_l.isra.0+0xa2>
 801111e:	1c53      	adds	r3, r2, #1
 8011120:	d108      	bne.n	8011134 <_strtol_l.isra.0+0xdc>
 8011122:	2322      	movs	r3, #34	@ 0x22
 8011124:	f8ce 3000 	str.w	r3, [lr]
 8011128:	4660      	mov	r0, ip
 801112a:	f1b8 0f00 	cmp.w	r8, #0
 801112e:	d0a0      	beq.n	8011072 <_strtol_l.isra.0+0x1a>
 8011130:	1e69      	subs	r1, r5, #1
 8011132:	e006      	b.n	8011142 <_strtol_l.isra.0+0xea>
 8011134:	b106      	cbz	r6, 8011138 <_strtol_l.isra.0+0xe0>
 8011136:	4240      	negs	r0, r0
 8011138:	f1b8 0f00 	cmp.w	r8, #0
 801113c:	d099      	beq.n	8011072 <_strtol_l.isra.0+0x1a>
 801113e:	2a00      	cmp	r2, #0
 8011140:	d1f6      	bne.n	8011130 <_strtol_l.isra.0+0xd8>
 8011142:	f8c8 1000 	str.w	r1, [r8]
 8011146:	e794      	b.n	8011072 <_strtol_l.isra.0+0x1a>
 8011148:	08012811 	.word	0x08012811

0801114c <_strtol_r>:
 801114c:	f7ff bf84 	b.w	8011058 <_strtol_l.isra.0>

08011150 <__ssputs_r>:
 8011150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011154:	688e      	ldr	r6, [r1, #8]
 8011156:	461f      	mov	r7, r3
 8011158:	42be      	cmp	r6, r7
 801115a:	680b      	ldr	r3, [r1, #0]
 801115c:	4682      	mov	sl, r0
 801115e:	460c      	mov	r4, r1
 8011160:	4690      	mov	r8, r2
 8011162:	d82d      	bhi.n	80111c0 <__ssputs_r+0x70>
 8011164:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011168:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801116c:	d026      	beq.n	80111bc <__ssputs_r+0x6c>
 801116e:	6965      	ldr	r5, [r4, #20]
 8011170:	6909      	ldr	r1, [r1, #16]
 8011172:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011176:	eba3 0901 	sub.w	r9, r3, r1
 801117a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801117e:	1c7b      	adds	r3, r7, #1
 8011180:	444b      	add	r3, r9
 8011182:	106d      	asrs	r5, r5, #1
 8011184:	429d      	cmp	r5, r3
 8011186:	bf38      	it	cc
 8011188:	461d      	movcc	r5, r3
 801118a:	0553      	lsls	r3, r2, #21
 801118c:	d527      	bpl.n	80111de <__ssputs_r+0x8e>
 801118e:	4629      	mov	r1, r5
 8011190:	f7fe fc74 	bl	800fa7c <_malloc_r>
 8011194:	4606      	mov	r6, r0
 8011196:	b360      	cbz	r0, 80111f2 <__ssputs_r+0xa2>
 8011198:	6921      	ldr	r1, [r4, #16]
 801119a:	464a      	mov	r2, r9
 801119c:	f7fd fdfd 	bl	800ed9a <memcpy>
 80111a0:	89a3      	ldrh	r3, [r4, #12]
 80111a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80111a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80111aa:	81a3      	strh	r3, [r4, #12]
 80111ac:	6126      	str	r6, [r4, #16]
 80111ae:	6165      	str	r5, [r4, #20]
 80111b0:	444e      	add	r6, r9
 80111b2:	eba5 0509 	sub.w	r5, r5, r9
 80111b6:	6026      	str	r6, [r4, #0]
 80111b8:	60a5      	str	r5, [r4, #8]
 80111ba:	463e      	mov	r6, r7
 80111bc:	42be      	cmp	r6, r7
 80111be:	d900      	bls.n	80111c2 <__ssputs_r+0x72>
 80111c0:	463e      	mov	r6, r7
 80111c2:	6820      	ldr	r0, [r4, #0]
 80111c4:	4632      	mov	r2, r6
 80111c6:	4641      	mov	r1, r8
 80111c8:	f000 f9c6 	bl	8011558 <memmove>
 80111cc:	68a3      	ldr	r3, [r4, #8]
 80111ce:	1b9b      	subs	r3, r3, r6
 80111d0:	60a3      	str	r3, [r4, #8]
 80111d2:	6823      	ldr	r3, [r4, #0]
 80111d4:	4433      	add	r3, r6
 80111d6:	6023      	str	r3, [r4, #0]
 80111d8:	2000      	movs	r0, #0
 80111da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80111de:	462a      	mov	r2, r5
 80111e0:	f000 fd7b 	bl	8011cda <_realloc_r>
 80111e4:	4606      	mov	r6, r0
 80111e6:	2800      	cmp	r0, #0
 80111e8:	d1e0      	bne.n	80111ac <__ssputs_r+0x5c>
 80111ea:	6921      	ldr	r1, [r4, #16]
 80111ec:	4650      	mov	r0, sl
 80111ee:	f7fe fbd1 	bl	800f994 <_free_r>
 80111f2:	230c      	movs	r3, #12
 80111f4:	f8ca 3000 	str.w	r3, [sl]
 80111f8:	89a3      	ldrh	r3, [r4, #12]
 80111fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80111fe:	81a3      	strh	r3, [r4, #12]
 8011200:	f04f 30ff 	mov.w	r0, #4294967295
 8011204:	e7e9      	b.n	80111da <__ssputs_r+0x8a>
	...

08011208 <_svfiprintf_r>:
 8011208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801120c:	4698      	mov	r8, r3
 801120e:	898b      	ldrh	r3, [r1, #12]
 8011210:	061b      	lsls	r3, r3, #24
 8011212:	b09d      	sub	sp, #116	@ 0x74
 8011214:	4607      	mov	r7, r0
 8011216:	460d      	mov	r5, r1
 8011218:	4614      	mov	r4, r2
 801121a:	d510      	bpl.n	801123e <_svfiprintf_r+0x36>
 801121c:	690b      	ldr	r3, [r1, #16]
 801121e:	b973      	cbnz	r3, 801123e <_svfiprintf_r+0x36>
 8011220:	2140      	movs	r1, #64	@ 0x40
 8011222:	f7fe fc2b 	bl	800fa7c <_malloc_r>
 8011226:	6028      	str	r0, [r5, #0]
 8011228:	6128      	str	r0, [r5, #16]
 801122a:	b930      	cbnz	r0, 801123a <_svfiprintf_r+0x32>
 801122c:	230c      	movs	r3, #12
 801122e:	603b      	str	r3, [r7, #0]
 8011230:	f04f 30ff 	mov.w	r0, #4294967295
 8011234:	b01d      	add	sp, #116	@ 0x74
 8011236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801123a:	2340      	movs	r3, #64	@ 0x40
 801123c:	616b      	str	r3, [r5, #20]
 801123e:	2300      	movs	r3, #0
 8011240:	9309      	str	r3, [sp, #36]	@ 0x24
 8011242:	2320      	movs	r3, #32
 8011244:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011248:	f8cd 800c 	str.w	r8, [sp, #12]
 801124c:	2330      	movs	r3, #48	@ 0x30
 801124e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80113ec <_svfiprintf_r+0x1e4>
 8011252:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011256:	f04f 0901 	mov.w	r9, #1
 801125a:	4623      	mov	r3, r4
 801125c:	469a      	mov	sl, r3
 801125e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011262:	b10a      	cbz	r2, 8011268 <_svfiprintf_r+0x60>
 8011264:	2a25      	cmp	r2, #37	@ 0x25
 8011266:	d1f9      	bne.n	801125c <_svfiprintf_r+0x54>
 8011268:	ebba 0b04 	subs.w	fp, sl, r4
 801126c:	d00b      	beq.n	8011286 <_svfiprintf_r+0x7e>
 801126e:	465b      	mov	r3, fp
 8011270:	4622      	mov	r2, r4
 8011272:	4629      	mov	r1, r5
 8011274:	4638      	mov	r0, r7
 8011276:	f7ff ff6b 	bl	8011150 <__ssputs_r>
 801127a:	3001      	adds	r0, #1
 801127c:	f000 80a7 	beq.w	80113ce <_svfiprintf_r+0x1c6>
 8011280:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011282:	445a      	add	r2, fp
 8011284:	9209      	str	r2, [sp, #36]	@ 0x24
 8011286:	f89a 3000 	ldrb.w	r3, [sl]
 801128a:	2b00      	cmp	r3, #0
 801128c:	f000 809f 	beq.w	80113ce <_svfiprintf_r+0x1c6>
 8011290:	2300      	movs	r3, #0
 8011292:	f04f 32ff 	mov.w	r2, #4294967295
 8011296:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801129a:	f10a 0a01 	add.w	sl, sl, #1
 801129e:	9304      	str	r3, [sp, #16]
 80112a0:	9307      	str	r3, [sp, #28]
 80112a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80112a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80112a8:	4654      	mov	r4, sl
 80112aa:	2205      	movs	r2, #5
 80112ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112b0:	484e      	ldr	r0, [pc, #312]	@ (80113ec <_svfiprintf_r+0x1e4>)
 80112b2:	f7ef f815 	bl	80002e0 <memchr>
 80112b6:	9a04      	ldr	r2, [sp, #16]
 80112b8:	b9d8      	cbnz	r0, 80112f2 <_svfiprintf_r+0xea>
 80112ba:	06d0      	lsls	r0, r2, #27
 80112bc:	bf44      	itt	mi
 80112be:	2320      	movmi	r3, #32
 80112c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80112c4:	0711      	lsls	r1, r2, #28
 80112c6:	bf44      	itt	mi
 80112c8:	232b      	movmi	r3, #43	@ 0x2b
 80112ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80112ce:	f89a 3000 	ldrb.w	r3, [sl]
 80112d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80112d4:	d015      	beq.n	8011302 <_svfiprintf_r+0xfa>
 80112d6:	9a07      	ldr	r2, [sp, #28]
 80112d8:	4654      	mov	r4, sl
 80112da:	2000      	movs	r0, #0
 80112dc:	f04f 0c0a 	mov.w	ip, #10
 80112e0:	4621      	mov	r1, r4
 80112e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80112e6:	3b30      	subs	r3, #48	@ 0x30
 80112e8:	2b09      	cmp	r3, #9
 80112ea:	d94b      	bls.n	8011384 <_svfiprintf_r+0x17c>
 80112ec:	b1b0      	cbz	r0, 801131c <_svfiprintf_r+0x114>
 80112ee:	9207      	str	r2, [sp, #28]
 80112f0:	e014      	b.n	801131c <_svfiprintf_r+0x114>
 80112f2:	eba0 0308 	sub.w	r3, r0, r8
 80112f6:	fa09 f303 	lsl.w	r3, r9, r3
 80112fa:	4313      	orrs	r3, r2
 80112fc:	9304      	str	r3, [sp, #16]
 80112fe:	46a2      	mov	sl, r4
 8011300:	e7d2      	b.n	80112a8 <_svfiprintf_r+0xa0>
 8011302:	9b03      	ldr	r3, [sp, #12]
 8011304:	1d19      	adds	r1, r3, #4
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	9103      	str	r1, [sp, #12]
 801130a:	2b00      	cmp	r3, #0
 801130c:	bfbb      	ittet	lt
 801130e:	425b      	neglt	r3, r3
 8011310:	f042 0202 	orrlt.w	r2, r2, #2
 8011314:	9307      	strge	r3, [sp, #28]
 8011316:	9307      	strlt	r3, [sp, #28]
 8011318:	bfb8      	it	lt
 801131a:	9204      	strlt	r2, [sp, #16]
 801131c:	7823      	ldrb	r3, [r4, #0]
 801131e:	2b2e      	cmp	r3, #46	@ 0x2e
 8011320:	d10a      	bne.n	8011338 <_svfiprintf_r+0x130>
 8011322:	7863      	ldrb	r3, [r4, #1]
 8011324:	2b2a      	cmp	r3, #42	@ 0x2a
 8011326:	d132      	bne.n	801138e <_svfiprintf_r+0x186>
 8011328:	9b03      	ldr	r3, [sp, #12]
 801132a:	1d1a      	adds	r2, r3, #4
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	9203      	str	r2, [sp, #12]
 8011330:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011334:	3402      	adds	r4, #2
 8011336:	9305      	str	r3, [sp, #20]
 8011338:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80113fc <_svfiprintf_r+0x1f4>
 801133c:	7821      	ldrb	r1, [r4, #0]
 801133e:	2203      	movs	r2, #3
 8011340:	4650      	mov	r0, sl
 8011342:	f7ee ffcd 	bl	80002e0 <memchr>
 8011346:	b138      	cbz	r0, 8011358 <_svfiprintf_r+0x150>
 8011348:	9b04      	ldr	r3, [sp, #16]
 801134a:	eba0 000a 	sub.w	r0, r0, sl
 801134e:	2240      	movs	r2, #64	@ 0x40
 8011350:	4082      	lsls	r2, r0
 8011352:	4313      	orrs	r3, r2
 8011354:	3401      	adds	r4, #1
 8011356:	9304      	str	r3, [sp, #16]
 8011358:	f814 1b01 	ldrb.w	r1, [r4], #1
 801135c:	4824      	ldr	r0, [pc, #144]	@ (80113f0 <_svfiprintf_r+0x1e8>)
 801135e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011362:	2206      	movs	r2, #6
 8011364:	f7ee ffbc 	bl	80002e0 <memchr>
 8011368:	2800      	cmp	r0, #0
 801136a:	d036      	beq.n	80113da <_svfiprintf_r+0x1d2>
 801136c:	4b21      	ldr	r3, [pc, #132]	@ (80113f4 <_svfiprintf_r+0x1ec>)
 801136e:	bb1b      	cbnz	r3, 80113b8 <_svfiprintf_r+0x1b0>
 8011370:	9b03      	ldr	r3, [sp, #12]
 8011372:	3307      	adds	r3, #7
 8011374:	f023 0307 	bic.w	r3, r3, #7
 8011378:	3308      	adds	r3, #8
 801137a:	9303      	str	r3, [sp, #12]
 801137c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801137e:	4433      	add	r3, r6
 8011380:	9309      	str	r3, [sp, #36]	@ 0x24
 8011382:	e76a      	b.n	801125a <_svfiprintf_r+0x52>
 8011384:	fb0c 3202 	mla	r2, ip, r2, r3
 8011388:	460c      	mov	r4, r1
 801138a:	2001      	movs	r0, #1
 801138c:	e7a8      	b.n	80112e0 <_svfiprintf_r+0xd8>
 801138e:	2300      	movs	r3, #0
 8011390:	3401      	adds	r4, #1
 8011392:	9305      	str	r3, [sp, #20]
 8011394:	4619      	mov	r1, r3
 8011396:	f04f 0c0a 	mov.w	ip, #10
 801139a:	4620      	mov	r0, r4
 801139c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80113a0:	3a30      	subs	r2, #48	@ 0x30
 80113a2:	2a09      	cmp	r2, #9
 80113a4:	d903      	bls.n	80113ae <_svfiprintf_r+0x1a6>
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d0c6      	beq.n	8011338 <_svfiprintf_r+0x130>
 80113aa:	9105      	str	r1, [sp, #20]
 80113ac:	e7c4      	b.n	8011338 <_svfiprintf_r+0x130>
 80113ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80113b2:	4604      	mov	r4, r0
 80113b4:	2301      	movs	r3, #1
 80113b6:	e7f0      	b.n	801139a <_svfiprintf_r+0x192>
 80113b8:	ab03      	add	r3, sp, #12
 80113ba:	9300      	str	r3, [sp, #0]
 80113bc:	462a      	mov	r2, r5
 80113be:	4b0e      	ldr	r3, [pc, #56]	@ (80113f8 <_svfiprintf_r+0x1f0>)
 80113c0:	a904      	add	r1, sp, #16
 80113c2:	4638      	mov	r0, r7
 80113c4:	f7fc fd38 	bl	800de38 <_printf_float>
 80113c8:	1c42      	adds	r2, r0, #1
 80113ca:	4606      	mov	r6, r0
 80113cc:	d1d6      	bne.n	801137c <_svfiprintf_r+0x174>
 80113ce:	89ab      	ldrh	r3, [r5, #12]
 80113d0:	065b      	lsls	r3, r3, #25
 80113d2:	f53f af2d 	bmi.w	8011230 <_svfiprintf_r+0x28>
 80113d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80113d8:	e72c      	b.n	8011234 <_svfiprintf_r+0x2c>
 80113da:	ab03      	add	r3, sp, #12
 80113dc:	9300      	str	r3, [sp, #0]
 80113de:	462a      	mov	r2, r5
 80113e0:	4b05      	ldr	r3, [pc, #20]	@ (80113f8 <_svfiprintf_r+0x1f0>)
 80113e2:	a904      	add	r1, sp, #16
 80113e4:	4638      	mov	r0, r7
 80113e6:	f7fc ffaf 	bl	800e348 <_printf_i>
 80113ea:	e7ed      	b.n	80113c8 <_svfiprintf_r+0x1c0>
 80113ec:	08012609 	.word	0x08012609
 80113f0:	08012613 	.word	0x08012613
 80113f4:	0800de39 	.word	0x0800de39
 80113f8:	08011151 	.word	0x08011151
 80113fc:	0801260f 	.word	0x0801260f

08011400 <__sflush_r>:
 8011400:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011408:	0716      	lsls	r6, r2, #28
 801140a:	4605      	mov	r5, r0
 801140c:	460c      	mov	r4, r1
 801140e:	d454      	bmi.n	80114ba <__sflush_r+0xba>
 8011410:	684b      	ldr	r3, [r1, #4]
 8011412:	2b00      	cmp	r3, #0
 8011414:	dc02      	bgt.n	801141c <__sflush_r+0x1c>
 8011416:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011418:	2b00      	cmp	r3, #0
 801141a:	dd48      	ble.n	80114ae <__sflush_r+0xae>
 801141c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801141e:	2e00      	cmp	r6, #0
 8011420:	d045      	beq.n	80114ae <__sflush_r+0xae>
 8011422:	2300      	movs	r3, #0
 8011424:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011428:	682f      	ldr	r7, [r5, #0]
 801142a:	6a21      	ldr	r1, [r4, #32]
 801142c:	602b      	str	r3, [r5, #0]
 801142e:	d030      	beq.n	8011492 <__sflush_r+0x92>
 8011430:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011432:	89a3      	ldrh	r3, [r4, #12]
 8011434:	0759      	lsls	r1, r3, #29
 8011436:	d505      	bpl.n	8011444 <__sflush_r+0x44>
 8011438:	6863      	ldr	r3, [r4, #4]
 801143a:	1ad2      	subs	r2, r2, r3
 801143c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801143e:	b10b      	cbz	r3, 8011444 <__sflush_r+0x44>
 8011440:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011442:	1ad2      	subs	r2, r2, r3
 8011444:	2300      	movs	r3, #0
 8011446:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011448:	6a21      	ldr	r1, [r4, #32]
 801144a:	4628      	mov	r0, r5
 801144c:	47b0      	blx	r6
 801144e:	1c43      	adds	r3, r0, #1
 8011450:	89a3      	ldrh	r3, [r4, #12]
 8011452:	d106      	bne.n	8011462 <__sflush_r+0x62>
 8011454:	6829      	ldr	r1, [r5, #0]
 8011456:	291d      	cmp	r1, #29
 8011458:	d82b      	bhi.n	80114b2 <__sflush_r+0xb2>
 801145a:	4a2a      	ldr	r2, [pc, #168]	@ (8011504 <__sflush_r+0x104>)
 801145c:	40ca      	lsrs	r2, r1
 801145e:	07d6      	lsls	r6, r2, #31
 8011460:	d527      	bpl.n	80114b2 <__sflush_r+0xb2>
 8011462:	2200      	movs	r2, #0
 8011464:	6062      	str	r2, [r4, #4]
 8011466:	04d9      	lsls	r1, r3, #19
 8011468:	6922      	ldr	r2, [r4, #16]
 801146a:	6022      	str	r2, [r4, #0]
 801146c:	d504      	bpl.n	8011478 <__sflush_r+0x78>
 801146e:	1c42      	adds	r2, r0, #1
 8011470:	d101      	bne.n	8011476 <__sflush_r+0x76>
 8011472:	682b      	ldr	r3, [r5, #0]
 8011474:	b903      	cbnz	r3, 8011478 <__sflush_r+0x78>
 8011476:	6560      	str	r0, [r4, #84]	@ 0x54
 8011478:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801147a:	602f      	str	r7, [r5, #0]
 801147c:	b1b9      	cbz	r1, 80114ae <__sflush_r+0xae>
 801147e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011482:	4299      	cmp	r1, r3
 8011484:	d002      	beq.n	801148c <__sflush_r+0x8c>
 8011486:	4628      	mov	r0, r5
 8011488:	f7fe fa84 	bl	800f994 <_free_r>
 801148c:	2300      	movs	r3, #0
 801148e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011490:	e00d      	b.n	80114ae <__sflush_r+0xae>
 8011492:	2301      	movs	r3, #1
 8011494:	4628      	mov	r0, r5
 8011496:	47b0      	blx	r6
 8011498:	4602      	mov	r2, r0
 801149a:	1c50      	adds	r0, r2, #1
 801149c:	d1c9      	bne.n	8011432 <__sflush_r+0x32>
 801149e:	682b      	ldr	r3, [r5, #0]
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d0c6      	beq.n	8011432 <__sflush_r+0x32>
 80114a4:	2b1d      	cmp	r3, #29
 80114a6:	d001      	beq.n	80114ac <__sflush_r+0xac>
 80114a8:	2b16      	cmp	r3, #22
 80114aa:	d11e      	bne.n	80114ea <__sflush_r+0xea>
 80114ac:	602f      	str	r7, [r5, #0]
 80114ae:	2000      	movs	r0, #0
 80114b0:	e022      	b.n	80114f8 <__sflush_r+0xf8>
 80114b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80114b6:	b21b      	sxth	r3, r3
 80114b8:	e01b      	b.n	80114f2 <__sflush_r+0xf2>
 80114ba:	690f      	ldr	r7, [r1, #16]
 80114bc:	2f00      	cmp	r7, #0
 80114be:	d0f6      	beq.n	80114ae <__sflush_r+0xae>
 80114c0:	0793      	lsls	r3, r2, #30
 80114c2:	680e      	ldr	r6, [r1, #0]
 80114c4:	bf08      	it	eq
 80114c6:	694b      	ldreq	r3, [r1, #20]
 80114c8:	600f      	str	r7, [r1, #0]
 80114ca:	bf18      	it	ne
 80114cc:	2300      	movne	r3, #0
 80114ce:	eba6 0807 	sub.w	r8, r6, r7
 80114d2:	608b      	str	r3, [r1, #8]
 80114d4:	f1b8 0f00 	cmp.w	r8, #0
 80114d8:	dde9      	ble.n	80114ae <__sflush_r+0xae>
 80114da:	6a21      	ldr	r1, [r4, #32]
 80114dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80114de:	4643      	mov	r3, r8
 80114e0:	463a      	mov	r2, r7
 80114e2:	4628      	mov	r0, r5
 80114e4:	47b0      	blx	r6
 80114e6:	2800      	cmp	r0, #0
 80114e8:	dc08      	bgt.n	80114fc <__sflush_r+0xfc>
 80114ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80114f2:	81a3      	strh	r3, [r4, #12]
 80114f4:	f04f 30ff 	mov.w	r0, #4294967295
 80114f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114fc:	4407      	add	r7, r0
 80114fe:	eba8 0800 	sub.w	r8, r8, r0
 8011502:	e7e7      	b.n	80114d4 <__sflush_r+0xd4>
 8011504:	20400001 	.word	0x20400001

08011508 <_fflush_r>:
 8011508:	b538      	push	{r3, r4, r5, lr}
 801150a:	690b      	ldr	r3, [r1, #16]
 801150c:	4605      	mov	r5, r0
 801150e:	460c      	mov	r4, r1
 8011510:	b913      	cbnz	r3, 8011518 <_fflush_r+0x10>
 8011512:	2500      	movs	r5, #0
 8011514:	4628      	mov	r0, r5
 8011516:	bd38      	pop	{r3, r4, r5, pc}
 8011518:	b118      	cbz	r0, 8011522 <_fflush_r+0x1a>
 801151a:	6a03      	ldr	r3, [r0, #32]
 801151c:	b90b      	cbnz	r3, 8011522 <_fflush_r+0x1a>
 801151e:	f7fd fac3 	bl	800eaa8 <__sinit>
 8011522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d0f3      	beq.n	8011512 <_fflush_r+0xa>
 801152a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801152c:	07d0      	lsls	r0, r2, #31
 801152e:	d404      	bmi.n	801153a <_fflush_r+0x32>
 8011530:	0599      	lsls	r1, r3, #22
 8011532:	d402      	bmi.n	801153a <_fflush_r+0x32>
 8011534:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011536:	f7fd fc2e 	bl	800ed96 <__retarget_lock_acquire_recursive>
 801153a:	4628      	mov	r0, r5
 801153c:	4621      	mov	r1, r4
 801153e:	f7ff ff5f 	bl	8011400 <__sflush_r>
 8011542:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011544:	07da      	lsls	r2, r3, #31
 8011546:	4605      	mov	r5, r0
 8011548:	d4e4      	bmi.n	8011514 <_fflush_r+0xc>
 801154a:	89a3      	ldrh	r3, [r4, #12]
 801154c:	059b      	lsls	r3, r3, #22
 801154e:	d4e1      	bmi.n	8011514 <_fflush_r+0xc>
 8011550:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011552:	f7fd fc21 	bl	800ed98 <__retarget_lock_release_recursive>
 8011556:	e7dd      	b.n	8011514 <_fflush_r+0xc>

08011558 <memmove>:
 8011558:	4288      	cmp	r0, r1
 801155a:	b510      	push	{r4, lr}
 801155c:	eb01 0402 	add.w	r4, r1, r2
 8011560:	d902      	bls.n	8011568 <memmove+0x10>
 8011562:	4284      	cmp	r4, r0
 8011564:	4623      	mov	r3, r4
 8011566:	d807      	bhi.n	8011578 <memmove+0x20>
 8011568:	1e43      	subs	r3, r0, #1
 801156a:	42a1      	cmp	r1, r4
 801156c:	d008      	beq.n	8011580 <memmove+0x28>
 801156e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011572:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011576:	e7f8      	b.n	801156a <memmove+0x12>
 8011578:	4402      	add	r2, r0
 801157a:	4601      	mov	r1, r0
 801157c:	428a      	cmp	r2, r1
 801157e:	d100      	bne.n	8011582 <memmove+0x2a>
 8011580:	bd10      	pop	{r4, pc}
 8011582:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011586:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801158a:	e7f7      	b.n	801157c <memmove+0x24>

0801158c <strncmp>:
 801158c:	b510      	push	{r4, lr}
 801158e:	b16a      	cbz	r2, 80115ac <strncmp+0x20>
 8011590:	3901      	subs	r1, #1
 8011592:	1884      	adds	r4, r0, r2
 8011594:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011598:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801159c:	429a      	cmp	r2, r3
 801159e:	d103      	bne.n	80115a8 <strncmp+0x1c>
 80115a0:	42a0      	cmp	r0, r4
 80115a2:	d001      	beq.n	80115a8 <strncmp+0x1c>
 80115a4:	2a00      	cmp	r2, #0
 80115a6:	d1f5      	bne.n	8011594 <strncmp+0x8>
 80115a8:	1ad0      	subs	r0, r2, r3
 80115aa:	bd10      	pop	{r4, pc}
 80115ac:	4610      	mov	r0, r2
 80115ae:	e7fc      	b.n	80115aa <strncmp+0x1e>

080115b0 <_sbrk_r>:
 80115b0:	b538      	push	{r3, r4, r5, lr}
 80115b2:	4d06      	ldr	r5, [pc, #24]	@ (80115cc <_sbrk_r+0x1c>)
 80115b4:	2300      	movs	r3, #0
 80115b6:	4604      	mov	r4, r0
 80115b8:	4608      	mov	r0, r1
 80115ba:	602b      	str	r3, [r5, #0]
 80115bc:	f7f1 fb6e 	bl	8002c9c <_sbrk>
 80115c0:	1c43      	adds	r3, r0, #1
 80115c2:	d102      	bne.n	80115ca <_sbrk_r+0x1a>
 80115c4:	682b      	ldr	r3, [r5, #0]
 80115c6:	b103      	cbz	r3, 80115ca <_sbrk_r+0x1a>
 80115c8:	6023      	str	r3, [r4, #0]
 80115ca:	bd38      	pop	{r3, r4, r5, pc}
 80115cc:	24005454 	.word	0x24005454

080115d0 <nan>:
 80115d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80115d8 <nan+0x8>
 80115d4:	4770      	bx	lr
 80115d6:	bf00      	nop
 80115d8:	00000000 	.word	0x00000000
 80115dc:	7ff80000 	.word	0x7ff80000

080115e0 <__assert_func>:
 80115e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80115e2:	4614      	mov	r4, r2
 80115e4:	461a      	mov	r2, r3
 80115e6:	4b09      	ldr	r3, [pc, #36]	@ (801160c <__assert_func+0x2c>)
 80115e8:	681b      	ldr	r3, [r3, #0]
 80115ea:	4605      	mov	r5, r0
 80115ec:	68d8      	ldr	r0, [r3, #12]
 80115ee:	b14c      	cbz	r4, 8011604 <__assert_func+0x24>
 80115f0:	4b07      	ldr	r3, [pc, #28]	@ (8011610 <__assert_func+0x30>)
 80115f2:	9100      	str	r1, [sp, #0]
 80115f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80115f8:	4906      	ldr	r1, [pc, #24]	@ (8011614 <__assert_func+0x34>)
 80115fa:	462b      	mov	r3, r5
 80115fc:	f000 fba8 	bl	8011d50 <fiprintf>
 8011600:	f000 fbb8 	bl	8011d74 <abort>
 8011604:	4b04      	ldr	r3, [pc, #16]	@ (8011618 <__assert_func+0x38>)
 8011606:	461c      	mov	r4, r3
 8011608:	e7f3      	b.n	80115f2 <__assert_func+0x12>
 801160a:	bf00      	nop
 801160c:	24000354 	.word	0x24000354
 8011610:	08012622 	.word	0x08012622
 8011614:	0801262f 	.word	0x0801262f
 8011618:	0801265d 	.word	0x0801265d

0801161c <_calloc_r>:
 801161c:	b570      	push	{r4, r5, r6, lr}
 801161e:	fba1 5402 	umull	r5, r4, r1, r2
 8011622:	b934      	cbnz	r4, 8011632 <_calloc_r+0x16>
 8011624:	4629      	mov	r1, r5
 8011626:	f7fe fa29 	bl	800fa7c <_malloc_r>
 801162a:	4606      	mov	r6, r0
 801162c:	b928      	cbnz	r0, 801163a <_calloc_r+0x1e>
 801162e:	4630      	mov	r0, r6
 8011630:	bd70      	pop	{r4, r5, r6, pc}
 8011632:	220c      	movs	r2, #12
 8011634:	6002      	str	r2, [r0, #0]
 8011636:	2600      	movs	r6, #0
 8011638:	e7f9      	b.n	801162e <_calloc_r+0x12>
 801163a:	462a      	mov	r2, r5
 801163c:	4621      	mov	r1, r4
 801163e:	f7fd face 	bl	800ebde <memset>
 8011642:	e7f4      	b.n	801162e <_calloc_r+0x12>

08011644 <rshift>:
 8011644:	6903      	ldr	r3, [r0, #16]
 8011646:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801164a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801164e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011652:	f100 0414 	add.w	r4, r0, #20
 8011656:	dd45      	ble.n	80116e4 <rshift+0xa0>
 8011658:	f011 011f 	ands.w	r1, r1, #31
 801165c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011660:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011664:	d10c      	bne.n	8011680 <rshift+0x3c>
 8011666:	f100 0710 	add.w	r7, r0, #16
 801166a:	4629      	mov	r1, r5
 801166c:	42b1      	cmp	r1, r6
 801166e:	d334      	bcc.n	80116da <rshift+0x96>
 8011670:	1a9b      	subs	r3, r3, r2
 8011672:	009b      	lsls	r3, r3, #2
 8011674:	1eea      	subs	r2, r5, #3
 8011676:	4296      	cmp	r6, r2
 8011678:	bf38      	it	cc
 801167a:	2300      	movcc	r3, #0
 801167c:	4423      	add	r3, r4
 801167e:	e015      	b.n	80116ac <rshift+0x68>
 8011680:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011684:	f1c1 0820 	rsb	r8, r1, #32
 8011688:	40cf      	lsrs	r7, r1
 801168a:	f105 0e04 	add.w	lr, r5, #4
 801168e:	46a1      	mov	r9, r4
 8011690:	4576      	cmp	r6, lr
 8011692:	46f4      	mov	ip, lr
 8011694:	d815      	bhi.n	80116c2 <rshift+0x7e>
 8011696:	1a9a      	subs	r2, r3, r2
 8011698:	0092      	lsls	r2, r2, #2
 801169a:	3a04      	subs	r2, #4
 801169c:	3501      	adds	r5, #1
 801169e:	42ae      	cmp	r6, r5
 80116a0:	bf38      	it	cc
 80116a2:	2200      	movcc	r2, #0
 80116a4:	18a3      	adds	r3, r4, r2
 80116a6:	50a7      	str	r7, [r4, r2]
 80116a8:	b107      	cbz	r7, 80116ac <rshift+0x68>
 80116aa:	3304      	adds	r3, #4
 80116ac:	1b1a      	subs	r2, r3, r4
 80116ae:	42a3      	cmp	r3, r4
 80116b0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80116b4:	bf08      	it	eq
 80116b6:	2300      	moveq	r3, #0
 80116b8:	6102      	str	r2, [r0, #16]
 80116ba:	bf08      	it	eq
 80116bc:	6143      	streq	r3, [r0, #20]
 80116be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80116c2:	f8dc c000 	ldr.w	ip, [ip]
 80116c6:	fa0c fc08 	lsl.w	ip, ip, r8
 80116ca:	ea4c 0707 	orr.w	r7, ip, r7
 80116ce:	f849 7b04 	str.w	r7, [r9], #4
 80116d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80116d6:	40cf      	lsrs	r7, r1
 80116d8:	e7da      	b.n	8011690 <rshift+0x4c>
 80116da:	f851 cb04 	ldr.w	ip, [r1], #4
 80116de:	f847 cf04 	str.w	ip, [r7, #4]!
 80116e2:	e7c3      	b.n	801166c <rshift+0x28>
 80116e4:	4623      	mov	r3, r4
 80116e6:	e7e1      	b.n	80116ac <rshift+0x68>

080116e8 <__hexdig_fun>:
 80116e8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80116ec:	2b09      	cmp	r3, #9
 80116ee:	d802      	bhi.n	80116f6 <__hexdig_fun+0xe>
 80116f0:	3820      	subs	r0, #32
 80116f2:	b2c0      	uxtb	r0, r0
 80116f4:	4770      	bx	lr
 80116f6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80116fa:	2b05      	cmp	r3, #5
 80116fc:	d801      	bhi.n	8011702 <__hexdig_fun+0x1a>
 80116fe:	3847      	subs	r0, #71	@ 0x47
 8011700:	e7f7      	b.n	80116f2 <__hexdig_fun+0xa>
 8011702:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8011706:	2b05      	cmp	r3, #5
 8011708:	d801      	bhi.n	801170e <__hexdig_fun+0x26>
 801170a:	3827      	subs	r0, #39	@ 0x27
 801170c:	e7f1      	b.n	80116f2 <__hexdig_fun+0xa>
 801170e:	2000      	movs	r0, #0
 8011710:	4770      	bx	lr
	...

08011714 <__gethex>:
 8011714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011718:	b085      	sub	sp, #20
 801171a:	468a      	mov	sl, r1
 801171c:	9302      	str	r3, [sp, #8]
 801171e:	680b      	ldr	r3, [r1, #0]
 8011720:	9001      	str	r0, [sp, #4]
 8011722:	4690      	mov	r8, r2
 8011724:	1c9c      	adds	r4, r3, #2
 8011726:	46a1      	mov	r9, r4
 8011728:	f814 0b01 	ldrb.w	r0, [r4], #1
 801172c:	2830      	cmp	r0, #48	@ 0x30
 801172e:	d0fa      	beq.n	8011726 <__gethex+0x12>
 8011730:	eba9 0303 	sub.w	r3, r9, r3
 8011734:	f1a3 0b02 	sub.w	fp, r3, #2
 8011738:	f7ff ffd6 	bl	80116e8 <__hexdig_fun>
 801173c:	4605      	mov	r5, r0
 801173e:	2800      	cmp	r0, #0
 8011740:	d168      	bne.n	8011814 <__gethex+0x100>
 8011742:	49a0      	ldr	r1, [pc, #640]	@ (80119c4 <__gethex+0x2b0>)
 8011744:	2201      	movs	r2, #1
 8011746:	4648      	mov	r0, r9
 8011748:	f7ff ff20 	bl	801158c <strncmp>
 801174c:	4607      	mov	r7, r0
 801174e:	2800      	cmp	r0, #0
 8011750:	d167      	bne.n	8011822 <__gethex+0x10e>
 8011752:	f899 0001 	ldrb.w	r0, [r9, #1]
 8011756:	4626      	mov	r6, r4
 8011758:	f7ff ffc6 	bl	80116e8 <__hexdig_fun>
 801175c:	2800      	cmp	r0, #0
 801175e:	d062      	beq.n	8011826 <__gethex+0x112>
 8011760:	4623      	mov	r3, r4
 8011762:	7818      	ldrb	r0, [r3, #0]
 8011764:	2830      	cmp	r0, #48	@ 0x30
 8011766:	4699      	mov	r9, r3
 8011768:	f103 0301 	add.w	r3, r3, #1
 801176c:	d0f9      	beq.n	8011762 <__gethex+0x4e>
 801176e:	f7ff ffbb 	bl	80116e8 <__hexdig_fun>
 8011772:	fab0 f580 	clz	r5, r0
 8011776:	096d      	lsrs	r5, r5, #5
 8011778:	f04f 0b01 	mov.w	fp, #1
 801177c:	464a      	mov	r2, r9
 801177e:	4616      	mov	r6, r2
 8011780:	3201      	adds	r2, #1
 8011782:	7830      	ldrb	r0, [r6, #0]
 8011784:	f7ff ffb0 	bl	80116e8 <__hexdig_fun>
 8011788:	2800      	cmp	r0, #0
 801178a:	d1f8      	bne.n	801177e <__gethex+0x6a>
 801178c:	498d      	ldr	r1, [pc, #564]	@ (80119c4 <__gethex+0x2b0>)
 801178e:	2201      	movs	r2, #1
 8011790:	4630      	mov	r0, r6
 8011792:	f7ff fefb 	bl	801158c <strncmp>
 8011796:	2800      	cmp	r0, #0
 8011798:	d13f      	bne.n	801181a <__gethex+0x106>
 801179a:	b944      	cbnz	r4, 80117ae <__gethex+0x9a>
 801179c:	1c74      	adds	r4, r6, #1
 801179e:	4622      	mov	r2, r4
 80117a0:	4616      	mov	r6, r2
 80117a2:	3201      	adds	r2, #1
 80117a4:	7830      	ldrb	r0, [r6, #0]
 80117a6:	f7ff ff9f 	bl	80116e8 <__hexdig_fun>
 80117aa:	2800      	cmp	r0, #0
 80117ac:	d1f8      	bne.n	80117a0 <__gethex+0x8c>
 80117ae:	1ba4      	subs	r4, r4, r6
 80117b0:	00a7      	lsls	r7, r4, #2
 80117b2:	7833      	ldrb	r3, [r6, #0]
 80117b4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80117b8:	2b50      	cmp	r3, #80	@ 0x50
 80117ba:	d13e      	bne.n	801183a <__gethex+0x126>
 80117bc:	7873      	ldrb	r3, [r6, #1]
 80117be:	2b2b      	cmp	r3, #43	@ 0x2b
 80117c0:	d033      	beq.n	801182a <__gethex+0x116>
 80117c2:	2b2d      	cmp	r3, #45	@ 0x2d
 80117c4:	d034      	beq.n	8011830 <__gethex+0x11c>
 80117c6:	1c71      	adds	r1, r6, #1
 80117c8:	2400      	movs	r4, #0
 80117ca:	7808      	ldrb	r0, [r1, #0]
 80117cc:	f7ff ff8c 	bl	80116e8 <__hexdig_fun>
 80117d0:	1e43      	subs	r3, r0, #1
 80117d2:	b2db      	uxtb	r3, r3
 80117d4:	2b18      	cmp	r3, #24
 80117d6:	d830      	bhi.n	801183a <__gethex+0x126>
 80117d8:	f1a0 0210 	sub.w	r2, r0, #16
 80117dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80117e0:	f7ff ff82 	bl	80116e8 <__hexdig_fun>
 80117e4:	f100 3cff 	add.w	ip, r0, #4294967295
 80117e8:	fa5f fc8c 	uxtb.w	ip, ip
 80117ec:	f1bc 0f18 	cmp.w	ip, #24
 80117f0:	f04f 030a 	mov.w	r3, #10
 80117f4:	d91e      	bls.n	8011834 <__gethex+0x120>
 80117f6:	b104      	cbz	r4, 80117fa <__gethex+0xe6>
 80117f8:	4252      	negs	r2, r2
 80117fa:	4417      	add	r7, r2
 80117fc:	f8ca 1000 	str.w	r1, [sl]
 8011800:	b1ed      	cbz	r5, 801183e <__gethex+0x12a>
 8011802:	f1bb 0f00 	cmp.w	fp, #0
 8011806:	bf0c      	ite	eq
 8011808:	2506      	moveq	r5, #6
 801180a:	2500      	movne	r5, #0
 801180c:	4628      	mov	r0, r5
 801180e:	b005      	add	sp, #20
 8011810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011814:	2500      	movs	r5, #0
 8011816:	462c      	mov	r4, r5
 8011818:	e7b0      	b.n	801177c <__gethex+0x68>
 801181a:	2c00      	cmp	r4, #0
 801181c:	d1c7      	bne.n	80117ae <__gethex+0x9a>
 801181e:	4627      	mov	r7, r4
 8011820:	e7c7      	b.n	80117b2 <__gethex+0x9e>
 8011822:	464e      	mov	r6, r9
 8011824:	462f      	mov	r7, r5
 8011826:	2501      	movs	r5, #1
 8011828:	e7c3      	b.n	80117b2 <__gethex+0x9e>
 801182a:	2400      	movs	r4, #0
 801182c:	1cb1      	adds	r1, r6, #2
 801182e:	e7cc      	b.n	80117ca <__gethex+0xb6>
 8011830:	2401      	movs	r4, #1
 8011832:	e7fb      	b.n	801182c <__gethex+0x118>
 8011834:	fb03 0002 	mla	r0, r3, r2, r0
 8011838:	e7ce      	b.n	80117d8 <__gethex+0xc4>
 801183a:	4631      	mov	r1, r6
 801183c:	e7de      	b.n	80117fc <__gethex+0xe8>
 801183e:	eba6 0309 	sub.w	r3, r6, r9
 8011842:	3b01      	subs	r3, #1
 8011844:	4629      	mov	r1, r5
 8011846:	2b07      	cmp	r3, #7
 8011848:	dc0a      	bgt.n	8011860 <__gethex+0x14c>
 801184a:	9801      	ldr	r0, [sp, #4]
 801184c:	f7fe f9a2 	bl	800fb94 <_Balloc>
 8011850:	4604      	mov	r4, r0
 8011852:	b940      	cbnz	r0, 8011866 <__gethex+0x152>
 8011854:	4b5c      	ldr	r3, [pc, #368]	@ (80119c8 <__gethex+0x2b4>)
 8011856:	4602      	mov	r2, r0
 8011858:	21e4      	movs	r1, #228	@ 0xe4
 801185a:	485c      	ldr	r0, [pc, #368]	@ (80119cc <__gethex+0x2b8>)
 801185c:	f7ff fec0 	bl	80115e0 <__assert_func>
 8011860:	3101      	adds	r1, #1
 8011862:	105b      	asrs	r3, r3, #1
 8011864:	e7ef      	b.n	8011846 <__gethex+0x132>
 8011866:	f100 0a14 	add.w	sl, r0, #20
 801186a:	2300      	movs	r3, #0
 801186c:	4655      	mov	r5, sl
 801186e:	469b      	mov	fp, r3
 8011870:	45b1      	cmp	r9, r6
 8011872:	d337      	bcc.n	80118e4 <__gethex+0x1d0>
 8011874:	f845 bb04 	str.w	fp, [r5], #4
 8011878:	eba5 050a 	sub.w	r5, r5, sl
 801187c:	10ad      	asrs	r5, r5, #2
 801187e:	6125      	str	r5, [r4, #16]
 8011880:	4658      	mov	r0, fp
 8011882:	f7fe fa79 	bl	800fd78 <__hi0bits>
 8011886:	016d      	lsls	r5, r5, #5
 8011888:	f8d8 6000 	ldr.w	r6, [r8]
 801188c:	1a2d      	subs	r5, r5, r0
 801188e:	42b5      	cmp	r5, r6
 8011890:	dd54      	ble.n	801193c <__gethex+0x228>
 8011892:	1bad      	subs	r5, r5, r6
 8011894:	4629      	mov	r1, r5
 8011896:	4620      	mov	r0, r4
 8011898:	f7fe fe02 	bl	80104a0 <__any_on>
 801189c:	4681      	mov	r9, r0
 801189e:	b178      	cbz	r0, 80118c0 <__gethex+0x1ac>
 80118a0:	1e6b      	subs	r3, r5, #1
 80118a2:	1159      	asrs	r1, r3, #5
 80118a4:	f003 021f 	and.w	r2, r3, #31
 80118a8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80118ac:	f04f 0901 	mov.w	r9, #1
 80118b0:	fa09 f202 	lsl.w	r2, r9, r2
 80118b4:	420a      	tst	r2, r1
 80118b6:	d003      	beq.n	80118c0 <__gethex+0x1ac>
 80118b8:	454b      	cmp	r3, r9
 80118ba:	dc36      	bgt.n	801192a <__gethex+0x216>
 80118bc:	f04f 0902 	mov.w	r9, #2
 80118c0:	4629      	mov	r1, r5
 80118c2:	4620      	mov	r0, r4
 80118c4:	f7ff febe 	bl	8011644 <rshift>
 80118c8:	442f      	add	r7, r5
 80118ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80118ce:	42bb      	cmp	r3, r7
 80118d0:	da42      	bge.n	8011958 <__gethex+0x244>
 80118d2:	9801      	ldr	r0, [sp, #4]
 80118d4:	4621      	mov	r1, r4
 80118d6:	f7fe f99d 	bl	800fc14 <_Bfree>
 80118da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80118dc:	2300      	movs	r3, #0
 80118de:	6013      	str	r3, [r2, #0]
 80118e0:	25a3      	movs	r5, #163	@ 0xa3
 80118e2:	e793      	b.n	801180c <__gethex+0xf8>
 80118e4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80118e8:	2a2e      	cmp	r2, #46	@ 0x2e
 80118ea:	d012      	beq.n	8011912 <__gethex+0x1fe>
 80118ec:	2b20      	cmp	r3, #32
 80118ee:	d104      	bne.n	80118fa <__gethex+0x1e6>
 80118f0:	f845 bb04 	str.w	fp, [r5], #4
 80118f4:	f04f 0b00 	mov.w	fp, #0
 80118f8:	465b      	mov	r3, fp
 80118fa:	7830      	ldrb	r0, [r6, #0]
 80118fc:	9303      	str	r3, [sp, #12]
 80118fe:	f7ff fef3 	bl	80116e8 <__hexdig_fun>
 8011902:	9b03      	ldr	r3, [sp, #12]
 8011904:	f000 000f 	and.w	r0, r0, #15
 8011908:	4098      	lsls	r0, r3
 801190a:	ea4b 0b00 	orr.w	fp, fp, r0
 801190e:	3304      	adds	r3, #4
 8011910:	e7ae      	b.n	8011870 <__gethex+0x15c>
 8011912:	45b1      	cmp	r9, r6
 8011914:	d8ea      	bhi.n	80118ec <__gethex+0x1d8>
 8011916:	492b      	ldr	r1, [pc, #172]	@ (80119c4 <__gethex+0x2b0>)
 8011918:	9303      	str	r3, [sp, #12]
 801191a:	2201      	movs	r2, #1
 801191c:	4630      	mov	r0, r6
 801191e:	f7ff fe35 	bl	801158c <strncmp>
 8011922:	9b03      	ldr	r3, [sp, #12]
 8011924:	2800      	cmp	r0, #0
 8011926:	d1e1      	bne.n	80118ec <__gethex+0x1d8>
 8011928:	e7a2      	b.n	8011870 <__gethex+0x15c>
 801192a:	1ea9      	subs	r1, r5, #2
 801192c:	4620      	mov	r0, r4
 801192e:	f7fe fdb7 	bl	80104a0 <__any_on>
 8011932:	2800      	cmp	r0, #0
 8011934:	d0c2      	beq.n	80118bc <__gethex+0x1a8>
 8011936:	f04f 0903 	mov.w	r9, #3
 801193a:	e7c1      	b.n	80118c0 <__gethex+0x1ac>
 801193c:	da09      	bge.n	8011952 <__gethex+0x23e>
 801193e:	1b75      	subs	r5, r6, r5
 8011940:	4621      	mov	r1, r4
 8011942:	9801      	ldr	r0, [sp, #4]
 8011944:	462a      	mov	r2, r5
 8011946:	f7fe fb75 	bl	8010034 <__lshift>
 801194a:	1b7f      	subs	r7, r7, r5
 801194c:	4604      	mov	r4, r0
 801194e:	f100 0a14 	add.w	sl, r0, #20
 8011952:	f04f 0900 	mov.w	r9, #0
 8011956:	e7b8      	b.n	80118ca <__gethex+0x1b6>
 8011958:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801195c:	42bd      	cmp	r5, r7
 801195e:	dd6f      	ble.n	8011a40 <__gethex+0x32c>
 8011960:	1bed      	subs	r5, r5, r7
 8011962:	42ae      	cmp	r6, r5
 8011964:	dc34      	bgt.n	80119d0 <__gethex+0x2bc>
 8011966:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801196a:	2b02      	cmp	r3, #2
 801196c:	d022      	beq.n	80119b4 <__gethex+0x2a0>
 801196e:	2b03      	cmp	r3, #3
 8011970:	d024      	beq.n	80119bc <__gethex+0x2a8>
 8011972:	2b01      	cmp	r3, #1
 8011974:	d115      	bne.n	80119a2 <__gethex+0x28e>
 8011976:	42ae      	cmp	r6, r5
 8011978:	d113      	bne.n	80119a2 <__gethex+0x28e>
 801197a:	2e01      	cmp	r6, #1
 801197c:	d10b      	bne.n	8011996 <__gethex+0x282>
 801197e:	9a02      	ldr	r2, [sp, #8]
 8011980:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011984:	6013      	str	r3, [r2, #0]
 8011986:	2301      	movs	r3, #1
 8011988:	6123      	str	r3, [r4, #16]
 801198a:	f8ca 3000 	str.w	r3, [sl]
 801198e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011990:	2562      	movs	r5, #98	@ 0x62
 8011992:	601c      	str	r4, [r3, #0]
 8011994:	e73a      	b.n	801180c <__gethex+0xf8>
 8011996:	1e71      	subs	r1, r6, #1
 8011998:	4620      	mov	r0, r4
 801199a:	f7fe fd81 	bl	80104a0 <__any_on>
 801199e:	2800      	cmp	r0, #0
 80119a0:	d1ed      	bne.n	801197e <__gethex+0x26a>
 80119a2:	9801      	ldr	r0, [sp, #4]
 80119a4:	4621      	mov	r1, r4
 80119a6:	f7fe f935 	bl	800fc14 <_Bfree>
 80119aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80119ac:	2300      	movs	r3, #0
 80119ae:	6013      	str	r3, [r2, #0]
 80119b0:	2550      	movs	r5, #80	@ 0x50
 80119b2:	e72b      	b.n	801180c <__gethex+0xf8>
 80119b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d1f3      	bne.n	80119a2 <__gethex+0x28e>
 80119ba:	e7e0      	b.n	801197e <__gethex+0x26a>
 80119bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d1dd      	bne.n	801197e <__gethex+0x26a>
 80119c2:	e7ee      	b.n	80119a2 <__gethex+0x28e>
 80119c4:	08012607 	.word	0x08012607
 80119c8:	0801259d 	.word	0x0801259d
 80119cc:	0801265e 	.word	0x0801265e
 80119d0:	1e6f      	subs	r7, r5, #1
 80119d2:	f1b9 0f00 	cmp.w	r9, #0
 80119d6:	d130      	bne.n	8011a3a <__gethex+0x326>
 80119d8:	b127      	cbz	r7, 80119e4 <__gethex+0x2d0>
 80119da:	4639      	mov	r1, r7
 80119dc:	4620      	mov	r0, r4
 80119de:	f7fe fd5f 	bl	80104a0 <__any_on>
 80119e2:	4681      	mov	r9, r0
 80119e4:	117a      	asrs	r2, r7, #5
 80119e6:	2301      	movs	r3, #1
 80119e8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80119ec:	f007 071f 	and.w	r7, r7, #31
 80119f0:	40bb      	lsls	r3, r7
 80119f2:	4213      	tst	r3, r2
 80119f4:	4629      	mov	r1, r5
 80119f6:	4620      	mov	r0, r4
 80119f8:	bf18      	it	ne
 80119fa:	f049 0902 	orrne.w	r9, r9, #2
 80119fe:	f7ff fe21 	bl	8011644 <rshift>
 8011a02:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011a06:	1b76      	subs	r6, r6, r5
 8011a08:	2502      	movs	r5, #2
 8011a0a:	f1b9 0f00 	cmp.w	r9, #0
 8011a0e:	d047      	beq.n	8011aa0 <__gethex+0x38c>
 8011a10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011a14:	2b02      	cmp	r3, #2
 8011a16:	d015      	beq.n	8011a44 <__gethex+0x330>
 8011a18:	2b03      	cmp	r3, #3
 8011a1a:	d017      	beq.n	8011a4c <__gethex+0x338>
 8011a1c:	2b01      	cmp	r3, #1
 8011a1e:	d109      	bne.n	8011a34 <__gethex+0x320>
 8011a20:	f019 0f02 	tst.w	r9, #2
 8011a24:	d006      	beq.n	8011a34 <__gethex+0x320>
 8011a26:	f8da 3000 	ldr.w	r3, [sl]
 8011a2a:	ea49 0903 	orr.w	r9, r9, r3
 8011a2e:	f019 0f01 	tst.w	r9, #1
 8011a32:	d10e      	bne.n	8011a52 <__gethex+0x33e>
 8011a34:	f045 0510 	orr.w	r5, r5, #16
 8011a38:	e032      	b.n	8011aa0 <__gethex+0x38c>
 8011a3a:	f04f 0901 	mov.w	r9, #1
 8011a3e:	e7d1      	b.n	80119e4 <__gethex+0x2d0>
 8011a40:	2501      	movs	r5, #1
 8011a42:	e7e2      	b.n	8011a0a <__gethex+0x2f6>
 8011a44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a46:	f1c3 0301 	rsb	r3, r3, #1
 8011a4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011a4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a4e:	2b00      	cmp	r3, #0
 8011a50:	d0f0      	beq.n	8011a34 <__gethex+0x320>
 8011a52:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011a56:	f104 0314 	add.w	r3, r4, #20
 8011a5a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011a5e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011a62:	f04f 0c00 	mov.w	ip, #0
 8011a66:	4618      	mov	r0, r3
 8011a68:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a6c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011a70:	d01b      	beq.n	8011aaa <__gethex+0x396>
 8011a72:	3201      	adds	r2, #1
 8011a74:	6002      	str	r2, [r0, #0]
 8011a76:	2d02      	cmp	r5, #2
 8011a78:	f104 0314 	add.w	r3, r4, #20
 8011a7c:	d13c      	bne.n	8011af8 <__gethex+0x3e4>
 8011a7e:	f8d8 2000 	ldr.w	r2, [r8]
 8011a82:	3a01      	subs	r2, #1
 8011a84:	42b2      	cmp	r2, r6
 8011a86:	d109      	bne.n	8011a9c <__gethex+0x388>
 8011a88:	1171      	asrs	r1, r6, #5
 8011a8a:	2201      	movs	r2, #1
 8011a8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011a90:	f006 061f 	and.w	r6, r6, #31
 8011a94:	fa02 f606 	lsl.w	r6, r2, r6
 8011a98:	421e      	tst	r6, r3
 8011a9a:	d13a      	bne.n	8011b12 <__gethex+0x3fe>
 8011a9c:	f045 0520 	orr.w	r5, r5, #32
 8011aa0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011aa2:	601c      	str	r4, [r3, #0]
 8011aa4:	9b02      	ldr	r3, [sp, #8]
 8011aa6:	601f      	str	r7, [r3, #0]
 8011aa8:	e6b0      	b.n	801180c <__gethex+0xf8>
 8011aaa:	4299      	cmp	r1, r3
 8011aac:	f843 cc04 	str.w	ip, [r3, #-4]
 8011ab0:	d8d9      	bhi.n	8011a66 <__gethex+0x352>
 8011ab2:	68a3      	ldr	r3, [r4, #8]
 8011ab4:	459b      	cmp	fp, r3
 8011ab6:	db17      	blt.n	8011ae8 <__gethex+0x3d4>
 8011ab8:	6861      	ldr	r1, [r4, #4]
 8011aba:	9801      	ldr	r0, [sp, #4]
 8011abc:	3101      	adds	r1, #1
 8011abe:	f7fe f869 	bl	800fb94 <_Balloc>
 8011ac2:	4681      	mov	r9, r0
 8011ac4:	b918      	cbnz	r0, 8011ace <__gethex+0x3ba>
 8011ac6:	4b1a      	ldr	r3, [pc, #104]	@ (8011b30 <__gethex+0x41c>)
 8011ac8:	4602      	mov	r2, r0
 8011aca:	2184      	movs	r1, #132	@ 0x84
 8011acc:	e6c5      	b.n	801185a <__gethex+0x146>
 8011ace:	6922      	ldr	r2, [r4, #16]
 8011ad0:	3202      	adds	r2, #2
 8011ad2:	f104 010c 	add.w	r1, r4, #12
 8011ad6:	0092      	lsls	r2, r2, #2
 8011ad8:	300c      	adds	r0, #12
 8011ada:	f7fd f95e 	bl	800ed9a <memcpy>
 8011ade:	4621      	mov	r1, r4
 8011ae0:	9801      	ldr	r0, [sp, #4]
 8011ae2:	f7fe f897 	bl	800fc14 <_Bfree>
 8011ae6:	464c      	mov	r4, r9
 8011ae8:	6923      	ldr	r3, [r4, #16]
 8011aea:	1c5a      	adds	r2, r3, #1
 8011aec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011af0:	6122      	str	r2, [r4, #16]
 8011af2:	2201      	movs	r2, #1
 8011af4:	615a      	str	r2, [r3, #20]
 8011af6:	e7be      	b.n	8011a76 <__gethex+0x362>
 8011af8:	6922      	ldr	r2, [r4, #16]
 8011afa:	455a      	cmp	r2, fp
 8011afc:	dd0b      	ble.n	8011b16 <__gethex+0x402>
 8011afe:	2101      	movs	r1, #1
 8011b00:	4620      	mov	r0, r4
 8011b02:	f7ff fd9f 	bl	8011644 <rshift>
 8011b06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011b0a:	3701      	adds	r7, #1
 8011b0c:	42bb      	cmp	r3, r7
 8011b0e:	f6ff aee0 	blt.w	80118d2 <__gethex+0x1be>
 8011b12:	2501      	movs	r5, #1
 8011b14:	e7c2      	b.n	8011a9c <__gethex+0x388>
 8011b16:	f016 061f 	ands.w	r6, r6, #31
 8011b1a:	d0fa      	beq.n	8011b12 <__gethex+0x3fe>
 8011b1c:	4453      	add	r3, sl
 8011b1e:	f1c6 0620 	rsb	r6, r6, #32
 8011b22:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011b26:	f7fe f927 	bl	800fd78 <__hi0bits>
 8011b2a:	42b0      	cmp	r0, r6
 8011b2c:	dbe7      	blt.n	8011afe <__gethex+0x3ea>
 8011b2e:	e7f0      	b.n	8011b12 <__gethex+0x3fe>
 8011b30:	0801259d 	.word	0x0801259d

08011b34 <L_shift>:
 8011b34:	f1c2 0208 	rsb	r2, r2, #8
 8011b38:	0092      	lsls	r2, r2, #2
 8011b3a:	b570      	push	{r4, r5, r6, lr}
 8011b3c:	f1c2 0620 	rsb	r6, r2, #32
 8011b40:	6843      	ldr	r3, [r0, #4]
 8011b42:	6804      	ldr	r4, [r0, #0]
 8011b44:	fa03 f506 	lsl.w	r5, r3, r6
 8011b48:	432c      	orrs	r4, r5
 8011b4a:	40d3      	lsrs	r3, r2
 8011b4c:	6004      	str	r4, [r0, #0]
 8011b4e:	f840 3f04 	str.w	r3, [r0, #4]!
 8011b52:	4288      	cmp	r0, r1
 8011b54:	d3f4      	bcc.n	8011b40 <L_shift+0xc>
 8011b56:	bd70      	pop	{r4, r5, r6, pc}

08011b58 <__match>:
 8011b58:	b530      	push	{r4, r5, lr}
 8011b5a:	6803      	ldr	r3, [r0, #0]
 8011b5c:	3301      	adds	r3, #1
 8011b5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011b62:	b914      	cbnz	r4, 8011b6a <__match+0x12>
 8011b64:	6003      	str	r3, [r0, #0]
 8011b66:	2001      	movs	r0, #1
 8011b68:	bd30      	pop	{r4, r5, pc}
 8011b6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b6e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011b72:	2d19      	cmp	r5, #25
 8011b74:	bf98      	it	ls
 8011b76:	3220      	addls	r2, #32
 8011b78:	42a2      	cmp	r2, r4
 8011b7a:	d0f0      	beq.n	8011b5e <__match+0x6>
 8011b7c:	2000      	movs	r0, #0
 8011b7e:	e7f3      	b.n	8011b68 <__match+0x10>

08011b80 <__hexnan>:
 8011b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b84:	680b      	ldr	r3, [r1, #0]
 8011b86:	6801      	ldr	r1, [r0, #0]
 8011b88:	115e      	asrs	r6, r3, #5
 8011b8a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011b8e:	f013 031f 	ands.w	r3, r3, #31
 8011b92:	b087      	sub	sp, #28
 8011b94:	bf18      	it	ne
 8011b96:	3604      	addne	r6, #4
 8011b98:	2500      	movs	r5, #0
 8011b9a:	1f37      	subs	r7, r6, #4
 8011b9c:	4682      	mov	sl, r0
 8011b9e:	4690      	mov	r8, r2
 8011ba0:	9301      	str	r3, [sp, #4]
 8011ba2:	f846 5c04 	str.w	r5, [r6, #-4]
 8011ba6:	46b9      	mov	r9, r7
 8011ba8:	463c      	mov	r4, r7
 8011baa:	9502      	str	r5, [sp, #8]
 8011bac:	46ab      	mov	fp, r5
 8011bae:	784a      	ldrb	r2, [r1, #1]
 8011bb0:	1c4b      	adds	r3, r1, #1
 8011bb2:	9303      	str	r3, [sp, #12]
 8011bb4:	b342      	cbz	r2, 8011c08 <__hexnan+0x88>
 8011bb6:	4610      	mov	r0, r2
 8011bb8:	9105      	str	r1, [sp, #20]
 8011bba:	9204      	str	r2, [sp, #16]
 8011bbc:	f7ff fd94 	bl	80116e8 <__hexdig_fun>
 8011bc0:	2800      	cmp	r0, #0
 8011bc2:	d151      	bne.n	8011c68 <__hexnan+0xe8>
 8011bc4:	9a04      	ldr	r2, [sp, #16]
 8011bc6:	9905      	ldr	r1, [sp, #20]
 8011bc8:	2a20      	cmp	r2, #32
 8011bca:	d818      	bhi.n	8011bfe <__hexnan+0x7e>
 8011bcc:	9b02      	ldr	r3, [sp, #8]
 8011bce:	459b      	cmp	fp, r3
 8011bd0:	dd13      	ble.n	8011bfa <__hexnan+0x7a>
 8011bd2:	454c      	cmp	r4, r9
 8011bd4:	d206      	bcs.n	8011be4 <__hexnan+0x64>
 8011bd6:	2d07      	cmp	r5, #7
 8011bd8:	dc04      	bgt.n	8011be4 <__hexnan+0x64>
 8011bda:	462a      	mov	r2, r5
 8011bdc:	4649      	mov	r1, r9
 8011bde:	4620      	mov	r0, r4
 8011be0:	f7ff ffa8 	bl	8011b34 <L_shift>
 8011be4:	4544      	cmp	r4, r8
 8011be6:	d952      	bls.n	8011c8e <__hexnan+0x10e>
 8011be8:	2300      	movs	r3, #0
 8011bea:	f1a4 0904 	sub.w	r9, r4, #4
 8011bee:	f844 3c04 	str.w	r3, [r4, #-4]
 8011bf2:	f8cd b008 	str.w	fp, [sp, #8]
 8011bf6:	464c      	mov	r4, r9
 8011bf8:	461d      	mov	r5, r3
 8011bfa:	9903      	ldr	r1, [sp, #12]
 8011bfc:	e7d7      	b.n	8011bae <__hexnan+0x2e>
 8011bfe:	2a29      	cmp	r2, #41	@ 0x29
 8011c00:	d157      	bne.n	8011cb2 <__hexnan+0x132>
 8011c02:	3102      	adds	r1, #2
 8011c04:	f8ca 1000 	str.w	r1, [sl]
 8011c08:	f1bb 0f00 	cmp.w	fp, #0
 8011c0c:	d051      	beq.n	8011cb2 <__hexnan+0x132>
 8011c0e:	454c      	cmp	r4, r9
 8011c10:	d206      	bcs.n	8011c20 <__hexnan+0xa0>
 8011c12:	2d07      	cmp	r5, #7
 8011c14:	dc04      	bgt.n	8011c20 <__hexnan+0xa0>
 8011c16:	462a      	mov	r2, r5
 8011c18:	4649      	mov	r1, r9
 8011c1a:	4620      	mov	r0, r4
 8011c1c:	f7ff ff8a 	bl	8011b34 <L_shift>
 8011c20:	4544      	cmp	r4, r8
 8011c22:	d936      	bls.n	8011c92 <__hexnan+0x112>
 8011c24:	f1a8 0204 	sub.w	r2, r8, #4
 8011c28:	4623      	mov	r3, r4
 8011c2a:	f853 1b04 	ldr.w	r1, [r3], #4
 8011c2e:	f842 1f04 	str.w	r1, [r2, #4]!
 8011c32:	429f      	cmp	r7, r3
 8011c34:	d2f9      	bcs.n	8011c2a <__hexnan+0xaa>
 8011c36:	1b3b      	subs	r3, r7, r4
 8011c38:	f023 0303 	bic.w	r3, r3, #3
 8011c3c:	3304      	adds	r3, #4
 8011c3e:	3401      	adds	r4, #1
 8011c40:	3e03      	subs	r6, #3
 8011c42:	42b4      	cmp	r4, r6
 8011c44:	bf88      	it	hi
 8011c46:	2304      	movhi	r3, #4
 8011c48:	4443      	add	r3, r8
 8011c4a:	2200      	movs	r2, #0
 8011c4c:	f843 2b04 	str.w	r2, [r3], #4
 8011c50:	429f      	cmp	r7, r3
 8011c52:	d2fb      	bcs.n	8011c4c <__hexnan+0xcc>
 8011c54:	683b      	ldr	r3, [r7, #0]
 8011c56:	b91b      	cbnz	r3, 8011c60 <__hexnan+0xe0>
 8011c58:	4547      	cmp	r7, r8
 8011c5a:	d128      	bne.n	8011cae <__hexnan+0x12e>
 8011c5c:	2301      	movs	r3, #1
 8011c5e:	603b      	str	r3, [r7, #0]
 8011c60:	2005      	movs	r0, #5
 8011c62:	b007      	add	sp, #28
 8011c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c68:	3501      	adds	r5, #1
 8011c6a:	2d08      	cmp	r5, #8
 8011c6c:	f10b 0b01 	add.w	fp, fp, #1
 8011c70:	dd06      	ble.n	8011c80 <__hexnan+0x100>
 8011c72:	4544      	cmp	r4, r8
 8011c74:	d9c1      	bls.n	8011bfa <__hexnan+0x7a>
 8011c76:	2300      	movs	r3, #0
 8011c78:	f844 3c04 	str.w	r3, [r4, #-4]
 8011c7c:	2501      	movs	r5, #1
 8011c7e:	3c04      	subs	r4, #4
 8011c80:	6822      	ldr	r2, [r4, #0]
 8011c82:	f000 000f 	and.w	r0, r0, #15
 8011c86:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011c8a:	6020      	str	r0, [r4, #0]
 8011c8c:	e7b5      	b.n	8011bfa <__hexnan+0x7a>
 8011c8e:	2508      	movs	r5, #8
 8011c90:	e7b3      	b.n	8011bfa <__hexnan+0x7a>
 8011c92:	9b01      	ldr	r3, [sp, #4]
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d0dd      	beq.n	8011c54 <__hexnan+0xd4>
 8011c98:	f1c3 0320 	rsb	r3, r3, #32
 8011c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8011ca0:	40da      	lsrs	r2, r3
 8011ca2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011ca6:	4013      	ands	r3, r2
 8011ca8:	f846 3c04 	str.w	r3, [r6, #-4]
 8011cac:	e7d2      	b.n	8011c54 <__hexnan+0xd4>
 8011cae:	3f04      	subs	r7, #4
 8011cb0:	e7d0      	b.n	8011c54 <__hexnan+0xd4>
 8011cb2:	2004      	movs	r0, #4
 8011cb4:	e7d5      	b.n	8011c62 <__hexnan+0xe2>

08011cb6 <__ascii_mbtowc>:
 8011cb6:	b082      	sub	sp, #8
 8011cb8:	b901      	cbnz	r1, 8011cbc <__ascii_mbtowc+0x6>
 8011cba:	a901      	add	r1, sp, #4
 8011cbc:	b142      	cbz	r2, 8011cd0 <__ascii_mbtowc+0x1a>
 8011cbe:	b14b      	cbz	r3, 8011cd4 <__ascii_mbtowc+0x1e>
 8011cc0:	7813      	ldrb	r3, [r2, #0]
 8011cc2:	600b      	str	r3, [r1, #0]
 8011cc4:	7812      	ldrb	r2, [r2, #0]
 8011cc6:	1e10      	subs	r0, r2, #0
 8011cc8:	bf18      	it	ne
 8011cca:	2001      	movne	r0, #1
 8011ccc:	b002      	add	sp, #8
 8011cce:	4770      	bx	lr
 8011cd0:	4610      	mov	r0, r2
 8011cd2:	e7fb      	b.n	8011ccc <__ascii_mbtowc+0x16>
 8011cd4:	f06f 0001 	mvn.w	r0, #1
 8011cd8:	e7f8      	b.n	8011ccc <__ascii_mbtowc+0x16>

08011cda <_realloc_r>:
 8011cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cde:	4607      	mov	r7, r0
 8011ce0:	4614      	mov	r4, r2
 8011ce2:	460d      	mov	r5, r1
 8011ce4:	b921      	cbnz	r1, 8011cf0 <_realloc_r+0x16>
 8011ce6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011cea:	4611      	mov	r1, r2
 8011cec:	f7fd bec6 	b.w	800fa7c <_malloc_r>
 8011cf0:	b92a      	cbnz	r2, 8011cfe <_realloc_r+0x24>
 8011cf2:	f7fd fe4f 	bl	800f994 <_free_r>
 8011cf6:	4625      	mov	r5, r4
 8011cf8:	4628      	mov	r0, r5
 8011cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011cfe:	f000 f840 	bl	8011d82 <_malloc_usable_size_r>
 8011d02:	4284      	cmp	r4, r0
 8011d04:	4606      	mov	r6, r0
 8011d06:	d802      	bhi.n	8011d0e <_realloc_r+0x34>
 8011d08:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011d0c:	d8f4      	bhi.n	8011cf8 <_realloc_r+0x1e>
 8011d0e:	4621      	mov	r1, r4
 8011d10:	4638      	mov	r0, r7
 8011d12:	f7fd feb3 	bl	800fa7c <_malloc_r>
 8011d16:	4680      	mov	r8, r0
 8011d18:	b908      	cbnz	r0, 8011d1e <_realloc_r+0x44>
 8011d1a:	4645      	mov	r5, r8
 8011d1c:	e7ec      	b.n	8011cf8 <_realloc_r+0x1e>
 8011d1e:	42b4      	cmp	r4, r6
 8011d20:	4622      	mov	r2, r4
 8011d22:	4629      	mov	r1, r5
 8011d24:	bf28      	it	cs
 8011d26:	4632      	movcs	r2, r6
 8011d28:	f7fd f837 	bl	800ed9a <memcpy>
 8011d2c:	4629      	mov	r1, r5
 8011d2e:	4638      	mov	r0, r7
 8011d30:	f7fd fe30 	bl	800f994 <_free_r>
 8011d34:	e7f1      	b.n	8011d1a <_realloc_r+0x40>

08011d36 <__ascii_wctomb>:
 8011d36:	4603      	mov	r3, r0
 8011d38:	4608      	mov	r0, r1
 8011d3a:	b141      	cbz	r1, 8011d4e <__ascii_wctomb+0x18>
 8011d3c:	2aff      	cmp	r2, #255	@ 0xff
 8011d3e:	d904      	bls.n	8011d4a <__ascii_wctomb+0x14>
 8011d40:	228a      	movs	r2, #138	@ 0x8a
 8011d42:	601a      	str	r2, [r3, #0]
 8011d44:	f04f 30ff 	mov.w	r0, #4294967295
 8011d48:	4770      	bx	lr
 8011d4a:	700a      	strb	r2, [r1, #0]
 8011d4c:	2001      	movs	r0, #1
 8011d4e:	4770      	bx	lr

08011d50 <fiprintf>:
 8011d50:	b40e      	push	{r1, r2, r3}
 8011d52:	b503      	push	{r0, r1, lr}
 8011d54:	4601      	mov	r1, r0
 8011d56:	ab03      	add	r3, sp, #12
 8011d58:	4805      	ldr	r0, [pc, #20]	@ (8011d70 <fiprintf+0x20>)
 8011d5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d5e:	6800      	ldr	r0, [r0, #0]
 8011d60:	9301      	str	r3, [sp, #4]
 8011d62:	f000 f83f 	bl	8011de4 <_vfiprintf_r>
 8011d66:	b002      	add	sp, #8
 8011d68:	f85d eb04 	ldr.w	lr, [sp], #4
 8011d6c:	b003      	add	sp, #12
 8011d6e:	4770      	bx	lr
 8011d70:	24000354 	.word	0x24000354

08011d74 <abort>:
 8011d74:	b508      	push	{r3, lr}
 8011d76:	2006      	movs	r0, #6
 8011d78:	f000 fa08 	bl	801218c <raise>
 8011d7c:	2001      	movs	r0, #1
 8011d7e:	f7f0 ff15 	bl	8002bac <_exit>

08011d82 <_malloc_usable_size_r>:
 8011d82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011d86:	1f18      	subs	r0, r3, #4
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	bfbc      	itt	lt
 8011d8c:	580b      	ldrlt	r3, [r1, r0]
 8011d8e:	18c0      	addlt	r0, r0, r3
 8011d90:	4770      	bx	lr

08011d92 <__sfputc_r>:
 8011d92:	6893      	ldr	r3, [r2, #8]
 8011d94:	3b01      	subs	r3, #1
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	b410      	push	{r4}
 8011d9a:	6093      	str	r3, [r2, #8]
 8011d9c:	da08      	bge.n	8011db0 <__sfputc_r+0x1e>
 8011d9e:	6994      	ldr	r4, [r2, #24]
 8011da0:	42a3      	cmp	r3, r4
 8011da2:	db01      	blt.n	8011da8 <__sfputc_r+0x16>
 8011da4:	290a      	cmp	r1, #10
 8011da6:	d103      	bne.n	8011db0 <__sfputc_r+0x1e>
 8011da8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011dac:	f000 b932 	b.w	8012014 <__swbuf_r>
 8011db0:	6813      	ldr	r3, [r2, #0]
 8011db2:	1c58      	adds	r0, r3, #1
 8011db4:	6010      	str	r0, [r2, #0]
 8011db6:	7019      	strb	r1, [r3, #0]
 8011db8:	4608      	mov	r0, r1
 8011dba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011dbe:	4770      	bx	lr

08011dc0 <__sfputs_r>:
 8011dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dc2:	4606      	mov	r6, r0
 8011dc4:	460f      	mov	r7, r1
 8011dc6:	4614      	mov	r4, r2
 8011dc8:	18d5      	adds	r5, r2, r3
 8011dca:	42ac      	cmp	r4, r5
 8011dcc:	d101      	bne.n	8011dd2 <__sfputs_r+0x12>
 8011dce:	2000      	movs	r0, #0
 8011dd0:	e007      	b.n	8011de2 <__sfputs_r+0x22>
 8011dd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011dd6:	463a      	mov	r2, r7
 8011dd8:	4630      	mov	r0, r6
 8011dda:	f7ff ffda 	bl	8011d92 <__sfputc_r>
 8011dde:	1c43      	adds	r3, r0, #1
 8011de0:	d1f3      	bne.n	8011dca <__sfputs_r+0xa>
 8011de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011de4 <_vfiprintf_r>:
 8011de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011de8:	460d      	mov	r5, r1
 8011dea:	b09d      	sub	sp, #116	@ 0x74
 8011dec:	4614      	mov	r4, r2
 8011dee:	4698      	mov	r8, r3
 8011df0:	4606      	mov	r6, r0
 8011df2:	b118      	cbz	r0, 8011dfc <_vfiprintf_r+0x18>
 8011df4:	6a03      	ldr	r3, [r0, #32]
 8011df6:	b90b      	cbnz	r3, 8011dfc <_vfiprintf_r+0x18>
 8011df8:	f7fc fe56 	bl	800eaa8 <__sinit>
 8011dfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011dfe:	07d9      	lsls	r1, r3, #31
 8011e00:	d405      	bmi.n	8011e0e <_vfiprintf_r+0x2a>
 8011e02:	89ab      	ldrh	r3, [r5, #12]
 8011e04:	059a      	lsls	r2, r3, #22
 8011e06:	d402      	bmi.n	8011e0e <_vfiprintf_r+0x2a>
 8011e08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011e0a:	f7fc ffc4 	bl	800ed96 <__retarget_lock_acquire_recursive>
 8011e0e:	89ab      	ldrh	r3, [r5, #12]
 8011e10:	071b      	lsls	r3, r3, #28
 8011e12:	d501      	bpl.n	8011e18 <_vfiprintf_r+0x34>
 8011e14:	692b      	ldr	r3, [r5, #16]
 8011e16:	b99b      	cbnz	r3, 8011e40 <_vfiprintf_r+0x5c>
 8011e18:	4629      	mov	r1, r5
 8011e1a:	4630      	mov	r0, r6
 8011e1c:	f000 f938 	bl	8012090 <__swsetup_r>
 8011e20:	b170      	cbz	r0, 8011e40 <_vfiprintf_r+0x5c>
 8011e22:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011e24:	07dc      	lsls	r4, r3, #31
 8011e26:	d504      	bpl.n	8011e32 <_vfiprintf_r+0x4e>
 8011e28:	f04f 30ff 	mov.w	r0, #4294967295
 8011e2c:	b01d      	add	sp, #116	@ 0x74
 8011e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e32:	89ab      	ldrh	r3, [r5, #12]
 8011e34:	0598      	lsls	r0, r3, #22
 8011e36:	d4f7      	bmi.n	8011e28 <_vfiprintf_r+0x44>
 8011e38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011e3a:	f7fc ffad 	bl	800ed98 <__retarget_lock_release_recursive>
 8011e3e:	e7f3      	b.n	8011e28 <_vfiprintf_r+0x44>
 8011e40:	2300      	movs	r3, #0
 8011e42:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e44:	2320      	movs	r3, #32
 8011e46:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011e4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8011e4e:	2330      	movs	r3, #48	@ 0x30
 8011e50:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012000 <_vfiprintf_r+0x21c>
 8011e54:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011e58:	f04f 0901 	mov.w	r9, #1
 8011e5c:	4623      	mov	r3, r4
 8011e5e:	469a      	mov	sl, r3
 8011e60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011e64:	b10a      	cbz	r2, 8011e6a <_vfiprintf_r+0x86>
 8011e66:	2a25      	cmp	r2, #37	@ 0x25
 8011e68:	d1f9      	bne.n	8011e5e <_vfiprintf_r+0x7a>
 8011e6a:	ebba 0b04 	subs.w	fp, sl, r4
 8011e6e:	d00b      	beq.n	8011e88 <_vfiprintf_r+0xa4>
 8011e70:	465b      	mov	r3, fp
 8011e72:	4622      	mov	r2, r4
 8011e74:	4629      	mov	r1, r5
 8011e76:	4630      	mov	r0, r6
 8011e78:	f7ff ffa2 	bl	8011dc0 <__sfputs_r>
 8011e7c:	3001      	adds	r0, #1
 8011e7e:	f000 80a7 	beq.w	8011fd0 <_vfiprintf_r+0x1ec>
 8011e82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011e84:	445a      	add	r2, fp
 8011e86:	9209      	str	r2, [sp, #36]	@ 0x24
 8011e88:	f89a 3000 	ldrb.w	r3, [sl]
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	f000 809f 	beq.w	8011fd0 <_vfiprintf_r+0x1ec>
 8011e92:	2300      	movs	r3, #0
 8011e94:	f04f 32ff 	mov.w	r2, #4294967295
 8011e98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011e9c:	f10a 0a01 	add.w	sl, sl, #1
 8011ea0:	9304      	str	r3, [sp, #16]
 8011ea2:	9307      	str	r3, [sp, #28]
 8011ea4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011ea8:	931a      	str	r3, [sp, #104]	@ 0x68
 8011eaa:	4654      	mov	r4, sl
 8011eac:	2205      	movs	r2, #5
 8011eae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011eb2:	4853      	ldr	r0, [pc, #332]	@ (8012000 <_vfiprintf_r+0x21c>)
 8011eb4:	f7ee fa14 	bl	80002e0 <memchr>
 8011eb8:	9a04      	ldr	r2, [sp, #16]
 8011eba:	b9d8      	cbnz	r0, 8011ef4 <_vfiprintf_r+0x110>
 8011ebc:	06d1      	lsls	r1, r2, #27
 8011ebe:	bf44      	itt	mi
 8011ec0:	2320      	movmi	r3, #32
 8011ec2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011ec6:	0713      	lsls	r3, r2, #28
 8011ec8:	bf44      	itt	mi
 8011eca:	232b      	movmi	r3, #43	@ 0x2b
 8011ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011ed0:	f89a 3000 	ldrb.w	r3, [sl]
 8011ed4:	2b2a      	cmp	r3, #42	@ 0x2a
 8011ed6:	d015      	beq.n	8011f04 <_vfiprintf_r+0x120>
 8011ed8:	9a07      	ldr	r2, [sp, #28]
 8011eda:	4654      	mov	r4, sl
 8011edc:	2000      	movs	r0, #0
 8011ede:	f04f 0c0a 	mov.w	ip, #10
 8011ee2:	4621      	mov	r1, r4
 8011ee4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011ee8:	3b30      	subs	r3, #48	@ 0x30
 8011eea:	2b09      	cmp	r3, #9
 8011eec:	d94b      	bls.n	8011f86 <_vfiprintf_r+0x1a2>
 8011eee:	b1b0      	cbz	r0, 8011f1e <_vfiprintf_r+0x13a>
 8011ef0:	9207      	str	r2, [sp, #28]
 8011ef2:	e014      	b.n	8011f1e <_vfiprintf_r+0x13a>
 8011ef4:	eba0 0308 	sub.w	r3, r0, r8
 8011ef8:	fa09 f303 	lsl.w	r3, r9, r3
 8011efc:	4313      	orrs	r3, r2
 8011efe:	9304      	str	r3, [sp, #16]
 8011f00:	46a2      	mov	sl, r4
 8011f02:	e7d2      	b.n	8011eaa <_vfiprintf_r+0xc6>
 8011f04:	9b03      	ldr	r3, [sp, #12]
 8011f06:	1d19      	adds	r1, r3, #4
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	9103      	str	r1, [sp, #12]
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	bfbb      	ittet	lt
 8011f10:	425b      	neglt	r3, r3
 8011f12:	f042 0202 	orrlt.w	r2, r2, #2
 8011f16:	9307      	strge	r3, [sp, #28]
 8011f18:	9307      	strlt	r3, [sp, #28]
 8011f1a:	bfb8      	it	lt
 8011f1c:	9204      	strlt	r2, [sp, #16]
 8011f1e:	7823      	ldrb	r3, [r4, #0]
 8011f20:	2b2e      	cmp	r3, #46	@ 0x2e
 8011f22:	d10a      	bne.n	8011f3a <_vfiprintf_r+0x156>
 8011f24:	7863      	ldrb	r3, [r4, #1]
 8011f26:	2b2a      	cmp	r3, #42	@ 0x2a
 8011f28:	d132      	bne.n	8011f90 <_vfiprintf_r+0x1ac>
 8011f2a:	9b03      	ldr	r3, [sp, #12]
 8011f2c:	1d1a      	adds	r2, r3, #4
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	9203      	str	r2, [sp, #12]
 8011f32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011f36:	3402      	adds	r4, #2
 8011f38:	9305      	str	r3, [sp, #20]
 8011f3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012010 <_vfiprintf_r+0x22c>
 8011f3e:	7821      	ldrb	r1, [r4, #0]
 8011f40:	2203      	movs	r2, #3
 8011f42:	4650      	mov	r0, sl
 8011f44:	f7ee f9cc 	bl	80002e0 <memchr>
 8011f48:	b138      	cbz	r0, 8011f5a <_vfiprintf_r+0x176>
 8011f4a:	9b04      	ldr	r3, [sp, #16]
 8011f4c:	eba0 000a 	sub.w	r0, r0, sl
 8011f50:	2240      	movs	r2, #64	@ 0x40
 8011f52:	4082      	lsls	r2, r0
 8011f54:	4313      	orrs	r3, r2
 8011f56:	3401      	adds	r4, #1
 8011f58:	9304      	str	r3, [sp, #16]
 8011f5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f5e:	4829      	ldr	r0, [pc, #164]	@ (8012004 <_vfiprintf_r+0x220>)
 8011f60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011f64:	2206      	movs	r2, #6
 8011f66:	f7ee f9bb 	bl	80002e0 <memchr>
 8011f6a:	2800      	cmp	r0, #0
 8011f6c:	d03f      	beq.n	8011fee <_vfiprintf_r+0x20a>
 8011f6e:	4b26      	ldr	r3, [pc, #152]	@ (8012008 <_vfiprintf_r+0x224>)
 8011f70:	bb1b      	cbnz	r3, 8011fba <_vfiprintf_r+0x1d6>
 8011f72:	9b03      	ldr	r3, [sp, #12]
 8011f74:	3307      	adds	r3, #7
 8011f76:	f023 0307 	bic.w	r3, r3, #7
 8011f7a:	3308      	adds	r3, #8
 8011f7c:	9303      	str	r3, [sp, #12]
 8011f7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f80:	443b      	add	r3, r7
 8011f82:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f84:	e76a      	b.n	8011e5c <_vfiprintf_r+0x78>
 8011f86:	fb0c 3202 	mla	r2, ip, r2, r3
 8011f8a:	460c      	mov	r4, r1
 8011f8c:	2001      	movs	r0, #1
 8011f8e:	e7a8      	b.n	8011ee2 <_vfiprintf_r+0xfe>
 8011f90:	2300      	movs	r3, #0
 8011f92:	3401      	adds	r4, #1
 8011f94:	9305      	str	r3, [sp, #20]
 8011f96:	4619      	mov	r1, r3
 8011f98:	f04f 0c0a 	mov.w	ip, #10
 8011f9c:	4620      	mov	r0, r4
 8011f9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011fa2:	3a30      	subs	r2, #48	@ 0x30
 8011fa4:	2a09      	cmp	r2, #9
 8011fa6:	d903      	bls.n	8011fb0 <_vfiprintf_r+0x1cc>
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	d0c6      	beq.n	8011f3a <_vfiprintf_r+0x156>
 8011fac:	9105      	str	r1, [sp, #20]
 8011fae:	e7c4      	b.n	8011f3a <_vfiprintf_r+0x156>
 8011fb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8011fb4:	4604      	mov	r4, r0
 8011fb6:	2301      	movs	r3, #1
 8011fb8:	e7f0      	b.n	8011f9c <_vfiprintf_r+0x1b8>
 8011fba:	ab03      	add	r3, sp, #12
 8011fbc:	9300      	str	r3, [sp, #0]
 8011fbe:	462a      	mov	r2, r5
 8011fc0:	4b12      	ldr	r3, [pc, #72]	@ (801200c <_vfiprintf_r+0x228>)
 8011fc2:	a904      	add	r1, sp, #16
 8011fc4:	4630      	mov	r0, r6
 8011fc6:	f7fb ff37 	bl	800de38 <_printf_float>
 8011fca:	4607      	mov	r7, r0
 8011fcc:	1c78      	adds	r0, r7, #1
 8011fce:	d1d6      	bne.n	8011f7e <_vfiprintf_r+0x19a>
 8011fd0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011fd2:	07d9      	lsls	r1, r3, #31
 8011fd4:	d405      	bmi.n	8011fe2 <_vfiprintf_r+0x1fe>
 8011fd6:	89ab      	ldrh	r3, [r5, #12]
 8011fd8:	059a      	lsls	r2, r3, #22
 8011fda:	d402      	bmi.n	8011fe2 <_vfiprintf_r+0x1fe>
 8011fdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011fde:	f7fc fedb 	bl	800ed98 <__retarget_lock_release_recursive>
 8011fe2:	89ab      	ldrh	r3, [r5, #12]
 8011fe4:	065b      	lsls	r3, r3, #25
 8011fe6:	f53f af1f 	bmi.w	8011e28 <_vfiprintf_r+0x44>
 8011fea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011fec:	e71e      	b.n	8011e2c <_vfiprintf_r+0x48>
 8011fee:	ab03      	add	r3, sp, #12
 8011ff0:	9300      	str	r3, [sp, #0]
 8011ff2:	462a      	mov	r2, r5
 8011ff4:	4b05      	ldr	r3, [pc, #20]	@ (801200c <_vfiprintf_r+0x228>)
 8011ff6:	a904      	add	r1, sp, #16
 8011ff8:	4630      	mov	r0, r6
 8011ffa:	f7fc f9a5 	bl	800e348 <_printf_i>
 8011ffe:	e7e4      	b.n	8011fca <_vfiprintf_r+0x1e6>
 8012000:	08012609 	.word	0x08012609
 8012004:	08012613 	.word	0x08012613
 8012008:	0800de39 	.word	0x0800de39
 801200c:	08011dc1 	.word	0x08011dc1
 8012010:	0801260f 	.word	0x0801260f

08012014 <__swbuf_r>:
 8012014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012016:	460e      	mov	r6, r1
 8012018:	4614      	mov	r4, r2
 801201a:	4605      	mov	r5, r0
 801201c:	b118      	cbz	r0, 8012026 <__swbuf_r+0x12>
 801201e:	6a03      	ldr	r3, [r0, #32]
 8012020:	b90b      	cbnz	r3, 8012026 <__swbuf_r+0x12>
 8012022:	f7fc fd41 	bl	800eaa8 <__sinit>
 8012026:	69a3      	ldr	r3, [r4, #24]
 8012028:	60a3      	str	r3, [r4, #8]
 801202a:	89a3      	ldrh	r3, [r4, #12]
 801202c:	071a      	lsls	r2, r3, #28
 801202e:	d501      	bpl.n	8012034 <__swbuf_r+0x20>
 8012030:	6923      	ldr	r3, [r4, #16]
 8012032:	b943      	cbnz	r3, 8012046 <__swbuf_r+0x32>
 8012034:	4621      	mov	r1, r4
 8012036:	4628      	mov	r0, r5
 8012038:	f000 f82a 	bl	8012090 <__swsetup_r>
 801203c:	b118      	cbz	r0, 8012046 <__swbuf_r+0x32>
 801203e:	f04f 37ff 	mov.w	r7, #4294967295
 8012042:	4638      	mov	r0, r7
 8012044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012046:	6823      	ldr	r3, [r4, #0]
 8012048:	6922      	ldr	r2, [r4, #16]
 801204a:	1a98      	subs	r0, r3, r2
 801204c:	6963      	ldr	r3, [r4, #20]
 801204e:	b2f6      	uxtb	r6, r6
 8012050:	4283      	cmp	r3, r0
 8012052:	4637      	mov	r7, r6
 8012054:	dc05      	bgt.n	8012062 <__swbuf_r+0x4e>
 8012056:	4621      	mov	r1, r4
 8012058:	4628      	mov	r0, r5
 801205a:	f7ff fa55 	bl	8011508 <_fflush_r>
 801205e:	2800      	cmp	r0, #0
 8012060:	d1ed      	bne.n	801203e <__swbuf_r+0x2a>
 8012062:	68a3      	ldr	r3, [r4, #8]
 8012064:	3b01      	subs	r3, #1
 8012066:	60a3      	str	r3, [r4, #8]
 8012068:	6823      	ldr	r3, [r4, #0]
 801206a:	1c5a      	adds	r2, r3, #1
 801206c:	6022      	str	r2, [r4, #0]
 801206e:	701e      	strb	r6, [r3, #0]
 8012070:	6962      	ldr	r2, [r4, #20]
 8012072:	1c43      	adds	r3, r0, #1
 8012074:	429a      	cmp	r2, r3
 8012076:	d004      	beq.n	8012082 <__swbuf_r+0x6e>
 8012078:	89a3      	ldrh	r3, [r4, #12]
 801207a:	07db      	lsls	r3, r3, #31
 801207c:	d5e1      	bpl.n	8012042 <__swbuf_r+0x2e>
 801207e:	2e0a      	cmp	r6, #10
 8012080:	d1df      	bne.n	8012042 <__swbuf_r+0x2e>
 8012082:	4621      	mov	r1, r4
 8012084:	4628      	mov	r0, r5
 8012086:	f7ff fa3f 	bl	8011508 <_fflush_r>
 801208a:	2800      	cmp	r0, #0
 801208c:	d0d9      	beq.n	8012042 <__swbuf_r+0x2e>
 801208e:	e7d6      	b.n	801203e <__swbuf_r+0x2a>

08012090 <__swsetup_r>:
 8012090:	b538      	push	{r3, r4, r5, lr}
 8012092:	4b29      	ldr	r3, [pc, #164]	@ (8012138 <__swsetup_r+0xa8>)
 8012094:	4605      	mov	r5, r0
 8012096:	6818      	ldr	r0, [r3, #0]
 8012098:	460c      	mov	r4, r1
 801209a:	b118      	cbz	r0, 80120a4 <__swsetup_r+0x14>
 801209c:	6a03      	ldr	r3, [r0, #32]
 801209e:	b90b      	cbnz	r3, 80120a4 <__swsetup_r+0x14>
 80120a0:	f7fc fd02 	bl	800eaa8 <__sinit>
 80120a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80120a8:	0719      	lsls	r1, r3, #28
 80120aa:	d422      	bmi.n	80120f2 <__swsetup_r+0x62>
 80120ac:	06da      	lsls	r2, r3, #27
 80120ae:	d407      	bmi.n	80120c0 <__swsetup_r+0x30>
 80120b0:	2209      	movs	r2, #9
 80120b2:	602a      	str	r2, [r5, #0]
 80120b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80120b8:	81a3      	strh	r3, [r4, #12]
 80120ba:	f04f 30ff 	mov.w	r0, #4294967295
 80120be:	e033      	b.n	8012128 <__swsetup_r+0x98>
 80120c0:	0758      	lsls	r0, r3, #29
 80120c2:	d512      	bpl.n	80120ea <__swsetup_r+0x5a>
 80120c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80120c6:	b141      	cbz	r1, 80120da <__swsetup_r+0x4a>
 80120c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80120cc:	4299      	cmp	r1, r3
 80120ce:	d002      	beq.n	80120d6 <__swsetup_r+0x46>
 80120d0:	4628      	mov	r0, r5
 80120d2:	f7fd fc5f 	bl	800f994 <_free_r>
 80120d6:	2300      	movs	r3, #0
 80120d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80120da:	89a3      	ldrh	r3, [r4, #12]
 80120dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80120e0:	81a3      	strh	r3, [r4, #12]
 80120e2:	2300      	movs	r3, #0
 80120e4:	6063      	str	r3, [r4, #4]
 80120e6:	6923      	ldr	r3, [r4, #16]
 80120e8:	6023      	str	r3, [r4, #0]
 80120ea:	89a3      	ldrh	r3, [r4, #12]
 80120ec:	f043 0308 	orr.w	r3, r3, #8
 80120f0:	81a3      	strh	r3, [r4, #12]
 80120f2:	6923      	ldr	r3, [r4, #16]
 80120f4:	b94b      	cbnz	r3, 801210a <__swsetup_r+0x7a>
 80120f6:	89a3      	ldrh	r3, [r4, #12]
 80120f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80120fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012100:	d003      	beq.n	801210a <__swsetup_r+0x7a>
 8012102:	4621      	mov	r1, r4
 8012104:	4628      	mov	r0, r5
 8012106:	f000 f883 	bl	8012210 <__smakebuf_r>
 801210a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801210e:	f013 0201 	ands.w	r2, r3, #1
 8012112:	d00a      	beq.n	801212a <__swsetup_r+0x9a>
 8012114:	2200      	movs	r2, #0
 8012116:	60a2      	str	r2, [r4, #8]
 8012118:	6962      	ldr	r2, [r4, #20]
 801211a:	4252      	negs	r2, r2
 801211c:	61a2      	str	r2, [r4, #24]
 801211e:	6922      	ldr	r2, [r4, #16]
 8012120:	b942      	cbnz	r2, 8012134 <__swsetup_r+0xa4>
 8012122:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012126:	d1c5      	bne.n	80120b4 <__swsetup_r+0x24>
 8012128:	bd38      	pop	{r3, r4, r5, pc}
 801212a:	0799      	lsls	r1, r3, #30
 801212c:	bf58      	it	pl
 801212e:	6962      	ldrpl	r2, [r4, #20]
 8012130:	60a2      	str	r2, [r4, #8]
 8012132:	e7f4      	b.n	801211e <__swsetup_r+0x8e>
 8012134:	2000      	movs	r0, #0
 8012136:	e7f7      	b.n	8012128 <__swsetup_r+0x98>
 8012138:	24000354 	.word	0x24000354

0801213c <_raise_r>:
 801213c:	291f      	cmp	r1, #31
 801213e:	b538      	push	{r3, r4, r5, lr}
 8012140:	4605      	mov	r5, r0
 8012142:	460c      	mov	r4, r1
 8012144:	d904      	bls.n	8012150 <_raise_r+0x14>
 8012146:	2316      	movs	r3, #22
 8012148:	6003      	str	r3, [r0, #0]
 801214a:	f04f 30ff 	mov.w	r0, #4294967295
 801214e:	bd38      	pop	{r3, r4, r5, pc}
 8012150:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012152:	b112      	cbz	r2, 801215a <_raise_r+0x1e>
 8012154:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012158:	b94b      	cbnz	r3, 801216e <_raise_r+0x32>
 801215a:	4628      	mov	r0, r5
 801215c:	f000 f830 	bl	80121c0 <_getpid_r>
 8012160:	4622      	mov	r2, r4
 8012162:	4601      	mov	r1, r0
 8012164:	4628      	mov	r0, r5
 8012166:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801216a:	f000 b817 	b.w	801219c <_kill_r>
 801216e:	2b01      	cmp	r3, #1
 8012170:	d00a      	beq.n	8012188 <_raise_r+0x4c>
 8012172:	1c59      	adds	r1, r3, #1
 8012174:	d103      	bne.n	801217e <_raise_r+0x42>
 8012176:	2316      	movs	r3, #22
 8012178:	6003      	str	r3, [r0, #0]
 801217a:	2001      	movs	r0, #1
 801217c:	e7e7      	b.n	801214e <_raise_r+0x12>
 801217e:	2100      	movs	r1, #0
 8012180:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012184:	4620      	mov	r0, r4
 8012186:	4798      	blx	r3
 8012188:	2000      	movs	r0, #0
 801218a:	e7e0      	b.n	801214e <_raise_r+0x12>

0801218c <raise>:
 801218c:	4b02      	ldr	r3, [pc, #8]	@ (8012198 <raise+0xc>)
 801218e:	4601      	mov	r1, r0
 8012190:	6818      	ldr	r0, [r3, #0]
 8012192:	f7ff bfd3 	b.w	801213c <_raise_r>
 8012196:	bf00      	nop
 8012198:	24000354 	.word	0x24000354

0801219c <_kill_r>:
 801219c:	b538      	push	{r3, r4, r5, lr}
 801219e:	4d07      	ldr	r5, [pc, #28]	@ (80121bc <_kill_r+0x20>)
 80121a0:	2300      	movs	r3, #0
 80121a2:	4604      	mov	r4, r0
 80121a4:	4608      	mov	r0, r1
 80121a6:	4611      	mov	r1, r2
 80121a8:	602b      	str	r3, [r5, #0]
 80121aa:	f7f0 fcef 	bl	8002b8c <_kill>
 80121ae:	1c43      	adds	r3, r0, #1
 80121b0:	d102      	bne.n	80121b8 <_kill_r+0x1c>
 80121b2:	682b      	ldr	r3, [r5, #0]
 80121b4:	b103      	cbz	r3, 80121b8 <_kill_r+0x1c>
 80121b6:	6023      	str	r3, [r4, #0]
 80121b8:	bd38      	pop	{r3, r4, r5, pc}
 80121ba:	bf00      	nop
 80121bc:	24005454 	.word	0x24005454

080121c0 <_getpid_r>:
 80121c0:	f7f0 bcdc 	b.w	8002b7c <_getpid>

080121c4 <__swhatbuf_r>:
 80121c4:	b570      	push	{r4, r5, r6, lr}
 80121c6:	460c      	mov	r4, r1
 80121c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121cc:	2900      	cmp	r1, #0
 80121ce:	b096      	sub	sp, #88	@ 0x58
 80121d0:	4615      	mov	r5, r2
 80121d2:	461e      	mov	r6, r3
 80121d4:	da0d      	bge.n	80121f2 <__swhatbuf_r+0x2e>
 80121d6:	89a3      	ldrh	r3, [r4, #12]
 80121d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80121dc:	f04f 0100 	mov.w	r1, #0
 80121e0:	bf14      	ite	ne
 80121e2:	2340      	movne	r3, #64	@ 0x40
 80121e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80121e8:	2000      	movs	r0, #0
 80121ea:	6031      	str	r1, [r6, #0]
 80121ec:	602b      	str	r3, [r5, #0]
 80121ee:	b016      	add	sp, #88	@ 0x58
 80121f0:	bd70      	pop	{r4, r5, r6, pc}
 80121f2:	466a      	mov	r2, sp
 80121f4:	f000 f848 	bl	8012288 <_fstat_r>
 80121f8:	2800      	cmp	r0, #0
 80121fa:	dbec      	blt.n	80121d6 <__swhatbuf_r+0x12>
 80121fc:	9901      	ldr	r1, [sp, #4]
 80121fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012202:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012206:	4259      	negs	r1, r3
 8012208:	4159      	adcs	r1, r3
 801220a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801220e:	e7eb      	b.n	80121e8 <__swhatbuf_r+0x24>

08012210 <__smakebuf_r>:
 8012210:	898b      	ldrh	r3, [r1, #12]
 8012212:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012214:	079d      	lsls	r5, r3, #30
 8012216:	4606      	mov	r6, r0
 8012218:	460c      	mov	r4, r1
 801221a:	d507      	bpl.n	801222c <__smakebuf_r+0x1c>
 801221c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012220:	6023      	str	r3, [r4, #0]
 8012222:	6123      	str	r3, [r4, #16]
 8012224:	2301      	movs	r3, #1
 8012226:	6163      	str	r3, [r4, #20]
 8012228:	b003      	add	sp, #12
 801222a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801222c:	ab01      	add	r3, sp, #4
 801222e:	466a      	mov	r2, sp
 8012230:	f7ff ffc8 	bl	80121c4 <__swhatbuf_r>
 8012234:	9f00      	ldr	r7, [sp, #0]
 8012236:	4605      	mov	r5, r0
 8012238:	4639      	mov	r1, r7
 801223a:	4630      	mov	r0, r6
 801223c:	f7fd fc1e 	bl	800fa7c <_malloc_r>
 8012240:	b948      	cbnz	r0, 8012256 <__smakebuf_r+0x46>
 8012242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012246:	059a      	lsls	r2, r3, #22
 8012248:	d4ee      	bmi.n	8012228 <__smakebuf_r+0x18>
 801224a:	f023 0303 	bic.w	r3, r3, #3
 801224e:	f043 0302 	orr.w	r3, r3, #2
 8012252:	81a3      	strh	r3, [r4, #12]
 8012254:	e7e2      	b.n	801221c <__smakebuf_r+0xc>
 8012256:	89a3      	ldrh	r3, [r4, #12]
 8012258:	6020      	str	r0, [r4, #0]
 801225a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801225e:	81a3      	strh	r3, [r4, #12]
 8012260:	9b01      	ldr	r3, [sp, #4]
 8012262:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012266:	b15b      	cbz	r3, 8012280 <__smakebuf_r+0x70>
 8012268:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801226c:	4630      	mov	r0, r6
 801226e:	f000 f81d 	bl	80122ac <_isatty_r>
 8012272:	b128      	cbz	r0, 8012280 <__smakebuf_r+0x70>
 8012274:	89a3      	ldrh	r3, [r4, #12]
 8012276:	f023 0303 	bic.w	r3, r3, #3
 801227a:	f043 0301 	orr.w	r3, r3, #1
 801227e:	81a3      	strh	r3, [r4, #12]
 8012280:	89a3      	ldrh	r3, [r4, #12]
 8012282:	431d      	orrs	r5, r3
 8012284:	81a5      	strh	r5, [r4, #12]
 8012286:	e7cf      	b.n	8012228 <__smakebuf_r+0x18>

08012288 <_fstat_r>:
 8012288:	b538      	push	{r3, r4, r5, lr}
 801228a:	4d07      	ldr	r5, [pc, #28]	@ (80122a8 <_fstat_r+0x20>)
 801228c:	2300      	movs	r3, #0
 801228e:	4604      	mov	r4, r0
 8012290:	4608      	mov	r0, r1
 8012292:	4611      	mov	r1, r2
 8012294:	602b      	str	r3, [r5, #0]
 8012296:	f7f0 fcd9 	bl	8002c4c <_fstat>
 801229a:	1c43      	adds	r3, r0, #1
 801229c:	d102      	bne.n	80122a4 <_fstat_r+0x1c>
 801229e:	682b      	ldr	r3, [r5, #0]
 80122a0:	b103      	cbz	r3, 80122a4 <_fstat_r+0x1c>
 80122a2:	6023      	str	r3, [r4, #0]
 80122a4:	bd38      	pop	{r3, r4, r5, pc}
 80122a6:	bf00      	nop
 80122a8:	24005454 	.word	0x24005454

080122ac <_isatty_r>:
 80122ac:	b538      	push	{r3, r4, r5, lr}
 80122ae:	4d06      	ldr	r5, [pc, #24]	@ (80122c8 <_isatty_r+0x1c>)
 80122b0:	2300      	movs	r3, #0
 80122b2:	4604      	mov	r4, r0
 80122b4:	4608      	mov	r0, r1
 80122b6:	602b      	str	r3, [r5, #0]
 80122b8:	f7f0 fcd8 	bl	8002c6c <_isatty>
 80122bc:	1c43      	adds	r3, r0, #1
 80122be:	d102      	bne.n	80122c6 <_isatty_r+0x1a>
 80122c0:	682b      	ldr	r3, [r5, #0]
 80122c2:	b103      	cbz	r3, 80122c6 <_isatty_r+0x1a>
 80122c4:	6023      	str	r3, [r4, #0]
 80122c6:	bd38      	pop	{r3, r4, r5, pc}
 80122c8:	24005454 	.word	0x24005454

080122cc <_init>:
 80122cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80122ce:	bf00      	nop
 80122d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80122d2:	bc08      	pop	{r3}
 80122d4:	469e      	mov	lr, r3
 80122d6:	4770      	bx	lr

080122d8 <_fini>:
 80122d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80122da:	bf00      	nop
 80122dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80122de:	bc08      	pop	{r3}
 80122e0:	469e      	mov	lr, r3
 80122e2:	4770      	bx	lr
