$date
	Thu Nov  3 16:29:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 1 ! Q $end
$var reg 1 " Clock $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % Reset $end
$scope module uut $end
$var wire 1 " Clock $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % Reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
1"
x!
$end
#20
0"
#40
0!
1"
1$
0#
#60
0"
0$
#80
1!
1"
1$
1#
#100
0"
1%
0$
#120
0!
1"
1$
0#
#140
0"
0$
#160
1"
1$
1#
#180
