<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Nov 10 16:44:19 2021" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="virtex7" DEVICE="7vx415t" NAME="linear_regression_top" PACKAGE="ffg1157" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_proc_0" PORT="clk"/>
        <CONNECTION INSTANCE="data_path_0" PORT="clk"/>
        <CONNECTION INSTANCE="iteration_ctrl_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_proc_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="data_path_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="iteration_ctrl_0" PORT="rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="alpha_temp_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_alpha_temp_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_0" PORT="alpha_temp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="input_valid_0" SIGIS="undef" SIGNAME="External_Ports_input_valid_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iteration_ctrl_0" PORT="input_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="conv_flag_out" SIGIS="undef" SIGNAME="data_path_0_conv_flag_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_0" PORT="conv_flag_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="theta_0_out" RIGHT="0" SIGIS="undef" SIGNAME="data_path_0_theta_0_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_0" PORT="theta_0_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="theta_1_out" RIGHT="0" SIGIS="undef" SIGNAME="data_path_0_theta_1_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_0" PORT="theta_1_out"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/data_path_0" HWVERSION="1.0" INSTANCE="data_path_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_path" VLNV="xilinx.com:user:data_path:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="linear_regression_top_data_path_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="theta_0_init" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="theta_1_init" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="x_avg" RIGHT="0" SIGIS="undef" SIGNAME="data_proc_0_x_avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_proc_0" PORT="x_avg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="y_avg" RIGHT="0" SIGIS="undef" SIGNAME="data_proc_0_y_avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_proc_0" PORT="y_avg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="x_sqr_avg" RIGHT="0" SIGIS="undef" SIGNAME="data_proc_0_x_sqr_avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_proc_0" PORT="x_sqr_avg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="y_sqr_avg" RIGHT="0" SIGIS="undef" SIGNAME="data_proc_0_y_sqr_avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_proc_0" PORT="y_sqr_avg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="x_mul_y_avg" RIGHT="0" SIGIS="undef" SIGNAME="data_proc_0_x_mul_y_avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_proc_0" PORT="x_mul_y_avg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="alpha_temp" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_alpha_temp_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="alpha_temp_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en_theta_0" SIGIS="undef" SIGNAME="iteration_ctrl_0_en_theta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iteration_ctrl_0" PORT="en_theta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel_theta_0" RIGHT="0" SIGIS="undef" SIGNAME="iteration_ctrl_0_sel_theta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iteration_ctrl_0" PORT="sel_theta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en_theta_1" SIGIS="undef" SIGNAME="iteration_ctrl_0_en_theta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iteration_ctrl_0" PORT="en_theta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel_theta_1" RIGHT="0" SIGIS="undef" SIGNAME="iteration_ctrl_0_sel_theta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iteration_ctrl_0" PORT="sel_theta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="avg_valid_in" SIGIS="undef" SIGNAME="data_proc_0_output_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_proc_0" PORT="output_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="conv_flag_out" SIGIS="undef" SIGNAME="data_path_0_conv_flag_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="conv_flag_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="theta_0_out" RIGHT="0" SIGIS="undef" SIGNAME="data_path_0_theta_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="theta_0_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="theta_1_out" RIGHT="0" SIGIS="undef" SIGNAME="data_path_0_theta_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="theta_1_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/data_proc_0" HWVERSION="1.0" INSTANCE="data_proc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_proc" VLNV="xilinx.com:user:data_proc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="linear_regression_top_data_proc_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="input_valid" SIGIS="undef" SIGNAME="iteration_ctrl_0_xy_valid_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iteration_ctrl_0" PORT="xy_valid_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="x" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="y" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="x_avg" RIGHT="0" SIGIS="undef" SIGNAME="data_proc_0_x_avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_0" PORT="x_avg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="y_avg" RIGHT="0" SIGIS="undef" SIGNAME="data_proc_0_y_avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_0" PORT="y_avg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="x_sqr_avg" RIGHT="0" SIGIS="undef" SIGNAME="data_proc_0_x_sqr_avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_0" PORT="x_sqr_avg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="y_sqr_avg" RIGHT="0" SIGIS="undef" SIGNAME="data_proc_0_y_sqr_avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_0" PORT="y_sqr_avg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="x_mul_y_avg" RIGHT="0" SIGIS="undef" SIGNAME="data_proc_0_x_mul_y_avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_0" PORT="x_mul_y_avg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="output_valid" SIGIS="undef" SIGNAME="data_proc_0_output_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iteration_ctrl_0" PORT="avg_valid_in"/>
            <CONNECTION INSTANCE="data_path_0" PORT="avg_valid_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/iteration_ctrl_0" HWVERSION="1.0" INSTANCE="iteration_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="iteration_ctrl" VLNV="xilinx.com:module_ref:iteration_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IDLE" VALUE="0"/>
        <PARAMETER NAME="WAIT" VALUE="1"/>
        <PARAMETER NAME="INITIAL" VALUE="2"/>
        <PARAMETER NAME="CAL" VALUE="3"/>
        <PARAMETER NAME="UPDATE" VALUE="4"/>
        <PARAMETER NAME="DONE" VALUE="5"/>
        <PARAMETER NAME="sel_init" VALUE="0"/>
        <PARAMETER NAME="sel_theta_cal" VALUE="1"/>
        <PARAMETER NAME="sel_X" VALUE="2"/>
        <PARAMETER NAME="CAL_CYCLE" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="linear_regression_top_iteration_ctrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="input_valid" SIGIS="undef" SIGNAME="External_Ports_input_valid_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="input_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="conv_flag_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="avg_valid_in" SIGIS="undef" SIGNAME="data_proc_0_output_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_proc_0" PORT="output_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="xy_valid_out" SIGIS="undef" SIGNAME="iteration_ctrl_0_xy_valid_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_proc_0" PORT="input_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en_theta" SIGIS="undef" SIGNAME="iteration_ctrl_0_en_theta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_0" PORT="en_theta_0"/>
            <CONNECTION INSTANCE="data_path_0" PORT="en_theta_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="sel_theta" RIGHT="0" SIGIS="undef" SIGNAME="iteration_ctrl_0_sel_theta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_0" PORT="sel_theta_0"/>
            <CONNECTION INSTANCE="data_path_0" PORT="sel_theta_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="output_valid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
