stat,raw_value,agg_value
POWER_LLC_LINEFILL_BUF_R,1548,1548
POWER_LLC_LINEFILL_BUF_W,1539,1539
POWER_LLC_LINEFILL_BUF_R_TAG,1548,1548
POWER_LLC_WB_BUF_R,0,0
POWER_LLC_WB_BUF_W,0,0
POWER_LLC_WB_BUF_R_TAG,0,0
POWER_LLC_R,30228,30228
POWER_LLC_W,1027,1027
POWER_LLC_R_TAG,31767,31767
POWER_MC_R,35179,35179
POWER_MC_W,1539,1539
POWER_BLOCK_STATES_R_CORE_0,22027,22027
POWER_BLOCK_STATES_W_CORE_0,22027,22027
POWER_FETCH_QUEUE_R_CORE_0,17864,17864
POWER_FETCH_QUEUE_W_CORE_0,17864,17864
POWER_INST_QUEUE_R_CORE_0,29159,29159
POWER_INST_QUEUE_W_CORE_0,17864,17864
POWER_BR_PRED_R_CORE_0,136,136
POWER_BR_PRED_W_CORE_0,136,136
POWER_RAS_R_CORE_0,512,512
POWER_RAS_W_CORE_0,0,0
POWER_ICACHE_R_CORE_0,17864,17864
POWER_ICACHE_W_CORE_0,3,3
POWER_ICACHE_R_TAG_CORE_0,17950,17950
POWER_ICACHE_MISS_BUF_R_CORE_0,0,0
POWER_ICACHE_MISS_BUF_W_CORE_0,172,172
POWER_ICACHE_MISS_BUF_R_TAG_CORE_0,86,86
POWER_ICACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_ICACHE_TOT_ACC_CORE_0,0,0
POWER_ICACHE_CONF_CORE_0,0,0
POWER_INST_DECODER_R_CORE_0,17864,17864
POWER_INST_DECODER_W_CORE_0,0,0
POWER_MICRO_OP_SEQ_R_CORE_0,0,0
POWER_MICRO_OP_SEQ_W_CORE_0,0,0
POWER_OPERAND_DECODER_R_CORE_0,17864,17864
POWER_OPERAND_DECODER_W_CORE_0,0,0
POWER_UOP_QUEUE_R_CORE_0,29159,29159
POWER_UOP_QUEUE_W_CORE_0,17864,17864
POWER_REG_RENAMING_TABLE_R_CORE_0,0,0
POWER_REG_RENAMING_TABLE_W_CORE_0,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_0,17864,17864
POWER_FREELIST_R_CORE_0,0,0
POWER_FREELIST_W_CORE_0,0,0
POWER_RESERVATION_STATION_R_CORE_0,30928,30928
POWER_RESERVATION_STATION_W_CORE_0,17864,17864
POWER_RESERVATION_STATION_R_TAG_CORE_0,17864,17864
POWER_RESERVATION_STATION_W_TAG_CORE_0,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_0,17864,17864
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_0,17864,17864
POWER_PAYLOAD_RAM_R_CORE_0,17864,17864
POWER_PAYLOAD_RAM_W_CORE_0,17864,17864
POWER_EX_ALU_R_CORE_0,13832,13832
POWER_EX_FPU_R_CORE_0,0,0
POWER_EX_MUL_R_CORE_0,0,0
POWER_EX_SFU_R_CORE_0,0,0
POWER_REORDER_BUF_R_CORE_0,0,0
POWER_REORDER_BUF_W_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_0,17864,17864
POWER_FP_RENAME_R_CORE_0,0,0
POWER_FP_RENAME_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_CORE_0,0,0
POWER_LOAD_QUEUE_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_0,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_0,0,0
POWER_STORE_QUEUE_R_CORE_0,0,0
POWER_STORE_QUEUE_W_CORE_0,0,0
POWER_STORE_QUEUE_R_TAG_CORE_0,0,0
POWER_STORE_QUEUE_W_TAG_CORE_0,0,0
POWER_DATA_TLB_R_CORE_0,0,0
POWER_DATA_TLB_W_CORE_0,0,0
POWER_DATA_TLB_R_TAG_CORE_0,0,0
POWER_DATA_TLB_W_TAG_CORE_0,0,0
POWER_INT_REGFILE_R_CORE_0,31696,31696
POWER_INT_REGFILE_W_CORE_0,17864,17864
POWER_FP_REGFILE_R_CORE_0,0,0
POWER_FP_REGFILE_W_CORE_0,0,0
POWER_GP_REGISTER_R_CORE_0,31696,31696
POWER_GP_REGISTER_W_CORE_0,17864,17864
POWER_FP_REGISTER_R_CORE_0,0,0
POWER_FP_REGISTER_W_CORE_0,0,0
POWER_SEGMENT_REGISTER_R_CORE_0,4032,4032
POWER_SEGMENT_REGISTER_W_CORE_0,4032,4032
POWER_CONTROL_REGISTER_R_CORE_0,0,0
POWER_CONTROL_REGISTER_W_CORE_0,0,0
POWER_FLAG_REGISTER_R_CORE_0,0,0
POWER_FLAG_REGISTER_W_CORE_0,0,0
POWER_EXEC_BYPASS_CORE_0,17864,17864
POWER_LOAD_BYPASS_CORE_0,5964,5964
POWER_PIPELINE_CORE_0,17864,17864
POWER_DCACHE_MISS_BUF_R_CORE_0,5964,5964
POWER_DCACHE_MISS_BUF_R_TAG_CORE_0,2032,2032
POWER_DCACHE_MISS_BUF_W_CORE_0,2032,2032
POWER_DCACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_0,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_0,1988,1988
POWER_DCACHE_LINEFILL_BUF_W_CORE_0,1988,1988
POWER_L2CACHE_LINEFILL_BUF_W_CORE_0,1988,1988
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_0,1988,1988
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_0,1988,1988
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_0,1988,1988
POWER_DCACHE_WB_BUF_R_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_CORE_0,0,0
POWER_L2CACHE_WB_BUF_W_CORE_0,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_R_CORE_0,912,912
POWER_L2CACHE_R_CORE_0,0,0
POWER_DCACHE_W_CORE_0,112,112
POWER_L2CACHE_W_CORE_0,0,0
POWER_DCACHE_R_TAG_CORE_0,2944,2944
POWER_L2CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_R_CORE_0,0,0
POWER_CONST_CACHE_W_CORE_0,0,0
POWER_CONST_CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_W_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_R_CORE_0,0,0
POWER_TEXTURE_CACHE_W_CORE_0,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_0,0,0
POWER_SHARED_MEM_R_CORE_0,3008,3008
POWER_SHARED_MEM_W_CORE_0,0,0
POWER_SHARED_MEM_R_TAG_CORE_0,3008,3008
POWER_SHARED_MEM_W_TAG_CORE_0,0,0
POWER_BLOCK_STATES_R_CORE_1,22095,22095
POWER_BLOCK_STATES_W_CORE_1,22095,22095
POWER_FETCH_QUEUE_R_CORE_1,17864,17864
POWER_FETCH_QUEUE_W_CORE_1,17864,17864
POWER_INST_QUEUE_R_CORE_1,29212,29212
POWER_INST_QUEUE_W_CORE_1,17864,17864
POWER_BR_PRED_R_CORE_1,136,136
POWER_BR_PRED_W_CORE_1,136,136
POWER_RAS_R_CORE_1,512,512
POWER_RAS_W_CORE_1,0,0
POWER_ICACHE_R_CORE_1,17864,17864
POWER_ICACHE_W_CORE_1,3,3
POWER_ICACHE_R_TAG_CORE_1,17950,17950
POWER_ICACHE_MISS_BUF_R_CORE_1,3,3
POWER_ICACHE_MISS_BUF_W_CORE_1,172,172
POWER_ICACHE_MISS_BUF_R_TAG_CORE_1,86,86
POWER_ICACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_ICACHE_TOT_ACC_CORE_1,0,0
POWER_ICACHE_CONF_CORE_1,0,0
POWER_INST_DECODER_R_CORE_1,17864,17864
POWER_INST_DECODER_W_CORE_1,0,0
POWER_MICRO_OP_SEQ_R_CORE_1,0,0
POWER_MICRO_OP_SEQ_W_CORE_1,0,0
POWER_OPERAND_DECODER_R_CORE_1,17864,17864
POWER_OPERAND_DECODER_W_CORE_1,0,0
POWER_UOP_QUEUE_R_CORE_1,29212,29212
POWER_UOP_QUEUE_W_CORE_1,17864,17864
POWER_REG_RENAMING_TABLE_R_CORE_1,0,0
POWER_REG_RENAMING_TABLE_W_CORE_1,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_1,17864,17864
POWER_FREELIST_R_CORE_1,0,0
POWER_FREELIST_W_CORE_1,0,0
POWER_RESERVATION_STATION_R_CORE_1,30882,30882
POWER_RESERVATION_STATION_W_CORE_1,17864,17864
POWER_RESERVATION_STATION_R_TAG_CORE_1,17864,17864
POWER_RESERVATION_STATION_W_TAG_CORE_1,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_1,17864,17864
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_1,17864,17864
POWER_PAYLOAD_RAM_R_CORE_1,17864,17864
POWER_PAYLOAD_RAM_W_CORE_1,17864,17864
POWER_EX_ALU_R_CORE_1,13832,13832
POWER_EX_FPU_R_CORE_1,0,0
POWER_EX_MUL_R_CORE_1,0,0
POWER_EX_SFU_R_CORE_1,0,0
POWER_REORDER_BUF_R_CORE_1,0,0
POWER_REORDER_BUF_W_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_1,17864,17864
POWER_FP_RENAME_R_CORE_1,0,0
POWER_FP_RENAME_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_CORE_1,0,0
POWER_LOAD_QUEUE_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_1,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_1,0,0
POWER_STORE_QUEUE_R_CORE_1,0,0
POWER_STORE_QUEUE_W_CORE_1,0,0
POWER_STORE_QUEUE_R_TAG_CORE_1,0,0
POWER_STORE_QUEUE_W_TAG_CORE_1,0,0
POWER_DATA_TLB_R_CORE_1,0,0
POWER_DATA_TLB_W_CORE_1,0,0
POWER_DATA_TLB_R_TAG_CORE_1,0,0
POWER_DATA_TLB_W_TAG_CORE_1,0,0
POWER_INT_REGFILE_R_CORE_1,31696,31696
POWER_INT_REGFILE_W_CORE_1,17864,17864
POWER_FP_REGFILE_R_CORE_1,0,0
POWER_FP_REGFILE_W_CORE_1,0,0
POWER_GP_REGISTER_R_CORE_1,31696,31696
POWER_GP_REGISTER_W_CORE_1,17864,17864
POWER_FP_REGISTER_R_CORE_1,0,0
POWER_FP_REGISTER_W_CORE_1,0,0
POWER_SEGMENT_REGISTER_R_CORE_1,4032,4032
POWER_SEGMENT_REGISTER_W_CORE_1,4032,4032
POWER_CONTROL_REGISTER_R_CORE_1,0,0
POWER_CONTROL_REGISTER_W_CORE_1,0,0
POWER_FLAG_REGISTER_R_CORE_1,0,0
POWER_FLAG_REGISTER_W_CORE_1,0,0
POWER_EXEC_BYPASS_CORE_1,17864,17864
POWER_LOAD_BYPASS_CORE_1,5823,5823
POWER_PIPELINE_CORE_1,17864,17864
POWER_DCACHE_MISS_BUF_R_CORE_1,5820,5820
POWER_DCACHE_MISS_BUF_R_TAG_CORE_1,2048,2048
POWER_DCACHE_MISS_BUF_W_CORE_1,2048,2048
POWER_DCACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_1,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_1,1941,1941
POWER_DCACHE_LINEFILL_BUF_W_CORE_1,1941,1941
POWER_L2CACHE_LINEFILL_BUF_W_CORE_1,1941,1941
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_1,1941,1941
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_1,1941,1941
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_1,1941,1941
POWER_DCACHE_WB_BUF_R_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_CORE_1,0,0
POWER_L2CACHE_WB_BUF_W_CORE_1,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_R_CORE_1,896,896
POWER_L2CACHE_R_CORE_1,0,0
POWER_DCACHE_W_CORE_1,128,128
POWER_L2CACHE_W_CORE_1,0,0
POWER_DCACHE_R_TAG_CORE_1,2944,2944
POWER_L2CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_R_CORE_1,0,0
POWER_CONST_CACHE_W_CORE_1,0,0
POWER_CONST_CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_W_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_R_CORE_1,0,0
POWER_TEXTURE_CACHE_W_CORE_1,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_1,0,0
POWER_SHARED_MEM_R_CORE_1,3008,3008
POWER_SHARED_MEM_W_CORE_1,0,0
POWER_SHARED_MEM_R_TAG_CORE_1,3008,3008
POWER_SHARED_MEM_W_TAG_CORE_1,0,0
POWER_BLOCK_STATES_R_CORE_2,22019,22019
POWER_BLOCK_STATES_W_CORE_2,22019,22019
POWER_FETCH_QUEUE_R_CORE_2,17864,17864
POWER_FETCH_QUEUE_W_CORE_2,17864,17864
POWER_INST_QUEUE_R_CORE_2,29345,29345
POWER_INST_QUEUE_W_CORE_2,17864,17864
POWER_BR_PRED_R_CORE_2,136,136
POWER_BR_PRED_W_CORE_2,136,136
POWER_RAS_R_CORE_2,512,512
POWER_RAS_W_CORE_2,0,0
POWER_ICACHE_R_CORE_2,17864,17864
POWER_ICACHE_W_CORE_2,3,3
POWER_ICACHE_R_TAG_CORE_2,17950,17950
POWER_ICACHE_MISS_BUF_R_CORE_2,0,0
POWER_ICACHE_MISS_BUF_W_CORE_2,172,172
POWER_ICACHE_MISS_BUF_R_TAG_CORE_2,86,86
POWER_ICACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_ICACHE_TOT_ACC_CORE_2,0,0
POWER_ICACHE_CONF_CORE_2,0,0
POWER_INST_DECODER_R_CORE_2,17864,17864
POWER_INST_DECODER_W_CORE_2,0,0
POWER_MICRO_OP_SEQ_R_CORE_2,0,0
POWER_MICRO_OP_SEQ_W_CORE_2,0,0
POWER_OPERAND_DECODER_R_CORE_2,17864,17864
POWER_OPERAND_DECODER_W_CORE_2,0,0
POWER_UOP_QUEUE_R_CORE_2,29345,29345
POWER_UOP_QUEUE_W_CORE_2,17864,17864
POWER_REG_RENAMING_TABLE_R_CORE_2,0,0
POWER_REG_RENAMING_TABLE_W_CORE_2,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_2,17864,17864
POWER_FREELIST_R_CORE_2,0,0
POWER_FREELIST_W_CORE_2,0,0
POWER_RESERVATION_STATION_R_CORE_2,30681,30681
POWER_RESERVATION_STATION_W_CORE_2,17864,17864
POWER_RESERVATION_STATION_R_TAG_CORE_2,17864,17864
POWER_RESERVATION_STATION_W_TAG_CORE_2,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_2,17864,17864
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_2,17864,17864
POWER_PAYLOAD_RAM_R_CORE_2,17864,17864
POWER_PAYLOAD_RAM_W_CORE_2,17864,17864
POWER_EX_ALU_R_CORE_2,13832,13832
POWER_EX_FPU_R_CORE_2,0,0
POWER_EX_MUL_R_CORE_2,0,0
POWER_EX_SFU_R_CORE_2,0,0
POWER_REORDER_BUF_R_CORE_2,0,0
POWER_REORDER_BUF_W_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_2,17864,17864
POWER_FP_RENAME_R_CORE_2,0,0
POWER_FP_RENAME_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_CORE_2,0,0
POWER_LOAD_QUEUE_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_2,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_2,0,0
POWER_STORE_QUEUE_R_CORE_2,0,0
POWER_STORE_QUEUE_W_CORE_2,0,0
POWER_STORE_QUEUE_R_TAG_CORE_2,0,0
POWER_STORE_QUEUE_W_TAG_CORE_2,0,0
POWER_DATA_TLB_R_CORE_2,0,0
POWER_DATA_TLB_W_CORE_2,0,0
POWER_DATA_TLB_R_TAG_CORE_2,0,0
POWER_DATA_TLB_W_TAG_CORE_2,0,0
POWER_INT_REGFILE_R_CORE_2,31696,31696
POWER_INT_REGFILE_W_CORE_2,17864,17864
POWER_FP_REGFILE_R_CORE_2,0,0
POWER_FP_REGFILE_W_CORE_2,0,0
POWER_GP_REGISTER_R_CORE_2,31696,31696
POWER_GP_REGISTER_W_CORE_2,17864,17864
POWER_FP_REGISTER_R_CORE_2,0,0
POWER_FP_REGISTER_W_CORE_2,0,0
POWER_SEGMENT_REGISTER_R_CORE_2,4032,4032
POWER_SEGMENT_REGISTER_W_CORE_2,4032,4032
POWER_CONTROL_REGISTER_R_CORE_2,0,0
POWER_CONTROL_REGISTER_W_CORE_2,0,0
POWER_FLAG_REGISTER_R_CORE_2,0,0
POWER_FLAG_REGISTER_W_CORE_2,0,0
POWER_EXEC_BYPASS_CORE_2,17864,17864
POWER_LOAD_BYPASS_CORE_2,5946,5946
POWER_PIPELINE_CORE_2,17864,17864
POWER_DCACHE_MISS_BUF_R_CORE_2,5946,5946
POWER_DCACHE_MISS_BUF_R_TAG_CORE_2,2032,2032
POWER_DCACHE_MISS_BUF_W_CORE_2,2032,2032
POWER_DCACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_2,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_2,1982,1982
POWER_DCACHE_LINEFILL_BUF_W_CORE_2,1982,1982
POWER_L2CACHE_LINEFILL_BUF_W_CORE_2,1982,1982
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_2,1982,1982
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_2,1982,1982
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_2,1982,1982
POWER_DCACHE_WB_BUF_R_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_CORE_2,0,0
POWER_L2CACHE_WB_BUF_W_CORE_2,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_R_CORE_2,912,912
POWER_L2CACHE_R_CORE_2,0,0
POWER_DCACHE_W_CORE_2,112,112
POWER_L2CACHE_W_CORE_2,0,0
POWER_DCACHE_R_TAG_CORE_2,2944,2944
POWER_L2CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_R_CORE_2,0,0
POWER_CONST_CACHE_W_CORE_2,0,0
POWER_CONST_CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_W_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_R_CORE_2,0,0
POWER_TEXTURE_CACHE_W_CORE_2,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_2,0,0
POWER_SHARED_MEM_R_CORE_2,3008,3008
POWER_SHARED_MEM_W_CORE_2,0,0
POWER_SHARED_MEM_R_TAG_CORE_2,3008,3008
POWER_SHARED_MEM_W_TAG_CORE_2,0,0
POWER_BLOCK_STATES_R_CORE_3,21959,21959
POWER_BLOCK_STATES_W_CORE_3,21959,21959
POWER_FETCH_QUEUE_R_CORE_3,17864,17864
POWER_FETCH_QUEUE_W_CORE_3,17864,17864
POWER_INST_QUEUE_R_CORE_3,29432,29432
POWER_INST_QUEUE_W_CORE_3,17864,17864
POWER_BR_PRED_R_CORE_3,136,136
POWER_BR_PRED_W_CORE_3,136,136
POWER_RAS_R_CORE_3,512,512
POWER_RAS_W_CORE_3,0,0
POWER_ICACHE_R_CORE_3,17864,17864
POWER_ICACHE_W_CORE_3,3,3
POWER_ICACHE_R_TAG_CORE_3,17950,17950
POWER_ICACHE_MISS_BUF_R_CORE_3,6,6
POWER_ICACHE_MISS_BUF_W_CORE_3,172,172
POWER_ICACHE_MISS_BUF_R_TAG_CORE_3,86,86
POWER_ICACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_ICACHE_TOT_ACC_CORE_3,0,0
POWER_ICACHE_CONF_CORE_3,0,0
POWER_INST_DECODER_R_CORE_3,17864,17864
POWER_INST_DECODER_W_CORE_3,0,0
POWER_MICRO_OP_SEQ_R_CORE_3,0,0
POWER_MICRO_OP_SEQ_W_CORE_3,0,0
POWER_OPERAND_DECODER_R_CORE_3,17864,17864
POWER_OPERAND_DECODER_W_CORE_3,0,0
POWER_UOP_QUEUE_R_CORE_3,29432,29432
POWER_UOP_QUEUE_W_CORE_3,17864,17864
POWER_REG_RENAMING_TABLE_R_CORE_3,0,0
POWER_REG_RENAMING_TABLE_W_CORE_3,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_3,17864,17864
POWER_FREELIST_R_CORE_3,0,0
POWER_FREELIST_W_CORE_3,0,0
POWER_RESERVATION_STATION_R_CORE_3,30672,30672
POWER_RESERVATION_STATION_W_CORE_3,17864,17864
POWER_RESERVATION_STATION_R_TAG_CORE_3,17864,17864
POWER_RESERVATION_STATION_W_TAG_CORE_3,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_3,17864,17864
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_3,17864,17864
POWER_PAYLOAD_RAM_R_CORE_3,17864,17864
POWER_PAYLOAD_RAM_W_CORE_3,17864,17864
POWER_EX_ALU_R_CORE_3,13832,13832
POWER_EX_FPU_R_CORE_3,0,0
POWER_EX_MUL_R_CORE_3,0,0
POWER_EX_SFU_R_CORE_3,0,0
POWER_REORDER_BUF_R_CORE_3,0,0
POWER_REORDER_BUF_W_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_3,17864,17864
POWER_FP_RENAME_R_CORE_3,0,0
POWER_FP_RENAME_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_CORE_3,0,0
POWER_LOAD_QUEUE_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_3,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_3,0,0
POWER_STORE_QUEUE_R_CORE_3,0,0
POWER_STORE_QUEUE_W_CORE_3,0,0
POWER_STORE_QUEUE_R_TAG_CORE_3,0,0
POWER_STORE_QUEUE_W_TAG_CORE_3,0,0
POWER_DATA_TLB_R_CORE_3,0,0
POWER_DATA_TLB_W_CORE_3,0,0
POWER_DATA_TLB_R_TAG_CORE_3,0,0
POWER_DATA_TLB_W_TAG_CORE_3,0,0
POWER_INT_REGFILE_R_CORE_3,31696,31696
POWER_INT_REGFILE_W_CORE_3,17864,17864
POWER_FP_REGFILE_R_CORE_3,0,0
POWER_FP_REGFILE_W_CORE_3,0,0
POWER_GP_REGISTER_R_CORE_3,31696,31696
POWER_GP_REGISTER_W_CORE_3,17864,17864
POWER_FP_REGISTER_R_CORE_3,0,0
POWER_FP_REGISTER_W_CORE_3,0,0
POWER_SEGMENT_REGISTER_R_CORE_3,4032,4032
POWER_SEGMENT_REGISTER_W_CORE_3,4032,4032
POWER_CONTROL_REGISTER_R_CORE_3,0,0
POWER_CONTROL_REGISTER_W_CORE_3,0,0
POWER_FLAG_REGISTER_R_CORE_3,0,0
POWER_FLAG_REGISTER_W_CORE_3,0,0
POWER_EXEC_BYPASS_CORE_3,17864,17864
POWER_LOAD_BYPASS_CORE_3,5802,5802
POWER_PIPELINE_CORE_3,17864,17864
POWER_DCACHE_MISS_BUF_R_CORE_3,5796,5796
POWER_DCACHE_MISS_BUF_R_TAG_CORE_3,2032,2032
POWER_DCACHE_MISS_BUF_W_CORE_3,2032,2032
POWER_DCACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_3,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_3,1934,1934
POWER_DCACHE_LINEFILL_BUF_W_CORE_3,1934,1934
POWER_L2CACHE_LINEFILL_BUF_W_CORE_3,1934,1934
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_3,1934,1934
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_3,1934,1934
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_3,1934,1934
POWER_DCACHE_WB_BUF_R_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_CORE_3,0,0
POWER_L2CACHE_WB_BUF_W_CORE_3,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_R_CORE_3,912,912
POWER_L2CACHE_R_CORE_3,0,0
POWER_DCACHE_W_CORE_3,112,112
POWER_L2CACHE_W_CORE_3,0,0
POWER_DCACHE_R_TAG_CORE_3,2944,2944
POWER_L2CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_R_CORE_3,0,0
POWER_CONST_CACHE_W_CORE_3,0,0
POWER_CONST_CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_W_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_R_CORE_3,0,0
POWER_TEXTURE_CACHE_W_CORE_3,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_3,0,0
POWER_SHARED_MEM_R_CORE_3,3008,3008
POWER_SHARED_MEM_W_CORE_3,0,0
POWER_SHARED_MEM_R_TAG_CORE_3,3008,3008
POWER_SHARED_MEM_W_TAG_CORE_3,0,0
POWER_BLOCK_STATES_R_CORE_4,16625,16625
POWER_BLOCK_STATES_W_CORE_4,16625,16625
POWER_FETCH_QUEUE_R_CORE_4,13398,13398
POWER_FETCH_QUEUE_W_CORE_4,13398,13398
POWER_INST_QUEUE_R_CORE_4,20678,20678
POWER_INST_QUEUE_W_CORE_4,13398,13398
POWER_BR_PRED_R_CORE_4,102,102
POWER_BR_PRED_W_CORE_4,102,102
POWER_RAS_R_CORE_4,384,384
POWER_RAS_W_CORE_4,0,0
POWER_ICACHE_R_CORE_4,13398,13398
POWER_ICACHE_W_CORE_4,3,3
POWER_ICACHE_R_TAG_CORE_4,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_4,0,0
POWER_ICACHE_MISS_BUF_W_CORE_4,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_4,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_ICACHE_TOT_ACC_CORE_4,0,0
POWER_ICACHE_CONF_CORE_4,0,0
POWER_INST_DECODER_R_CORE_4,13398,13398
POWER_INST_DECODER_W_CORE_4,0,0
POWER_MICRO_OP_SEQ_R_CORE_4,0,0
POWER_MICRO_OP_SEQ_W_CORE_4,0,0
POWER_OPERAND_DECODER_R_CORE_4,13398,13398
POWER_OPERAND_DECODER_W_CORE_4,0,0
POWER_UOP_QUEUE_R_CORE_4,20678,20678
POWER_UOP_QUEUE_W_CORE_4,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_4,0,0
POWER_REG_RENAMING_TABLE_W_CORE_4,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_4,13398,13398
POWER_FREELIST_R_CORE_4,0,0
POWER_FREELIST_W_CORE_4,0,0
POWER_RESERVATION_STATION_R_CORE_4,20872,20872
POWER_RESERVATION_STATION_W_CORE_4,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_4,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_4,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_4,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_4,13398,13398
POWER_PAYLOAD_RAM_R_CORE_4,13398,13398
POWER_PAYLOAD_RAM_W_CORE_4,13398,13398
POWER_EX_ALU_R_CORE_4,10374,10374
POWER_EX_FPU_R_CORE_4,0,0
POWER_EX_MUL_R_CORE_4,0,0
POWER_EX_SFU_R_CORE_4,0,0
POWER_REORDER_BUF_R_CORE_4,0,0
POWER_REORDER_BUF_W_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_4,13398,13398
POWER_FP_RENAME_R_CORE_4,0,0
POWER_FP_RENAME_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_CORE_4,0,0
POWER_LOAD_QUEUE_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_4,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_4,0,0
POWER_STORE_QUEUE_R_CORE_4,0,0
POWER_STORE_QUEUE_W_CORE_4,0,0
POWER_STORE_QUEUE_R_TAG_CORE_4,0,0
POWER_STORE_QUEUE_W_TAG_CORE_4,0,0
POWER_DATA_TLB_R_CORE_4,0,0
POWER_DATA_TLB_W_CORE_4,0,0
POWER_DATA_TLB_R_TAG_CORE_4,0,0
POWER_DATA_TLB_W_TAG_CORE_4,0,0
POWER_INT_REGFILE_R_CORE_4,23772,23772
POWER_INT_REGFILE_W_CORE_4,13398,13398
POWER_FP_REGFILE_R_CORE_4,0,0
POWER_FP_REGFILE_W_CORE_4,0,0
POWER_GP_REGISTER_R_CORE_4,23772,23772
POWER_GP_REGISTER_W_CORE_4,13398,13398
POWER_FP_REGISTER_R_CORE_4,0,0
POWER_FP_REGISTER_W_CORE_4,0,0
POWER_SEGMENT_REGISTER_R_CORE_4,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_4,3024,3024
POWER_CONTROL_REGISTER_R_CORE_4,0,0
POWER_CONTROL_REGISTER_W_CORE_4,0,0
POWER_FLAG_REGISTER_R_CORE_4,0,0
POWER_FLAG_REGISTER_W_CORE_4,0,0
POWER_EXEC_BYPASS_CORE_4,13398,13398
POWER_LOAD_BYPASS_CORE_4,4506,4506
POWER_PIPELINE_CORE_4,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_4,4506,4506
POWER_DCACHE_MISS_BUF_R_TAG_CORE_4,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_4,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_4,1502,1502
POWER_DCACHE_LINEFILL_BUF_W_CORE_4,1502,1502
POWER_L2CACHE_LINEFILL_BUF_W_CORE_4,1502,1502
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_4,1502,1502
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_4,1502,1502
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_4,1502,1502
POWER_DCACHE_WB_BUF_R_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_CORE_4,0,0
POWER_L2CACHE_WB_BUF_W_CORE_4,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_R_CORE_4,672,672
POWER_L2CACHE_R_CORE_4,0,0
POWER_DCACHE_W_CORE_4,96,96
POWER_L2CACHE_W_CORE_4,0,0
POWER_DCACHE_R_TAG_CORE_4,2208,2208
POWER_L2CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_R_CORE_4,0,0
POWER_CONST_CACHE_W_CORE_4,0,0
POWER_CONST_CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_W_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_R_CORE_4,0,0
POWER_TEXTURE_CACHE_W_CORE_4,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_4,0,0
POWER_SHARED_MEM_R_CORE_4,2256,2256
POWER_SHARED_MEM_W_CORE_4,0,0
POWER_SHARED_MEM_R_TAG_CORE_4,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_4,0,0
POWER_BLOCK_STATES_R_CORE_5,16425,16425
POWER_BLOCK_STATES_W_CORE_5,16425,16425
POWER_FETCH_QUEUE_R_CORE_5,13398,13398
POWER_FETCH_QUEUE_W_CORE_5,13398,13398
POWER_INST_QUEUE_R_CORE_5,20582,20582
POWER_INST_QUEUE_W_CORE_5,13398,13398
POWER_BR_PRED_R_CORE_5,102,102
POWER_BR_PRED_W_CORE_5,102,102
POWER_RAS_R_CORE_5,384,384
POWER_RAS_W_CORE_5,0,0
POWER_ICACHE_R_CORE_5,13398,13398
POWER_ICACHE_W_CORE_5,3,3
POWER_ICACHE_R_TAG_CORE_5,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_5,3,3
POWER_ICACHE_MISS_BUF_W_CORE_5,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_5,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_ICACHE_TOT_ACC_CORE_5,0,0
POWER_ICACHE_CONF_CORE_5,0,0
POWER_INST_DECODER_R_CORE_5,13398,13398
POWER_INST_DECODER_W_CORE_5,0,0
POWER_MICRO_OP_SEQ_R_CORE_5,0,0
POWER_MICRO_OP_SEQ_W_CORE_5,0,0
POWER_OPERAND_DECODER_R_CORE_5,13398,13398
POWER_OPERAND_DECODER_W_CORE_5,0,0
POWER_UOP_QUEUE_R_CORE_5,20582,20582
POWER_UOP_QUEUE_W_CORE_5,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_5,0,0
POWER_REG_RENAMING_TABLE_W_CORE_5,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_5,13398,13398
POWER_FREELIST_R_CORE_5,0,0
POWER_FREELIST_W_CORE_5,0,0
POWER_RESERVATION_STATION_R_CORE_5,20937,20937
POWER_RESERVATION_STATION_W_CORE_5,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_5,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_5,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_5,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_5,13398,13398
POWER_PAYLOAD_RAM_R_CORE_5,13398,13398
POWER_PAYLOAD_RAM_W_CORE_5,13398,13398
POWER_EX_ALU_R_CORE_5,10374,10374
POWER_EX_FPU_R_CORE_5,0,0
POWER_EX_MUL_R_CORE_5,0,0
POWER_EX_SFU_R_CORE_5,0,0
POWER_REORDER_BUF_R_CORE_5,0,0
POWER_REORDER_BUF_W_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_5,13398,13398
POWER_FP_RENAME_R_CORE_5,0,0
POWER_FP_RENAME_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_CORE_5,0,0
POWER_LOAD_QUEUE_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_5,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_5,0,0
POWER_STORE_QUEUE_R_CORE_5,0,0
POWER_STORE_QUEUE_W_CORE_5,0,0
POWER_STORE_QUEUE_R_TAG_CORE_5,0,0
POWER_STORE_QUEUE_W_TAG_CORE_5,0,0
POWER_DATA_TLB_R_CORE_5,0,0
POWER_DATA_TLB_W_CORE_5,0,0
POWER_DATA_TLB_R_TAG_CORE_5,0,0
POWER_DATA_TLB_W_TAG_CORE_5,0,0
POWER_INT_REGFILE_R_CORE_5,23772,23772
POWER_INT_REGFILE_W_CORE_5,13398,13398
POWER_FP_REGFILE_R_CORE_5,0,0
POWER_FP_REGFILE_W_CORE_5,0,0
POWER_GP_REGISTER_R_CORE_5,23772,23772
POWER_GP_REGISTER_W_CORE_5,13398,13398
POWER_FP_REGISTER_R_CORE_5,0,0
POWER_FP_REGISTER_W_CORE_5,0,0
POWER_SEGMENT_REGISTER_R_CORE_5,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_5,3024,3024
POWER_CONTROL_REGISTER_R_CORE_5,0,0
POWER_CONTROL_REGISTER_W_CORE_5,0,0
POWER_FLAG_REGISTER_R_CORE_5,0,0
POWER_FLAG_REGISTER_W_CORE_5,0,0
POWER_EXEC_BYPASS_CORE_5,13398,13398
POWER_LOAD_BYPASS_CORE_5,4431,4431
POWER_PIPELINE_CORE_5,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_5,4428,4428
POWER_DCACHE_MISS_BUF_R_TAG_CORE_5,1520,1520
POWER_DCACHE_MISS_BUF_W_CORE_5,1520,1520
POWER_DCACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_5,1477,1477
POWER_DCACHE_LINEFILL_BUF_W_CORE_5,1477,1477
POWER_L2CACHE_LINEFILL_BUF_W_CORE_5,1477,1477
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_5,1477,1477
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_5,1477,1477
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_5,1477,1477
POWER_DCACHE_WB_BUF_R_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_CORE_5,0,0
POWER_L2CACHE_WB_BUF_W_CORE_5,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_R_CORE_5,688,688
POWER_L2CACHE_R_CORE_5,0,0
POWER_DCACHE_W_CORE_5,80,80
POWER_L2CACHE_W_CORE_5,0,0
POWER_DCACHE_R_TAG_CORE_5,2208,2208
POWER_L2CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_R_CORE_5,0,0
POWER_CONST_CACHE_W_CORE_5,0,0
POWER_CONST_CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_W_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_R_CORE_5,0,0
POWER_TEXTURE_CACHE_W_CORE_5,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_5,0,0
POWER_SHARED_MEM_R_CORE_5,2256,2256
POWER_SHARED_MEM_W_CORE_5,0,0
POWER_SHARED_MEM_R_TAG_CORE_5,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_5,0,0
POWER_BLOCK_STATES_R_CORE_6,16605,16605
POWER_BLOCK_STATES_W_CORE_6,16605,16605
POWER_FETCH_QUEUE_R_CORE_6,13398,13398
POWER_FETCH_QUEUE_W_CORE_6,13398,13398
POWER_INST_QUEUE_R_CORE_6,20897,20897
POWER_INST_QUEUE_W_CORE_6,13398,13398
POWER_BR_PRED_R_CORE_6,102,102
POWER_BR_PRED_W_CORE_6,102,102
POWER_RAS_R_CORE_6,384,384
POWER_RAS_W_CORE_6,0,0
POWER_ICACHE_R_CORE_6,13398,13398
POWER_ICACHE_W_CORE_6,3,3
POWER_ICACHE_R_TAG_CORE_6,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_6,0,0
POWER_ICACHE_MISS_BUF_W_CORE_6,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_6,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_ICACHE_TOT_ACC_CORE_6,0,0
POWER_ICACHE_CONF_CORE_6,0,0
POWER_INST_DECODER_R_CORE_6,13398,13398
POWER_INST_DECODER_W_CORE_6,0,0
POWER_MICRO_OP_SEQ_R_CORE_6,0,0
POWER_MICRO_OP_SEQ_W_CORE_6,0,0
POWER_OPERAND_DECODER_R_CORE_6,13398,13398
POWER_OPERAND_DECODER_W_CORE_6,0,0
POWER_UOP_QUEUE_R_CORE_6,20897,20897
POWER_UOP_QUEUE_W_CORE_6,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_6,0,0
POWER_REG_RENAMING_TABLE_W_CORE_6,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_6,13398,13398
POWER_FREELIST_R_CORE_6,0,0
POWER_FREELIST_W_CORE_6,0,0
POWER_RESERVATION_STATION_R_CORE_6,20790,20790
POWER_RESERVATION_STATION_W_CORE_6,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_6,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_6,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_6,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_6,13398,13398
POWER_PAYLOAD_RAM_R_CORE_6,13398,13398
POWER_PAYLOAD_RAM_W_CORE_6,13398,13398
POWER_EX_ALU_R_CORE_6,10374,10374
POWER_EX_FPU_R_CORE_6,0,0
POWER_EX_MUL_R_CORE_6,0,0
POWER_EX_SFU_R_CORE_6,0,0
POWER_REORDER_BUF_R_CORE_6,0,0
POWER_REORDER_BUF_W_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_6,13398,13398
POWER_FP_RENAME_R_CORE_6,0,0
POWER_FP_RENAME_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_CORE_6,0,0
POWER_LOAD_QUEUE_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_6,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_6,0,0
POWER_STORE_QUEUE_R_CORE_6,0,0
POWER_STORE_QUEUE_W_CORE_6,0,0
POWER_STORE_QUEUE_R_TAG_CORE_6,0,0
POWER_STORE_QUEUE_W_TAG_CORE_6,0,0
POWER_DATA_TLB_R_CORE_6,0,0
POWER_DATA_TLB_W_CORE_6,0,0
POWER_DATA_TLB_R_TAG_CORE_6,0,0
POWER_DATA_TLB_W_TAG_CORE_6,0,0
POWER_INT_REGFILE_R_CORE_6,23772,23772
POWER_INT_REGFILE_W_CORE_6,13398,13398
POWER_FP_REGFILE_R_CORE_6,0,0
POWER_FP_REGFILE_W_CORE_6,0,0
POWER_GP_REGISTER_R_CORE_6,23772,23772
POWER_GP_REGISTER_W_CORE_6,13398,13398
POWER_FP_REGISTER_R_CORE_6,0,0
POWER_FP_REGISTER_W_CORE_6,0,0
POWER_SEGMENT_REGISTER_R_CORE_6,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_6,3024,3024
POWER_CONTROL_REGISTER_R_CORE_6,0,0
POWER_CONTROL_REGISTER_W_CORE_6,0,0
POWER_FLAG_REGISTER_R_CORE_6,0,0
POWER_FLAG_REGISTER_W_CORE_6,0,0
POWER_EXEC_BYPASS_CORE_6,13398,13398
POWER_LOAD_BYPASS_CORE_6,4524,4524
POWER_PIPELINE_CORE_6,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_6,4524,4524
POWER_DCACHE_MISS_BUF_R_TAG_CORE_6,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_6,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_6,1508,1508
POWER_DCACHE_LINEFILL_BUF_W_CORE_6,1508,1508
POWER_L2CACHE_LINEFILL_BUF_W_CORE_6,1508,1508
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_6,1508,1508
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_6,1508,1508
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_6,1508,1508
POWER_DCACHE_WB_BUF_R_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_CORE_6,0,0
POWER_L2CACHE_WB_BUF_W_CORE_6,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_R_CORE_6,672,672
POWER_L2CACHE_R_CORE_6,0,0
POWER_DCACHE_W_CORE_6,96,96
POWER_L2CACHE_W_CORE_6,0,0
POWER_DCACHE_R_TAG_CORE_6,2208,2208
POWER_L2CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_R_CORE_6,0,0
POWER_CONST_CACHE_W_CORE_6,0,0
POWER_CONST_CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_W_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_R_CORE_6,0,0
POWER_TEXTURE_CACHE_W_CORE_6,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_6,0,0
POWER_SHARED_MEM_R_CORE_6,2256,2256
POWER_SHARED_MEM_W_CORE_6,0,0
POWER_SHARED_MEM_R_TAG_CORE_6,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_6,0,0
POWER_BLOCK_STATES_R_CORE_7,16647,16647
POWER_BLOCK_STATES_W_CORE_7,16647,16647
POWER_FETCH_QUEUE_R_CORE_7,13398,13398
POWER_FETCH_QUEUE_W_CORE_7,13398,13398
POWER_INST_QUEUE_R_CORE_7,20907,20907
POWER_INST_QUEUE_W_CORE_7,13398,13398
POWER_BR_PRED_R_CORE_7,102,102
POWER_BR_PRED_W_CORE_7,102,102
POWER_RAS_R_CORE_7,384,384
POWER_RAS_W_CORE_7,0,0
POWER_ICACHE_R_CORE_7,13398,13398
POWER_ICACHE_W_CORE_7,3,3
POWER_ICACHE_R_TAG_CORE_7,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_7,3,3
POWER_ICACHE_MISS_BUF_W_CORE_7,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_7,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_ICACHE_TOT_ACC_CORE_7,0,0
POWER_ICACHE_CONF_CORE_7,0,0
POWER_INST_DECODER_R_CORE_7,13398,13398
POWER_INST_DECODER_W_CORE_7,0,0
POWER_MICRO_OP_SEQ_R_CORE_7,0,0
POWER_MICRO_OP_SEQ_W_CORE_7,0,0
POWER_OPERAND_DECODER_R_CORE_7,13398,13398
POWER_OPERAND_DECODER_W_CORE_7,0,0
POWER_UOP_QUEUE_R_CORE_7,20907,20907
POWER_UOP_QUEUE_W_CORE_7,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_7,0,0
POWER_REG_RENAMING_TABLE_W_CORE_7,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_7,13398,13398
POWER_FREELIST_R_CORE_7,0,0
POWER_FREELIST_W_CORE_7,0,0
POWER_RESERVATION_STATION_R_CORE_7,20824,20824
POWER_RESERVATION_STATION_W_CORE_7,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_7,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_7,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_7,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_7,13398,13398
POWER_PAYLOAD_RAM_R_CORE_7,13398,13398
POWER_PAYLOAD_RAM_W_CORE_7,13398,13398
POWER_EX_ALU_R_CORE_7,10374,10374
POWER_EX_FPU_R_CORE_7,0,0
POWER_EX_MUL_R_CORE_7,0,0
POWER_EX_SFU_R_CORE_7,0,0
POWER_REORDER_BUF_R_CORE_7,0,0
POWER_REORDER_BUF_W_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_7,13398,13398
POWER_FP_RENAME_R_CORE_7,0,0
POWER_FP_RENAME_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_CORE_7,0,0
POWER_LOAD_QUEUE_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_7,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_7,0,0
POWER_STORE_QUEUE_R_CORE_7,0,0
POWER_STORE_QUEUE_W_CORE_7,0,0
POWER_STORE_QUEUE_R_TAG_CORE_7,0,0
POWER_STORE_QUEUE_W_TAG_CORE_7,0,0
POWER_DATA_TLB_R_CORE_7,0,0
POWER_DATA_TLB_W_CORE_7,0,0
POWER_DATA_TLB_R_TAG_CORE_7,0,0
POWER_DATA_TLB_W_TAG_CORE_7,0,0
POWER_INT_REGFILE_R_CORE_7,23772,23772
POWER_INT_REGFILE_W_CORE_7,13398,13398
POWER_FP_REGFILE_R_CORE_7,0,0
POWER_FP_REGFILE_W_CORE_7,0,0
POWER_GP_REGISTER_R_CORE_7,23772,23772
POWER_GP_REGISTER_W_CORE_7,13398,13398
POWER_FP_REGISTER_R_CORE_7,0,0
POWER_FP_REGISTER_W_CORE_7,0,0
POWER_SEGMENT_REGISTER_R_CORE_7,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_7,3024,3024
POWER_CONTROL_REGISTER_R_CORE_7,0,0
POWER_CONTROL_REGISTER_W_CORE_7,0,0
POWER_FLAG_REGISTER_R_CORE_7,0,0
POWER_FLAG_REGISTER_W_CORE_7,0,0
POWER_EXEC_BYPASS_CORE_7,13398,13398
POWER_LOAD_BYPASS_CORE_7,4437,4437
POWER_PIPELINE_CORE_7,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_7,4434,4434
POWER_DCACHE_MISS_BUF_R_TAG_CORE_7,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_7,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_7,1479,1479
POWER_DCACHE_LINEFILL_BUF_W_CORE_7,1479,1479
POWER_L2CACHE_LINEFILL_BUF_W_CORE_7,1479,1479
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_7,1479,1479
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_7,1479,1479
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_7,1479,1479
POWER_DCACHE_WB_BUF_R_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_CORE_7,0,0
POWER_L2CACHE_WB_BUF_W_CORE_7,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_R_CORE_7,672,672
POWER_L2CACHE_R_CORE_7,0,0
POWER_DCACHE_W_CORE_7,96,96
POWER_L2CACHE_W_CORE_7,0,0
POWER_DCACHE_R_TAG_CORE_7,2208,2208
POWER_L2CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_R_CORE_7,0,0
POWER_CONST_CACHE_W_CORE_7,0,0
POWER_CONST_CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_W_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_R_CORE_7,0,0
POWER_TEXTURE_CACHE_W_CORE_7,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_7,0,0
POWER_SHARED_MEM_R_CORE_7,2256,2256
POWER_SHARED_MEM_W_CORE_7,0,0
POWER_SHARED_MEM_R_TAG_CORE_7,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_7,0,0
POWER_BLOCK_STATES_R_CORE_8,16627,16627
POWER_BLOCK_STATES_W_CORE_8,16627,16627
POWER_FETCH_QUEUE_R_CORE_8,13398,13398
POWER_FETCH_QUEUE_W_CORE_8,13398,13398
POWER_INST_QUEUE_R_CORE_8,20824,20824
POWER_INST_QUEUE_W_CORE_8,13398,13398
POWER_BR_PRED_R_CORE_8,102,102
POWER_BR_PRED_W_CORE_8,102,102
POWER_RAS_R_CORE_8,384,384
POWER_RAS_W_CORE_8,0,0
POWER_ICACHE_R_CORE_8,13398,13398
POWER_ICACHE_W_CORE_8,3,3
POWER_ICACHE_R_TAG_CORE_8,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_8,0,0
POWER_ICACHE_MISS_BUF_W_CORE_8,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_8,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_ICACHE_TOT_ACC_CORE_8,0,0
POWER_ICACHE_CONF_CORE_8,0,0
POWER_INST_DECODER_R_CORE_8,13398,13398
POWER_INST_DECODER_W_CORE_8,0,0
POWER_MICRO_OP_SEQ_R_CORE_8,0,0
POWER_MICRO_OP_SEQ_W_CORE_8,0,0
POWER_OPERAND_DECODER_R_CORE_8,13398,13398
POWER_OPERAND_DECODER_W_CORE_8,0,0
POWER_UOP_QUEUE_R_CORE_8,20824,20824
POWER_UOP_QUEUE_W_CORE_8,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_8,0,0
POWER_REG_RENAMING_TABLE_W_CORE_8,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_8,13398,13398
POWER_FREELIST_R_CORE_8,0,0
POWER_FREELIST_W_CORE_8,0,0
POWER_RESERVATION_STATION_R_CORE_8,20803,20803
POWER_RESERVATION_STATION_W_CORE_8,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_8,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_8,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_8,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_8,13398,13398
POWER_PAYLOAD_RAM_R_CORE_8,13398,13398
POWER_PAYLOAD_RAM_W_CORE_8,13398,13398
POWER_EX_ALU_R_CORE_8,10374,10374
POWER_EX_FPU_R_CORE_8,0,0
POWER_EX_MUL_R_CORE_8,0,0
POWER_EX_SFU_R_CORE_8,0,0
POWER_REORDER_BUF_R_CORE_8,0,0
POWER_REORDER_BUF_W_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_8,13398,13398
POWER_FP_RENAME_R_CORE_8,0,0
POWER_FP_RENAME_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_CORE_8,0,0
POWER_LOAD_QUEUE_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_8,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_8,0,0
POWER_STORE_QUEUE_R_CORE_8,0,0
POWER_STORE_QUEUE_W_CORE_8,0,0
POWER_STORE_QUEUE_R_TAG_CORE_8,0,0
POWER_STORE_QUEUE_W_TAG_CORE_8,0,0
POWER_DATA_TLB_R_CORE_8,0,0
POWER_DATA_TLB_W_CORE_8,0,0
POWER_DATA_TLB_R_TAG_CORE_8,0,0
POWER_DATA_TLB_W_TAG_CORE_8,0,0
POWER_INT_REGFILE_R_CORE_8,23772,23772
POWER_INT_REGFILE_W_CORE_8,13398,13398
POWER_FP_REGFILE_R_CORE_8,0,0
POWER_FP_REGFILE_W_CORE_8,0,0
POWER_GP_REGISTER_R_CORE_8,23772,23772
POWER_GP_REGISTER_W_CORE_8,13398,13398
POWER_FP_REGISTER_R_CORE_8,0,0
POWER_FP_REGISTER_W_CORE_8,0,0
POWER_SEGMENT_REGISTER_R_CORE_8,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_8,3024,3024
POWER_CONTROL_REGISTER_R_CORE_8,0,0
POWER_CONTROL_REGISTER_W_CORE_8,0,0
POWER_FLAG_REGISTER_R_CORE_8,0,0
POWER_FLAG_REGISTER_W_CORE_8,0,0
POWER_EXEC_BYPASS_CORE_8,13398,13398
POWER_LOAD_BYPASS_CORE_8,4560,4560
POWER_PIPELINE_CORE_8,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_8,4560,4560
POWER_DCACHE_MISS_BUF_R_TAG_CORE_8,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_8,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_8,1520,1520
POWER_DCACHE_LINEFILL_BUF_W_CORE_8,1520,1520
POWER_L2CACHE_LINEFILL_BUF_W_CORE_8,1520,1520
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_8,1520,1520
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_8,1520,1520
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_8,1520,1520
POWER_DCACHE_WB_BUF_R_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_CORE_8,0,0
POWER_L2CACHE_WB_BUF_W_CORE_8,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_R_CORE_8,672,672
POWER_L2CACHE_R_CORE_8,0,0
POWER_DCACHE_W_CORE_8,96,96
POWER_L2CACHE_W_CORE_8,0,0
POWER_DCACHE_R_TAG_CORE_8,2208,2208
POWER_L2CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_R_CORE_8,0,0
POWER_CONST_CACHE_W_CORE_8,0,0
POWER_CONST_CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_W_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_R_CORE_8,0,0
POWER_TEXTURE_CACHE_W_CORE_8,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_8,0,0
POWER_SHARED_MEM_R_CORE_8,2256,2256
POWER_SHARED_MEM_W_CORE_8,0,0
POWER_SHARED_MEM_R_TAG_CORE_8,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_8,0,0
POWER_BLOCK_STATES_R_CORE_9,16659,16659
POWER_BLOCK_STATES_W_CORE_9,16659,16659
POWER_FETCH_QUEUE_R_CORE_9,13398,13398
POWER_FETCH_QUEUE_W_CORE_9,13398,13398
POWER_INST_QUEUE_R_CORE_9,20844,20844
POWER_INST_QUEUE_W_CORE_9,13398,13398
POWER_BR_PRED_R_CORE_9,102,102
POWER_BR_PRED_W_CORE_9,102,102
POWER_RAS_R_CORE_9,384,384
POWER_RAS_W_CORE_9,0,0
POWER_ICACHE_R_CORE_9,13398,13398
POWER_ICACHE_W_CORE_9,3,3
POWER_ICACHE_R_TAG_CORE_9,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_9,0,0
POWER_ICACHE_MISS_BUF_W_CORE_9,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_9,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_ICACHE_TOT_ACC_CORE_9,0,0
POWER_ICACHE_CONF_CORE_9,0,0
POWER_INST_DECODER_R_CORE_9,13398,13398
POWER_INST_DECODER_W_CORE_9,0,0
POWER_MICRO_OP_SEQ_R_CORE_9,0,0
POWER_MICRO_OP_SEQ_W_CORE_9,0,0
POWER_OPERAND_DECODER_R_CORE_9,13398,13398
POWER_OPERAND_DECODER_W_CORE_9,0,0
POWER_UOP_QUEUE_R_CORE_9,20844,20844
POWER_UOP_QUEUE_W_CORE_9,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_9,0,0
POWER_REG_RENAMING_TABLE_W_CORE_9,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_9,13398,13398
POWER_FREELIST_R_CORE_9,0,0
POWER_FREELIST_W_CORE_9,0,0
POWER_RESERVATION_STATION_R_CORE_9,21133,21133
POWER_RESERVATION_STATION_W_CORE_9,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_9,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_9,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_9,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_9,13398,13398
POWER_PAYLOAD_RAM_R_CORE_9,13398,13398
POWER_PAYLOAD_RAM_W_CORE_9,13398,13398
POWER_EX_ALU_R_CORE_9,10374,10374
POWER_EX_FPU_R_CORE_9,0,0
POWER_EX_MUL_R_CORE_9,0,0
POWER_EX_SFU_R_CORE_9,0,0
POWER_REORDER_BUF_R_CORE_9,0,0
POWER_REORDER_BUF_W_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_9,13398,13398
POWER_FP_RENAME_R_CORE_9,0,0
POWER_FP_RENAME_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_CORE_9,0,0
POWER_LOAD_QUEUE_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_9,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_9,0,0
POWER_STORE_QUEUE_R_CORE_9,0,0
POWER_STORE_QUEUE_W_CORE_9,0,0
POWER_STORE_QUEUE_R_TAG_CORE_9,0,0
POWER_STORE_QUEUE_W_TAG_CORE_9,0,0
POWER_DATA_TLB_R_CORE_9,0,0
POWER_DATA_TLB_W_CORE_9,0,0
POWER_DATA_TLB_R_TAG_CORE_9,0,0
POWER_DATA_TLB_W_TAG_CORE_9,0,0
POWER_INT_REGFILE_R_CORE_9,23772,23772
POWER_INT_REGFILE_W_CORE_9,13398,13398
POWER_FP_REGFILE_R_CORE_9,0,0
POWER_FP_REGFILE_W_CORE_9,0,0
POWER_GP_REGISTER_R_CORE_9,23772,23772
POWER_GP_REGISTER_W_CORE_9,13398,13398
POWER_FP_REGISTER_R_CORE_9,0,0
POWER_FP_REGISTER_W_CORE_9,0,0
POWER_SEGMENT_REGISTER_R_CORE_9,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_9,3024,3024
POWER_CONTROL_REGISTER_R_CORE_9,0,0
POWER_CONTROL_REGISTER_W_CORE_9,0,0
POWER_FLAG_REGISTER_R_CORE_9,0,0
POWER_FLAG_REGISTER_W_CORE_9,0,0
POWER_EXEC_BYPASS_CORE_9,13398,13398
POWER_LOAD_BYPASS_CORE_9,4476,4476
POWER_PIPELINE_CORE_9,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_9,4476,4476
POWER_DCACHE_MISS_BUF_R_TAG_CORE_9,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_9,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_9,1492,1492
POWER_DCACHE_LINEFILL_BUF_W_CORE_9,1492,1492
POWER_L2CACHE_LINEFILL_BUF_W_CORE_9,1492,1492
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_9,1492,1492
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_9,1492,1492
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_9,1492,1492
POWER_DCACHE_WB_BUF_R_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_CORE_9,0,0
POWER_L2CACHE_WB_BUF_W_CORE_9,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_R_CORE_9,672,672
POWER_L2CACHE_R_CORE_9,0,0
POWER_DCACHE_W_CORE_9,96,96
POWER_L2CACHE_W_CORE_9,0,0
POWER_DCACHE_R_TAG_CORE_9,2208,2208
POWER_L2CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_R_CORE_9,0,0
POWER_CONST_CACHE_W_CORE_9,0,0
POWER_CONST_CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_W_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_R_CORE_9,0,0
POWER_TEXTURE_CACHE_W_CORE_9,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_9,0,0
POWER_SHARED_MEM_R_CORE_9,2256,2256
POWER_SHARED_MEM_W_CORE_9,0,0
POWER_SHARED_MEM_R_TAG_CORE_9,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_9,0,0
POWER_BLOCK_STATES_R_CORE_10,16687,16687
POWER_BLOCK_STATES_W_CORE_10,16687,16687
POWER_FETCH_QUEUE_R_CORE_10,13398,13398
POWER_FETCH_QUEUE_W_CORE_10,13398,13398
POWER_INST_QUEUE_R_CORE_10,21045,21045
POWER_INST_QUEUE_W_CORE_10,13398,13398
POWER_BR_PRED_R_CORE_10,102,102
POWER_BR_PRED_W_CORE_10,102,102
POWER_RAS_R_CORE_10,384,384
POWER_RAS_W_CORE_10,0,0
POWER_ICACHE_R_CORE_10,13398,13398
POWER_ICACHE_W_CORE_10,3,3
POWER_ICACHE_R_TAG_CORE_10,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_10,0,0
POWER_ICACHE_MISS_BUF_W_CORE_10,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_10,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_ICACHE_TOT_ACC_CORE_10,0,0
POWER_ICACHE_CONF_CORE_10,0,0
POWER_INST_DECODER_R_CORE_10,13398,13398
POWER_INST_DECODER_W_CORE_10,0,0
POWER_MICRO_OP_SEQ_R_CORE_10,0,0
POWER_MICRO_OP_SEQ_W_CORE_10,0,0
POWER_OPERAND_DECODER_R_CORE_10,13398,13398
POWER_OPERAND_DECODER_W_CORE_10,0,0
POWER_UOP_QUEUE_R_CORE_10,21045,21045
POWER_UOP_QUEUE_W_CORE_10,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_10,0,0
POWER_REG_RENAMING_TABLE_W_CORE_10,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_10,13398,13398
POWER_FREELIST_R_CORE_10,0,0
POWER_FREELIST_W_CORE_10,0,0
POWER_RESERVATION_STATION_R_CORE_10,21173,21173
POWER_RESERVATION_STATION_W_CORE_10,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_10,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_10,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_10,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_10,13398,13398
POWER_PAYLOAD_RAM_R_CORE_10,13398,13398
POWER_PAYLOAD_RAM_W_CORE_10,13398,13398
POWER_EX_ALU_R_CORE_10,10374,10374
POWER_EX_FPU_R_CORE_10,0,0
POWER_EX_MUL_R_CORE_10,0,0
POWER_EX_SFU_R_CORE_10,0,0
POWER_REORDER_BUF_R_CORE_10,0,0
POWER_REORDER_BUF_W_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_10,13398,13398
POWER_FP_RENAME_R_CORE_10,0,0
POWER_FP_RENAME_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_CORE_10,0,0
POWER_LOAD_QUEUE_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_10,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_10,0,0
POWER_STORE_QUEUE_R_CORE_10,0,0
POWER_STORE_QUEUE_W_CORE_10,0,0
POWER_STORE_QUEUE_R_TAG_CORE_10,0,0
POWER_STORE_QUEUE_W_TAG_CORE_10,0,0
POWER_DATA_TLB_R_CORE_10,0,0
POWER_DATA_TLB_W_CORE_10,0,0
POWER_DATA_TLB_R_TAG_CORE_10,0,0
POWER_DATA_TLB_W_TAG_CORE_10,0,0
POWER_INT_REGFILE_R_CORE_10,23772,23772
POWER_INT_REGFILE_W_CORE_10,13398,13398
POWER_FP_REGFILE_R_CORE_10,0,0
POWER_FP_REGFILE_W_CORE_10,0,0
POWER_GP_REGISTER_R_CORE_10,23772,23772
POWER_GP_REGISTER_W_CORE_10,13398,13398
POWER_FP_REGISTER_R_CORE_10,0,0
POWER_FP_REGISTER_W_CORE_10,0,0
POWER_SEGMENT_REGISTER_R_CORE_10,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_10,3024,3024
POWER_CONTROL_REGISTER_R_CORE_10,0,0
POWER_CONTROL_REGISTER_W_CORE_10,0,0
POWER_FLAG_REGISTER_R_CORE_10,0,0
POWER_FLAG_REGISTER_W_CORE_10,0,0
POWER_EXEC_BYPASS_CORE_10,13398,13398
POWER_LOAD_BYPASS_CORE_10,4596,4596
POWER_PIPELINE_CORE_10,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_10,4596,4596
POWER_DCACHE_MISS_BUF_R_TAG_CORE_10,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_10,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_10,1532,1532
POWER_DCACHE_LINEFILL_BUF_W_CORE_10,1532,1532
POWER_L2CACHE_LINEFILL_BUF_W_CORE_10,1532,1532
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_10,1532,1532
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_10,1532,1532
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_10,1532,1532
POWER_DCACHE_WB_BUF_R_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_CORE_10,0,0
POWER_L2CACHE_WB_BUF_W_CORE_10,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_R_CORE_10,672,672
POWER_L2CACHE_R_CORE_10,0,0
POWER_DCACHE_W_CORE_10,96,96
POWER_L2CACHE_W_CORE_10,0,0
POWER_DCACHE_R_TAG_CORE_10,2208,2208
POWER_L2CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_R_CORE_10,0,0
POWER_CONST_CACHE_W_CORE_10,0,0
POWER_CONST_CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_W_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_R_CORE_10,0,0
POWER_TEXTURE_CACHE_W_CORE_10,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_10,0,0
POWER_SHARED_MEM_R_CORE_10,2256,2256
POWER_SHARED_MEM_W_CORE_10,0,0
POWER_SHARED_MEM_R_TAG_CORE_10,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_10,0,0
POWER_BLOCK_STATES_R_CORE_11,16709,16709
POWER_BLOCK_STATES_W_CORE_11,16709,16709
POWER_FETCH_QUEUE_R_CORE_11,13398,13398
POWER_FETCH_QUEUE_W_CORE_11,13398,13398
POWER_INST_QUEUE_R_CORE_11,21062,21062
POWER_INST_QUEUE_W_CORE_11,13398,13398
POWER_BR_PRED_R_CORE_11,102,102
POWER_BR_PRED_W_CORE_11,102,102
POWER_RAS_R_CORE_11,384,384
POWER_RAS_W_CORE_11,0,0
POWER_ICACHE_R_CORE_11,13398,13398
POWER_ICACHE_W_CORE_11,3,3
POWER_ICACHE_R_TAG_CORE_11,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_11,0,0
POWER_ICACHE_MISS_BUF_W_CORE_11,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_11,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_ICACHE_TOT_ACC_CORE_11,0,0
POWER_ICACHE_CONF_CORE_11,0,0
POWER_INST_DECODER_R_CORE_11,13398,13398
POWER_INST_DECODER_W_CORE_11,0,0
POWER_MICRO_OP_SEQ_R_CORE_11,0,0
POWER_MICRO_OP_SEQ_W_CORE_11,0,0
POWER_OPERAND_DECODER_R_CORE_11,13398,13398
POWER_OPERAND_DECODER_W_CORE_11,0,0
POWER_UOP_QUEUE_R_CORE_11,21062,21062
POWER_UOP_QUEUE_W_CORE_11,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_11,0,0
POWER_REG_RENAMING_TABLE_W_CORE_11,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_11,13398,13398
POWER_FREELIST_R_CORE_11,0,0
POWER_FREELIST_W_CORE_11,0,0
POWER_RESERVATION_STATION_R_CORE_11,21001,21001
POWER_RESERVATION_STATION_W_CORE_11,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_11,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_11,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_11,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_11,13398,13398
POWER_PAYLOAD_RAM_R_CORE_11,13398,13398
POWER_PAYLOAD_RAM_W_CORE_11,13398,13398
POWER_EX_ALU_R_CORE_11,10374,10374
POWER_EX_FPU_R_CORE_11,0,0
POWER_EX_MUL_R_CORE_11,0,0
POWER_EX_SFU_R_CORE_11,0,0
POWER_REORDER_BUF_R_CORE_11,0,0
POWER_REORDER_BUF_W_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_11,13398,13398
POWER_FP_RENAME_R_CORE_11,0,0
POWER_FP_RENAME_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_CORE_11,0,0
POWER_LOAD_QUEUE_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_11,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_11,0,0
POWER_STORE_QUEUE_R_CORE_11,0,0
POWER_STORE_QUEUE_W_CORE_11,0,0
POWER_STORE_QUEUE_R_TAG_CORE_11,0,0
POWER_STORE_QUEUE_W_TAG_CORE_11,0,0
POWER_DATA_TLB_R_CORE_11,0,0
POWER_DATA_TLB_W_CORE_11,0,0
POWER_DATA_TLB_R_TAG_CORE_11,0,0
POWER_DATA_TLB_W_TAG_CORE_11,0,0
POWER_INT_REGFILE_R_CORE_11,23772,23772
POWER_INT_REGFILE_W_CORE_11,13398,13398
POWER_FP_REGFILE_R_CORE_11,0,0
POWER_FP_REGFILE_W_CORE_11,0,0
POWER_GP_REGISTER_R_CORE_11,23772,23772
POWER_GP_REGISTER_W_CORE_11,13398,13398
POWER_FP_REGISTER_R_CORE_11,0,0
POWER_FP_REGISTER_W_CORE_11,0,0
POWER_SEGMENT_REGISTER_R_CORE_11,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_11,3024,3024
POWER_CONTROL_REGISTER_R_CORE_11,0,0
POWER_CONTROL_REGISTER_W_CORE_11,0,0
POWER_FLAG_REGISTER_R_CORE_11,0,0
POWER_FLAG_REGISTER_W_CORE_11,0,0
POWER_EXEC_BYPASS_CORE_11,13398,13398
POWER_LOAD_BYPASS_CORE_11,4458,4458
POWER_PIPELINE_CORE_11,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_11,4458,4458
POWER_DCACHE_MISS_BUF_R_TAG_CORE_11,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_11,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_11,1486,1486
POWER_DCACHE_LINEFILL_BUF_W_CORE_11,1486,1486
POWER_L2CACHE_LINEFILL_BUF_W_CORE_11,1486,1486
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_11,1486,1486
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_11,1486,1486
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_11,1486,1486
POWER_DCACHE_WB_BUF_R_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_CORE_11,0,0
POWER_L2CACHE_WB_BUF_W_CORE_11,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_R_CORE_11,672,672
POWER_L2CACHE_R_CORE_11,0,0
POWER_DCACHE_W_CORE_11,96,96
POWER_L2CACHE_W_CORE_11,0,0
POWER_DCACHE_R_TAG_CORE_11,2208,2208
POWER_L2CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_R_CORE_11,0,0
POWER_CONST_CACHE_W_CORE_11,0,0
POWER_CONST_CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_W_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_R_CORE_11,0,0
POWER_TEXTURE_CACHE_W_CORE_11,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_11,0,0
POWER_SHARED_MEM_R_CORE_11,2256,2256
POWER_SHARED_MEM_W_CORE_11,0,0
POWER_SHARED_MEM_R_TAG_CORE_11,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_11,0,0
POWER_BLOCK_STATES_R_CORE_12,16711,16711
POWER_BLOCK_STATES_W_CORE_12,16711,16711
POWER_FETCH_QUEUE_R_CORE_12,13398,13398
POWER_FETCH_QUEUE_W_CORE_12,13398,13398
POWER_INST_QUEUE_R_CORE_12,21175,21175
POWER_INST_QUEUE_W_CORE_12,13398,13398
POWER_BR_PRED_R_CORE_12,102,102
POWER_BR_PRED_W_CORE_12,102,102
POWER_RAS_R_CORE_12,384,384
POWER_RAS_W_CORE_12,0,0
POWER_ICACHE_R_CORE_12,13398,13398
POWER_ICACHE_W_CORE_12,3,3
POWER_ICACHE_R_TAG_CORE_12,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_12,0,0
POWER_ICACHE_MISS_BUF_W_CORE_12,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_12,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_ICACHE_TOT_ACC_CORE_12,0,0
POWER_ICACHE_CONF_CORE_12,0,0
POWER_INST_DECODER_R_CORE_12,13398,13398
POWER_INST_DECODER_W_CORE_12,0,0
POWER_MICRO_OP_SEQ_R_CORE_12,0,0
POWER_MICRO_OP_SEQ_W_CORE_12,0,0
POWER_OPERAND_DECODER_R_CORE_12,13398,13398
POWER_OPERAND_DECODER_W_CORE_12,0,0
POWER_UOP_QUEUE_R_CORE_12,21175,21175
POWER_UOP_QUEUE_W_CORE_12,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_12,0,0
POWER_REG_RENAMING_TABLE_W_CORE_12,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_12,13398,13398
POWER_FREELIST_R_CORE_12,0,0
POWER_FREELIST_W_CORE_12,0,0
POWER_RESERVATION_STATION_R_CORE_12,20840,20840
POWER_RESERVATION_STATION_W_CORE_12,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_12,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_12,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_12,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_12,13398,13398
POWER_PAYLOAD_RAM_R_CORE_12,13398,13398
POWER_PAYLOAD_RAM_W_CORE_12,13398,13398
POWER_EX_ALU_R_CORE_12,10374,10374
POWER_EX_FPU_R_CORE_12,0,0
POWER_EX_MUL_R_CORE_12,0,0
POWER_EX_SFU_R_CORE_12,0,0
POWER_REORDER_BUF_R_CORE_12,0,0
POWER_REORDER_BUF_W_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_12,13398,13398
POWER_FP_RENAME_R_CORE_12,0,0
POWER_FP_RENAME_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_CORE_12,0,0
POWER_LOAD_QUEUE_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_12,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_12,0,0
POWER_STORE_QUEUE_R_CORE_12,0,0
POWER_STORE_QUEUE_W_CORE_12,0,0
POWER_STORE_QUEUE_R_TAG_CORE_12,0,0
POWER_STORE_QUEUE_W_TAG_CORE_12,0,0
POWER_DATA_TLB_R_CORE_12,0,0
POWER_DATA_TLB_W_CORE_12,0,0
POWER_DATA_TLB_R_TAG_CORE_12,0,0
POWER_DATA_TLB_W_TAG_CORE_12,0,0
POWER_INT_REGFILE_R_CORE_12,23772,23772
POWER_INT_REGFILE_W_CORE_12,13398,13398
POWER_FP_REGFILE_R_CORE_12,0,0
POWER_FP_REGFILE_W_CORE_12,0,0
POWER_GP_REGISTER_R_CORE_12,23772,23772
POWER_GP_REGISTER_W_CORE_12,13398,13398
POWER_FP_REGISTER_R_CORE_12,0,0
POWER_FP_REGISTER_W_CORE_12,0,0
POWER_SEGMENT_REGISTER_R_CORE_12,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_12,3024,3024
POWER_CONTROL_REGISTER_R_CORE_12,0,0
POWER_CONTROL_REGISTER_W_CORE_12,0,0
POWER_FLAG_REGISTER_R_CORE_12,0,0
POWER_FLAG_REGISTER_W_CORE_12,0,0
POWER_EXEC_BYPASS_CORE_12,13398,13398
POWER_LOAD_BYPASS_CORE_12,4578,4578
POWER_PIPELINE_CORE_12,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_12,4578,4578
POWER_DCACHE_MISS_BUF_R_TAG_CORE_12,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_12,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_12,1526,1526
POWER_DCACHE_LINEFILL_BUF_W_CORE_12,1526,1526
POWER_L2CACHE_LINEFILL_BUF_W_CORE_12,1526,1526
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_12,1526,1526
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_12,1526,1526
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_12,1526,1526
POWER_DCACHE_WB_BUF_R_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_CORE_12,0,0
POWER_L2CACHE_WB_BUF_W_CORE_12,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_R_CORE_12,672,672
POWER_L2CACHE_R_CORE_12,0,0
POWER_DCACHE_W_CORE_12,96,96
POWER_L2CACHE_W_CORE_12,0,0
POWER_DCACHE_R_TAG_CORE_12,2208,2208
POWER_L2CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_R_CORE_12,0,0
POWER_CONST_CACHE_W_CORE_12,0,0
POWER_CONST_CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_W_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_R_CORE_12,0,0
POWER_TEXTURE_CACHE_W_CORE_12,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_12,0,0
POWER_SHARED_MEM_R_CORE_12,2256,2256
POWER_SHARED_MEM_W_CORE_12,0,0
POWER_SHARED_MEM_R_TAG_CORE_12,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_12,0,0
POWER_BLOCK_STATES_R_CORE_13,16527,16527
POWER_BLOCK_STATES_W_CORE_13,16527,16527
POWER_FETCH_QUEUE_R_CORE_13,13398,13398
POWER_FETCH_QUEUE_W_CORE_13,13398,13398
POWER_INST_QUEUE_R_CORE_13,21169,21169
POWER_INST_QUEUE_W_CORE_13,13398,13398
POWER_BR_PRED_R_CORE_13,102,102
POWER_BR_PRED_W_CORE_13,102,102
POWER_RAS_R_CORE_13,384,384
POWER_RAS_W_CORE_13,0,0
POWER_ICACHE_R_CORE_13,13398,13398
POWER_ICACHE_W_CORE_13,3,3
POWER_ICACHE_R_TAG_CORE_13,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_13,0,0
POWER_ICACHE_MISS_BUF_W_CORE_13,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_13,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_ICACHE_TOT_ACC_CORE_13,0,0
POWER_ICACHE_CONF_CORE_13,0,0
POWER_INST_DECODER_R_CORE_13,13398,13398
POWER_INST_DECODER_W_CORE_13,0,0
POWER_MICRO_OP_SEQ_R_CORE_13,0,0
POWER_MICRO_OP_SEQ_W_CORE_13,0,0
POWER_OPERAND_DECODER_R_CORE_13,13398,13398
POWER_OPERAND_DECODER_W_CORE_13,0,0
POWER_UOP_QUEUE_R_CORE_13,21169,21169
POWER_UOP_QUEUE_W_CORE_13,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_13,0,0
POWER_REG_RENAMING_TABLE_W_CORE_13,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_13,13398,13398
POWER_FREELIST_R_CORE_13,0,0
POWER_FREELIST_W_CORE_13,0,0
POWER_RESERVATION_STATION_R_CORE_13,20720,20720
POWER_RESERVATION_STATION_W_CORE_13,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_13,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_13,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_13,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_13,13398,13398
POWER_PAYLOAD_RAM_R_CORE_13,13398,13398
POWER_PAYLOAD_RAM_W_CORE_13,13398,13398
POWER_EX_ALU_R_CORE_13,10374,10374
POWER_EX_FPU_R_CORE_13,0,0
POWER_EX_MUL_R_CORE_13,0,0
POWER_EX_SFU_R_CORE_13,0,0
POWER_REORDER_BUF_R_CORE_13,0,0
POWER_REORDER_BUF_W_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_13,13398,13398
POWER_FP_RENAME_R_CORE_13,0,0
POWER_FP_RENAME_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_CORE_13,0,0
POWER_LOAD_QUEUE_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_13,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_13,0,0
POWER_STORE_QUEUE_R_CORE_13,0,0
POWER_STORE_QUEUE_W_CORE_13,0,0
POWER_STORE_QUEUE_R_TAG_CORE_13,0,0
POWER_STORE_QUEUE_W_TAG_CORE_13,0,0
POWER_DATA_TLB_R_CORE_13,0,0
POWER_DATA_TLB_W_CORE_13,0,0
POWER_DATA_TLB_R_TAG_CORE_13,0,0
POWER_DATA_TLB_W_TAG_CORE_13,0,0
POWER_INT_REGFILE_R_CORE_13,23772,23772
POWER_INT_REGFILE_W_CORE_13,13398,13398
POWER_FP_REGFILE_R_CORE_13,0,0
POWER_FP_REGFILE_W_CORE_13,0,0
POWER_GP_REGISTER_R_CORE_13,23772,23772
POWER_GP_REGISTER_W_CORE_13,13398,13398
POWER_FP_REGISTER_R_CORE_13,0,0
POWER_FP_REGISTER_W_CORE_13,0,0
POWER_SEGMENT_REGISTER_R_CORE_13,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_13,3024,3024
POWER_CONTROL_REGISTER_R_CORE_13,0,0
POWER_CONTROL_REGISTER_W_CORE_13,0,0
POWER_FLAG_REGISTER_R_CORE_13,0,0
POWER_FLAG_REGISTER_W_CORE_13,0,0
POWER_EXEC_BYPASS_CORE_13,13398,13398
POWER_LOAD_BYPASS_CORE_13,4380,4380
POWER_PIPELINE_CORE_13,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_13,4380,4380
POWER_DCACHE_MISS_BUF_R_TAG_CORE_13,1520,1520
POWER_DCACHE_MISS_BUF_W_CORE_13,1520,1520
POWER_DCACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_13,1460,1460
POWER_DCACHE_LINEFILL_BUF_W_CORE_13,1460,1460
POWER_L2CACHE_LINEFILL_BUF_W_CORE_13,1460,1460
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_13,1460,1460
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_13,1460,1460
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_13,1460,1460
POWER_DCACHE_WB_BUF_R_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_CORE_13,0,0
POWER_L2CACHE_WB_BUF_W_CORE_13,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_R_CORE_13,688,688
POWER_L2CACHE_R_CORE_13,0,0
POWER_DCACHE_W_CORE_13,80,80
POWER_L2CACHE_W_CORE_13,0,0
POWER_DCACHE_R_TAG_CORE_13,2208,2208
POWER_L2CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_R_CORE_13,0,0
POWER_CONST_CACHE_W_CORE_13,0,0
POWER_CONST_CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_W_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_R_CORE_13,0,0
POWER_TEXTURE_CACHE_W_CORE_13,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_13,0,0
POWER_SHARED_MEM_R_CORE_13,2256,2256
POWER_SHARED_MEM_W_CORE_13,0,0
POWER_SHARED_MEM_R_TAG_CORE_13,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_13,0,0
POWER_BLOCK_STATES_R_CORE_14,16639,16639
POWER_BLOCK_STATES_W_CORE_14,16639,16639
POWER_FETCH_QUEUE_R_CORE_14,13398,13398
POWER_FETCH_QUEUE_W_CORE_14,13398,13398
POWER_INST_QUEUE_R_CORE_14,21431,21431
POWER_INST_QUEUE_W_CORE_14,13398,13398
POWER_BR_PRED_R_CORE_14,102,102
POWER_BR_PRED_W_CORE_14,102,102
POWER_RAS_R_CORE_14,384,384
POWER_RAS_W_CORE_14,0,0
POWER_ICACHE_R_CORE_14,13398,13398
POWER_ICACHE_W_CORE_14,3,3
POWER_ICACHE_R_TAG_CORE_14,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_14,0,0
POWER_ICACHE_MISS_BUF_W_CORE_14,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_14,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_ICACHE_TOT_ACC_CORE_14,0,0
POWER_ICACHE_CONF_CORE_14,0,0
POWER_INST_DECODER_R_CORE_14,13398,13398
POWER_INST_DECODER_W_CORE_14,0,0
POWER_MICRO_OP_SEQ_R_CORE_14,0,0
POWER_MICRO_OP_SEQ_W_CORE_14,0,0
POWER_OPERAND_DECODER_R_CORE_14,13398,13398
POWER_OPERAND_DECODER_W_CORE_14,0,0
POWER_UOP_QUEUE_R_CORE_14,21431,21431
POWER_UOP_QUEUE_W_CORE_14,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_14,0,0
POWER_REG_RENAMING_TABLE_W_CORE_14,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_14,13398,13398
POWER_FREELIST_R_CORE_14,0,0
POWER_FREELIST_W_CORE_14,0,0
POWER_RESERVATION_STATION_R_CORE_14,20816,20816
POWER_RESERVATION_STATION_W_CORE_14,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_14,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_14,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_14,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_14,13398,13398
POWER_PAYLOAD_RAM_R_CORE_14,13398,13398
POWER_PAYLOAD_RAM_W_CORE_14,13398,13398
POWER_EX_ALU_R_CORE_14,10374,10374
POWER_EX_FPU_R_CORE_14,0,0
POWER_EX_MUL_R_CORE_14,0,0
POWER_EX_SFU_R_CORE_14,0,0
POWER_REORDER_BUF_R_CORE_14,0,0
POWER_REORDER_BUF_W_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_14,13398,13398
POWER_FP_RENAME_R_CORE_14,0,0
POWER_FP_RENAME_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_CORE_14,0,0
POWER_LOAD_QUEUE_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_14,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_14,0,0
POWER_STORE_QUEUE_R_CORE_14,0,0
POWER_STORE_QUEUE_W_CORE_14,0,0
POWER_STORE_QUEUE_R_TAG_CORE_14,0,0
POWER_STORE_QUEUE_W_TAG_CORE_14,0,0
POWER_DATA_TLB_R_CORE_14,0,0
POWER_DATA_TLB_W_CORE_14,0,0
POWER_DATA_TLB_R_TAG_CORE_14,0,0
POWER_DATA_TLB_W_TAG_CORE_14,0,0
POWER_INT_REGFILE_R_CORE_14,23772,23772
POWER_INT_REGFILE_W_CORE_14,13398,13398
POWER_FP_REGFILE_R_CORE_14,0,0
POWER_FP_REGFILE_W_CORE_14,0,0
POWER_GP_REGISTER_R_CORE_14,23772,23772
POWER_GP_REGISTER_W_CORE_14,13398,13398
POWER_FP_REGISTER_R_CORE_14,0,0
POWER_FP_REGISTER_W_CORE_14,0,0
POWER_SEGMENT_REGISTER_R_CORE_14,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_14,3024,3024
POWER_CONTROL_REGISTER_R_CORE_14,0,0
POWER_CONTROL_REGISTER_W_CORE_14,0,0
POWER_FLAG_REGISTER_R_CORE_14,0,0
POWER_FLAG_REGISTER_W_CORE_14,0,0
POWER_EXEC_BYPASS_CORE_14,13398,13398
POWER_LOAD_BYPASS_CORE_14,4548,4548
POWER_PIPELINE_CORE_14,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_14,4548,4548
POWER_DCACHE_MISS_BUF_R_TAG_CORE_14,1520,1520
POWER_DCACHE_MISS_BUF_W_CORE_14,1520,1520
POWER_DCACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_14,1516,1516
POWER_DCACHE_LINEFILL_BUF_W_CORE_14,1516,1516
POWER_L2CACHE_LINEFILL_BUF_W_CORE_14,1516,1516
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_14,1516,1516
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_14,1516,1516
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_14,1516,1516
POWER_DCACHE_WB_BUF_R_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_CORE_14,0,0
POWER_L2CACHE_WB_BUF_W_CORE_14,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_R_CORE_14,688,688
POWER_L2CACHE_R_CORE_14,0,0
POWER_DCACHE_W_CORE_14,80,80
POWER_L2CACHE_W_CORE_14,0,0
POWER_DCACHE_R_TAG_CORE_14,2208,2208
POWER_L2CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_R_CORE_14,0,0
POWER_CONST_CACHE_W_CORE_14,0,0
POWER_CONST_CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_W_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_R_CORE_14,0,0
POWER_TEXTURE_CACHE_W_CORE_14,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_14,0,0
POWER_SHARED_MEM_R_CORE_14,2256,2256
POWER_SHARED_MEM_W_CORE_14,0,0
POWER_SHARED_MEM_R_TAG_CORE_14,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_14,0,0
POWER_BLOCK_STATES_R_CORE_15,16689,16689
POWER_BLOCK_STATES_W_CORE_15,16689,16689
POWER_FETCH_QUEUE_R_CORE_15,13398,13398
POWER_FETCH_QUEUE_W_CORE_15,13398,13398
POWER_INST_QUEUE_R_CORE_15,21432,21432
POWER_INST_QUEUE_W_CORE_15,13398,13398
POWER_BR_PRED_R_CORE_15,102,102
POWER_BR_PRED_W_CORE_15,102,102
POWER_RAS_R_CORE_15,384,384
POWER_RAS_W_CORE_15,0,0
POWER_ICACHE_R_CORE_15,13398,13398
POWER_ICACHE_W_CORE_15,3,3
POWER_ICACHE_R_TAG_CORE_15,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_15,0,0
POWER_ICACHE_MISS_BUF_W_CORE_15,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_15,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_ICACHE_TOT_ACC_CORE_15,0,0
POWER_ICACHE_CONF_CORE_15,0,0
POWER_INST_DECODER_R_CORE_15,13398,13398
POWER_INST_DECODER_W_CORE_15,0,0
POWER_MICRO_OP_SEQ_R_CORE_15,0,0
POWER_MICRO_OP_SEQ_W_CORE_15,0,0
POWER_OPERAND_DECODER_R_CORE_15,13398,13398
POWER_OPERAND_DECODER_W_CORE_15,0,0
POWER_UOP_QUEUE_R_CORE_15,21432,21432
POWER_UOP_QUEUE_W_CORE_15,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_15,0,0
POWER_REG_RENAMING_TABLE_W_CORE_15,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_15,13398,13398
POWER_FREELIST_R_CORE_15,0,0
POWER_FREELIST_W_CORE_15,0,0
POWER_RESERVATION_STATION_R_CORE_15,20981,20981
POWER_RESERVATION_STATION_W_CORE_15,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_15,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_15,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_15,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_15,13398,13398
POWER_PAYLOAD_RAM_R_CORE_15,13398,13398
POWER_PAYLOAD_RAM_W_CORE_15,13398,13398
POWER_EX_ALU_R_CORE_15,10374,10374
POWER_EX_FPU_R_CORE_15,0,0
POWER_EX_MUL_R_CORE_15,0,0
POWER_EX_SFU_R_CORE_15,0,0
POWER_REORDER_BUF_R_CORE_15,0,0
POWER_REORDER_BUF_W_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_15,13398,13398
POWER_FP_RENAME_R_CORE_15,0,0
POWER_FP_RENAME_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_CORE_15,0,0
POWER_LOAD_QUEUE_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_15,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_15,0,0
POWER_STORE_QUEUE_R_CORE_15,0,0
POWER_STORE_QUEUE_W_CORE_15,0,0
POWER_STORE_QUEUE_R_TAG_CORE_15,0,0
POWER_STORE_QUEUE_W_TAG_CORE_15,0,0
POWER_DATA_TLB_R_CORE_15,0,0
POWER_DATA_TLB_W_CORE_15,0,0
POWER_DATA_TLB_R_TAG_CORE_15,0,0
POWER_DATA_TLB_W_TAG_CORE_15,0,0
POWER_INT_REGFILE_R_CORE_15,23772,23772
POWER_INT_REGFILE_W_CORE_15,13398,13398
POWER_FP_REGFILE_R_CORE_15,0,0
POWER_FP_REGFILE_W_CORE_15,0,0
POWER_GP_REGISTER_R_CORE_15,23772,23772
POWER_GP_REGISTER_W_CORE_15,13398,13398
POWER_FP_REGISTER_R_CORE_15,0,0
POWER_FP_REGISTER_W_CORE_15,0,0
POWER_SEGMENT_REGISTER_R_CORE_15,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_15,3024,3024
POWER_CONTROL_REGISTER_R_CORE_15,0,0
POWER_CONTROL_REGISTER_W_CORE_15,0,0
POWER_FLAG_REGISTER_R_CORE_15,0,0
POWER_FLAG_REGISTER_W_CORE_15,0,0
POWER_EXEC_BYPASS_CORE_15,13398,13398
POWER_LOAD_BYPASS_CORE_15,4434,4434
POWER_PIPELINE_CORE_15,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_15,4434,4434
POWER_DCACHE_MISS_BUF_R_TAG_CORE_15,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_15,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_15,1478,1478
POWER_DCACHE_LINEFILL_BUF_W_CORE_15,1478,1478
POWER_L2CACHE_LINEFILL_BUF_W_CORE_15,1478,1478
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_15,1478,1478
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_15,1478,1478
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_15,1478,1478
POWER_DCACHE_WB_BUF_R_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_CORE_15,0,0
POWER_L2CACHE_WB_BUF_W_CORE_15,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_R_CORE_15,672,672
POWER_L2CACHE_R_CORE_15,0,0
POWER_DCACHE_W_CORE_15,96,96
POWER_L2CACHE_W_CORE_15,0,0
POWER_DCACHE_R_TAG_CORE_15,2208,2208
POWER_L2CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_R_CORE_15,0,0
POWER_CONST_CACHE_W_CORE_15,0,0
POWER_CONST_CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_W_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_R_CORE_15,0,0
POWER_TEXTURE_CACHE_W_CORE_15,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_15,0,0
POWER_SHARED_MEM_R_CORE_15,2256,2256
POWER_SHARED_MEM_W_CORE_15,0,0
POWER_SHARED_MEM_R_TAG_CORE_15,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_15,0,0
POWER_BLOCK_STATES_R_CORE_16,16687,16687
POWER_BLOCK_STATES_W_CORE_16,16687,16687
POWER_FETCH_QUEUE_R_CORE_16,13398,13398
POWER_FETCH_QUEUE_W_CORE_16,13398,13398
POWER_INST_QUEUE_R_CORE_16,20990,20990
POWER_INST_QUEUE_W_CORE_16,13398,13398
POWER_BR_PRED_R_CORE_16,102,102
POWER_BR_PRED_W_CORE_16,102,102
POWER_RAS_R_CORE_16,384,384
POWER_RAS_W_CORE_16,0,0
POWER_ICACHE_R_CORE_16,13398,13398
POWER_ICACHE_W_CORE_16,3,3
POWER_ICACHE_R_TAG_CORE_16,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_CORE_16,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_16,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_ICACHE_TOT_ACC_CORE_16,0,0
POWER_ICACHE_CONF_CORE_16,0,0
POWER_INST_DECODER_R_CORE_16,13398,13398
POWER_INST_DECODER_W_CORE_16,0,0
POWER_MICRO_OP_SEQ_R_CORE_16,0,0
POWER_MICRO_OP_SEQ_W_CORE_16,0,0
POWER_OPERAND_DECODER_R_CORE_16,13398,13398
POWER_OPERAND_DECODER_W_CORE_16,0,0
POWER_UOP_QUEUE_R_CORE_16,20990,20990
POWER_UOP_QUEUE_W_CORE_16,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_16,0,0
POWER_REG_RENAMING_TABLE_W_CORE_16,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_16,13398,13398
POWER_FREELIST_R_CORE_16,0,0
POWER_FREELIST_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_CORE_16,20687,20687
POWER_RESERVATION_STATION_W_CORE_16,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_16,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_16,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_16,13398,13398
POWER_PAYLOAD_RAM_R_CORE_16,13398,13398
POWER_PAYLOAD_RAM_W_CORE_16,13398,13398
POWER_EX_ALU_R_CORE_16,10374,10374
POWER_EX_FPU_R_CORE_16,0,0
POWER_EX_MUL_R_CORE_16,0,0
POWER_EX_SFU_R_CORE_16,0,0
POWER_REORDER_BUF_R_CORE_16,0,0
POWER_REORDER_BUF_W_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_16,13398,13398
POWER_FP_RENAME_R_CORE_16,0,0
POWER_FP_RENAME_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_CORE_16,0,0
POWER_LOAD_QUEUE_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_16,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_16,0,0
POWER_STORE_QUEUE_R_CORE_16,0,0
POWER_STORE_QUEUE_W_CORE_16,0,0
POWER_STORE_QUEUE_R_TAG_CORE_16,0,0
POWER_STORE_QUEUE_W_TAG_CORE_16,0,0
POWER_DATA_TLB_R_CORE_16,0,0
POWER_DATA_TLB_W_CORE_16,0,0
POWER_DATA_TLB_R_TAG_CORE_16,0,0
POWER_DATA_TLB_W_TAG_CORE_16,0,0
POWER_INT_REGFILE_R_CORE_16,23772,23772
POWER_INT_REGFILE_W_CORE_16,13398,13398
POWER_FP_REGFILE_R_CORE_16,0,0
POWER_FP_REGFILE_W_CORE_16,0,0
POWER_GP_REGISTER_R_CORE_16,23772,23772
POWER_GP_REGISTER_W_CORE_16,13398,13398
POWER_FP_REGISTER_R_CORE_16,0,0
POWER_FP_REGISTER_W_CORE_16,0,0
POWER_SEGMENT_REGISTER_R_CORE_16,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_16,3024,3024
POWER_CONTROL_REGISTER_R_CORE_16,0,0
POWER_CONTROL_REGISTER_W_CORE_16,0,0
POWER_FLAG_REGISTER_R_CORE_16,0,0
POWER_FLAG_REGISTER_W_CORE_16,0,0
POWER_EXEC_BYPASS_CORE_16,13398,13398
POWER_LOAD_BYPASS_CORE_16,4536,4536
POWER_PIPELINE_CORE_16,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_16,4536,4536
POWER_DCACHE_MISS_BUF_R_TAG_CORE_16,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_16,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_16,1512,1512
POWER_DCACHE_LINEFILL_BUF_W_CORE_16,1512,1512
POWER_L2CACHE_LINEFILL_BUF_W_CORE_16,1512,1512
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_16,1512,1512
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_16,1512,1512
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_16,1512,1512
POWER_DCACHE_WB_BUF_R_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_CORE_16,0,0
POWER_L2CACHE_WB_BUF_W_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_R_CORE_16,672,672
POWER_L2CACHE_R_CORE_16,0,0
POWER_DCACHE_W_CORE_16,96,96
POWER_L2CACHE_W_CORE_16,0,0
POWER_DCACHE_R_TAG_CORE_16,2208,2208
POWER_L2CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_R_CORE_16,0,0
POWER_CONST_CACHE_W_CORE_16,0,0
POWER_CONST_CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_W_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_R_CORE_16,0,0
POWER_TEXTURE_CACHE_W_CORE_16,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_16,0,0
POWER_SHARED_MEM_R_CORE_16,2256,2256
POWER_SHARED_MEM_W_CORE_16,0,0
POWER_SHARED_MEM_R_TAG_CORE_16,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_16,0,0
POWER_BLOCK_STATES_R_CORE_17,16655,16655
POWER_BLOCK_STATES_W_CORE_17,16655,16655
POWER_FETCH_QUEUE_R_CORE_17,13398,13398
POWER_FETCH_QUEUE_W_CORE_17,13398,13398
POWER_INST_QUEUE_R_CORE_17,20952,20952
POWER_INST_QUEUE_W_CORE_17,13398,13398
POWER_BR_PRED_R_CORE_17,102,102
POWER_BR_PRED_W_CORE_17,102,102
POWER_RAS_R_CORE_17,384,384
POWER_RAS_W_CORE_17,0,0
POWER_ICACHE_R_CORE_17,13398,13398
POWER_ICACHE_W_CORE_17,3,3
POWER_ICACHE_R_TAG_CORE_17,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_CORE_17,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_17,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_ICACHE_TOT_ACC_CORE_17,0,0
POWER_ICACHE_CONF_CORE_17,0,0
POWER_INST_DECODER_R_CORE_17,13398,13398
POWER_INST_DECODER_W_CORE_17,0,0
POWER_MICRO_OP_SEQ_R_CORE_17,0,0
POWER_MICRO_OP_SEQ_W_CORE_17,0,0
POWER_OPERAND_DECODER_R_CORE_17,13398,13398
POWER_OPERAND_DECODER_W_CORE_17,0,0
POWER_UOP_QUEUE_R_CORE_17,20952,20952
POWER_UOP_QUEUE_W_CORE_17,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_17,0,0
POWER_REG_RENAMING_TABLE_W_CORE_17,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_17,13398,13398
POWER_FREELIST_R_CORE_17,0,0
POWER_FREELIST_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_CORE_17,20846,20846
POWER_RESERVATION_STATION_W_CORE_17,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_17,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_17,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_17,13398,13398
POWER_PAYLOAD_RAM_R_CORE_17,13398,13398
POWER_PAYLOAD_RAM_W_CORE_17,13398,13398
POWER_EX_ALU_R_CORE_17,10374,10374
POWER_EX_FPU_R_CORE_17,0,0
POWER_EX_MUL_R_CORE_17,0,0
POWER_EX_SFU_R_CORE_17,0,0
POWER_REORDER_BUF_R_CORE_17,0,0
POWER_REORDER_BUF_W_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_17,13398,13398
POWER_FP_RENAME_R_CORE_17,0,0
POWER_FP_RENAME_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_CORE_17,0,0
POWER_LOAD_QUEUE_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_17,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_17,0,0
POWER_STORE_QUEUE_R_CORE_17,0,0
POWER_STORE_QUEUE_W_CORE_17,0,0
POWER_STORE_QUEUE_R_TAG_CORE_17,0,0
POWER_STORE_QUEUE_W_TAG_CORE_17,0,0
POWER_DATA_TLB_R_CORE_17,0,0
POWER_DATA_TLB_W_CORE_17,0,0
POWER_DATA_TLB_R_TAG_CORE_17,0,0
POWER_DATA_TLB_W_TAG_CORE_17,0,0
POWER_INT_REGFILE_R_CORE_17,23772,23772
POWER_INT_REGFILE_W_CORE_17,13398,13398
POWER_FP_REGFILE_R_CORE_17,0,0
POWER_FP_REGFILE_W_CORE_17,0,0
POWER_GP_REGISTER_R_CORE_17,23772,23772
POWER_GP_REGISTER_W_CORE_17,13398,13398
POWER_FP_REGISTER_R_CORE_17,0,0
POWER_FP_REGISTER_W_CORE_17,0,0
POWER_SEGMENT_REGISTER_R_CORE_17,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_17,3024,3024
POWER_CONTROL_REGISTER_R_CORE_17,0,0
POWER_CONTROL_REGISTER_W_CORE_17,0,0
POWER_FLAG_REGISTER_R_CORE_17,0,0
POWER_FLAG_REGISTER_W_CORE_17,0,0
POWER_EXEC_BYPASS_CORE_17,13398,13398
POWER_LOAD_BYPASS_CORE_17,4392,4392
POWER_PIPELINE_CORE_17,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_17,4392,4392
POWER_DCACHE_MISS_BUF_R_TAG_CORE_17,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_17,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_17,1464,1464
POWER_DCACHE_LINEFILL_BUF_W_CORE_17,1464,1464
POWER_L2CACHE_LINEFILL_BUF_W_CORE_17,1464,1464
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_17,1464,1464
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_17,1464,1464
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_17,1464,1464
POWER_DCACHE_WB_BUF_R_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_CORE_17,0,0
POWER_L2CACHE_WB_BUF_W_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_R_CORE_17,672,672
POWER_L2CACHE_R_CORE_17,0,0
POWER_DCACHE_W_CORE_17,96,96
POWER_L2CACHE_W_CORE_17,0,0
POWER_DCACHE_R_TAG_CORE_17,2208,2208
POWER_L2CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_R_CORE_17,0,0
POWER_CONST_CACHE_W_CORE_17,0,0
POWER_CONST_CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_W_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_R_CORE_17,0,0
POWER_TEXTURE_CACHE_W_CORE_17,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_17,0,0
POWER_SHARED_MEM_R_CORE_17,2256,2256
POWER_SHARED_MEM_W_CORE_17,0,0
POWER_SHARED_MEM_R_TAG_CORE_17,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_17,0,0
POWER_BLOCK_STATES_R_CORE_18,16671,16671
POWER_BLOCK_STATES_W_CORE_18,16671,16671
POWER_FETCH_QUEUE_R_CORE_18,13398,13398
POWER_FETCH_QUEUE_W_CORE_18,13398,13398
POWER_INST_QUEUE_R_CORE_18,21256,21256
POWER_INST_QUEUE_W_CORE_18,13398,13398
POWER_BR_PRED_R_CORE_18,102,102
POWER_BR_PRED_W_CORE_18,102,102
POWER_RAS_R_CORE_18,384,384
POWER_RAS_W_CORE_18,0,0
POWER_ICACHE_R_CORE_18,13398,13398
POWER_ICACHE_W_CORE_18,3,3
POWER_ICACHE_R_TAG_CORE_18,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_CORE_18,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_18,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_ICACHE_TOT_ACC_CORE_18,0,0
POWER_ICACHE_CONF_CORE_18,0,0
POWER_INST_DECODER_R_CORE_18,13398,13398
POWER_INST_DECODER_W_CORE_18,0,0
POWER_MICRO_OP_SEQ_R_CORE_18,0,0
POWER_MICRO_OP_SEQ_W_CORE_18,0,0
POWER_OPERAND_DECODER_R_CORE_18,13398,13398
POWER_OPERAND_DECODER_W_CORE_18,0,0
POWER_UOP_QUEUE_R_CORE_18,21256,21256
POWER_UOP_QUEUE_W_CORE_18,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_18,0,0
POWER_REG_RENAMING_TABLE_W_CORE_18,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_18,13398,13398
POWER_FREELIST_R_CORE_18,0,0
POWER_FREELIST_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_CORE_18,20888,20888
POWER_RESERVATION_STATION_W_CORE_18,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_18,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_18,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_18,13398,13398
POWER_PAYLOAD_RAM_R_CORE_18,13398,13398
POWER_PAYLOAD_RAM_W_CORE_18,13398,13398
POWER_EX_ALU_R_CORE_18,10374,10374
POWER_EX_FPU_R_CORE_18,0,0
POWER_EX_MUL_R_CORE_18,0,0
POWER_EX_SFU_R_CORE_18,0,0
POWER_REORDER_BUF_R_CORE_18,0,0
POWER_REORDER_BUF_W_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_18,13398,13398
POWER_FP_RENAME_R_CORE_18,0,0
POWER_FP_RENAME_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_CORE_18,0,0
POWER_LOAD_QUEUE_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_18,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_18,0,0
POWER_STORE_QUEUE_R_CORE_18,0,0
POWER_STORE_QUEUE_W_CORE_18,0,0
POWER_STORE_QUEUE_R_TAG_CORE_18,0,0
POWER_STORE_QUEUE_W_TAG_CORE_18,0,0
POWER_DATA_TLB_R_CORE_18,0,0
POWER_DATA_TLB_W_CORE_18,0,0
POWER_DATA_TLB_R_TAG_CORE_18,0,0
POWER_DATA_TLB_W_TAG_CORE_18,0,0
POWER_INT_REGFILE_R_CORE_18,23772,23772
POWER_INT_REGFILE_W_CORE_18,13398,13398
POWER_FP_REGFILE_R_CORE_18,0,0
POWER_FP_REGFILE_W_CORE_18,0,0
POWER_GP_REGISTER_R_CORE_18,23772,23772
POWER_GP_REGISTER_W_CORE_18,13398,13398
POWER_FP_REGISTER_R_CORE_18,0,0
POWER_FP_REGISTER_W_CORE_18,0,0
POWER_SEGMENT_REGISTER_R_CORE_18,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_18,3024,3024
POWER_CONTROL_REGISTER_R_CORE_18,0,0
POWER_CONTROL_REGISTER_W_CORE_18,0,0
POWER_FLAG_REGISTER_R_CORE_18,0,0
POWER_FLAG_REGISTER_W_CORE_18,0,0
POWER_EXEC_BYPASS_CORE_18,13398,13398
POWER_LOAD_BYPASS_CORE_18,4512,4512
POWER_PIPELINE_CORE_18,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_18,4512,4512
POWER_DCACHE_MISS_BUF_R_TAG_CORE_18,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_18,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_18,1504,1504
POWER_DCACHE_LINEFILL_BUF_W_CORE_18,1504,1504
POWER_L2CACHE_LINEFILL_BUF_W_CORE_18,1504,1504
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_18,1504,1504
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_18,1504,1504
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_18,1504,1504
POWER_DCACHE_WB_BUF_R_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_CORE_18,0,0
POWER_L2CACHE_WB_BUF_W_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_R_CORE_18,672,672
POWER_L2CACHE_R_CORE_18,0,0
POWER_DCACHE_W_CORE_18,96,96
POWER_L2CACHE_W_CORE_18,0,0
POWER_DCACHE_R_TAG_CORE_18,2208,2208
POWER_L2CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_R_CORE_18,0,0
POWER_CONST_CACHE_W_CORE_18,0,0
POWER_CONST_CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_W_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_R_CORE_18,0,0
POWER_TEXTURE_CACHE_W_CORE_18,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_18,0,0
POWER_SHARED_MEM_R_CORE_18,2256,2256
POWER_SHARED_MEM_W_CORE_18,0,0
POWER_SHARED_MEM_R_TAG_CORE_18,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_18,0,0
POWER_BLOCK_STATES_R_CORE_19,16707,16707
POWER_BLOCK_STATES_W_CORE_19,16707,16707
POWER_FETCH_QUEUE_R_CORE_19,13398,13398
POWER_FETCH_QUEUE_W_CORE_19,13398,13398
POWER_INST_QUEUE_R_CORE_19,21264,21264
POWER_INST_QUEUE_W_CORE_19,13398,13398
POWER_BR_PRED_R_CORE_19,102,102
POWER_BR_PRED_W_CORE_19,102,102
POWER_RAS_R_CORE_19,384,384
POWER_RAS_W_CORE_19,0,0
POWER_ICACHE_R_CORE_19,13398,13398
POWER_ICACHE_W_CORE_19,3,3
POWER_ICACHE_R_TAG_CORE_19,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_CORE_19,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_19,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_ICACHE_TOT_ACC_CORE_19,0,0
POWER_ICACHE_CONF_CORE_19,0,0
POWER_INST_DECODER_R_CORE_19,13398,13398
POWER_INST_DECODER_W_CORE_19,0,0
POWER_MICRO_OP_SEQ_R_CORE_19,0,0
POWER_MICRO_OP_SEQ_W_CORE_19,0,0
POWER_OPERAND_DECODER_R_CORE_19,13398,13398
POWER_OPERAND_DECODER_W_CORE_19,0,0
POWER_UOP_QUEUE_R_CORE_19,21264,21264
POWER_UOP_QUEUE_W_CORE_19,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_19,0,0
POWER_REG_RENAMING_TABLE_W_CORE_19,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_19,13398,13398
POWER_FREELIST_R_CORE_19,0,0
POWER_FREELIST_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_CORE_19,20853,20853
POWER_RESERVATION_STATION_W_CORE_19,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_19,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_19,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_19,13398,13398
POWER_PAYLOAD_RAM_R_CORE_19,13398,13398
POWER_PAYLOAD_RAM_W_CORE_19,13398,13398
POWER_EX_ALU_R_CORE_19,10374,10374
POWER_EX_FPU_R_CORE_19,0,0
POWER_EX_MUL_R_CORE_19,0,0
POWER_EX_SFU_R_CORE_19,0,0
POWER_REORDER_BUF_R_CORE_19,0,0
POWER_REORDER_BUF_W_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_19,13398,13398
POWER_FP_RENAME_R_CORE_19,0,0
POWER_FP_RENAME_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_CORE_19,0,0
POWER_LOAD_QUEUE_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_19,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_19,0,0
POWER_STORE_QUEUE_R_CORE_19,0,0
POWER_STORE_QUEUE_W_CORE_19,0,0
POWER_STORE_QUEUE_R_TAG_CORE_19,0,0
POWER_STORE_QUEUE_W_TAG_CORE_19,0,0
POWER_DATA_TLB_R_CORE_19,0,0
POWER_DATA_TLB_W_CORE_19,0,0
POWER_DATA_TLB_R_TAG_CORE_19,0,0
POWER_DATA_TLB_W_TAG_CORE_19,0,0
POWER_INT_REGFILE_R_CORE_19,23772,23772
POWER_INT_REGFILE_W_CORE_19,13398,13398
POWER_FP_REGFILE_R_CORE_19,0,0
POWER_FP_REGFILE_W_CORE_19,0,0
POWER_GP_REGISTER_R_CORE_19,23772,23772
POWER_GP_REGISTER_W_CORE_19,13398,13398
POWER_FP_REGISTER_R_CORE_19,0,0
POWER_FP_REGISTER_W_CORE_19,0,0
POWER_SEGMENT_REGISTER_R_CORE_19,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_19,3024,3024
POWER_CONTROL_REGISTER_R_CORE_19,0,0
POWER_CONTROL_REGISTER_W_CORE_19,0,0
POWER_FLAG_REGISTER_R_CORE_19,0,0
POWER_FLAG_REGISTER_W_CORE_19,0,0
POWER_EXEC_BYPASS_CORE_19,13398,13398
POWER_LOAD_BYPASS_CORE_19,4398,4398
POWER_PIPELINE_CORE_19,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_19,4398,4398
POWER_DCACHE_MISS_BUF_R_TAG_CORE_19,1520,1520
POWER_DCACHE_MISS_BUF_W_CORE_19,1520,1520
POWER_DCACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_19,1466,1466
POWER_DCACHE_LINEFILL_BUF_W_CORE_19,1466,1466
POWER_L2CACHE_LINEFILL_BUF_W_CORE_19,1466,1466
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_19,1466,1466
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_19,1466,1466
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_19,1466,1466
POWER_DCACHE_WB_BUF_R_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_CORE_19,0,0
POWER_L2CACHE_WB_BUF_W_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_R_CORE_19,688,688
POWER_L2CACHE_R_CORE_19,0,0
POWER_DCACHE_W_CORE_19,80,80
POWER_L2CACHE_W_CORE_19,0,0
POWER_DCACHE_R_TAG_CORE_19,2208,2208
POWER_L2CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_R_CORE_19,0,0
POWER_CONST_CACHE_W_CORE_19,0,0
POWER_CONST_CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_W_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_R_CORE_19,0,0
POWER_TEXTURE_CACHE_W_CORE_19,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_19,0,0
POWER_SHARED_MEM_R_CORE_19,2256,2256
POWER_SHARED_MEM_W_CORE_19,0,0
POWER_SHARED_MEM_R_TAG_CORE_19,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_19,0,0
