[{"name":"郭明彥","email":"kuomy@twncal.com.tw","latestUpdate":"2009-11-03 15:31:33","objective":"1. Boolean algebra, number systems and logic gates (布林代數, 數系與邏輯閘)。\n2. Combinational logic design and HDL (Hardware description languages (組合邏輯設計及HDL)。\n3. Sequential logic design and FSM (Finite state machine) (同步循序邏\n輯設計及演繹狀態機)。\n4. Hardware description languages---Verilog and VHDL (硬體描述語言)。5. Digital building blocks---ALU, shift registers, memories, and logic arrays (數位組成模塊---算術邏輯單元,移位暫存器,記憶體,及邏輯陣列)。","schedule":"第1週主題: Number systems.\n第2週主題: Number systems.\n第3週主題: Logic gates.\n第4週主題: Logic gates.\n第5週主題: Beneath the digital abstraction.\n第6週主題: Beneath the digital abstraction.\n第7週主題: 期中考試\n第8週主題: Boolean equations.\n第9週主題: Karnauph maps.\n第10週主題: Combinational building blocks.\n第11週主題: Latches and flip-flops.\n第12週主題: Finite state machine.\n第13週主題: Finite state machine.\n第14週主題: HDL.\n第15週主題: ALU.\n第16週主題: Shift registers.\n第17週主題: Memories and logic arrays.\n第18週主題: 期終考試","scorePolicy":"1. 習題: 20%\n2. 出席: 10%\n3. 期中考試: 30%\n4. 期終考試: 40%","materials":"1. Textbook: Digital design and computer architecture, D. M. Harris and S. L. Harris.\n2. References:\nFundamentals of digital logic with Verilog design, S. Brown and Z. Vranesic.\n","foreignLanguageTextbooks":false}]
