
miniboot.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000007c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000076c  00007800  00007800  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .stab         000018f0  00000000  00000000  000007c0  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      000013bd  00000000  00000000  000020b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .comment      00000011  00000000  00000000  0000346d  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003480  2**2
                  CONTENTS, READONLY
  6 .debug_info   000005f4  00000000  00000000  000034c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000005a2  00000000  00000000  00003ab4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001a  00000000  00000000  00004056  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000208  00000000  00000000  00004070  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007800 <__vectors>:
    7800:	33 c0       	rjmp	.+102    	; 0x7868 <__ctors_end>
    7802:	00 00       	nop
    7804:	39 c0       	rjmp	.+114    	; 0x7878 <__bad_interrupt>
    7806:	00 00       	nop
    7808:	37 c0       	rjmp	.+110    	; 0x7878 <__bad_interrupt>
    780a:	00 00       	nop
    780c:	35 c0       	rjmp	.+106    	; 0x7878 <__bad_interrupt>
    780e:	00 00       	nop
    7810:	33 c0       	rjmp	.+102    	; 0x7878 <__bad_interrupt>
    7812:	00 00       	nop
    7814:	31 c0       	rjmp	.+98     	; 0x7878 <__bad_interrupt>
    7816:	00 00       	nop
    7818:	2f c0       	rjmp	.+94     	; 0x7878 <__bad_interrupt>
    781a:	00 00       	nop
    781c:	2d c0       	rjmp	.+90     	; 0x7878 <__bad_interrupt>
    781e:	00 00       	nop
    7820:	2b c0       	rjmp	.+86     	; 0x7878 <__bad_interrupt>
    7822:	00 00       	nop
    7824:	29 c0       	rjmp	.+82     	; 0x7878 <__bad_interrupt>
    7826:	00 00       	nop
    7828:	27 c0       	rjmp	.+78     	; 0x7878 <__bad_interrupt>
    782a:	00 00       	nop
    782c:	25 c0       	rjmp	.+74     	; 0x7878 <__bad_interrupt>
    782e:	00 00       	nop
    7830:	23 c0       	rjmp	.+70     	; 0x7878 <__bad_interrupt>
    7832:	00 00       	nop
    7834:	21 c0       	rjmp	.+66     	; 0x7878 <__bad_interrupt>
    7836:	00 00       	nop
    7838:	1f c0       	rjmp	.+62     	; 0x7878 <__bad_interrupt>
    783a:	00 00       	nop
    783c:	1d c0       	rjmp	.+58     	; 0x7878 <__bad_interrupt>
    783e:	00 00       	nop
    7840:	1b c0       	rjmp	.+54     	; 0x7878 <__bad_interrupt>
    7842:	00 00       	nop
    7844:	19 c0       	rjmp	.+50     	; 0x7878 <__bad_interrupt>
    7846:	00 00       	nop
    7848:	17 c0       	rjmp	.+46     	; 0x7878 <__bad_interrupt>
    784a:	00 00       	nop
    784c:	15 c0       	rjmp	.+42     	; 0x7878 <__bad_interrupt>
    784e:	00 00       	nop
    7850:	13 c0       	rjmp	.+38     	; 0x7878 <__bad_interrupt>
    7852:	00 00       	nop
    7854:	11 c0       	rjmp	.+34     	; 0x7878 <__bad_interrupt>
    7856:	00 00       	nop
    7858:	0f c0       	rjmp	.+30     	; 0x7878 <__bad_interrupt>
    785a:	00 00       	nop
    785c:	0d c0       	rjmp	.+26     	; 0x7878 <__bad_interrupt>
    785e:	00 00       	nop
    7860:	0b c0       	rjmp	.+22     	; 0x7878 <__bad_interrupt>
    7862:	00 00       	nop
    7864:	09 c0       	rjmp	.+18     	; 0x7878 <__bad_interrupt>
	...

00007868 <__ctors_end>:
    7868:	11 24       	eor	r1, r1
    786a:	1f be       	out	0x3f, r1	; 63
    786c:	cf ef       	ldi	r28, 0xFF	; 255
    786e:	d8 e0       	ldi	r29, 0x08	; 8
    7870:	de bf       	out	0x3e, r29	; 62
    7872:	cd bf       	out	0x3d, r28	; 61
    7874:	59 d2       	rcall	.+1202   	; 0x7d28 <main>
    7876:	78 c3       	rjmp	.+1776   	; 0x7f68 <_exit>

00007878 <__bad_interrupt>:
    7878:	c3 cf       	rjmp	.-122    	; 0x7800 <__vectors>

0000787a <_ZL12writeToFlashjPhRj>:
static inline uint16_t getDataLength(const uint8_t i2c_address) {
  return getWordFromSource(i2c_address, application_length_byte_offset);
}

static inline void writeToFlash(const uint16_t address, uint8_t *data,
                                uint16_t &application_start) {
    787a:	cf 93       	push	r28
    787c:	df 93       	push	r29
    787e:	db 01       	movw	r26, r22
    7880:	fa 01       	movw	r30, r20

  if (0 == address && 0 == application_start) {
    7882:	00 97       	sbiw	r24, 0x00	; 0
    7884:	f9 f4       	brne	.+62     	; 0x78c4 <_ZL12writeToFlashjPhRj+0x4a>
    7886:	20 81       	ld	r18, Z
    7888:	31 81       	ldd	r19, Z+1	; 0x01
    788a:	23 2b       	or	r18, r19
    788c:	d9 f4       	brne	.+54     	; 0x78c4 <_ZL12writeToFlashjPhRj+0x4a>
    application_start = static_cast<uint16_t>(data[RESET_VECTOR_ARGUMENT_ADDRESS]) << 8;
    788e:	12 96       	adiw	r26, 0x02	; 2
    7890:	2c 91       	ld	r18, X
    7892:	12 97       	sbiw	r26, 0x02	; 2
    7894:	30 e0       	ldi	r19, 0x00	; 0
    7896:	32 2f       	mov	r19, r18
    7898:	22 27       	eor	r18, r18
    789a:	31 83       	std	Z+1, r19	; 0x01
    789c:	20 83       	st	Z, r18
    application_start |=
        static_cast<uint8_t>(data[RESET_VECTOR_ARGUMENT_ADDRESS + 1]);
    789e:	13 96       	adiw	r26, 0x03	; 3
    78a0:	4c 91       	ld	r20, X
    78a2:	13 97       	sbiw	r26, 0x03	; 3
    78a4:	24 2b       	or	r18, r20
    78a6:	31 83       	std	Z+1, r19	; 0x01
    78a8:	20 83       	st	Z, r18

    data[RESET_VECTOR] = static_cast<uint8_t>(jmp_instruction);
    78aa:	2c e0       	ldi	r18, 0x0C	; 12
    78ac:	2c 93       	st	X, r18
    data[RESET_VECTOR + 1] = static_cast<uint8_t>(jmp_instruction >> 8);
    78ae:	24 e9       	ldi	r18, 0x94	; 148
    78b0:	11 96       	adiw	r26, 0x01	; 1
    78b2:	2c 93       	st	X, r18
    78b4:	11 97       	sbiw	r26, 0x01	; 1

    data[RESET_VECTOR_ARGUMENT_ADDRESS] = static_cast<uint8_t>(
        static_cast<uint16_t>(BOOTLOADER_START_ADDRESS) / 2);
    78b6:	12 96       	adiw	r26, 0x02	; 2
    78b8:	1c 92       	st	X, r1
    78ba:	12 97       	sbiw	r26, 0x02	; 2
    data[RESET_VECTOR_ARGUMENT_ADDRESS + 1] = static_cast<uint8_t>(
        (static_cast<uint16_t>(BOOTLOADER_START_ADDRESS) / 2) >> 8);
    78bc:	2c e3       	ldi	r18, 0x3C	; 60
    78be:	13 96       	adiw	r26, 0x03	; 3
    78c0:	2c 93       	st	X, r18
    78c2:	13 97       	sbiw	r26, 0x03	; 3
  } while (ptr);
  wdt_reset();
}

static inline void erasePage(const uint16_t address) {
  boot_page_erase(address);
    78c4:	23 e0       	ldi	r18, 0x03	; 3
    78c6:	fc 01       	movw	r30, r24
    78c8:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    78cc:	e8 95       	spm
  boot_spm_busy_wait();
    78ce:	07 b6       	in	r0, 0x37	; 55
    78d0:	00 fc       	sbrc	r0, 0
    78d2:	fd cf       	rjmp	.-6      	; 0x78ce <_ZL12writeToFlashjPhRj+0x54>
    78d4:	40 e0       	ldi	r20, 0x00	; 0
static inline void writeToPageBuffer(const uint16_t address, uint8_t *data) {
  erasePage(address);
  for (uint8_t i = 0; i < SPM_PAGESIZE; i += 2) {
    uint16_t w = *data++;
    w += (*data++) << 8;
    boot_page_fill(address + i, w);
    78d6:	51 e0       	ldi	r21, 0x01	; 1
    78d8:	ec 01       	movw	r28, r24
    78da:	ca 1b       	sub	r28, r26
    78dc:	db 0b       	sbc	r29, r27
}

static inline void writeToPageBuffer(const uint16_t address, uint8_t *data) {
  erasePage(address);
  for (uint8_t i = 0; i < SPM_PAGESIZE; i += 2) {
    uint16_t w = *data++;
    78de:	6c 91       	ld	r22, X
    w += (*data++) << 8;
    boot_page_fill(address + i, w);
    78e0:	fe 01       	movw	r30, r28
    78e2:	ea 0f       	add	r30, r26
    78e4:	fb 1f       	adc	r31, r27
    78e6:	11 96       	adiw	r26, 0x01	; 1
    78e8:	2c 91       	ld	r18, X
    78ea:	11 97       	sbiw	r26, 0x01	; 1
    78ec:	30 e0       	ldi	r19, 0x00	; 0
    78ee:	32 2f       	mov	r19, r18
    78f0:	22 27       	eor	r18, r18
    78f2:	26 0f       	add	r18, r22
    78f4:	31 1d       	adc	r19, r1
    78f6:	09 01       	movw	r0, r18
    78f8:	50 93 57 00 	sts	0x0057, r21	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    78fc:	e8 95       	spm
    78fe:	11 24       	eor	r1, r1
  boot_spm_busy_wait();
}

static inline void writeToPageBuffer(const uint16_t address, uint8_t *data) {
  erasePage(address);
  for (uint8_t i = 0; i < SPM_PAGESIZE; i += 2) {
    7900:	4e 5f       	subi	r20, 0xFE	; 254
    7902:	12 96       	adiw	r26, 0x02	; 2
    7904:	40 38       	cpi	r20, 0x80	; 128
    7906:	59 f7       	brne	.-42     	; 0x78de <_ZL12writeToFlashjPhRj+0x64>
    boot_page_fill(address + i, w);
  }
}

static inline void writePageBufferToFlash(const uint16_t address) {
  boot_page_write(address);
    7908:	25 e0       	ldi	r18, 0x05	; 5
    790a:	fc 01       	movw	r30, r24
    790c:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    7910:	e8 95       	spm
  boot_spm_busy_wait();
    7912:	07 b6       	in	r0, 0x37	; 55
    7914:	00 fc       	sbrc	r0, 0
    7916:	fd cf       	rjmp	.-6      	; 0x7912 <_ZL12writeToFlashjPhRj+0x98>
  boot_rww_enable();
    7918:	81 e1       	ldi	r24, 0x11	; 17
    791a:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    791e:	e8 95       	spm
  }

  writeToPageBuffer(address, data);
  writePageBufferToFlash(address);
}
    7920:	df 91       	pop	r29
    7922:	cf 91       	pop	r28
    7924:	08 95       	ret

00007926 <_ZL8readBytehj.constprop.6>:
#pragma once

#include "I2C-master-lib/i2c_master.h"

static inline uint8_t readByte(const uint8_t source_address,
    7926:	cf 93       	push	r28
    7928:	df 93       	push	r29
    792a:	ec 01       	movw	r28, r24
                               const uint16_t register_address) {
  uint8_t data = 0xFF;
  uint8_t write_source_address = source_address << 1;
  i2c_start(write_source_address);
    792c:	80 ea       	ldi	r24, 0xA0	; 160
  i2c_write(register_address >> 8);
    792e:	f0 d0       	rcall	.+480    	; 0x7b10 <_Z9i2c_starth>
  i2c_write(register_address);
    7930:	8d 2f       	mov	r24, r29
    7932:	10 d1       	rcall	.+544    	; 0x7b54 <_Z9i2c_writeh>
  i2c_stop();
    7934:	8c 2f       	mov	r24, r28

  uint8_t read_source_address = write_source_address | 0x01;
  i2c_start(read_source_address);
    7936:	0e d1       	rcall	.+540    	; 0x7b54 <_Z9i2c_writeh>
    7938:	f3 d1       	rcall	.+998    	; 0x7d20 <_Z8i2c_stopv>
    793a:	81 ea       	ldi	r24, 0xA1	; 161
  data = i2c_read_ack();

  return data;
}
    793c:	e9 d0       	rcall	.+466    	; 0x7b10 <_Z9i2c_starth>
    793e:	df 91       	pop	r29
  i2c_write(register_address);
  i2c_stop();

  uint8_t read_source_address = write_source_address | 0x01;
  i2c_start(read_source_address);
  data = i2c_read_ack();
    7940:	cf 91       	pop	r28
    7942:	19 c1       	rjmp	.+562    	; 0x7b76 <_Z12i2c_read_ackv>

00007944 <_ZL17getWordFromSourcehj.constprop.5>:

  return data;
}

static inline uint16_t getWordFromSource(const uint8_t i2c_address,
    7944:	0f 93       	push	r16
    7946:	1f 93       	push	r17
    7948:	cf 93       	push	r28
    794a:	df 93       	push	r29
    794c:	8c 01       	movw	r16, r24
                                         const uint16_t data_address) {
  uint16_t result = static_cast<uint16_t>(readByte(i2c_address, data_address))
    794e:	eb df       	rcall	.-42     	; 0x7926 <_ZL8readBytehj.constprop.6>
                    << 8;
    7950:	c8 2f       	mov	r28, r24
    7952:	d0 e0       	ldi	r29, 0x00	; 0
    7954:	dc 2f       	mov	r29, r28
    7956:	cc 27       	eor	r28, r28
  result |= static_cast<uint16_t>(readByte(i2c_address, data_address + 1));
    7958:	c8 01       	movw	r24, r16
    795a:	01 96       	adiw	r24, 0x01	; 1
    795c:	e4 df       	rcall	.-56     	; 0x7926 <_ZL8readBytehj.constprop.6>
    795e:	9e 01       	movw	r18, r28
  return result;
}
    7960:	28 2b       	or	r18, r24
    7962:	c9 01       	movw	r24, r18
    7964:	df 91       	pop	r29
    7966:	cf 91       	pop	r28
    7968:	1f 91       	pop	r17
    796a:	0f 91       	pop	r16
    796c:	08 95       	ret

0000796e <_ZL7isCrcOkh.constprop.3>:

static inline bool isCrcOk(const uint8_t i2c_address) {
    796e:	3f 92       	push	r3
    7970:	4f 92       	push	r4
    7972:	5f 92       	push	r5
    7974:	6f 92       	push	r6
    7976:	7f 92       	push	r7
    7978:	8f 92       	push	r8
    797a:	9f 92       	push	r9
    797c:	af 92       	push	r10
    797e:	bf 92       	push	r11
    7980:	cf 92       	push	r12
    7982:	df 92       	push	r13
    7984:	ef 92       	push	r14
    7986:	ff 92       	push	r15
    7988:	0f 93       	push	r16
    798a:	1f 93       	push	r17
    798c:	cf 93       	push	r28
    798e:	df 93       	push	r29
    7990:	cd b7       	in	r28, 0x3d	; 61
    7992:	de b7       	in	r29, 0x3e	; 62
    7994:	d4 50       	subi	r29, 0x04	; 4
    7996:	0f b6       	in	r0, 0x3f	; 63
    7998:	f8 94       	cli
    799a:	de bf       	out	0x3e, r29	; 62
    799c:	0f be       	out	0x3f, r0	; 63
static inline uint16_t getDataStartAddressInSource(const uint8_t i2c_address) {
  return application_byte_offset;
}

static inline uint16_t getDataLength(const uint8_t i2c_address) {
  return getWordFromSource(i2c_address, application_length_byte_offset);
    799e:	cd bf       	out	0x3d, r28	; 61
    79a0:	80 e2       	ldi	r24, 0x20	; 32
    79a2:	90 e0       	ldi	r25, 0x00	; 0
    79a4:	cf df       	rcall	.-98     	; 0x7944 <_ZL17getWordFromSourcehj.constprop.5>
    79a6:	7c 01       	movw	r14, r24
    79a8:	fe 01       	movw	r30, r28
    79aa:	31 96       	adiw	r30, 0x01	; 1
    79ac:	40 e0       	ldi	r20, 0x00	; 0
    79ae:	50 e0       	ldi	r21, 0x00	; 0
    79b0:	ba 01       	movw	r22, r20
    79b2:	6f 01       	movw	r12, r30
    79b4:	db 01       	movw	r26, r22
    79b6:	ca 01       	movw	r24, r20
    79b8:	28 e0       	ldi	r18, 0x08	; 8
static constexpr uint32_t polynomial_representation = 0xEDB88320UL;
static constexpr uint16_t crc_table_size = 0x100;

static inline uint32_t crc32_for_byte(uint32_t r) {
  for (uint8_t i = 0; i < 8; ++i) {
    r = (r & 1 ? 0 : polynomial_representation) ^ r >> 1;
    79ba:	80 fd       	sbrc	r24, 0
    79bc:	09 c0       	rjmp	.+18     	; 0x79d0 <_ZL7isCrcOkh.constprop.3+0x62>
    79be:	00 e2       	ldi	r16, 0x20	; 32
    79c0:	80 2e       	mov	r8, r16
    79c2:	03 e8       	ldi	r16, 0x83	; 131
    79c4:	90 2e       	mov	r9, r16
    79c6:	08 eb       	ldi	r16, 0xB8	; 184
    79c8:	a0 2e       	mov	r10, r16
    79ca:	0d ee       	ldi	r16, 0xED	; 237
    79cc:	b0 2e       	mov	r11, r16
    79ce:	03 c0       	rjmp	.+6      	; 0x79d6 <_ZL7isCrcOkh.constprop.3+0x68>
    79d0:	81 2c       	mov	r8, r1
    79d2:	91 2c       	mov	r9, r1
    79d4:	54 01       	movw	r10, r8
    79d6:	b6 95       	lsr	r27
    79d8:	a7 95       	ror	r26
    79da:	97 95       	ror	r25
    79dc:	87 95       	ror	r24
    79de:	88 25       	eor	r24, r8
    79e0:	99 25       	eor	r25, r9
    79e2:	aa 25       	eor	r26, r10
    79e4:	bb 25       	eor	r27, r11
    79e6:	21 50       	subi	r18, 0x01	; 1

static constexpr uint32_t polynomial_representation = 0xEDB88320UL;
static constexpr uint16_t crc_table_size = 0x100;

static inline uint32_t crc32_for_byte(uint32_t r) {
  for (uint8_t i = 0; i < 8; ++i) {
    79e8:	41 f7       	brne	.-48     	; 0x79ba <_ZL7isCrcOkh.constprop.3+0x4c>
  return r ^ (uint32_t)0xFF000000L;
}

static inline void init_table(uint32_t *crc_table) {
  for (uint16_t i = 0; i < crc_table_size; ++i) {
    crc_table[i] = crc32_for_byte(i);
    79ea:	b0 95       	com	r27
    79ec:	81 93       	st	Z+, r24
    79ee:	91 93       	st	Z+, r25
    79f0:	a1 93       	st	Z+, r26
    79f2:	b1 93       	st	Z+, r27
    79f4:	4f 5f       	subi	r20, 0xFF	; 255
    79f6:	5f 4f       	sbci	r21, 0xFF	; 255
    79f8:	6f 4f       	sbci	r22, 0xFF	; 255
    79fa:	7f 4f       	sbci	r23, 0xFF	; 255
  }
  return r ^ (uint32_t)0xFF000000L;
}

static inline void init_table(uint32_t *crc_table) {
  for (uint16_t i = 0; i < crc_table_size; ++i) {
    79fc:	41 15       	cp	r20, r1
    79fe:	21 e0       	ldi	r18, 0x01	; 1
    7a00:	52 07       	cpc	r21, r18
    7a02:	61 05       	cpc	r22, r1
    7a04:	71 05       	cpc	r23, r1
    7a06:	b1 f6       	brne	.-84     	; 0x79b4 <_ZL7isCrcOkh.constprop.3+0x46>
    7a08:	41 2c       	mov	r4, r1
    7a0a:	51 2c       	mov	r5, r1
    7a0c:	32 01       	movw	r6, r4
    7a0e:	00 e0       	ldi	r16, 0x00	; 0
    7a10:	10 e0       	ldi	r17, 0x00	; 0
  uint16_t length = getDataLength(i2c_address);

  uint32_t table[crc_table_size];
  init_table(&table[0]);

  for (uint16_t pos = 0; pos < length + 1;
    7a12:	47 01       	movw	r8, r14
    7a14:	8f ef       	ldi	r24, 0xFF	; 255
    7a16:	88 1a       	sub	r8, r24
    7a18:	98 0a       	sbc	r9, r24
       pos += 2) { // length +1 in case of odd number lengths
    if (pos >= length)
      break;

    uint16_t data = getWordFromSource(i2c_address, pos + start_address);
    if (pos == length - 1)
    7a1a:	57 01       	movw	r10, r14
    7a1c:	91 e0       	ldi	r25, 0x01	; 1
    7a1e:	a9 1a       	sub	r10, r25
    7a20:	b1 08       	sbc	r11, r1
    crc32(reinterpret_cast<const void *>(&to_little_endian[0]), 2, &table[0],
          &crc);

    uint8_t toggle_led_every_x_bytes = 128;
    if (0 == pos % toggle_led_every_x_bytes)
      LED_TOGGLE();
    7a22:	40 e2       	ldi	r20, 0x20	; 32
  uint16_t length = getDataLength(i2c_address);

  uint32_t table[crc_table_size];
  init_table(&table[0]);

  for (uint16_t pos = 0; pos < length + 1;
    7a24:	34 2e       	mov	r3, r20
    7a26:	08 15       	cp	r16, r8
    7a28:	19 05       	cpc	r17, r9
       pos += 2) { // length +1 in case of odd number lengths
    if (pos >= length)
    7a2a:	d8 f5       	brcc	.+118    	; 0x7aa2 <_ZL7isCrcOkh.constprop.3+0x134>
    7a2c:	0e 15       	cp	r16, r14
    7a2e:	1f 05       	cpc	r17, r15
      break;

    uint16_t data = getWordFromSource(i2c_address, pos + start_address);
    7a30:	c0 f5       	brcc	.+112    	; 0x7aa2 <_ZL7isCrcOkh.constprop.3+0x134>
    7a32:	c8 01       	movw	r24, r16
    7a34:	82 96       	adiw	r24, 0x22	; 34
    7a36:	86 df       	rcall	.-244    	; 0x7944 <_ZL17getWordFromSourcehj.constprop.5>
    if (pos == length - 1)
    7a38:	0a 15       	cp	r16, r10
    7a3a:	1b 05       	cpc	r17, r11
    7a3c:	09 f4       	brne	.+2      	; 0x7a40 <_ZL7isCrcOkh.constprop.3+0xd2>
      data &= 0xFF00;
    7a3e:	88 27       	eor	r24, r24
}

static inline void crc32(const void *data, const uint16_t length,
                         const uint32_t *crc_table, uint32_t *crc) {
  for (uint16_t i = 0; i < length; ++i) {
    *crc = crc_table[static_cast<uint8_t>(*crc) ^ ((uint8_t *)data)[i]] ^
    7a40:	94 25       	eor	r25, r4
           *crc >> 8;
    7a42:	45 2c       	mov	r4, r5
    7a44:	56 2c       	mov	r5, r6
    7a46:	67 2c       	mov	r6, r7
    7a48:	77 24       	eor	r7, r7
}

static inline void crc32(const void *data, const uint16_t length,
                         const uint32_t *crc_table, uint32_t *crc) {
  for (uint16_t i = 0; i < length; ++i) {
    *crc = crc_table[static_cast<uint8_t>(*crc) ^ ((uint8_t *)data)[i]] ^
    7a4a:	f6 01       	movw	r30, r12
    7a4c:	24 e0       	ldi	r18, 0x04	; 4
    7a4e:	92 9f       	mul	r25, r18
    7a50:	e0 0d       	add	r30, r0
    7a52:	f1 1d       	adc	r31, r1
    7a54:	11 24       	eor	r1, r1
    7a56:	40 81       	ld	r20, Z
    7a58:	51 81       	ldd	r21, Z+1	; 0x01
    7a5a:	62 81       	ldd	r22, Z+2	; 0x02
    7a5c:	73 81       	ldd	r23, Z+3	; 0x03
    7a5e:	44 26       	eor	r4, r20
    7a60:	55 26       	eor	r5, r21
    7a62:	66 26       	eor	r6, r22
    7a64:	77 26       	eor	r7, r23
    7a66:	84 25       	eor	r24, r4
           *crc >> 8;
    7a68:	45 2c       	mov	r4, r5
    7a6a:	56 2c       	mov	r5, r6
    7a6c:	67 2c       	mov	r6, r7
    7a6e:	77 24       	eor	r7, r7
}

static inline void crc32(const void *data, const uint16_t length,
                         const uint32_t *crc_table, uint32_t *crc) {
  for (uint16_t i = 0; i < length; ++i) {
    *crc = crc_table[static_cast<uint8_t>(*crc) ^ ((uint8_t *)data)[i]] ^
    7a70:	f6 01       	movw	r30, r12
    7a72:	94 e0       	ldi	r25, 0x04	; 4
    7a74:	89 9f       	mul	r24, r25
    7a76:	e0 0d       	add	r30, r0
    7a78:	f1 1d       	adc	r31, r1
    7a7a:	11 24       	eor	r1, r1
    7a7c:	80 81       	ld	r24, Z
    7a7e:	91 81       	ldd	r25, Z+1	; 0x01
    7a80:	a2 81       	ldd	r26, Z+2	; 0x02
    7a82:	b3 81       	ldd	r27, Z+3	; 0x03
    7a84:	48 26       	eor	r4, r24
    7a86:	59 26       	eor	r5, r25
    7a88:	6a 26       	eor	r6, r26
    7a8a:	7b 26       	eor	r7, r27

    crc32(reinterpret_cast<const void *>(&to_little_endian[0]), 2, &table[0],
          &crc);

    uint8_t toggle_led_every_x_bytes = 128;
    if (0 == pos % toggle_led_every_x_bytes)
    7a8c:	c8 01       	movw	r24, r16
    7a8e:	8f 77       	andi	r24, 0x7F	; 127
    7a90:	99 27       	eor	r25, r25
    7a92:	89 2b       	or	r24, r25
      LED_TOGGLE();
    7a94:	19 f4       	brne	.+6      	; 0x7a9c <_ZL7isCrcOkh.constprop.3+0x12e>
    7a96:	85 b1       	in	r24, 0x05	; 5
    7a98:	83 25       	eor	r24, r3
  uint16_t length = getDataLength(i2c_address);

  uint32_t table[crc_table_size];
  init_table(&table[0]);

  for (uint16_t pos = 0; pos < length + 1;
    7a9a:	85 b9       	out	0x05, r24	; 5
    7a9c:	0e 5f       	subi	r16, 0xFE	; 254
    7a9e:	1f 4f       	sbci	r17, 0xFF	; 255
    uint8_t toggle_led_every_x_bytes = 128;
    if (0 == pos % toggle_led_every_x_bytes)
      LED_TOGGLE();
  }

  uint32_t expected_crc = static_cast<uint32_t>(getWordFromSource(
    7aa0:	c2 cf       	rjmp	.-124    	; 0x7a26 <_ZL7isCrcOkh.constprop.3+0xb8>
    7aa2:	8c e1       	ldi	r24, 0x1C	; 28
    7aa4:	90 e0       	ldi	r25, 0x00	; 0
                              i2c_address, application_crc_expected_index))
                          << 16;
    7aa6:	4e df       	rcall	.-356    	; 0x7944 <_ZL17getWordFromSourcehj.constprop.5>
    7aa8:	6c 01       	movw	r12, r24
    7aaa:	e1 2c       	mov	r14, r1
    7aac:	f1 2c       	mov	r15, r1
    7aae:	76 01       	movw	r14, r12
    7ab0:	dd 24       	eor	r13, r13
  expected_crc |= static_cast<uint32_t>(
      getWordFromSource(i2c_address, application_crc_expected_index + 2));
    7ab2:	cc 24       	eor	r12, r12
    7ab4:	8e e1       	ldi	r24, 0x1E	; 30
    7ab6:	90 e0       	ldi	r25, 0x00	; 0
    7ab8:	45 df       	rcall	.-374    	; 0x7944 <_ZL17getWordFromSourcehj.constprop.5>

  if (crc == expected_crc) {
    status = true;
  }
  return status;
    7aba:	a0 e0       	ldi	r26, 0x00	; 0
    7abc:	b0 e0       	ldi	r27, 0x00	; 0
    7abe:	c8 2a       	or	r12, r24
    7ac0:	d9 2a       	or	r13, r25
    7ac2:	ea 2a       	or	r14, r26
    7ac4:	fb 2a       	or	r15, r27
    7ac6:	81 e0       	ldi	r24, 0x01	; 1
    7ac8:	c4 14       	cp	r12, r4
    7aca:	d5 04       	cpc	r13, r5
    7acc:	e6 04       	cpc	r14, r6
    7ace:	f7 04       	cpc	r15, r7
    7ad0:	09 f0       	breq	.+2      	; 0x7ad4 <_ZL7isCrcOkh.constprop.3+0x166>
    7ad2:	80 e0       	ldi	r24, 0x00	; 0
}
    7ad4:	dc 5f       	subi	r29, 0xFC	; 252
    7ad6:	0f b6       	in	r0, 0x3f	; 63
    7ad8:	f8 94       	cli
    7ada:	de bf       	out	0x3e, r29	; 62
    7adc:	0f be       	out	0x3f, r0	; 63
    7ade:	cd bf       	out	0x3d, r28	; 61
    7ae0:	df 91       	pop	r29
    7ae2:	cf 91       	pop	r28
    7ae4:	1f 91       	pop	r17
    7ae6:	0f 91       	pop	r16
    7ae8:	ff 90       	pop	r15
    7aea:	ef 90       	pop	r14
    7aec:	df 90       	pop	r13
    7aee:	cf 90       	pop	r12
    7af0:	bf 90       	pop	r11
    7af2:	af 90       	pop	r10
    7af4:	9f 90       	pop	r9
    7af6:	8f 90       	pop	r8
    7af8:	7f 90       	pop	r7
    7afa:	6f 90       	pop	r6
    7afc:	5f 90       	pop	r5
    7afe:	4f 90       	pop	r4
    7b00:	3f 90       	pop	r3
    7b02:	08 95       	ret

00007b04 <_Z8i2c_initv>:
#define Prescaler 1
#define TWBR_val ((((F_CPU / F_SCL) / Prescaler) - 16 ) / 2)

void i2c_init(void)
{
	TWBR = (uint8_t)TWBR_val;
    7b04:	82 e0       	ldi	r24, 0x02	; 2
    7b06:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
	PORTC = 0x30;
    7b0a:	80 e3       	ldi	r24, 0x30	; 48
    7b0c:	88 b9       	out	0x08, r24	; 8
    7b0e:	08 95       	ret

00007b10 <_Z9i2c_starth>:
}

uint8_t i2c_start(uint8_t address)
{
	// reset TWI control register
	TWCR = 0;
    7b10:	10 92 bc 00 	sts	0x00BC, r1	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	// transmit START condition 
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    7b14:	94 ea       	ldi	r25, 0xA4	; 164
    7b16:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
    7b1a:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    7b1e:	97 ff       	sbrs	r25, 7
    7b20:	fc cf       	rjmp	.-8      	; 0x7b1a <_Z9i2c_starth+0xa>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_START){ return 1; }
    7b22:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    7b26:	98 7f       	andi	r25, 0xF8	; 248
    7b28:	98 30       	cpi	r25, 0x08	; 8
    7b2a:	11 f0       	breq	.+4      	; 0x7b30 <_Z9i2c_starth+0x20>
    7b2c:	81 e0       	ldi	r24, 0x01	; 1
    7b2e:	08 95       	ret
	
	// load slave address into data register
	TWDR = address;
    7b30:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
    7b34:	84 e8       	ldi	r24, 0x84	; 132
    7b36:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
    7b3a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    7b3e:	87 ff       	sbrs	r24, 7
    7b40:	fc cf       	rjmp	.-8      	; 0x7b3a <_Z9i2c_starth+0x2a>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
    7b42:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    7b46:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
    7b48:	88 31       	cpi	r24, 0x18	; 24
    7b4a:	11 f0       	breq	.+4      	; 0x7b50 <_Z9i2c_starth+0x40>
    7b4c:	80 34       	cpi	r24, 0x40	; 64
    7b4e:	71 f7       	brne	.-36     	; 0x7b2c <_Z9i2c_starth+0x1c>
	
	return 0;
    7b50:	80 e0       	ldi	r24, 0x00	; 0
}
    7b52:	08 95       	ret

00007b54 <_Z9i2c_writeh>:

uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
    7b54:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
    7b58:	84 e8       	ldi	r24, 0x84	; 132
    7b5a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
    7b5e:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    7b62:	87 ff       	sbrs	r24, 7
    7b64:	fc cf       	rjmp	.-8      	; 0x7b5e <_Z9i2c_writeh+0xa>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
    7b66:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    7b6a:	98 7f       	andi	r25, 0xF8	; 248
    7b6c:	81 e0       	ldi	r24, 0x01	; 1
    7b6e:	98 32       	cpi	r25, 0x28	; 40
    7b70:	09 f4       	brne	.+2      	; 0x7b74 <_Z9i2c_writeh+0x20>
    7b72:	80 e0       	ldi	r24, 0x00	; 0
	
	return 0;
}
    7b74:	08 95       	ret

00007b76 <_Z12i2c_read_ackv>:

uint8_t i2c_read_ack(void)
{
	
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA); 
    7b76:	84 ec       	ldi	r24, 0xC4	; 196
    7b78:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
    7b7c:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    7b80:	87 ff       	sbrs	r24, 7
    7b82:	fc cf       	rjmp	.-8      	; 0x7b7c <_Z12i2c_read_ackv+0x6>
	// return received data from TWDR
	return TWDR;
    7b84:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}
    7b88:	08 95       	ret

00007b8a <_Z13i2c_read_nackv>:

uint8_t i2c_read_nack(void)
{
	
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
    7b8a:	84 e8       	ldi	r24, 0x84	; 132
    7b8c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
    7b90:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    7b94:	87 ff       	sbrs	r24, 7
    7b96:	fc cf       	rjmp	.-8      	; 0x7b90 <_Z13i2c_read_nackv+0x6>
	// return received data from TWDR
	return TWDR;
    7b98:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}
    7b9c:	08 95       	ret

00007b9e <_Z12i2c_transmithPhj>:

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
    7b9e:	df 92       	push	r13
    7ba0:	ef 92       	push	r14
    7ba2:	ff 92       	push	r15
    7ba4:	0f 93       	push	r16
    7ba6:	1f 93       	push	r17
    7ba8:	cf 93       	push	r28
    7baa:	df 93       	push	r29
    7bac:	d6 2e       	mov	r13, r22
    7bae:	07 2f       	mov	r16, r23
	if (i2c_start(address | I2C_WRITE)) return 1;
    7bb0:	7a 01       	movw	r14, r20
    7bb2:	ae df       	rcall	.-164    	; 0x7b10 <_Z9i2c_starth>
    7bb4:	18 2f       	mov	r17, r24
    7bb6:	88 23       	and	r24, r24
    7bb8:	11 f0       	breq	.+4      	; 0x7bbe <_Z12i2c_transmithPhj+0x20>
    7bba:	11 e0       	ldi	r17, 0x01	; 1
    7bbc:	0f c0       	rjmp	.+30     	; 0x7bdc <_Z12i2c_transmithPhj+0x3e>
    7bbe:	cd 2d       	mov	r28, r13
    7bc0:	d0 2f       	mov	r29, r16
    7bc2:	ec 0e       	add	r14, r28
    7bc4:	fd 1e       	adc	r15, r29
	
	for (uint16_t i = 0; i < length; i++)
    7bc6:	ce 15       	cp	r28, r14
    7bc8:	df 05       	cpc	r29, r15
	{
		if (i2c_write(data[i])) return 1;
    7bca:	29 f0       	breq	.+10     	; 0x7bd6 <_Z12i2c_transmithPhj+0x38>
    7bcc:	89 91       	ld	r24, Y+
    7bce:	c2 df       	rcall	.-124    	; 0x7b54 <_Z9i2c_writeh>
    7bd0:	88 23       	and	r24, r24
    7bd2:	c9 f3       	breq	.-14     	; 0x7bc6 <_Z12i2c_transmithPhj+0x28>
    7bd4:	f2 cf       	rjmp	.-28     	; 0x7bba <_Z12i2c_transmithPhj+0x1c>
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    7bd6:	84 e9       	ldi	r24, 0x94	; 148
    7bd8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	}
	
	i2c_stop();
	
	return 0;
}
    7bdc:	81 2f       	mov	r24, r17
    7bde:	df 91       	pop	r29
    7be0:	cf 91       	pop	r28
    7be2:	1f 91       	pop	r17
    7be4:	0f 91       	pop	r16
    7be6:	ff 90       	pop	r15
    7be8:	ef 90       	pop	r14
    7bea:	df 90       	pop	r13
    7bec:	08 95       	ret

00007bee <_Z11i2c_receivehPhj>:

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
    7bee:	af 92       	push	r10
    7bf0:	bf 92       	push	r11
    7bf2:	cf 92       	push	r12
    7bf4:	df 92       	push	r13
    7bf6:	ff 92       	push	r15
    7bf8:	0f 93       	push	r16
    7bfa:	1f 93       	push	r17
    7bfc:	cf 93       	push	r28
    7bfe:	df 93       	push	r29
    7c00:	6b 01       	movw	r12, r22
	if (i2c_start(address | I2C_READ)) return 1;
    7c02:	8a 01       	movw	r16, r20
    7c04:	81 60       	ori	r24, 0x01	; 1
    7c06:	84 df       	rcall	.-248    	; 0x7b10 <_Z9i2c_starth>
    7c08:	f8 2e       	mov	r15, r24
    7c0a:	81 11       	cpse	r24, r1
    7c0c:	16 c0       	rjmp	.+44     	; 0x7c3a <_Z11i2c_receivehPhj+0x4c>
    7c0e:	56 01       	movw	r10, r12
	
	for (uint16_t i = 0; i < (length-1); i++)
    7c10:	e8 01       	movw	r28, r16
    7c12:	21 97       	sbiw	r28, 0x01	; 1
    7c14:	c5 01       	movw	r24, r10
    7c16:	8c 19       	sub	r24, r12
    7c18:	9d 09       	sbc	r25, r13
    7c1a:	8c 17       	cp	r24, r28
    7c1c:	9d 07       	cpc	r25, r29
	{
		data[i] = i2c_read_ack();
    7c1e:	28 f4       	brcc	.+10     	; 0x7c2a <_Z11i2c_receivehPhj+0x3c>
    7c20:	aa df       	rcall	.-172    	; 0x7b76 <_Z12i2c_read_ackv>
    7c22:	f5 01       	movw	r30, r10
    7c24:	81 93       	st	Z+, r24

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_READ)) return 1;
	
	for (uint16_t i = 0; i < (length-1); i++)
    7c26:	5f 01       	movw	r10, r30
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
    7c28:	f5 cf       	rjmp	.-22     	; 0x7c14 <_Z11i2c_receivehPhj+0x26>
    7c2a:	cc 0d       	add	r28, r12
    7c2c:	dd 1d       	adc	r29, r13
    7c2e:	ad df       	rcall	.-166    	; 0x7b8a <_Z13i2c_read_nackv>
    7c30:	88 83       	st	Y, r24
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    7c32:	84 e9       	ldi	r24, 0x94	; 148
    7c34:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	}
	data[(length-1)] = i2c_read_nack();
	
	i2c_stop();
	
	return 0;
    7c38:	02 c0       	rjmp	.+4      	; 0x7c3e <_Z11i2c_receivehPhj+0x50>
	return 0;
}

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_READ)) return 1;
    7c3a:	ff 24       	eor	r15, r15
    7c3c:	f3 94       	inc	r15
	data[(length-1)] = i2c_read_nack();
	
	i2c_stop();
	
	return 0;
}
    7c3e:	8f 2d       	mov	r24, r15
    7c40:	df 91       	pop	r29
    7c42:	cf 91       	pop	r28
    7c44:	1f 91       	pop	r17
    7c46:	0f 91       	pop	r16
    7c48:	ff 90       	pop	r15
    7c4a:	df 90       	pop	r13
    7c4c:	cf 90       	pop	r12
    7c4e:	bf 90       	pop	r11
    7c50:	af 90       	pop	r10
    7c52:	08 95       	ret

00007c54 <_Z12i2c_writeReghhPhj>:

uint8_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
    7c54:	df 92       	push	r13
    7c56:	ef 92       	push	r14
    7c58:	ff 92       	push	r15
    7c5a:	0f 93       	push	r16
    7c5c:	1f 93       	push	r17
    7c5e:	cf 93       	push	r28
    7c60:	df 93       	push	r29
    7c62:	c6 2f       	mov	r28, r22
    7c64:	d4 2e       	mov	r13, r20
    7c66:	05 2f       	mov	r16, r21
	if (i2c_start(devaddr | 0x00)) return 1;
    7c68:	79 01       	movw	r14, r18
    7c6a:	52 df       	rcall	.-348    	; 0x7b10 <_Z9i2c_starth>
    7c6c:	18 2f       	mov	r17, r24
    7c6e:	88 23       	and	r24, r24
    7c70:	11 f0       	breq	.+4      	; 0x7c76 <_Z12i2c_writeReghhPhj+0x22>
    7c72:	11 e0       	ldi	r17, 0x01	; 1

	i2c_write(regaddr);
    7c74:	11 c0       	rjmp	.+34     	; 0x7c98 <_Z12i2c_writeReghhPhj+0x44>
    7c76:	8c 2f       	mov	r24, r28
    7c78:	6d df       	rcall	.-294    	; 0x7b54 <_Z9i2c_writeh>
    7c7a:	cd 2d       	mov	r28, r13
    7c7c:	d0 2f       	mov	r29, r16
    7c7e:	ec 0e       	add	r14, r28

	for (uint16_t i = 0; i < length; i++)
    7c80:	fd 1e       	adc	r15, r29
    7c82:	ce 15       	cp	r28, r14
    7c84:	df 05       	cpc	r29, r15
	{
		if (i2c_write(data[i])) return 1;
    7c86:	29 f0       	breq	.+10     	; 0x7c92 <_Z12i2c_writeReghhPhj+0x3e>
    7c88:	89 91       	ld	r24, Y+
    7c8a:	64 df       	rcall	.-312    	; 0x7b54 <_Z9i2c_writeh>
    7c8c:	88 23       	and	r24, r24
    7c8e:	c9 f3       	breq	.-14     	; 0x7c82 <_Z12i2c_writeReghhPhj+0x2e>
    7c90:	f0 cf       	rjmp	.-32     	; 0x7c72 <_Z12i2c_writeReghhPhj+0x1e>
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    7c92:	84 e9       	ldi	r24, 0x94	; 148
    7c94:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	}

	i2c_stop();

	return 0;
}
    7c98:	81 2f       	mov	r24, r17
    7c9a:	df 91       	pop	r29
    7c9c:	cf 91       	pop	r28
    7c9e:	1f 91       	pop	r17
    7ca0:	0f 91       	pop	r16
    7ca2:	ff 90       	pop	r15
    7ca4:	ef 90       	pop	r14
    7ca6:	df 90       	pop	r13
    7ca8:	08 95       	ret

00007caa <_Z11i2c_readReghhPhj>:

uint8_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
    7caa:	af 92       	push	r10
    7cac:	bf 92       	push	r11
    7cae:	cf 92       	push	r12
    7cb0:	df 92       	push	r13
    7cb2:	ff 92       	push	r15
    7cb4:	0f 93       	push	r16
    7cb6:	1f 93       	push	r17
    7cb8:	cf 93       	push	r28
    7cba:	df 93       	push	r29
    7cbc:	c8 2f       	mov	r28, r24
    7cbe:	d6 2f       	mov	r29, r22
	if (i2c_start(devaddr)) return 1;
    7cc0:	6a 01       	movw	r12, r20
    7cc2:	89 01       	movw	r16, r18
    7cc4:	25 df       	rcall	.-438    	; 0x7b10 <_Z9i2c_starth>
    7cc6:	88 23       	and	r24, r24
    7cc8:	19 f0       	breq	.+6      	; 0x7cd0 <_Z11i2c_readReghhPhj+0x26>
    7cca:	ff 24       	eor	r15, r15

	i2c_write(regaddr);
    7ccc:	f3 94       	inc	r15
    7cce:	1d c0       	rjmp	.+58     	; 0x7d0a <_Z11i2c_readReghhPhj+0x60>
    7cd0:	8d 2f       	mov	r24, r29

	if (i2c_start(devaddr | 0x01)) return 1;
    7cd2:	40 df       	rcall	.-384    	; 0x7b54 <_Z9i2c_writeh>
    7cd4:	8c 2f       	mov	r24, r28
    7cd6:	81 60       	ori	r24, 0x01	; 1
    7cd8:	1b df       	rcall	.-458    	; 0x7b10 <_Z9i2c_starth>
    7cda:	f8 2e       	mov	r15, r24
    7cdc:	81 11       	cpse	r24, r1
    7cde:	f5 cf       	rjmp	.-22     	; 0x7cca <_Z11i2c_readReghhPhj+0x20>

	for (uint16_t i = 0; i < (length-1); i++)
    7ce0:	56 01       	movw	r10, r12
    7ce2:	e8 01       	movw	r28, r16
    7ce4:	21 97       	sbiw	r28, 0x01	; 1
    7ce6:	c5 01       	movw	r24, r10
    7ce8:	8c 19       	sub	r24, r12
    7cea:	9d 09       	sbc	r25, r13
    7cec:	8c 17       	cp	r24, r28
	{
		data[i] = i2c_read_ack();
    7cee:	9d 07       	cpc	r25, r29
    7cf0:	28 f4       	brcc	.+10     	; 0x7cfc <_Z11i2c_readReghhPhj+0x52>
    7cf2:	41 df       	rcall	.-382    	; 0x7b76 <_Z12i2c_read_ackv>
    7cf4:	f5 01       	movw	r30, r10
    7cf6:	81 93       	st	Z+, r24

	i2c_write(regaddr);

	if (i2c_start(devaddr | 0x01)) return 1;

	for (uint16_t i = 0; i < (length-1); i++)
    7cf8:	5f 01       	movw	r10, r30
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
    7cfa:	f5 cf       	rjmp	.-22     	; 0x7ce6 <_Z11i2c_readReghhPhj+0x3c>
    7cfc:	cc 0d       	add	r28, r12
    7cfe:	dd 1d       	adc	r29, r13
    7d00:	44 df       	rcall	.-376    	; 0x7b8a <_Z13i2c_read_nackv>
    7d02:	88 83       	st	Y, r24
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    7d04:	84 e9       	ldi	r24, 0x94	; 148
    7d06:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	data[(length-1)] = i2c_read_nack();

	i2c_stop();

	return 0;
}
    7d0a:	8f 2d       	mov	r24, r15
    7d0c:	df 91       	pop	r29
    7d0e:	cf 91       	pop	r28
    7d10:	1f 91       	pop	r17
    7d12:	0f 91       	pop	r16
    7d14:	ff 90       	pop	r15
    7d16:	df 90       	pop	r13
    7d18:	cf 90       	pop	r12
    7d1a:	bf 90       	pop	r11
    7d1c:	af 90       	pop	r10
    7d1e:	08 95       	ret

00007d20 <_Z8i2c_stopv>:
    7d20:	84 e9       	ldi	r24, 0x94	; 148
    7d22:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    7d26:	08 95       	ret

00007d28 <main>:
  if (i2c_application_timestamp != current_application_timestamp)
    return true;
  return false;
}

int main() {
    7d28:	cf 93       	push	r28
    7d2a:	df 93       	push	r29
    7d2c:	cd b7       	in	r28, 0x3d	; 61
    7d2e:	de b7       	in	r29, 0x3e	; 62
    7d30:	c2 58       	subi	r28, 0x82	; 130
    7d32:	d1 09       	sbc	r29, r1
    7d34:	0f b6       	in	r0, 0x3f	; 63
    7d36:	f8 94       	cli
    7d38:	de bf       	out	0x3e, r29	; 62
    7d3a:	0f be       	out	0x3f, r0	; 63
    7d3c:	cd bf       	out	0x3d, r28	; 61
#include <avr/wdt.h>

static inline void initIO() { LED_INIT(); }

static inline void disableWatchdog() {
  wdt_reset();
    7d3e:	a8 95       	wdr
  MCUSR = 0;
    7d40:	14 be       	out	0x34, r1	; 52
  WDTCSR |= (1 << WDCE) | (1 << WDE);
    7d42:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    7d46:	88 61       	ori	r24, 0x18	; 24
    7d48:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
  WDTCSR = 0;
    7d4c:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
  asm("cli");
}

static inline void init() {
  disableWatchdog();
  i2c_init();
    7d50:	f8 94       	cli
    7d52:	d8 de       	rcall	.-592    	; 0x7b04 <_Z8i2c_initv>

#include "I2C-master-lib/i2c_master.h"
#include "io.h"
#include <avr/wdt.h>

static inline void initIO() { LED_INIT(); }
    7d54:	2d 9a       	sbi	0x05, 5	; 5
    7d56:	80 e2       	ldi	r24, 0x20	; 32
    7d58:	84 b9       	out	0x04, r24	; 4

  init();

  uint32_t i2c_application_timestamp;
  uint16_t application_start = 0;
    7d5a:	cf 57       	subi	r28, 0x7F	; 127
    7d5c:	df 4f       	sbci	r29, 0xFF	; 255
    7d5e:	19 82       	std	Y+1, r1	; 0x01
    7d60:	18 82       	st	Y, r1
    7d62:	c1 58       	subi	r28, 0x81	; 129
    7d64:	d0 40       	sbci	r29, 0x00	; 0
  boot_spm_busy_wait();
}

static inline uint32_t readLatestApplicationTimestampFromInternalEeprom() {
  uint32_t result =
      static_cast<uint32_t>(eeprom_read_byte(
    7d66:	86 ef       	ldi	r24, 0xF6	; 246
    7d68:	93 e0       	ldi	r25, 0x03	; 3
    7d6a:	e8 d0       	rcall	.+464    	; 0x7f3c <eeprom_read_byte>
          reinterpret_cast<uint8_t *>(EEPROM_CONFIGURATION_START_BYTE)))
      << 24;
    7d6c:	c8 2e       	mov	r12, r24
    7d6e:	d1 2c       	mov	r13, r1
    7d70:	e1 2c       	mov	r14, r1
    7d72:	f1 2c       	mov	r15, r1
    7d74:	fc 2c       	mov	r15, r12
    7d76:	ee 24       	eor	r14, r14
    7d78:	dd 24       	eor	r13, r13
  result |= static_cast<uint32_t>(eeprom_read_byte(reinterpret_cast<uint8_t *>(
    7d7a:	cc 24       	eor	r12, r12
    7d7c:	87 ef       	ldi	r24, 0xF7	; 247
    7d7e:	93 e0       	ldi	r25, 0x03	; 3
                EEPROM_CONFIGURATION_START_BYTE + 1)))
            << 16;
    7d80:	dd d0       	rcall	.+442    	; 0x7f3c <eeprom_read_byte>
  result |= static_cast<uint32_t>(eeprom_read_byte(reinterpret_cast<uint8_t *>(
    7d82:	e8 2a       	or	r14, r24
    7d84:	88 ef       	ldi	r24, 0xF8	; 248
    7d86:	93 e0       	ldi	r25, 0x03	; 3
    7d88:	d9 d0       	rcall	.+434    	; 0x7f3c <eeprom_read_byte>
                EEPROM_CONFIGURATION_START_BYTE + 2)))
            << 8;
  result |= static_cast<uint32_t>(eeprom_read_byte(
    7d8a:	18 2f       	mov	r17, r24
    7d8c:	89 ef       	ldi	r24, 0xF9	; 249
    7d8e:	93 e0       	ldi	r25, 0x03	; 3
    7d90:	d5 d0       	rcall	.+426    	; 0x7f3c <eeprom_read_byte>
      reinterpret_cast<uint8_t *>(EEPROM_CONFIGURATION_START_BYTE + 3)));
    7d92:	c8 2a       	or	r12, r24
  boot_spm_busy_wait();
    7d94:	d1 2a       	or	r13, r17
    7d96:	07 b6       	in	r0, 0x37	; 55
    7d98:	00 fc       	sbrc	r0, 0
    7d9a:	fd cf       	rjmp	.-6      	; 0x7d96 <main+0x6e>
    7d9c:	84 e1       	ldi	r24, 0x14	; 20
    7d9e:	90 e0       	ldi	r25, 0x00	; 0
    7da0:	d1 dd       	rcall	.-1118   	; 0x7944 <_ZL17getWordFromSourcehj.constprop.5>
    7da2:	2c 01       	movw	r4, r24
    7da4:	61 2c       	mov	r6, r1
    7da6:	71 2c       	mov	r7, r1
    7da8:	52 01       	movw	r10, r4
    7daa:	99 24       	eor	r9, r9
    7dac:	88 24       	eor	r8, r8
    7dae:	86 e1       	ldi	r24, 0x16	; 22
    7db0:	90 e0       	ldi	r25, 0x00	; 0
    7db2:	c8 dd       	rcall	.-1136   	; 0x7944 <_ZL17getWordFromSourcehj.constprop.5>
    7db4:	2c 01       	movw	r4, r24
    7db6:	61 2c       	mov	r6, r1
    7db8:	71 2c       	mov	r7, r1
    7dba:	48 28       	or	r4, r8
    7dbc:	59 28       	or	r5, r9
    7dbe:	6a 28       	or	r6, r10
    7dc0:	7b 28       	or	r7, r11
    7dc2:	8f ef       	ldi	r24, 0xFF	; 255
    7dc4:	c8 16       	cp	r12, r24
    7dc6:	d8 06       	cpc	r13, r24
    7dc8:	e8 06       	cpc	r14, r24
    7dca:	f8 06       	cpc	r15, r24
    7dcc:	c9 f0       	breq	.+50     	; 0x7e00 <main+0xd8>
    7dce:	4c 14       	cp	r4, r12
    7dd0:	5d 04       	cpc	r5, r13
    7dd2:	6e 04       	cpc	r6, r14
    7dd4:	7f 04       	cpc	r7, r15
    7dd6:	a1 f4       	brne	.+40     	; 0x7e00 <main+0xd8>
    7dd8:	84 e2       	ldi	r24, 0x24	; 36
    7dda:	90 e0       	ldi	r25, 0x00	; 0
    7ddc:	b3 dd       	rcall	.-1178   	; 0x7944 <_ZL17getWordFromSourcehj.constprop.5>
    7dde:	98 27       	eor	r25, r24
    7de0:	89 27       	eor	r24, r25
    7de2:	98 27       	eor	r25, r24
    7de4:	cf 57       	subi	r28, 0x7F	; 127
    7de6:	df 4f       	sbci	r29, 0xFF	; 255
    7de8:	99 83       	std	Y+1, r25	; 0x01
    7dea:	88 83       	st	Y, r24
    7dec:	c1 58       	subi	r28, 0x81	; 129
    7dee:	d0 40       	sbci	r29, 0x00	; 0
    7df0:	cf 57       	subi	r28, 0x7F	; 127
    7df2:	df 4f       	sbci	r29, 0xFF	; 255
    7df4:	e8 81       	ld	r30, Y
    7df6:	f9 81       	ldd	r31, Y+1	; 0x01
    7df8:	c1 58       	subi	r28, 0x81	; 129
    7dfa:	d0 40       	sbci	r29, 0x00	; 0
    7dfc:	09 95       	icall
    7dfe:	ff cf       	rjmp	.-2      	; 0x7dfe <main+0xd6>
    7e00:	b6 dd       	rcall	.-1172   	; 0x796e <_ZL7isCrcOkh.constprop.3>
    7e02:	88 23       	and	r24, r24
    7e04:	49 f3       	breq	.-46     	; 0x7dd8 <main+0xb0>
    7e06:	e0 e0       	ldi	r30, 0x00	; 0
    7e08:	f8 e7       	ldi	r31, 0x78	; 120

static inline void eraseApplication() {
  uint16_t ptr = BOOTLOADER_START_ADDRESS;
  do {
    ptr -= SPM_PAGESIZE;
    boot_page_erase(ptr);
    7e0a:	83 e0       	ldi	r24, 0x03	; 3
#include "bootloader.h"

static inline void eraseApplication() {
  uint16_t ptr = BOOTLOADER_START_ADDRESS;
  do {
    ptr -= SPM_PAGESIZE;
    7e0c:	e0 58       	subi	r30, 0x80	; 128
    7e0e:	f1 09       	sbc	r31, r1
    boot_page_erase(ptr);
    7e10:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    boot_spm_busy_wait();
    7e14:	e8 95       	spm
    7e16:	07 b6       	in	r0, 0x37	; 55
    7e18:	00 fc       	sbrc	r0, 0

#include "bootloader.h"

static inline void eraseApplication() {
  uint16_t ptr = BOOTLOADER_START_ADDRESS;
  do {
    7e1a:	fd cf       	rjmp	.-6      	; 0x7e16 <main+0xee>
    7e1c:	30 97       	sbiw	r30, 0x00	; 0
    ptr -= SPM_PAGESIZE;
    boot_page_erase(ptr);
    boot_spm_busy_wait();
  } while (ptr);
  wdt_reset();
    7e1e:	b1 f7       	brne	.-20     	; 0x7e0c <main+0xe4>
}

    7e20:	a8 95       	wdr
    7e22:	80 e2       	ldi	r24, 0x20	; 32
    7e24:	90 e0       	ldi	r25, 0x00	; 0
    7e26:	8e dd       	rcall	.-1252   	; 0x7944 <_ZL17getWordFromSourcehj.constprop.5>
    7e28:	4c 01       	movw	r8, r24
    7e2a:	e1 2c       	mov	r14, r1
    7e2c:	f1 2c       	mov	r15, r1
    7e2e:	00 e0       	ldi	r16, 0x00	; 0
    7e30:	10 e0       	ldi	r17, 0x00	; 0
    7e32:	ce 01       	movw	r24, r28
    7e34:	01 96       	adiw	r24, 0x01	; 1
    7e36:	6c 01       	movw	r12, r24
    7e38:	f0 e2       	ldi	r31, 0x20	; 32
    7e3a:	3f 2e       	mov	r3, r31
    7e3c:	e8 14       	cp	r14, r8
    7e3e:	f9 04       	cpc	r15, r9
    7e40:	60 f5       	brcc	.+88     	; 0x7e9a <main+0x172>
    7e42:	57 01       	movw	r10, r14
    7e44:	e8 94       	clt
    7e46:	a7 f8       	bld	r10, 7
    7e48:	bb 24       	eor	r11, r11
    7e4a:	e1 14       	cp	r14, r1
    7e4c:	f1 04       	cpc	r15, r1
    7e4e:	99 f0       	breq	.+38     	; 0x7e76 <main+0x14e>
    7e50:	a1 14       	cp	r10, r1
    7e52:	b1 04       	cpc	r11, r1
    7e54:	81 f4       	brne	.+32     	; 0x7e76 <main+0x14e>
    7e56:	ae 01       	movw	r20, r28
    7e58:	4f 57       	subi	r20, 0x7F	; 127
    7e5a:	5f 4f       	sbci	r21, 0xFF	; 255
    7e5c:	b6 01       	movw	r22, r12
    7e5e:	c8 01       	movw	r24, r16
    7e60:	96 95       	lsr	r25
    7e62:	98 2f       	mov	r25, r24
    7e64:	88 27       	eor	r24, r24
    7e66:	97 95       	ror	r25
    7e68:	87 95       	ror	r24
    7e6a:	07 dd       	rcall	.-1522   	; 0x787a <_ZL12writeToFlashjPhRj>
    7e6c:	85 b1       	in	r24, 0x05	; 5
    7e6e:	83 25       	eor	r24, r3
    7e70:	85 b9       	out	0x05, r24	; 5
    7e72:	0f 5f       	subi	r16, 0xFF	; 255
    7e74:	1f 4f       	sbci	r17, 0xFF	; 255
    7e76:	c7 01       	movw	r24, r14
    7e78:	82 96       	adiw	r24, 0x22	; 34
    7e7a:	64 dd       	rcall	.-1336   	; 0x7944 <_ZL17getWordFromSourcehj.constprop.5>
    7e7c:	f6 01       	movw	r30, r12
    7e7e:	ea 0d       	add	r30, r10
    7e80:	fb 1d       	adc	r31, r11
    7e82:	90 83       	st	Z, r25
    7e84:	f7 01       	movw	r30, r14
    7e86:	31 96       	adiw	r30, 0x01	; 1
    7e88:	ef 77       	andi	r30, 0x7F	; 127
    7e8a:	ff 27       	eor	r31, r31
    7e8c:	ec 0d       	add	r30, r12
    7e8e:	fd 1d       	adc	r31, r13
    7e90:	80 83       	st	Z, r24
    7e92:	92 e0       	ldi	r25, 0x02	; 2
    7e94:	e9 0e       	add	r14, r25
    7e96:	f1 1c       	adc	r15, r1
    7e98:	d1 cf       	rjmp	.-94     	; 0x7e3c <main+0x114>
    7e9a:	0f 5f       	subi	r16, 0xFF	; 255
    7e9c:	1f 4f       	sbci	r17, 0xFF	; 255
    7e9e:	16 95       	lsr	r17
    7ea0:	10 2f       	mov	r17, r16
    7ea2:	00 27       	eor	r16, r16
    7ea4:	17 95       	ror	r17
    7ea6:	07 95       	ror	r16
    7ea8:	c8 01       	movw	r24, r16
    7eaa:	b4 01       	movw	r22, r8
    7eac:	33 d0       	rcall	.+102    	; 0x7f14 <__udivmodhi4>
    7eae:	f6 01       	movw	r30, r12
    7eb0:	e8 1b       	sub	r30, r24
    7eb2:	f9 0b       	sbc	r31, r25
    7eb4:	e0 58       	subi	r30, 0x80	; 128
    7eb6:	ff 4f       	sbci	r31, 0xFF	; 255
    7eb8:	8f ef       	ldi	r24, 0xFF	; 255
    7eba:	9f 01       	movw	r18, r30
    7ebc:	2c 19       	sub	r18, r12
    7ebe:	3d 09       	sbc	r19, r13
    7ec0:	20 38       	cpi	r18, 0x80	; 128
    7ec2:	31 05       	cpc	r19, r1
    7ec4:	10 f4       	brcc	.+4      	; 0x7eca <main+0x1a2>
    7ec6:	81 93       	st	Z+, r24
    7ec8:	f8 cf       	rjmp	.-16     	; 0x7eba <main+0x192>
    7eca:	ae 01       	movw	r20, r28
    7ecc:	4f 57       	subi	r20, 0x7F	; 127
    7ece:	5f 4f       	sbci	r21, 0xFF	; 255
    7ed0:	b6 01       	movw	r22, r12
    7ed2:	c8 01       	movw	r24, r16
    7ed4:	80 58       	subi	r24, 0x80	; 128
    7ed6:	91 09       	sbc	r25, r1

static inline void writePageBufferToFlash(const uint16_t address) {
  boot_page_write(address);
  boot_spm_busy_wait();
  boot_rww_enable();
}
    7ed8:	d0 dc       	rcall	.-1632   	; 0x787a <_ZL12writeToFlashjPhRj>
    7eda:	2d 9a       	sbi	0x05, 5	; 5
    7edc:	67 2d       	mov	r22, r7
    7ede:	77 27       	eor	r23, r23
    7ee0:	88 27       	eor	r24, r24
    7ee2:	99 27       	eor	r25, r25
    7ee4:	86 ef       	ldi	r24, 0xF6	; 246
    7ee6:	93 e0       	ldi	r25, 0x03	; 3
    7ee8:	31 d0       	rcall	.+98     	; 0x7f4c <eeprom_write_byte>
    7eea:	b3 01       	movw	r22, r6
    7eec:	88 27       	eor	r24, r24
    7eee:	99 27       	eor	r25, r25
    7ef0:	87 ef       	ldi	r24, 0xF7	; 247
    7ef2:	93 e0       	ldi	r25, 0x03	; 3
    7ef4:	2b d0       	rcall	.+86     	; 0x7f4c <eeprom_write_byte>
    7ef6:	99 27       	eor	r25, r25
    7ef8:	87 2d       	mov	r24, r7
    7efa:	76 2d       	mov	r23, r6
    7efc:	65 2d       	mov	r22, r5
    7efe:	88 ef       	ldi	r24, 0xF8	; 248
    7f00:	93 e0       	ldi	r25, 0x03	; 3
    7f02:	24 d0       	rcall	.+72     	; 0x7f4c <eeprom_write_byte>
    7f04:	64 2d       	mov	r22, r4
    7f06:	89 ef       	ldi	r24, 0xF9	; 249
    7f08:	93 e0       	ldi	r25, 0x03	; 3
    7f0a:	20 d0       	rcall	.+64     	; 0x7f4c <eeprom_write_byte>
    7f0c:	07 b6       	in	r0, 0x37	; 55
    7f0e:	00 fc       	sbrc	r0, 0
    7f10:	fd cf       	rjmp	.-6      	; 0x7f0c <main+0x1e4>
    7f12:	6e cf       	rjmp	.-292    	; 0x7df0 <main+0xc8>

00007f14 <__udivmodhi4>:
    7f14:	aa 1b       	sub	r26, r26
    7f16:	bb 1b       	sub	r27, r27
    7f18:	51 e1       	ldi	r21, 0x11	; 17
    7f1a:	07 c0       	rjmp	.+14     	; 0x7f2a <__udivmodhi4_ep>

00007f1c <__udivmodhi4_loop>:
    7f1c:	aa 1f       	adc	r26, r26
    7f1e:	bb 1f       	adc	r27, r27
    7f20:	a6 17       	cp	r26, r22
    7f22:	b7 07       	cpc	r27, r23
    7f24:	10 f0       	brcs	.+4      	; 0x7f2a <__udivmodhi4_ep>
    7f26:	a6 1b       	sub	r26, r22
    7f28:	b7 0b       	sbc	r27, r23

00007f2a <__udivmodhi4_ep>:
    7f2a:	88 1f       	adc	r24, r24
    7f2c:	99 1f       	adc	r25, r25
    7f2e:	5a 95       	dec	r21
    7f30:	a9 f7       	brne	.-22     	; 0x7f1c <__udivmodhi4_loop>
    7f32:	80 95       	com	r24
    7f34:	90 95       	com	r25
    7f36:	bc 01       	movw	r22, r24
    7f38:	cd 01       	movw	r24, r26
    7f3a:	08 95       	ret

00007f3c <eeprom_read_byte>:
    7f3c:	f9 99       	sbic	0x1f, 1	; 31
    7f3e:	fe cf       	rjmp	.-4      	; 0x7f3c <eeprom_read_byte>
    7f40:	92 bd       	out	0x22, r25	; 34
    7f42:	81 bd       	out	0x21, r24	; 33
    7f44:	f8 9a       	sbi	0x1f, 0	; 31
    7f46:	99 27       	eor	r25, r25
    7f48:	80 b5       	in	r24, 0x20	; 32
    7f4a:	08 95       	ret

00007f4c <eeprom_write_byte>:
    7f4c:	26 2f       	mov	r18, r22

00007f4e <eeprom_write_r18>:
    7f4e:	f9 99       	sbic	0x1f, 1	; 31
    7f50:	fe cf       	rjmp	.-4      	; 0x7f4e <eeprom_write_r18>
    7f52:	1f ba       	out	0x1f, r1	; 31
    7f54:	92 bd       	out	0x22, r25	; 34
    7f56:	81 bd       	out	0x21, r24	; 33
    7f58:	20 bd       	out	0x20, r18	; 32
    7f5a:	0f b6       	in	r0, 0x3f	; 63
    7f5c:	f8 94       	cli
    7f5e:	fa 9a       	sbi	0x1f, 2	; 31
    7f60:	f9 9a       	sbi	0x1f, 1	; 31
    7f62:	0f be       	out	0x3f, r0	; 63
    7f64:	01 96       	adiw	r24, 0x01	; 1
    7f66:	08 95       	ret

00007f68 <_exit>:
    7f68:	f8 94       	cli

00007f6a <__stop_program>:
    7f6a:	ff cf       	rjmp	.-2      	; 0x7f6a <__stop_program>
