// Seed: 3687114116
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  inout id_2;
  output id_1;
  always @(posedge 1 or posedge id_2) begin
    wait (id_2);
    id_4 <= 1;
    id_1 <= id_3;
  end
  reg id_4;
endmodule
