# DESIGN-AND-VERIFICATION-OF-ASYNCHRONOUS-FIFO
It consists of verilog code and testbench for asynchronous fifo design
