module counter #(parameter WIDTH = 8)
             (input              clk, 
              input              reset, 
              output [WIDTH-1:0] counter);

always @(posedge clk)
  begin      
    if(reset )   CounterR <= 12'b0;
    else         CounterR <= CounterR + 12'b1; 
  end

endmodule
