{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 1. a basic riscv python ionterpreter\n",
    "\n",
    "Op = Enum(\"ADDI SLTI ANDI ORI XORI\")\n",
    "\n",
    "class Insn(op, a, b):\n",
    "\n",
    "\n",
    "\n",
    "def biop(insn, a, b):\n",
    "    match opcode:\n",
    "        case Op.ADD:\n",
    "            return a + b\n",
    "        case Op.ANDI:\n",
    "            return a & b\n",
    "        case Op.ORI:\n",
    "            return a | b\n",
    "\n",
    "def step(pc, reg, mem, insn):\n",
    "    res[insn.out] = biop(insn.op, reg[insn.a], reg[insn.b])\n",
    "    pc += 1\n",
    "    insn = mem[pc]\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf>\n",
    "\n",
    "- Using define-fun-rec gives a first class handle on instructions.\n",
    "- To curry or not.\n",
    "-\n",
    "\n",
    "```z3\n",
    ";re\n",
    "; let's just stick to 32 bit operations\n",
    "; 32 = 2^5 registers of 32 bits a piece\n",
    "(define-sort REG () (_ BitVec 5))\n",
    "(define-sort BV32 () (_ BitVec 32))\n",
    "(define-sort REGFILE () (Array REG BV32))\n",
    "(define-sort Addr () BV32)\n",
    "\n",
    "(define-const r0 REG (_ bv0 5))\n",
    "(define-const bv0 BV32 (_ bv0 32))\n",
    "(define-const bv1 BV32 (_ bv1 32))\n",
    "\n",
    "\n",
    "(declare-datatype State (\n",
    " (State\n",
    "    (mem (Array Addr BV32))\n",
    "    (regfile REGFILE)\n",
    "    (pc BV32)\n",
    "  ))\n",
    ")\n",
    "\n",
    "; r0 is always all zeros\n",
    "(define-fun valid ((s State)) Bool\n",
    "  (= (select (regfile s) r0) bv0)\n",
    ")\n",
    "\n",
    "; similarly for sub,and,or,xor\n",
    "(define-fun add ((dst REG) (src1 REG) (src2 REG)) (Array REGFILE REGFILE Bool)\n",
    "  (lambda ((in REGFILE) (out REGFILE))\n",
    "      (= out (store in dst (bvadd (select in src1) (select in src2))))\n",
    "  )\n",
    ") \n",
    "\n",
    "\n",
    "(define-fun nop () (Array REGFILE REGFILE Bool)\n",
    "  (lambda ((in REGFILE) (out REGFILE))\n",
    "      (= out in)\n",
    "  )\n",
    ") \n",
    "\n",
    "```\n",
    "\n",
    "```python\n",
    "from z3 import *\n",
    "from dataclasses import dataclass\n",
    "REG = BitVecSort(5)\n",
    "BV32 = BitVecSort(32)\n",
    "MEM = ArraySort(BV32, BitVecSort(8))\n",
    "REGFILE = ArraySort(REG, BV32) # could make this a python list. statically structured.\n",
    "\n",
    "\n",
    "# Z3 records vs python records. An eternal battle.\n",
    "# The state record is total static though. Shouldn't be a problem.\n",
    "@dataclass\n",
    "class RVState:\n",
    "  mem: Array\n",
    "  regfile: Array\n",
    "  pc: BitVec\n",
    "\n",
    "def FreshState():\n",
    "  return RVState(FreshConst(MEM), FreshConst(REGFILE), FreshConst(BV32))\n",
    "\n",
    "def add(dst,src1,src2):\n",
    "  def res(in_,out):\n",
    "    return out == Store(in_,dst, in_[src1] + in_[src2])\n",
    "  return res\n",
    "\n",
    "# functional style.\n",
    "def add(dst,src1,src2):\n",
    "  def res(s):\n",
    "    return Store(s,dst, in_[src1] + in_[src2])\n",
    "  return res\n",
    "\n",
    "# relation composition.\n",
    "# temporal compositin.\n",
    "def comp(f,g):\n",
    "  def res(in_,out):\n",
    "    s = FreshState()\n",
    "    return Exists([s.mem, s.regfile, s.pc], And( f(in_,s), g(s, out)))\n",
    "  return res\n",
    "\n",
    "def hcomp(f,g):\n",
    "  def res(in_, out):\n",
    "    return And(f(in_out), g(in_,out))\n",
    "  return res\n",
    "\n",
    "#foo = Array(\"foo\", IntSort(),IntSort())\n",
    "#print(foo[\"a\"])\n",
    "```\n",
    "\n",
    "So what do I want to do with this model? WP? CHC? Model checking? Symbolic execution? Hoare Logic?\n",
    "Bit accurate assembly modelling can be interesting too.\n",
    "\n",
    "<https://github.com/mit-plv/riscv-coq/blob/master/src/riscv/Spec/Decode.v>\n",
    "\n",
    "```z3\n",
    ";re\n",
    "(define-sort BV12 () (_ BitVec 12))\n",
    "(define-sort BV32 () (_ BitVec 32))\n",
    "(define-sort Reg  () (_ BitVec 5)) ; 32 = 2 ^ 5 registers\n",
    "(declare-datatype IOp (\n",
    "  (ADDI) (SLLI) (SLTI) (SLTIU) (XORI) (SRLI) (SRAI) (ORI) (ANDI)\n",
    "))\n",
    "\n",
    "(declare-datatype ROp (\n",
    "  (ADD) (SLL) (SLT) (SLTU) (XOR) (SRL) (SRA) (OR) (AND)\n",
    "))\n",
    "\n",
    "(declare-datatype Instruction (\n",
    " (IInsn (opI IOp) (rdI Reg) (rs1I Reg) (immI BV12))\n",
    " (RInsn (opR ROp) (rdR Reg) (rs1R Reg) (rs2R Reg))\n",
    " ))\n",
    "\n",
    ";(simplify (IInsn AddI #b00000 #b00000 #b000000000000))\n",
    "\n",
    "(define-const opcode_OP_IMM (_ BitVec 7) #b0010011)\n",
    "(define-const opcode_OP  (_ BitVec 7) #b0110011)\n",
    "(define-fun funct3 ((op IOp)) (_ BitVec 3)\n",
    " (match op (\n",
    "      (ADDI   #b000)\n",
    "      (SLLI   #b001)\n",
    "      (SLTI   #b010)\n",
    "      (SLTIU  #b011)\n",
    "      (XORI   #b100)\n",
    "      (SRLI   #b101)\n",
    "      (SRAI   #b101)\n",
    "      (ORI    #b110)\n",
    "      (ANDI   #b111)\n",
    "   ))\n",
    ")\n",
    "\n",
    "\n",
    "(define-fun funct3 ((op ROp)) (_ BitVec 3)\n",
    " (match op (\n",
    "      (ADD   #b000)\n",
    "      (SUB   #b000)\n",
    "      (SLL   #b001)\n",
    "      (SLT   #b010)\n",
    "      (SLTU  #b011)\n",
    "      (XOR   #b100)\n",
    "      (SRL   #b101)\n",
    "      (SRA   #b101)\n",
    "      (OR    #b110)\n",
    "      (AND   #b111)\n",
    "   ))\n",
    ")\n",
    "\n",
    "(define-fun funct7 ((op ROp)) (_ BitVec 7)\n",
    " (match op (\n",
    "      (ADD   #b0000000)\n",
    "      (SUB   #b0100000)\n",
    "      (SLL   #b0000000)\n",
    "      (SLT   #b0000000)\n",
    "      (SLTU  #b0000000)\n",
    "      (XOR   #b0000000)\n",
    "      (SRL   #b0000000)\n",
    "      (SRA   #b0100000)\n",
    "      (OR    #b0000000)\n",
    "      (AND   #b0000000)\n",
    "   ))\n",
    ")\n",
    "\n",
    "; encode is also decode since SMT is declarative. That's nices.\n",
    "(define-fun encode ((insn Instruction)) BV32\n",
    "  (match insn (\n",
    "    ((IInsn op dst src imm) (concat imm src (funct3 op) dst opcode_OP_IMM))\n",
    "    ((RInsn op rd rs1 rs2)  (concat (funct7 op) rs2 rs1 (funct3 op) rd opcode_OP))\n",
    "  ))\n",
    ")\n",
    "\n",
    "(define-sort REGFILE () (Array Reg BV32))\n",
    "(declare-datatype State (\n",
    " (State\n",
    "    ;(mem (Array Addr BV32))\n",
    "    (regfile REGFILE)\n",
    "    (pc BV32)\n",
    "  ))\n",
    ")\n",
    "\n",
    "\n",
    "(define-fun execI ((op IOp) (rs1 BV32) (imm BV12)) BV32\n",
    "(let (\n",
    "       (imm ((_ zero_extend 20) imm))\n",
    "     )\n",
    " (match op (\n",
    "  ; todo fill in correctly\n",
    "      (ADDI   (bvadd rs1 imm))\n",
    "      (SLLI   imm)\n",
    "      (SLTI   imm)\n",
    "      (SLTIU  imm)\n",
    "      (XORI   (bvxor rs1 imm))\n",
    "      (SRLI   imm)\n",
    "      (SRAI   imm)\n",
    "      (ORI    (bvor rs1 imm))\n",
    "      (ANDI   (bvand rs1 imm))\n",
    "   ))\n",
    "))\n",
    "\n",
    "(define-fun execR ((op ROp) (rs1 BV32) (rs2 BV32)) BV32\n",
    " (match op (\n",
    "  ; todo fill in correctly\n",
    "      (ADD   (bvadd rs1 rs2))\n",
    "      (SUB   (bvsub rs1 rs2))\n",
    "      (SLL   rs1)\n",
    "      (SLT   rs1)\n",
    "      (SLTU  rs1)\n",
    "      (XOR   (bvxor rs1 rs2))\n",
    "      (SRL   rs1)\n",
    "      (SRA   rs1)\n",
    "      (OR    (bvor rs1 rs2))\n",
    "      (AND   (bvand rs1 rs2))\n",
    "   ))\n",
    ")\n",
    "\n",
    "(define-fun inc-pc ((st State)) State\n",
    "  ((_ update-field pc) st (bvadd (pc st) (_ bv1 32)))\n",
    ")\n",
    "\n",
    "(define-fun set-reg ((st State) (reg Reg) (v BV32)) State\n",
    "  ((_ update-field regfile) st (store (regfile st) reg v))\n",
    ")\n",
    "\n",
    "(define-fun get-reg ((st State) (reg Reg)) BV32\n",
    "  (select (regfile st) reg)\n",
    ")\n",
    "\n",
    "(define-fun execute ((insn Instruction) (st State)) State\n",
    "    (match insn (\n",
    "    ((IInsn op dst src imm)  (inc-pc (set-reg st dst (execI op (get-reg st src) imm))))\n",
    "    ((RInsn op rd rs1 rs2)   (inc-pc (set-reg st rd (execR op (get-reg st rs1) (get-reg st rs2)))))\n",
    "  ))\n",
    ")\n",
    "\n",
    "(define-const zero32 BV32 (_ bv0 32))\n",
    "\n",
    "(define-const init-regfile (Array Reg BV32)\n",
    "((as const (Array Reg BV32)) zero32))\n",
    "\n",
    "(define-const init-state State \n",
    "  (State init-regfile (_ bv0 32))\n",
    ")\n",
    "\n",
    "(define-const r0 Reg #b00000)\n",
    "(define-const r1 Reg #b00001)\n",
    "(define-const r2 Reg #b00010)\n",
    "(simplify (execute (IInsn ADDI r2 r1 (_ bv4 12)) init-state))\n",
    "```\n",
    "\n",
    "```z3\n",
    "; scratch pad\n",
    "(simplify (concat #xf0 #x00))\n",
    "```"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
