#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001d2cad0cbf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d2cac6dd40 .scope package, "ternary_pkg" "ternary_pkg" 3 5;
 .timescale 0 0;
P_000001d2cad1a6f0 .param/l "TRIT27_ZERO" 1 3 156, C4<000000000000000000000000000000000000000000000000000000>;
P_000001d2cad1a728 .param/l "TRIT2_ZERO" 1 3 143, C4<0000>;
P_000001d2cad1a760 .param/l "TRIT8_ONE" 1 3 146, C4<0000000000000001>;
P_000001d2cad1a798 .param/l "TRIT8_TWO" 1 3 152, C4<0000000000000110>;
P_000001d2cad1a7d0 .param/l "TRIT8_ZERO" 1 3 137, C4<0000000000000000>;
P_000001d2cad1a808 .param/l "TRIT9_ZERO" 1 3 140, C4<000000000000000000>;
enum000001d2cacc06f0 .enum4 (2)
   "T_ZERO" 2'b00,
   "T_POS_ONE" 2'b01,
   "T_NEG_ONE" 2'b10,
   "T_INVALID" 2'b11
 ;
S_000001d2caca0580 .scope autofunction.vec4.s54, "bin_to_ternary" "bin_to_ternary" 3 76, 3 76 0, S_000001d2cac6dd40;
 .timescale 0 0;
; Variable bin_to_ternary is vec4 return value of scope S_000001d2caca0580
v000001d2cad12be0_0 .var/2s "i", 31 0;
v000001d2cad11f60_0 .var "result", 53 0;
v000001d2cad116a0_0 .var/s "temp", 31 0;
v000001d2cad12d20_0 .var/s "val", 31 0;
TD_ternary_pkg.bin_to_ternary ;
    %load/vec4 v000001d2cad12d20_0;
    %store/vec4 v000001d2cad116a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2cad12be0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001d2cad12be0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001d2cad116a0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001d2cad12be0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001d2cad11f60_0, 4, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000001d2cad12be0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001d2cad11f60_0, 4, 2;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001d2cad12be0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001d2cad11f60_0, 4, 2;
    %load/vec4 v000001d2cad116a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d2cad116a0_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v000001d2cad116a0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %store/vec4 v000001d2cad116a0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d2cad12be0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001d2cad12be0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000001d2cad11f60_0;
    %ret/vec4 0, 0, 54;  Assign to bin_to_ternary (store_vec4_to_lval)
    %disable/flow S_000001d2caca0580;
    %end;
S_000001d2caca0710 .scope autofunction.vec4.s2, "int_to_trit" "int_to_trit" 3 126, 3 126 0, S_000001d2cac6dd40;
 .timescale 0 0;
; Variable int_to_trit is vec4 return value of scope S_000001d2caca0710
v000001d2cad12820_0 .var/2s "v", 31 0;
TD_ternary_pkg.int_to_trit ;
    %load/vec4 v000001d2cad12820_0;
    %dup/vec4;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001d2caca0710;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001d2caca0710;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001d2caca0710;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001d2caca0710;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %end;
S_000001d2cad72e40 .scope autofunction.vec4.s4, "t_add_trit" "t_add_trit" 3 51, 3 51 0, S_000001d2cac6dd40;
 .timescale 0 0;
v000001d2cad11ba0_0 .var "a", 1 0;
v000001d2cad11ce0_0 .var "b", 1 0;
v000001d2cad12dc0_0 .var "cin", 1 0;
v000001d2cad11420_0 .var "cout", 1 0;
v000001d2cad12b40_0 .var "result", 1 0;
v000001d2cad121e0_0 .var/s "sum", 2 0;
; Variable t_add_trit is vec4 return value of scope S_000001d2cad72e40
TD_ternary_pkg.t_add_trit ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d2cad11ba0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d2cad11ba0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d2cad11ce0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d2cad11ce0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d2cad12dc0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d2cad12dc0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %store/vec4 v000001d2cad121e0_0, 0, 3;
    %load/vec4 v000001d2cad121e0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d2cad12b40_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d2cad11420_0, 0, 2;
    %jmp T_2.19;
T_2.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d2cad12b40_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d2cad11420_0, 0, 2;
    %jmp T_2.19;
T_2.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d2cad12b40_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d2cad11420_0, 0, 2;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d2cad12b40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d2cad11420_0, 0, 2;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d2cad12b40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d2cad11420_0, 0, 2;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d2cad12b40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d2cad11420_0, 0, 2;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d2cad12b40_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d2cad11420_0, 0, 2;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d2cad12b40_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d2cad11420_0, 0, 2;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %load/vec4 v000001d2cad11420_0;
    %load/vec4 v000001d2cad12b40_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 4;  Assign to t_add_trit (store_vec4_to_lval)
    %disable/flow S_000001d2cad72e40;
    %end;
S_000001d2cad72fd0 .scope autofunction.vec4.s2, "t_max" "t_max" 3 43, 3 43 0, S_000001d2cac6dd40;
 .timescale 0 0;
v000001d2cad11100_0 .var "a", 1 0;
v000001d2cad12000_0 .var "b", 1 0;
; Variable t_max is vec4 return value of scope S_000001d2cad72fd0
TD_ternary_pkg.t_max ;
    %load/vec4 v000001d2cad11100_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_3.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d2cad12000_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_3.22;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001d2cad72fd0;
T_3.20 ;
    %load/vec4 v000001d2cad11100_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_3.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d2cad12000_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_3.25;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001d2cad72fd0;
T_3.23 ;
    %load/vec4 v000001d2cad11100_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_3.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d2cad12000_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_3.28;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001d2cad72fd0;
T_3.26 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001d2cad72fd0;
    %end;
S_000001d2cad73160 .scope autofunction.vec4.s2, "t_min" "t_min" 3 35, 3 35 0, S_000001d2cac6dd40;
 .timescale 0 0;
v000001d2cad11c40_0 .var "a", 1 0;
v000001d2cad12320_0 .var "b", 1 0;
; Variable t_min is vec4 return value of scope S_000001d2cad73160
TD_ternary_pkg.t_min ;
    %load/vec4 v000001d2cad11c40_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_4.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d2cad12320_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_4.31;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001d2cad73160;
T_4.29 ;
    %load/vec4 v000001d2cad11c40_0;
    %cmpi/e 2, 0, 2;
    %jmp/1 T_4.34, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d2cad12320_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_4.34;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001d2cad73160;
T_4.32 ;
    %load/vec4 v000001d2cad11c40_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_4.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d2cad12320_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_4.37;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001d2cad73160;
T_4.35 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001d2cad73160;
    %end;
S_000001d2cad732f0 .scope autofunction.vec4.s2, "t_neg" "t_neg" 3 25, 3 25 0, S_000001d2cac6dd40;
 .timescale 0 0;
v000001d2cad111a0_0 .var "a", 1 0;
; Variable t_neg is vec4 return value of scope S_000001d2cad732f0
TD_ternary_pkg.t_neg ;
    %load/vec4 v000001d2cad111a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001d2cad732f0;
    %jmp T_5.42;
T_5.38 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001d2cad732f0;
    %jmp T_5.42;
T_5.39 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001d2cad732f0;
    %jmp T_5.42;
T_5.40 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001d2cad732f0;
    %jmp T_5.42;
T_5.42 ;
    %pop/vec4 1;
    %end;
S_000001d2cad73480 .scope autofunction.vec4.u32, "ternary_to_bin" "ternary_to_bin" 3 97, 3 97 0, S_000001d2cac6dd40;
 .timescale 0 0;
v000001d2cad12640_0 .var/2s "i", 31 0;
v000001d2cad12140_0 .var/s "power3", 31 0;
v000001d2cad12280_0 .var/s "result", 31 0;
; Variable ternary_to_bin is vec4 return value of scope S_000001d2cad73480
v000001d2cad120a0_0 .var "val", 53 0;
TD_ternary_pkg.ternary_to_bin ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2cad12280_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001d2cad12140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2cad12640_0, 0, 32;
T_6.43 ;
    %load/vec4 v000001d2cad12640_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_6.44, 5;
    %load/vec4 v000001d2cad120a0_0;
    %load/vec4 v000001d2cad12640_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %jmp T_6.48;
T_6.45 ;
    %load/vec4 v000001d2cad12280_0;
    %load/vec4 v000001d2cad12140_0;
    %sub;
    %store/vec4 v000001d2cad12280_0, 0, 32;
    %jmp T_6.48;
T_6.46 ;
    %load/vec4 v000001d2cad12280_0;
    %load/vec4 v000001d2cad12140_0;
    %add;
    %store/vec4 v000001d2cad12280_0, 0, 32;
    %jmp T_6.48;
T_6.48 ;
    %pop/vec4 1;
    %load/vec4 v000001d2cad12140_0;
    %muli 3, 0, 32;
    %store/vec4 v000001d2cad12140_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d2cad12640_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001d2cad12640_0, 0, 32;
    %jmp T_6.43;
T_6.44 ;
    %load/vec4 v000001d2cad12280_0;
    %ret/vec4 0, 0, 32;  Assign to ternary_to_bin (store_vec4_to_lval)
    %disable/flow S_000001d2cad73480;
    %end;
S_000001d2cad73610 .scope autofunction.vec2.u32, "trit_to_int" "trit_to_int" 3 116, 3 116 0, S_000001d2cac6dd40;
 .timescale 0 0;
v000001d2cad11240_0 .var "t", 1 0;
; Variable trit_to_int is bool return value of scope S_000001d2cad73610
TD_ternary_pkg.trit_to_int ;
    %load/vec4 v000001d2cad11240_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %pushi/vec4 99, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001d2cad73610;
    %jmp T_7.53;
T_7.49 ;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001d2cad73610;
    %jmp T_7.53;
T_7.50 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001d2cad73610;
    %jmp T_7.53;
T_7.51 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001d2cad73610;
    %jmp T_7.53;
T_7.53 ;
    %pop/vec4 1;
    %end;
S_000001d2cac6ded0 .scope module, "tb_tpu_dma_simple" "tb_tpu_dma_simple" 4 5;
 .timescale -9 -12;
P_000001d2cac99140 .param/l "ADDR_WIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
P_000001d2cac99178 .param/l "CLK_PERIOD" 0 4 9, +C4<00000000000000000000000000001010>;
P_000001d2cac991b0 .param/l "DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
enum000001d2cacbfd90 .enum4 (2)
   "AXI_IDLE" 2'b00,
   "AXI_READ" 2'b01,
   "AXI_WRITE" 2'b10,
   "AXI_WRESP" 2'b11
 ;
L_000001d2cad7ab40 .functor BUFT 1, C4<11001010111111100000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d2cad76610_0 .net/2u *"_ivl_0", 31 0, L_000001d2cad7ab40;  1 drivers
v000001d2cad77d30_0 .net *"_ivl_2", 31 0, L_000001d2cad79d40;  1 drivers
L_000001d2cad7ab88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d2cad77290_0 .net *"_ivl_5", 15 0, L_000001d2cad7ab88;  1 drivers
v000001d2cad77650_0 .net "act_buf_wr_addr", 15 0, L_000001d2cad19e60;  1 drivers
v000001d2cad77bf0_0 .net "act_buf_wr_data", 31 0, L_000001d2cad19450;  1 drivers
v000001d2cad77830_0 .net "act_buf_wr_en", 0 0, L_000001d2cad19a70;  1 drivers
v000001d2cad766b0_0 .var "axi_addr", 31 0;
v000001d2cad76930_0 .var "axi_burst_cnt", 7 0;
v000001d2cad76a70_0 .var "axi_burst_len", 7 0;
v000001d2cad77510_0 .var "axi_state", 1 0;
v000001d2cad77150_0 .net "busy", 0 0, L_000001d2cad7a380;  1 drivers
v000001d2cad76f70_0 .net "bytes_transferred", 31 0, L_000001d2cad19610;  1 drivers
v000001d2cad769d0_0 .var "clk", 0 0;
v000001d2cad775b0_0 .var "direction", 0 0;
v000001d2cad78230_0 .net "done", 0 0, L_000001d2cad79f20;  1 drivers
v000001d2cad76c50_0 .var "dst_addr", 31 0;
v000001d2cad76890_0 .net "error", 0 0, L_000001d2cad79ac0;  1 drivers
v000001d2cad782d0 .array "ext_mem", 4095 0, 31 0;
v000001d2cad77010_0 .net "m_axi_araddr", 31 0, L_000001d2cad19d80;  1 drivers
L_000001d2cad7a678 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d2cad778d0_0 .net "m_axi_arburst", 1 0, L_000001d2cad7a678;  1 drivers
v000001d2cad776f0_0 .net "m_axi_arlen", 7 0, L_000001d2cad19990;  1 drivers
v000001d2cad77a10_0 .var "m_axi_arready", 0 0;
L_000001d2cad7a630 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d2cad76b10_0 .net "m_axi_arsize", 2 0, L_000001d2cad7a630;  1 drivers
v000001d2cad76cf0_0 .net "m_axi_arvalid", 0 0, L_000001d2cad78760;  1 drivers
v000001d2cad78410_0 .net "m_axi_awaddr", 31 0, L_000001d2cad19bc0;  1 drivers
L_000001d2cad7a798 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d2cad77f10_0 .net "m_axi_awburst", 1 0, L_000001d2cad7a798;  1 drivers
v000001d2cad77c90_0 .net "m_axi_awlen", 7 0, L_000001d2cad195a0;  1 drivers
v000001d2cad76d90_0 .var "m_axi_awready", 0 0;
L_000001d2cad7a750 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d2cad77dd0_0 .net "m_axi_awsize", 2 0, L_000001d2cad7a750;  1 drivers
v000001d2cad76e30_0 .net "m_axi_awvalid", 0 0, L_000001d2cad79160;  1 drivers
v000001d2cad78190_0 .net "m_axi_bready", 0 0, L_000001d2cad790c0;  1 drivers
v000001d2cad76ed0_0 .var "m_axi_bresp", 1 0;
v000001d2cad770b0_0 .var "m_axi_bvalid", 0 0;
v000001d2cad771f0_0 .var "m_axi_rdata", 31 0;
v000001d2cad77330_0 .var "m_axi_rlast", 0 0;
v000001d2cad773d0_0 .net "m_axi_rready", 0 0, L_000001d2cad78620;  1 drivers
v000001d2cad77e70_0 .var "m_axi_rresp", 1 0;
v000001d2cad78050_0 .var "m_axi_rvalid", 0 0;
v000001d2cad77fb0_0 .net "m_axi_wdata", 31 0, L_000001d2cad197d0;  1 drivers
v000001d2cad780f0_0 .net "m_axi_wlast", 0 0, L_000001d2cad19df0;  1 drivers
v000001d2cad795c0_0 .var "m_axi_wready", 0 0;
L_000001d2cad7a828 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001d2cad793e0_0 .net "m_axi_wstrb", 3 0, L_000001d2cad7a828;  1 drivers
v000001d2cad79fc0_0 .net "m_axi_wvalid", 0 0, L_000001d2cad78940;  1 drivers
v000001d2cad7a240_0 .var "mode", 1 0;
v000001d2cad79660_0 .net "out_buf_rd_addr", 15 0, L_000001d2cad19920;  1 drivers
v000001d2cad7a1a0_0 .net "out_buf_rd_data", 31 0, L_000001d2cad78f80;  1 drivers
v000001d2cad7a2e0_0 .net "out_buf_rd_en", 0 0, L_000001d2cad19680;  1 drivers
L_000001d2cad7abd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d2cad78d00_0 .net "out_buf_rd_valid", 0 0, L_000001d2cad7abd0;  1 drivers
v000001d2cad792a0_0 .var "rst_n", 0 0;
v000001d2cad79840_0 .var "src_addr", 31 0;
v000001d2cad79020_0 .var "start", 0 0;
v000001d2cad798e0_0 .var/2s "test_fail", 31 0;
v000001d2cad79980_0 .var/2s "test_pass", 31 0;
v000001d2cad78da0_0 .var "transfer_len", 15 0;
v000001d2cad788a0_0 .net "wgt_buf_wr_addr", 15 0, L_000001d2cad19fb0;  1 drivers
v000001d2cad78e40_0 .net "wgt_buf_wr_data", 31 0, L_000001d2cad194c0;  1 drivers
v000001d2cad79e80_0 .net "wgt_buf_wr_en", 0 0, L_000001d2cad19c30;  1 drivers
v000001d2cad79520 .array "wgt_buffer", 4095 0, 31 0;
E_000001d2caced2b0 .event posedge, v000001d2cad750c0_0;
E_000001d2caced2f0 .event anyedge, v000001d2cad75e80_0;
E_000001d2caceecb0 .event anyedge, v000001d2cad75160_0;
L_000001d2cad79d40 .concat [ 16 16 0 0], L_000001d2cad19920, L_000001d2cad7ab88;
L_000001d2cad78f80 .arith/sum 32, L_000001d2cad7ab40, L_000001d2cad79d40;
S_000001d2cad737a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 248, 4 248 0, S_000001d2cac6ded0;
 .timescale -9 -12;
v000001d2cad128c0_0 .var/2s "i", 31 0;
S_000001d2cad73930 .scope module, "u_dut" "tpu_dma_engine" 4 67, 5 23 0, S_000001d2cac6ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "src_addr";
    .port_info 4 /INPUT 32 "dst_addr";
    .port_info 5 /INPUT 16 "transfer_len";
    .port_info 6 /INPUT 1 "direction";
    .port_info 7 /INPUT 2 "mode";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "error";
    .port_info 11 /OUTPUT 32 "bytes_transferred";
    .port_info 12 /OUTPUT 1 "m_axi_awvalid";
    .port_info 13 /INPUT 1 "m_axi_awready";
    .port_info 14 /OUTPUT 32 "m_axi_awaddr";
    .port_info 15 /OUTPUT 8 "m_axi_awlen";
    .port_info 16 /OUTPUT 3 "m_axi_awsize";
    .port_info 17 /OUTPUT 2 "m_axi_awburst";
    .port_info 18 /OUTPUT 1 "m_axi_wvalid";
    .port_info 19 /INPUT 1 "m_axi_wready";
    .port_info 20 /OUTPUT 32 "m_axi_wdata";
    .port_info 21 /OUTPUT 4 "m_axi_wstrb";
    .port_info 22 /OUTPUT 1 "m_axi_wlast";
    .port_info 23 /INPUT 1 "m_axi_bvalid";
    .port_info 24 /OUTPUT 1 "m_axi_bready";
    .port_info 25 /INPUT 2 "m_axi_bresp";
    .port_info 26 /OUTPUT 1 "m_axi_arvalid";
    .port_info 27 /INPUT 1 "m_axi_arready";
    .port_info 28 /OUTPUT 32 "m_axi_araddr";
    .port_info 29 /OUTPUT 8 "m_axi_arlen";
    .port_info 30 /OUTPUT 3 "m_axi_arsize";
    .port_info 31 /OUTPUT 2 "m_axi_arburst";
    .port_info 32 /INPUT 1 "m_axi_rvalid";
    .port_info 33 /OUTPUT 1 "m_axi_rready";
    .port_info 34 /INPUT 32 "m_axi_rdata";
    .port_info 35 /INPUT 2 "m_axi_rresp";
    .port_info 36 /INPUT 1 "m_axi_rlast";
    .port_info 37 /OUTPUT 1 "wgt_buf_wr_en";
    .port_info 38 /OUTPUT 16 "wgt_buf_wr_addr";
    .port_info 39 /OUTPUT 32 "wgt_buf_wr_data";
    .port_info 40 /OUTPUT 1 "act_buf_wr_en";
    .port_info 41 /OUTPUT 16 "act_buf_wr_addr";
    .port_info 42 /OUTPUT 32 "act_buf_wr_data";
    .port_info 43 /OUTPUT 1 "out_buf_rd_en";
    .port_info 44 /OUTPUT 16 "out_buf_rd_addr";
    .port_info 45 /INPUT 32 "out_buf_rd_data";
    .port_info 46 /INPUT 1 "out_buf_rd_valid";
P_000001d2cad73ac0 .param/l "ADDR_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
P_000001d2cad73af8 .param/l "AXI_BURST_INCR" 1 5 113, C4<01>;
P_000001d2cad73b30 .param/l "AXI_SIZE" 1 5 112, C4<010>;
P_000001d2cad73b68 .param/l "BEAT_ADDR_BITS" 1 5 109, +C4<00000000000000000000000000000010>;
P_000001d2cad73ba0 .param/l "BUFFER_DEPTH" 0 5 27, +C4<00000000000000000000000001000000>;
P_000001d2cad73bd8 .param/l "BYTES_PER_BEAT" 1 5 108, +C4<00000000000000000000000000000100>;
P_000001d2cad73c10 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000100000>;
P_000001d2cad73c48 .param/l "MAX_BURST_LEN" 0 5 26, +C4<00000000000000000000000000010000>;
enum000001d2ca8eadd0 .enum4 (4)
   "S_IDLE" 4'b0000,
   "S_CALC_BURST" 4'b0001,
   "S_READ_ADDR" 4'b0010,
   "S_READ_DATA" 4'b0011,
   "S_WRITE_ADDR" 4'b0100,
   "S_WRITE_DATA" 4'b0101,
   "S_WRITE_RESP" 4'b0110,
   "S_BUFFER_WRITE" 4'b0111,
   "S_BUFFER_READ" 4'b1000,
   "S_DONE" 4'b1001,
   "S_ERROR" 4'b1010
 ;
L_000001d2cad19d80 .functor BUFZ 32, v000001d2cad74bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2cad19990 .functor BUFZ 8, v000001d2cad74260_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d2cad19bc0 .functor BUFZ 32, v000001d2cad755c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2cad195a0 .functor BUFZ 8, v000001d2cad74260_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d2cad197d0 .functor BUFZ 32, L_000001d2cad78f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2cad19df0 .functor AND 1, L_000001d2cad7a4c0, L_000001d2cad79700, C4<1>, C4<1>;
L_000001d2cad1a090 .functor AND 1, L_000001d2cad797a0, v000001d2cad78050_0, C4<1>, C4<1>;
L_000001d2cad198b0 .functor AND 1, L_000001d2cad1a090, L_000001d2cad78620, C4<1>, C4<1>;
L_000001d2cad19c30 .functor AND 1, L_000001d2cad198b0, L_000001d2cad78c60, C4<1>, C4<1>;
L_000001d2cad19fb0 .functor BUFZ 16, v000001d2cad75d40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001d2cad194c0 .functor BUFZ 32, v000001d2cad771f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2cad19a70 .functor AND 1, L_000001d2cad198b0, L_000001d2cad79a20, C4<1>, C4<1>;
L_000001d2cad19e60 .functor BUFZ 16, v000001d2cad75d40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001d2cad19450 .functor BUFZ 32, v000001d2cad771f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2cad19680 .functor OR 1, L_000001d2cad78ee0, L_000001d2cad78bc0, C4<0>, C4<0>;
L_000001d2cad19920 .functor BUFZ 16, v000001d2cad75d40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001d2cad19610 .functor BUFZ 32, v000001d2cad74e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2cad7a5e8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001d2cad11380_0 .net/2u *"_ivl_0", 3 0, L_000001d2cad7a5e8;  1 drivers
L_000001d2cad7a6c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001d2cad123c0_0 .net/2u *"_ivl_12", 3 0, L_000001d2cad7a6c0;  1 drivers
L_000001d2cad7a708 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001d2cad11880_0 .net/2u *"_ivl_16", 3 0, L_000001d2cad7a708;  1 drivers
L_000001d2cad7a7e0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001d2cad12460_0 .net/2u *"_ivl_28", 3 0, L_000001d2cad7a7e0;  1 drivers
L_000001d2cad7a870 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001d2cad12960_0 .net/2u *"_ivl_36", 3 0, L_000001d2cad7a870;  1 drivers
v000001d2cad11ec0_0 .net *"_ivl_38", 0 0, L_000001d2cad7a4c0;  1 drivers
v000001d2cad12500_0 .net *"_ivl_40", 0 0, L_000001d2cad79700;  1 drivers
L_000001d2cad7a8b8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000001d2cad126e0_0 .net/2u *"_ivl_44", 3 0, L_000001d2cad7a8b8;  1 drivers
L_000001d2cad7a900 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001d2cad12a00_0 .net/2u *"_ivl_48", 3 0, L_000001d2cad7a900;  1 drivers
v000001d2cad12f00_0 .net *"_ivl_50", 0 0, L_000001d2cad797a0;  1 drivers
v000001d2cad11600_0 .net *"_ivl_53", 0 0, L_000001d2cad1a090;  1 drivers
L_000001d2cad7a948 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2cad11740_0 .net/2u *"_ivl_56", 1 0, L_000001d2cad7a948;  1 drivers
v000001d2cad12780_0 .net *"_ivl_58", 0 0, L_000001d2cad78c60;  1 drivers
L_000001d2cad7a990 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d2cad11920_0 .net/2u *"_ivl_66", 1 0, L_000001d2cad7a990;  1 drivers
v000001d2cad11a60_0 .net *"_ivl_68", 0 0, L_000001d2cad79a20;  1 drivers
L_000001d2cad7a9d8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001d2cad12c80_0 .net/2u *"_ivl_76", 3 0, L_000001d2cad7a9d8;  1 drivers
v000001d2cad12e60_0 .net *"_ivl_78", 0 0, L_000001d2cad78ee0;  1 drivers
L_000001d2cad7aa20 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001d2cacf44b0_0 .net/2u *"_ivl_80", 3 0, L_000001d2cad7aa20;  1 drivers
v000001d2cacf4690_0 .net *"_ivl_82", 0 0, L_000001d2cad78bc0;  1 drivers
L_000001d2cad7aa68 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001d2cacf40f0_0 .net/2u *"_ivl_88", 3 0, L_000001d2cad7aa68;  1 drivers
L_000001d2cad7aab0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001d2cacf3c90_0 .net/2u *"_ivl_92", 3 0, L_000001d2cad7aab0;  1 drivers
L_000001d2cad7aaf8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000001d2cacf3970_0 .net/2u *"_ivl_96", 3 0, L_000001d2cad7aaf8;  1 drivers
v000001d2cacf3a10_0 .net "act_buf_wr_addr", 15 0, L_000001d2cad19e60;  alias, 1 drivers
v000001d2cacf3b50_0 .net "act_buf_wr_data", 31 0, L_000001d2cad19450;  alias, 1 drivers
v000001d2cad74b20_0 .net "act_buf_wr_en", 0 0, L_000001d2cad19a70;  alias, 1 drivers
v000001d2cad75480_0 .var "beat_count", 7 0;
v000001d2cad75660_0 .var "beats_this_burst", 7 0;
v000001d2cad75520_0 .var "buffer_addr", 15 0;
v000001d2cad75d40_0 .var "buffer_wr_addr", 15 0;
v000001d2cad75160_0 .net "busy", 0 0, L_000001d2cad7a380;  alias, 1 drivers
v000001d2cad75de0_0 .var "bytes_remaining", 15 0;
v000001d2cad74080_0 .var "bytes_this_burst", 15 0;
v000001d2cad741c0_0 .net "bytes_transferred", 31 0, L_000001d2cad19610;  alias, 1 drivers
v000001d2cad74e40_0 .var "bytes_transferred_reg", 31 0;
v000001d2cad750c0_0 .net "clk", 0 0, v000001d2cad769d0_0;  1 drivers
v000001d2cad74260_0 .var "current_burst_len", 7 0;
v000001d2cad755c0_0 .var "current_dst_addr", 31 0;
v000001d2cad74bc0_0 .var "current_src_addr", 31 0;
v000001d2cad74ee0_0 .net "direction", 0 0, v000001d2cad775b0_0;  1 drivers
v000001d2cad74940_0 .var "direction_reg", 0 0;
v000001d2cad75e80_0 .net "done", 0 0, L_000001d2cad79f20;  alias, 1 drivers
v000001d2cad74620_0 .net "dst_addr", 31 0, v000001d2cad76c50_0;  1 drivers
v000001d2cad74440_0 .net "error", 0 0, L_000001d2cad79ac0;  alias, 1 drivers
v000001d2cad74120_0 .net "m_axi_araddr", 31 0, L_000001d2cad19d80;  alias, 1 drivers
v000001d2cad75200_0 .net "m_axi_arburst", 1 0, L_000001d2cad7a678;  alias, 1 drivers
v000001d2cad75700_0 .net "m_axi_arlen", 7 0, L_000001d2cad19990;  alias, 1 drivers
v000001d2cad75980_0 .net "m_axi_arready", 0 0, v000001d2cad77a10_0;  1 drivers
v000001d2cad743a0_0 .net "m_axi_arsize", 2 0, L_000001d2cad7a630;  alias, 1 drivers
v000001d2cad757a0_0 .net "m_axi_arvalid", 0 0, L_000001d2cad78760;  alias, 1 drivers
v000001d2cad748a0_0 .net "m_axi_awaddr", 31 0, L_000001d2cad19bc0;  alias, 1 drivers
v000001d2cad74300_0 .net "m_axi_awburst", 1 0, L_000001d2cad7a798;  alias, 1 drivers
v000001d2cad74f80_0 .net "m_axi_awlen", 7 0, L_000001d2cad195a0;  alias, 1 drivers
v000001d2cad75020_0 .net "m_axi_awready", 0 0, v000001d2cad76d90_0;  1 drivers
v000001d2cad75840_0 .net "m_axi_awsize", 2 0, L_000001d2cad7a750;  alias, 1 drivers
v000001d2cad752a0_0 .net "m_axi_awvalid", 0 0, L_000001d2cad79160;  alias, 1 drivers
v000001d2cad758e0_0 .net "m_axi_bready", 0 0, L_000001d2cad790c0;  alias, 1 drivers
v000001d2cad74c60_0 .net "m_axi_bresp", 1 0, v000001d2cad76ed0_0;  1 drivers
v000001d2cad75a20_0 .net "m_axi_bvalid", 0 0, v000001d2cad770b0_0;  1 drivers
v000001d2cad75340_0 .net "m_axi_rdata", 31 0, v000001d2cad771f0_0;  1 drivers
v000001d2cad753e0_0 .net "m_axi_rlast", 0 0, v000001d2cad77330_0;  1 drivers
v000001d2cad73fe0_0 .net "m_axi_rready", 0 0, L_000001d2cad78620;  alias, 1 drivers
v000001d2cad75ac0_0 .net "m_axi_rresp", 1 0, v000001d2cad77e70_0;  1 drivers
v000001d2cad749e0_0 .net "m_axi_rvalid", 0 0, v000001d2cad78050_0;  1 drivers
v000001d2cad75b60_0 .net "m_axi_wdata", 31 0, L_000001d2cad197d0;  alias, 1 drivers
v000001d2cad74a80_0 .net "m_axi_wlast", 0 0, L_000001d2cad19df0;  alias, 1 drivers
v000001d2cad75c00_0 .net "m_axi_wready", 0 0, v000001d2cad795c0_0;  1 drivers
v000001d2cad744e0_0 .net "m_axi_wstrb", 3 0, L_000001d2cad7a828;  alias, 1 drivers
v000001d2cad75ca0_0 .net "m_axi_wvalid", 0 0, L_000001d2cad78940;  alias, 1 drivers
v000001d2cad74d00_0 .net "mode", 1 0, v000001d2cad7a240_0;  1 drivers
v000001d2cad74da0_0 .var "mode_reg", 1 0;
v000001d2cad74580_0 .var "next_state", 3 0;
v000001d2cad746c0_0 .net "out_buf_rd_addr", 15 0, L_000001d2cad19920;  alias, 1 drivers
v000001d2cad74760_0 .net "out_buf_rd_data", 31 0, L_000001d2cad78f80;  alias, 1 drivers
v000001d2cad74800_0 .net "out_buf_rd_en", 0 0, L_000001d2cad19680;  alias, 1 drivers
v000001d2cad76750_0 .net "out_buf_rd_valid", 0 0, L_000001d2cad7abd0;  alias, 1 drivers
v000001d2cad77470_0 .net "read_data_valid", 0 0, L_000001d2cad198b0;  1 drivers
v000001d2cad77970_0 .net "rst_n", 0 0, v000001d2cad792a0_0;  1 drivers
v000001d2cad767f0_0 .net "src_addr", 31 0, v000001d2cad79840_0;  1 drivers
v000001d2cad784b0_0 .net "start", 0 0, v000001d2cad79020_0;  1 drivers
v000001d2cad77790_0 .var "state", 3 0;
v000001d2cad76bb0_0 .net "transfer_len", 15 0, v000001d2cad78da0_0;  1 drivers
v000001d2cad77b50_0 .net "wgt_buf_wr_addr", 15 0, L_000001d2cad19fb0;  alias, 1 drivers
v000001d2cad78370_0 .net "wgt_buf_wr_data", 31 0, L_000001d2cad194c0;  alias, 1 drivers
v000001d2cad77ab0_0 .net "wgt_buf_wr_en", 0 0, L_000001d2cad19c30;  alias, 1 drivers
E_000001d2cacee4f0/0 .event negedge, v000001d2cad77970_0;
E_000001d2cacee4f0/1 .event posedge, v000001d2cad750c0_0;
E_000001d2cacee4f0 .event/or E_000001d2cacee4f0/0, E_000001d2cacee4f0/1;
E_000001d2cacee770/0 .event anyedge, v000001d2cad77790_0, v000001d2cad784b0_0, v000001d2cad75de0_0, v000001d2cad74940_0;
E_000001d2cacee770/1 .event anyedge, v000001d2cad757a0_0, v000001d2cad75980_0, v000001d2cad749e0_0, v000001d2cad73fe0_0;
E_000001d2cacee770/2 .event anyedge, v000001d2cad753e0_0, v000001d2cad74260_0, v000001d2cad75ac0_0, v000001d2cad76750_0;
E_000001d2cacee770/3 .event anyedge, v000001d2cad752a0_0, v000001d2cad75020_0, v000001d2cad75ca0_0, v000001d2cad75c00_0;
E_000001d2cacee770/4 .event anyedge, v000001d2cad74a80_0, v000001d2cad75a20_0, v000001d2cad758e0_0, v000001d2cad74c60_0;
E_000001d2cacee770 .event/or E_000001d2cacee770/0, E_000001d2cacee770/1, E_000001d2cacee770/2, E_000001d2cacee770/3, E_000001d2cacee770/4;
E_000001d2cacef030 .event anyedge, v000001d2cad75de0_0;
L_000001d2cad78760 .cmp/eq 4, v000001d2cad77790_0, L_000001d2cad7a5e8;
L_000001d2cad78620 .cmp/eq 4, v000001d2cad77790_0, L_000001d2cad7a6c0;
L_000001d2cad79160 .cmp/eq 4, v000001d2cad77790_0, L_000001d2cad7a708;
L_000001d2cad78940 .cmp/eq 4, v000001d2cad77790_0, L_000001d2cad7a7e0;
L_000001d2cad7a4c0 .cmp/eq 4, v000001d2cad77790_0, L_000001d2cad7a870;
L_000001d2cad79700 .cmp/eq 8, v000001d2cad75480_0, v000001d2cad74260_0;
L_000001d2cad790c0 .cmp/eq 4, v000001d2cad77790_0, L_000001d2cad7a8b8;
L_000001d2cad797a0 .cmp/eq 4, v000001d2cad77790_0, L_000001d2cad7a900;
L_000001d2cad78c60 .cmp/eq 2, v000001d2cad74da0_0, L_000001d2cad7a948;
L_000001d2cad79a20 .cmp/eq 2, v000001d2cad74da0_0, L_000001d2cad7a990;
L_000001d2cad78ee0 .cmp/eq 4, v000001d2cad77790_0, L_000001d2cad7a9d8;
L_000001d2cad78bc0 .cmp/eq 4, v000001d2cad77790_0, L_000001d2cad7aa20;
L_000001d2cad7a380 .cmp/ne 4, v000001d2cad77790_0, L_000001d2cad7aa68;
L_000001d2cad79f20 .cmp/eq 4, v000001d2cad77790_0, L_000001d2cad7aab0;
L_000001d2cad79ac0 .cmp/eq 4, v000001d2cad77790_0, L_000001d2cad7aaf8;
    .scope S_000001d2cad73930;
T_8 ;
Ewait_0 .event/or E_000001d2cacef030, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001d2cad75de0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.0, 5;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v000001d2cad74080_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d2cad75de0_0;
    %store/vec4 v000001d2cad74080_0, 0, 16;
T_8.1 ;
    %load/vec4 v000001d2cad74080_0;
    %pad/u 32;
    %subi 4294967293, 0, 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v000001d2cad75660_0, 0, 8;
    %load/vec4 v000001d2cad75660_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v000001d2cad75660_0;
    %subi 1, 0, 8;
    %store/vec4 v000001d2cad74260_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d2cad74260_0, 0, 8;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d2cad73930;
T_9 ;
Ewait_1 .event/or E_000001d2cacee770, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001d2cad77790_0;
    %store/vec4 v000001d2cad74580_0, 0, 4;
    %load/vec4 v000001d2cad77790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v000001d2cad784b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
T_9.13 ;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v000001d2cad75de0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v000001d2cad74940_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.17, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
    %jmp T_9.18;
T_9.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
T_9.18 ;
T_9.16 ;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v000001d2cad757a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.21, 9;
    %load/vec4 v000001d2cad75980_0;
    %and;
T_9.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
T_9.19 ;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v000001d2cad749e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.24, 9;
    %load/vec4 v000001d2cad73fe0_0;
    %and;
T_9.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %load/vec4 v000001d2cad753e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.25, 8;
    %load/vec4 v000001d2cad75de0_0;
    %pad/u 32;
    %load/vec4 v000001d2cad74260_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 4, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_9.27, 5;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
    %jmp T_9.28;
T_9.27 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
T_9.28 ;
T_9.25 ;
T_9.22 ;
    %load/vec4 v000001d2cad75ac0_0;
    %cmpi/ne 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.31, 4;
    %load/vec4 v000001d2cad749e0_0;
    %and;
T_9.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
T_9.29 ;
    %jmp T_9.12;
T_9.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v000001d2cad76750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
T_9.32 ;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v000001d2cad752a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.36, 9;
    %load/vec4 v000001d2cad75020_0;
    %and;
T_9.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.34, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
T_9.34 ;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v000001d2cad75ca0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.40, 10;
    %load/vec4 v000001d2cad75c00_0;
    %and;
T_9.40;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.39, 9;
    %load/vec4 v000001d2cad74a80_0;
    %and;
T_9.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.37, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
T_9.37 ;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v000001d2cad75a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.43, 9;
    %load/vec4 v000001d2cad758e0_0;
    %and;
T_9.43;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.41, 8;
    %load/vec4 v000001d2cad74c60_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.44, 4;
    %load/vec4 v000001d2cad75de0_0;
    %pad/u 32;
    %load/vec4 v000001d2cad74260_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 4, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_9.46, 5;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
    %jmp T_9.47;
T_9.46 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
T_9.47 ;
    %jmp T_9.45;
T_9.44 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
T_9.45 ;
T_9.41 ;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d2cad74580_0, 0, 4;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d2cad73930;
T_10 ;
    %wait E_000001d2cacee4f0;
    %load/vec4 v000001d2cad77970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d2cad77790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2cad74bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2cad755c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d2cad75de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2cad74e40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d2cad75520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d2cad75d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d2cad75480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad74940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d2cad74da0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d2cad74580_0;
    %assign/vec4 v000001d2cad77790_0, 0;
    %load/vec4 v000001d2cad77790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v000001d2cad784b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %load/vec4 v000001d2cad767f0_0;
    %assign/vec4 v000001d2cad74bc0_0, 0;
    %load/vec4 v000001d2cad74620_0;
    %assign/vec4 v000001d2cad755c0_0, 0;
    %load/vec4 v000001d2cad76bb0_0;
    %assign/vec4 v000001d2cad75de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2cad74e40_0, 0;
    %load/vec4 v000001d2cad74620_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001d2cad75520_0, 0;
    %load/vec4 v000001d2cad74620_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001d2cad75d40_0, 0;
    %load/vec4 v000001d2cad74ee0_0;
    %assign/vec4 v000001d2cad74940_0, 0;
    %load/vec4 v000001d2cad74d00_0;
    %assign/vec4 v000001d2cad74da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d2cad75480_0, 0;
T_10.9 ;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v000001d2cad757a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.13, 9;
    %load/vec4 v000001d2cad75980_0;
    %and;
T_10.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d2cad75480_0, 0;
T_10.11 ;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v000001d2cad749e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.16, 9;
    %load/vec4 v000001d2cad73fe0_0;
    %and;
T_10.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v000001d2cad75480_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d2cad75480_0, 0;
    %load/vec4 v000001d2cad75d40_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %pad/u 16;
    %assign/vec4 v000001d2cad75d40_0, 0;
    %load/vec4 v000001d2cad74e40_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001d2cad74e40_0, 0;
    %load/vec4 v000001d2cad753e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %load/vec4 v000001d2cad74bc0_0;
    %load/vec4 v000001d2cad74260_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 4, 0, 32;
    %add;
    %assign/vec4 v000001d2cad74bc0_0, 0;
    %load/vec4 v000001d2cad75d40_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %pad/u 16;
    %assign/vec4 v000001d2cad75520_0, 0;
    %load/vec4 v000001d2cad74260_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 4, 0, 32;
    %load/vec4 v000001d2cad75de0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.19, 5;
    %load/vec4 v000001d2cad75de0_0;
    %pad/u 32;
    %load/vec4 v000001d2cad74260_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 4, 0, 32;
    %sub;
    %pad/u 16;
    %assign/vec4 v000001d2cad75de0_0, 0;
    %jmp T_10.20;
T_10.19 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d2cad75de0_0, 0;
T_10.20 ;
T_10.17 ;
T_10.14 ;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v000001d2cad76750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.21, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d2cad75480_0, 0;
T_10.21 ;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v000001d2cad75ca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.25, 9;
    %load/vec4 v000001d2cad75c00_0;
    %and;
T_10.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.23, 8;
    %load/vec4 v000001d2cad75480_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d2cad75480_0, 0;
    %load/vec4 v000001d2cad75d40_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %pad/u 16;
    %assign/vec4 v000001d2cad75d40_0, 0;
    %load/vec4 v000001d2cad74e40_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001d2cad74e40_0, 0;
    %load/vec4 v000001d2cad74a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %load/vec4 v000001d2cad755c0_0;
    %load/vec4 v000001d2cad74260_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 4, 0, 32;
    %add;
    %assign/vec4 v000001d2cad755c0_0, 0;
    %load/vec4 v000001d2cad75d40_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %pad/u 16;
    %assign/vec4 v000001d2cad75520_0, 0;
    %load/vec4 v000001d2cad74260_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 4, 0, 32;
    %load/vec4 v000001d2cad75de0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.28, 5;
    %load/vec4 v000001d2cad75de0_0;
    %pad/u 32;
    %load/vec4 v000001d2cad74260_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 4, 0, 32;
    %sub;
    %pad/u 16;
    %assign/vec4 v000001d2cad75de0_0, 0;
    %jmp T_10.29;
T_10.28 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d2cad75de0_0, 0;
T_10.29 ;
T_10.26 ;
T_10.23 ;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d2cac6ded0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2cad79980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2cad798e0_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_000001d2cac6ded0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2cad769d0_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v000001d2cad769d0_0;
    %inv;
    %store/vec4 v000001d2cad769d0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_000001d2cac6ded0;
T_13 ;
    %wait E_000001d2cacee4f0;
    %load/vec4 v000001d2cad792a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d2cad77510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad77a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad78050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2cad771f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d2cad77e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad77330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad76d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad795c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad770b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d2cad76ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d2cad76930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d2cad76a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2cad766b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad77a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad76d90_0, 0;
    %load/vec4 v000001d2cad77510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %jmp T_13.6;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad78050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad77330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad770b0_0, 0;
    %load/vec4 v000001d2cad76cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %load/vec4 v000001d2cad776f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 4 158 "$display", "[AXI] Read request: addr=0x%08x len=%0d", v000001d2cad77010_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d2cad77a10_0, 0;
    %load/vec4 v000001d2cad77010_0;
    %assign/vec4 v000001d2cad766b0_0, 0;
    %load/vec4 v000001d2cad776f0_0;
    %assign/vec4 v000001d2cad76a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d2cad76930_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d2cad77510_0, 0;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v000001d2cad76e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v000001d2cad77c90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 4 165 "$display", "[AXI] Write request: addr=0x%08x len=%0d", v000001d2cad78410_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d2cad76d90_0, 0;
    %load/vec4 v000001d2cad78410_0;
    %assign/vec4 v000001d2cad766b0_0, 0;
    %load/vec4 v000001d2cad77c90_0;
    %assign/vec4 v000001d2cad76a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d2cad76930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d2cad795c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d2cad77510_0, 0;
T_13.9 ;
T_13.8 ;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v000001d2cad773d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.13, 8;
    %load/vec4 v000001d2cad78050_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.13;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v000001d2cad766b0_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001d2cad782d0, 4;
    %assign/vec4 v000001d2cad771f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d2cad78050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d2cad77e70_0, 0;
    %load/vec4 v000001d2cad766b0_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001d2cad782d0, 4;
    %vpi_call/w 4 180 "$display", "[AXI] Read data[%0d]: addr=0x%08x data=0x%08x", v000001d2cad76930_0, v000001d2cad766b0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v000001d2cad76a70_0;
    %load/vec4 v000001d2cad76930_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d2cad77330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d2cad77510_0, 0;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad77330_0, 0;
    %load/vec4 v000001d2cad76930_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d2cad76930_0, 0;
    %load/vec4 v000001d2cad766b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001d2cad766b0_0, 0;
T_13.15 ;
T_13.11 ;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v000001d2cad79fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.18, 9;
    %load/vec4 v000001d2cad795c0_0;
    %and;
T_13.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %load/vec4 v000001d2cad77fb0_0;
    %load/vec4 v000001d2cad766b0_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d2cad782d0, 0, 4;
    %vpi_call/w 4 195 "$display", "[AXI] Write data[%0d]: addr=0x%08x data=0x%08x", v000001d2cad76930_0, v000001d2cad766b0_0, v000001d2cad77fb0_0 {0 0 0};
    %load/vec4 v000001d2cad780f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad795c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d2cad770b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d2cad76ed0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d2cad77510_0, 0;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v000001d2cad76930_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d2cad76930_0, 0;
    %load/vec4 v000001d2cad766b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001d2cad766b0_0, 0;
T_13.20 ;
T_13.16 ;
    %jmp T_13.6;
T_13.5 ;
    %load/vec4 v000001d2cad78190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.21, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2cad770b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d2cad77510_0, 0;
T_13.21 ;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001d2cac6ded0;
T_14 ;
    %wait E_000001d2caced2b0;
    %load/vec4 v000001d2cad79e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001d2cad78e40_0;
    %load/vec4 v000001d2cad788a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d2cad79520, 0, 4;
    %vpi_call/w 4 222 "$display", "[BUF] Weight write: addr=0x%04x data=0x%08x", v000001d2cad788a0_0, v000001d2cad78e40_0 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001d2cac6ded0;
T_15 ;
    %vpi_call/w 4 234 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 4 235 "$display", "  DMA Engine Simple Testbench" {0 0 0};
    %vpi_call/w 4 236 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2cad792a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2cad79020_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2cad79840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2cad76c50_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001d2cad78da0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2cad775b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d2cad7a240_0, 0, 2;
    %fork t_1, S_000001d2cad737a0;
    %jmp t_0;
    .scope S_000001d2cad737a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2cad128c0_0, 0, 32;
T_15.0 ;
    %load/vec4 v000001d2cad128c0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 3735879680, 0, 32;
    %load/vec4 v000001d2cad128c0_0;
    %add;
    %ix/getv/s 4, v000001d2cad128c0_0;
    %store/vec4a v000001d2cad782d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d2cad128c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001d2cad128c0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .scope S_000001d2cac6ded0;
t_0 %join;
    %pushi/vec4 5, 0, 32;
T_15.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.3, 5;
    %jmp/1 T_15.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d2caced2b0;
    %jmp T_15.2;
T_15.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2cad792a0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_15.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.5, 5;
    %jmp/1 T_15.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d2caced2b0;
    %jmp T_15.4;
T_15.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 255 "$display", "\012[TEST 1] Single Word Read (4 bytes)" {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v000001d2cad79840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2cad76c50_0, 0, 32;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001d2cad78da0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2cad775b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d2cad7a240_0, 0, 2;
    %wait E_000001d2caced2b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2cad79020_0, 0, 1;
    %wait E_000001d2caced2b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2cad79020_0, 0, 1;
T_15.6 ;
    %load/vec4 v000001d2cad77150_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.7, 6;
    %wait E_000001d2caceecb0;
    %jmp T_15.6;
T_15.7 ;
    %vpi_call/w 4 268 "$display", "  DMA started, waiting for completion..." {0 0 0};
T_15.8 ;
    %load/vec4 v000001d2cad78230_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.9, 6;
    %wait E_000001d2caced2f0;
    %jmp T_15.8;
T_15.9 ;
    %wait E_000001d2caced2b0;
    %load/vec4 v000001d2cad78230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.12, 9;
    %load/vec4 v000001d2cad76890_0;
    %nor/r;
    %and;
T_15.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %vpi_call/w 4 274 "$display", "[PASS] Single word read completed, bytes=%0d", v000001d2cad76f70_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d2cad79980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001d2cad79980_0, 0, 32;
    %jmp T_15.11;
T_15.10 ;
    %vpi_call/w 4 277 "$display", "[FAIL] Single word read - done=%b error=%b busy=%b", v000001d2cad78230_0, v000001d2cad76890_0, v000001d2cad77150_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d2cad798e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001d2cad798e0_0, 0, 32;
T_15.11 ;
    %pushi/vec4 5, 0, 32;
T_15.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.14, 5;
    %jmp/1 T_15.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d2caced2b0;
    %jmp T_15.13;
T_15.14 ;
    %pop/vec4 1;
    %vpi_call/w 4 284 "$display", "\012[TEST 2] Burst Read (64 bytes)" {0 0 0};
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v000001d2cad79840_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000001d2cad76c50_0, 0, 32;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v000001d2cad78da0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2cad775b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d2cad7a240_0, 0, 2;
    %wait E_000001d2caced2b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2cad79020_0, 0, 1;
    %wait E_000001d2caced2b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2cad79020_0, 0, 1;
T_15.15 ;
    %load/vec4 v000001d2cad77150_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.16, 6;
    %wait E_000001d2caceecb0;
    %jmp T_15.15;
T_15.16 ;
    %vpi_call/w 4 296 "$display", "  DMA started, waiting for completion..." {0 0 0};
T_15.17 ;
    %load/vec4 v000001d2cad78230_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.18, 6;
    %wait E_000001d2caced2f0;
    %jmp T_15.17;
T_15.18 ;
    %wait E_000001d2caced2b0;
    %load/vec4 v000001d2cad78230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.21, 9;
    %load/vec4 v000001d2cad76890_0;
    %nor/r;
    %and;
T_15.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.19, 8;
    %vpi_call/w 4 301 "$display", "[PASS] Burst read completed, bytes=%0d", v000001d2cad76f70_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d2cad79980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001d2cad79980_0, 0, 32;
    %jmp T_15.20;
T_15.19 ;
    %vpi_call/w 4 304 "$display", "[FAIL] Burst read - done=%b error=%b busy=%b", v000001d2cad78230_0, v000001d2cad76890_0, v000001d2cad77150_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d2cad798e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001d2cad798e0_0, 0, 32;
T_15.20 ;
    %pushi/vec4 5, 0, 32;
T_15.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.23, 5;
    %jmp/1 T_15.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d2caced2b0;
    %jmp T_15.22;
T_15.23 ;
    %pop/vec4 1;
    %vpi_call/w 4 311 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 4 312 "$display", "  Results: %0d passed, %0d failed", v000001d2cad79980_0, v000001d2cad798e0_0 {0 0 0};
    %vpi_call/w 4 313 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 4 315 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001d2cac6ded0;
T_16 ;
    %delay 50000000, 0;
    %vpi_call/w 4 321 "$display", "\012[ERROR] Timeout!" {0 0 0};
    %vpi_call/w 4 322 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "rtl/ternary_pkg.sv";
    "tb/tpu/tb_tpu_dma_simple.sv";
    "rtl/tpu/tpu_dma_engine.sv";
