// Seed: 660919858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output tri id_2,
    input supply0 id_3
);
  bit  id_5;
  wire id_6;
  generate
    wire id_7;
    always id_5 <= -1'b0;
  endgenerate
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
