Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sat Oct  7 16:34:17 2023


Cell Usage:
GTP_DFF_C                    37 uses
GTP_DFF_CE                  144 uses
GTP_DFF_P                     3 uses
GTP_DFF_PE                    1 use
GTP_DFF_SE                    1 use
GTP_DLATCH                    5 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      5 uses
GTP_LUT2                     24 uses
GTP_LUT3                     48 uses
GTP_LUT4                     34 uses
GTP_LUT5                     74 uses
GTP_LUT5CARRY               104 uses
GTP_LUT5M                     6 uses
GTP_PLL_E3                    1 use

I/O ports: 7
GTP_INBUF                   3 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 295 of 42800 (0.69%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 295
Total Registers: 186 of 64200 (0.29%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 7 of 218 (3.21%)


Overview of Control Sets:

Number of unique control sets : 19

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 3        | 0                 3
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 6        | 0                 6
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 4        | 0                 4
--------------------------------------------------------------
  The maximum fanout: 32
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                40
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                145
  YES             YES               NO                 1
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              5
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file flash_rw_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| flash_rw_test        | 295     | 186     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 7      | 0           | 0           | 0            | 0        | 104           | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_flash_rw         | 28      | 17      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_led_alarm        | 36      | 26      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_spi          | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_spi_drive        | 231     | 143     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                     
************************************************************************************************************************************
                                                                                    Clock   Non-clock                               
 Clock                               Period       Waveform            Type          Loads       Loads  Sources                      
------------------------------------------------------------------------------------------------------------------------------------
 flash_rw_test|sys_clk               1000.0000    {0.0000 500.0000}   Declared         26           0  {sys_clk}                    
 pll_spi|u_pll_spi/u_pll_e3/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared        160           0  {u_pll_spi/u_pll_e3/CLKOUT0} 
====================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               flash_rw_test|sys_clk                     
 Inferred_clock_group_1        asynchronous               pll_spi|u_pll_spi/u_pll_e3/CLKOUT0        
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 flash_rw_test|sys_clk       1.0000 MHz    220.4586 MHz      1000.0000         4.5360        995.464
 pll_spi|u_pll_spi/u_pll_e3/CLKOUT0
                             1.0000 MHz    111.2842 MHz      1000.0000         8.9860        991.014
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 flash_rw_test|sys_clk  flash_rw_test|sys_clk      995.464       0.000              0             27
 pll_spi|u_pll_spi/u_pll_e3/CLKOUT0
                        pll_spi|u_pll_spi/u_pll_e3/CLKOUT0
                                                   991.014       0.000              0            304
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 flash_rw_test|sys_clk  flash_rw_test|sys_clk        1.053       0.000              0             27
 pll_spi|u_pll_spi/u_pll_e3/CLKOUT0
                        pll_spi|u_pll_spi/u_pll_e3/CLKOUT0
                                                     0.740       0.000              0            304
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 flash_rw_test|sys_clk                             499.380       0.000              0             26
 pll_spi|u_pll_spi/u_pll_e3/CLKOUT0                499.380       0.000              0            160
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_led_alarm/led_cnt[6]/CLK (GTP_DFF_C)
Endpoint    : u_led_alarm/led_t/CE (GTP_DFF_CE)
Path Group  : flash_rw_test|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_cnt[6]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_led_alarm/led_cnt[6]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.297         u_led_alarm/led_cnt [6]
                                                                                   u_led_alarm/N27_2/I1 (GTP_LUT2)
                                   td                    0.185       5.482 r       u_led_alarm/N27_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       5.946         u_led_alarm/_N3591
                                                                                   u_led_alarm/N27_22/I4 (GTP_LUT5)
                                   td                    0.191       6.137 f       u_led_alarm/N27_22/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.601         u_led_alarm/_N3611
                                                                                   u_led_alarm/N27_26/I4 (GTP_LUT5)
                                   td                    0.214       6.815 f       u_led_alarm/N27_26/Z (GTP_LUT5)
                                   net (fanout=26)       0.908       7.723         u_led_alarm/N27  
                                                                                   u_led_alarm/N35/I1 (GTP_LUT2)
                                   td                    0.172       7.895 f       u_led_alarm/N35/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       8.359         u_led_alarm/N35  
                                                                           f       u_led_alarm/led_t/CE (GTP_DFF_CE)

 Data arrival time                                                   8.359         Logic Levels: 4  
                                                                                   Logic: 1.091ns(27.662%), Route: 2.853ns(72.338%)
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204    1004.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_t/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   8.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.464                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_alarm/led_cnt[6]/CLK (GTP_DFF_C)
Endpoint    : u_led_alarm/led_cnt[24]/D (GTP_DFF_C)
Path Group  : flash_rw_test|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_cnt[6]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_led_alarm/led_cnt[6]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.297         u_led_alarm/led_cnt [6]
                                                                                   u_led_alarm/N27_2/I1 (GTP_LUT2)
                                   td                    0.185       5.482 r       u_led_alarm/N27_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       5.946         u_led_alarm/_N3591
                                                                                   u_led_alarm/N27_22/I4 (GTP_LUT5)
                                   td                    0.191       6.137 f       u_led_alarm/N27_22/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.601         u_led_alarm/_N3611
                                                                                   u_led_alarm/N27_26/I4 (GTP_LUT5)
                                   td                    0.214       6.815 f       u_led_alarm/N27_26/Z (GTP_LUT5)
                                   net (fanout=26)       0.908       7.723         u_led_alarm/N27  
                                                                                   u_led_alarm/N7_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.956 f       u_led_alarm/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.956         u_led_alarm/_N1070
                                                                                   u_led_alarm/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.986 r       u_led_alarm/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.986         u_led_alarm/_N1071
                                                                                   u_led_alarm/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.016 r       u_led_alarm/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.016         u_led_alarm/_N1072
                                                                                   u_led_alarm/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.046 r       u_led_alarm/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.046         u_led_alarm/_N1073
                                                                                   u_led_alarm/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.076 r       u_led_alarm/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.076         u_led_alarm/_N1074
                                                                                   u_led_alarm/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.106 r       u_led_alarm/N7_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.106         u_led_alarm/_N1075
                                                                                   u_led_alarm/N7_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.136 r       u_led_alarm/N7_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.136         u_led_alarm/_N1076
                                                                                   u_led_alarm/N7_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.166 r       u_led_alarm/N7_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.166         u_led_alarm/_N1077
                                                                                   u_led_alarm/N7_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.196 r       u_led_alarm/N7_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.196         u_led_alarm/_N1078
                                                                                   u_led_alarm/N7_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.226 r       u_led_alarm/N7_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.226         u_led_alarm/_N1079
                                                                                   u_led_alarm/N7_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.256 r       u_led_alarm/N7_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.256         u_led_alarm/_N1080
                                                                                   u_led_alarm/N7_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.286 r       u_led_alarm/N7_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.286         u_led_alarm/_N1081
                                                                                   u_led_alarm/N7_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.316 r       u_led_alarm/N7_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.316         u_led_alarm/_N1082
                                                                                   u_led_alarm/N7_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.346 r       u_led_alarm/N7_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.346         u_led_alarm/_N1083
                                                                                   u_led_alarm/N7_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.376 r       u_led_alarm/N7_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.376         u_led_alarm/_N1084
                                                                                   u_led_alarm/N7_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.406 r       u_led_alarm/N7_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.406         u_led_alarm/_N1085
                                                                                   u_led_alarm/N7_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.436 r       u_led_alarm/N7_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.436         u_led_alarm/_N1086
                                                                                   u_led_alarm/N7_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.466 r       u_led_alarm/N7_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.466         u_led_alarm/_N1087
                                                                                   u_led_alarm/N7_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.496 r       u_led_alarm/N7_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.496         u_led_alarm/_N1088
                                                                                   u_led_alarm/N7_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.526 r       u_led_alarm/N7_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.526         u_led_alarm/_N1089
                                                                                   u_led_alarm/N7_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.556 r       u_led_alarm/N7_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.556         u_led_alarm/_N1090
                                                                                   u_led_alarm/N7_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.586 r       u_led_alarm/N7_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.586         u_led_alarm/_N1091
                                                                                   u_led_alarm/N7_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.616 r       u_led_alarm/N7_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.616         u_led_alarm/_N1092
                                                                                   u_led_alarm/N7_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.852 r       u_led_alarm/N7_1_24/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.852         u_led_alarm/N29 [24]
                                                                           r       u_led_alarm/led_cnt[24]/D (GTP_DFF_C)

 Data arrival time                                                   8.852         Logic Levels: 9  
                                                                                   Logic: 2.048ns(46.157%), Route: 2.389ns(53.843%)
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204    1004.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_cnt[24]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   8.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.547                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_alarm/led_cnt[6]/CLK (GTP_DFF_C)
Endpoint    : u_led_alarm/led_cnt[23]/D (GTP_DFF_C)
Path Group  : flash_rw_test|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_cnt[6]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_led_alarm/led_cnt[6]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.297         u_led_alarm/led_cnt [6]
                                                                                   u_led_alarm/N27_2/I1 (GTP_LUT2)
                                   td                    0.185       5.482 r       u_led_alarm/N27_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       5.946         u_led_alarm/_N3591
                                                                                   u_led_alarm/N27_22/I4 (GTP_LUT5)
                                   td                    0.191       6.137 f       u_led_alarm/N27_22/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.601         u_led_alarm/_N3611
                                                                                   u_led_alarm/N27_26/I4 (GTP_LUT5)
                                   td                    0.214       6.815 f       u_led_alarm/N27_26/Z (GTP_LUT5)
                                   net (fanout=26)       0.908       7.723         u_led_alarm/N27  
                                                                                   u_led_alarm/N7_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.956 f       u_led_alarm/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.956         u_led_alarm/_N1070
                                                                                   u_led_alarm/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.986 r       u_led_alarm/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.986         u_led_alarm/_N1071
                                                                                   u_led_alarm/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.016 r       u_led_alarm/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.016         u_led_alarm/_N1072
                                                                                   u_led_alarm/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.046 r       u_led_alarm/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.046         u_led_alarm/_N1073
                                                                                   u_led_alarm/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.076 r       u_led_alarm/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.076         u_led_alarm/_N1074
                                                                                   u_led_alarm/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.106 r       u_led_alarm/N7_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.106         u_led_alarm/_N1075
                                                                                   u_led_alarm/N7_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.136 r       u_led_alarm/N7_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.136         u_led_alarm/_N1076
                                                                                   u_led_alarm/N7_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.166 r       u_led_alarm/N7_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.166         u_led_alarm/_N1077
                                                                                   u_led_alarm/N7_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.196 r       u_led_alarm/N7_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.196         u_led_alarm/_N1078
                                                                                   u_led_alarm/N7_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.226 r       u_led_alarm/N7_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.226         u_led_alarm/_N1079
                                                                                   u_led_alarm/N7_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.256 r       u_led_alarm/N7_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.256         u_led_alarm/_N1080
                                                                                   u_led_alarm/N7_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.286 r       u_led_alarm/N7_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.286         u_led_alarm/_N1081
                                                                                   u_led_alarm/N7_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.316 r       u_led_alarm/N7_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.316         u_led_alarm/_N1082
                                                                                   u_led_alarm/N7_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.346 r       u_led_alarm/N7_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.346         u_led_alarm/_N1083
                                                                                   u_led_alarm/N7_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.376 r       u_led_alarm/N7_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.376         u_led_alarm/_N1084
                                                                                   u_led_alarm/N7_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.406 r       u_led_alarm/N7_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.406         u_led_alarm/_N1085
                                                                                   u_led_alarm/N7_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.436 r       u_led_alarm/N7_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.436         u_led_alarm/_N1086
                                                                                   u_led_alarm/N7_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.466 r       u_led_alarm/N7_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.466         u_led_alarm/_N1087
                                                                                   u_led_alarm/N7_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.496 r       u_led_alarm/N7_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.496         u_led_alarm/_N1088
                                                                                   u_led_alarm/N7_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.526 r       u_led_alarm/N7_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.526         u_led_alarm/_N1089
                                                                                   u_led_alarm/N7_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.556 r       u_led_alarm/N7_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.556         u_led_alarm/_N1090
                                                                                   u_led_alarm/N7_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.586 r       u_led_alarm/N7_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.586         u_led_alarm/_N1091
                                                                                   u_led_alarm/N7_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.822 r       u_led_alarm/N7_1_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.822         u_led_alarm/N29 [23]
                                                                           r       u_led_alarm/led_cnt[23]/D (GTP_DFF_C)

 Data arrival time                                                   8.822         Logic Levels: 9  
                                                                                   Logic: 2.018ns(45.791%), Route: 2.389ns(54.209%)
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204    1004.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_cnt[23]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   8.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_alarm/led_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_led_alarm/led_cnt[0]/D (GTP_DFF_C)
Path Group  : flash_rw_test|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_led_alarm/led_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.343         u_led_alarm/led_cnt [0]
                                                                                   u_led_alarm/N29[0]/I1 (GTP_LUT2)
                                   td                    0.172       5.515 f       u_led_alarm/N29[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.515         u_led_alarm/N29 [0]
                                                                           f       u_led_alarm/led_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.515         Logic Levels: 1  
                                                                                   Logic: 0.495ns(45.000%), Route: 0.605ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_alarm/led_t/CLK (GTP_DFF_CE)
Endpoint    : u_led_alarm/led_t/D (GTP_DFF_CE)
Path Group  : flash_rw_test|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_t/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_led_alarm/led_t/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.291         nt_led           
                                                                                   u_led_alarm/N36_1/I0 (GTP_LUT2)
                                   td                    0.250       5.541 r       u_led_alarm/N36_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.541         u_led_alarm/N36  
                                                                           r       u_led_alarm/led_t/D (GTP_DFF_CE)

 Data arrival time                                                   5.541         Logic Levels: 1  
                                                                                   Logic: 0.573ns(50.888%), Route: 0.553ns(49.112%)
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_t/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.039       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.087                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_alarm/led_cnt[1]/CLK (GTP_DFF_C)
Endpoint    : u_led_alarm/led_cnt[1]/D (GTP_DFF_C)
Path Group  : flash_rw_test|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_led_alarm/led_cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_led_alarm/led_cnt [1]
                                                                                   u_led_alarm/N7_1_1/I1 (GTP_LUT5CARRY)
                                   td                    0.420       5.711 r       u_led_alarm/N7_1_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.711         u_led_alarm/N29 [1]
                                                                           r       u_led_alarm/led_cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.711         Logic Levels: 1  
                                                                                   Logic: 0.743ns(57.330%), Route: 0.553ns(42.670%)
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.039       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[31]/CLK (GTP_DFF_CE)
Endpoint    : u_spi_drive/spi_clk/CE (GTP_DFF_CE)
Path Group  : pll_spi|u_pll_spi/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.978
  Launch Clock Delay      :  0.978
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978       0.978         clk_100m         
                                                                           r       u_spi_drive/bit_cnt[31]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.307 r       u_spi_drive/bit_cnt[31]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       1.977         u_spi_drive/bit_cnt [31]
                                                                                   u_spi_drive/N98_mux2_18/I4 (GTP_LUT5)
                                   td                    0.305       2.282 f       u_spi_drive/N98_mux2_18/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       2.746         u_spi_drive/_N3488
                                                                                   u_spi_drive/N98_mux2_21/I3 (GTP_LUT4)
                                   td                    0.280       3.026 f       u_spi_drive/N98_mux2_21/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       3.579         u_spi_drive/_N3198
                                                                                   u_spi_drive/N1487_2_or[0]_10/I0 (GTP_LUT2)
                                   td                    0.185       3.764 r       u_spi_drive/N1487_2_or[0]_10/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       4.405         u_spi_drive/_N3205
                                                                                   u_spi_drive/N149_mux4_1/I1 (GTP_LUT2)
                                   td                    0.185       4.590 r       u_spi_drive/N149_mux4_1/Z (GTP_LUT2)
                                   net (fanout=8)        0.730       5.320         u_spi_drive/_N3206
                                                                                   u_spi_drive/N214_mux28/I3 (GTP_LUT4)
                                   td                    0.185       5.505 r       u_spi_drive/N214_mux28/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.198         u_spi_drive/N214 
                                                                                   u_spi_drive/N400/I0 (GTP_LUT2)
                                   td                    0.185       6.383 r       u_spi_drive/N400/Z (GTP_LUT2)
                                   net (fanout=12)       0.782       7.165         u_spi_drive/N400 
                                                                                   u_spi_drive/N1050_3/I1 (GTP_LUT4)
                                   td                    0.185       7.350 r       u_spi_drive/N1050_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.955         u_spi_drive/N1050
                                                                                   u_spi_drive/N1251_3/I1 (GTP_LUT4)
                                   td                    0.217       8.172 r       u_spi_drive/N1251_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.636         u_spi_drive/_N3047
                                                                                   u_spi_drive/N1257/I3 (GTP_LUT5)
                                   td                    0.172       8.808 f       u_spi_drive/N1257/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.272         u_spi_drive/N1257
                                                                           f       u_spi_drive/spi_clk/CE (GTP_DFF_CE)

 Data arrival time                                                   9.272         Logic Levels: 9  
                                                                                   Logic: 2.228ns(26.863%), Route: 6.066ns(73.137%)
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978    1000.978         clk_100m         
                                                                           r       u_spi_drive/spi_clk/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.978                          
 clock uncertainty                                      -0.150    1000.828                          

 Setup time                                             -0.542    1000.286                          

 Data required time                                               1000.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.286                          
 Data arrival time                                                   9.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[31]/CLK (GTP_DFF_CE)
Endpoint    : u_spi_drive/spi_mosi/CE (GTP_DFF_CE)
Path Group  : pll_spi|u_pll_spi/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.978
  Launch Clock Delay      :  0.978
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978       0.978         clk_100m         
                                                                           r       u_spi_drive/bit_cnt[31]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.307 r       u_spi_drive/bit_cnt[31]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       1.977         u_spi_drive/bit_cnt [31]
                                                                                   u_spi_drive/N98_mux2_18/I4 (GTP_LUT5)
                                   td                    0.305       2.282 f       u_spi_drive/N98_mux2_18/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       2.746         u_spi_drive/_N3488
                                                                                   u_spi_drive/N98_mux2_21/I3 (GTP_LUT4)
                                   td                    0.280       3.026 f       u_spi_drive/N98_mux2_21/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       3.579         u_spi_drive/_N3198
                                                                                   u_spi_drive/N1487_2_or[0]_10/I0 (GTP_LUT2)
                                   td                    0.185       3.764 r       u_spi_drive/N1487_2_or[0]_10/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       4.405         u_spi_drive/_N3205
                                                                                   u_spi_drive/N149_mux4_1/I1 (GTP_LUT2)
                                   td                    0.185       4.590 r       u_spi_drive/N149_mux4_1/Z (GTP_LUT2)
                                   net (fanout=8)        0.730       5.320         u_spi_drive/_N3206
                                                                                   u_spi_drive/N214_mux28/I3 (GTP_LUT4)
                                   td                    0.185       5.505 r       u_spi_drive/N214_mux28/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.198         u_spi_drive/N214 
                                                                                   u_spi_drive/N400/I0 (GTP_LUT2)
                                   td                    0.185       6.383 r       u_spi_drive/N400/Z (GTP_LUT2)
                                   net (fanout=12)       0.782       7.165         u_spi_drive/N400 
                                                                                   u_spi_drive/N1251_2/I0 (GTP_LUT5)
                                   td                    0.185       7.350 r       u_spi_drive/N1251_2/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.903         u_spi_drive/_N3046
                                                                                   u_spi_drive/N1488/I1 (GTP_LUT5M)
                                   td                    0.365       8.268 f       u_spi_drive/N1488/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       8.732         u_spi_drive/N1488
                                                                           f       u_spi_drive/spi_mosi/CE (GTP_DFF_CE)

 Data arrival time                                                   8.732         Logic Levels: 8  
                                                                                   Logic: 2.204ns(28.424%), Route: 5.550ns(71.576%)
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978    1000.978         clk_100m         
                                                                           r       u_spi_drive/spi_mosi/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.978                          
 clock uncertainty                                      -0.150    1000.828                          

 Setup time                                             -0.542    1000.286                          

 Data required time                                               1000.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.286                          
 Data arrival time                                                   8.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/bit_cnt[31]/CLK (GTP_DFF_CE)
Endpoint    : u_spi_drive/spi_cs/CE (GTP_DFF_PE)
Path Group  : pll_spi|u_pll_spi/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.978
  Launch Clock Delay      :  0.978
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978       0.978         clk_100m         
                                                                           r       u_spi_drive/bit_cnt[31]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.307 r       u_spi_drive/bit_cnt[31]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       1.977         u_spi_drive/bit_cnt [31]
                                                                                   u_spi_drive/N98_mux2_18/I4 (GTP_LUT5)
                                   td                    0.305       2.282 f       u_spi_drive/N98_mux2_18/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       2.746         u_spi_drive/_N3488
                                                                                   u_spi_drive/N98_mux2_21/I3 (GTP_LUT4)
                                   td                    0.280       3.026 f       u_spi_drive/N98_mux2_21/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       3.579         u_spi_drive/_N3198
                                                                                   u_spi_drive/N1487_2_or[0]_10/I0 (GTP_LUT2)
                                   td                    0.185       3.764 r       u_spi_drive/N1487_2_or[0]_10/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       4.405         u_spi_drive/_N3205
                                                                                   u_spi_drive/N149_mux4_1/I1 (GTP_LUT2)
                                   td                    0.185       4.590 r       u_spi_drive/N149_mux4_1/Z (GTP_LUT2)
                                   net (fanout=8)        0.730       5.320         u_spi_drive/_N3206
                                                                                   u_spi_drive/N214_mux28/I3 (GTP_LUT4)
                                   td                    0.185       5.505 r       u_spi_drive/N214_mux28/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.198         u_spi_drive/N214 
                                                                                   u_spi_drive/N400/I0 (GTP_LUT2)
                                   td                    0.185       6.383 r       u_spi_drive/N400/Z (GTP_LUT2)
                                   net (fanout=12)       0.782       7.165         u_spi_drive/N400 
                                                                                   u_spi_drive/N1050_3/I1 (GTP_LUT4)
                                   td                    0.185       7.350 r       u_spi_drive/N1050_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.955         u_spi_drive/N1050
                                                                                   u_spi_drive/N1131/I1 (GTP_LUT5)
                                   td                    0.172       8.127 f       u_spi_drive/N1131/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.591         u_spi_drive/N1131
                                                                           f       u_spi_drive/spi_cs/CE (GTP_DFF_PE)

 Data arrival time                                                   8.591         Logic Levels: 8  
                                                                                   Logic: 2.011ns(26.415%), Route: 5.602ns(73.585%)
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978    1000.978         clk_100m         
                                                                           r       u_spi_drive/spi_cs/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000    1000.978                          
 clock uncertainty                                      -0.150    1000.828                          

 Setup time                                             -0.542    1000.286                          

 Data required time                                               1000.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.286                          
 Data arrival time                                                   8.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/rd_data_buffer[7]/CLK (GTP_DFF_CE)
Endpoint    : u_spi_drive/r_data[7]/D (GTP_DFF_CE)
Path Group  : pll_spi|u_pll_spi/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.978
  Launch Clock Delay      :  0.978
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978       0.978         clk_100m         
                                                                           r       u_spi_drive/rd_data_buffer[7]/CLK (GTP_DFF_CE)

                                   tco                   0.323       1.301 f       u_spi_drive/rd_data_buffer[7]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       1.765         u_spi_drive/rd_data_buffer [7]
                                                                           f       u_spi_drive/r_data[7]/D (GTP_DFF_CE)

 Data arrival time                                                   1.765         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978       0.978         clk_100m         
                                                                           r       u_spi_drive/r_data[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       0.978                          
 clock uncertainty                                       0.000       0.978                          

 Hold time                                               0.047       1.025                          

 Data required time                                                  1.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.025                          
 Data arrival time                                                   1.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/idel_flag0/CLK (GTP_DFF_P)
Endpoint    : u_spi_drive/idel_flag1/D (GTP_DFF_P)
Path Group  : pll_spi|u_pll_spi/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.978
  Launch Clock Delay      :  0.978
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978       0.978         clk_100m         
                                                                           r       u_spi_drive/idel_flag0/CLK (GTP_DFF_P)

                                   tco                   0.323       1.301 f       u_spi_drive/idel_flag0/Q (GTP_DFF_P)
                                   net (fanout=2)        0.553       1.854         u_spi_drive/idel_flag0
                                                                           f       u_spi_drive/idel_flag1/D (GTP_DFF_P)

 Data arrival time                                                   1.854         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978       0.978         clk_100m         
                                                                           r       u_spi_drive/idel_flag1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.978                          
 clock uncertainty                                       0.000       0.978                          

 Hold time                                               0.047       1.025                          

 Data required time                                                  1.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.025                          
 Data arrival time                                                   1.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/rd_data_buffer[0]/CLK (GTP_DFF_CE)
Endpoint    : u_spi_drive/r_data[0]/D (GTP_DFF_CE)
Path Group  : pll_spi|u_pll_spi/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.978
  Launch Clock Delay      :  0.978
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978       0.978         clk_100m         
                                                                           r       u_spi_drive/rd_data_buffer[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       1.301 f       u_spi_drive/rd_data_buffer[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       1.854         u_spi_drive/rd_data_buffer [0]
                                                                           f       u_spi_drive/r_data[0]/D (GTP_DFF_CE)

 Data arrival time                                                   1.854         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978       0.978         clk_100m         
                                                                           r       u_spi_drive/r_data[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       0.978                          
 clock uncertainty                                       0.000       0.978                          

 Hold time                                               0.047       1.025                          

 Data required time                                                  1.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.025                          
 Data arrival time                                                   1.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_alarm/led_t/CLK (GTP_DFF_CE)
Endpoint    : led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock flash_rw_test|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=27)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_alarm/led_t/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_led_alarm/led_t/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.180       5.918         nt_led           
                                                                                   led_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.721 f       led_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.721         led              
 led                                                                       f       led (port)       

 Data arrival time                                                   8.721         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : u_spi_drive/spi_cs/CLK (GTP_DFF_PE)
Endpoint    : spi_cs (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_spi|u_pll_spi/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_spi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=160)      0.978       0.978         clk_100m         
                                                                           r       u_spi_drive/spi_cs/CLK (GTP_DFF_PE)

                                   tco                   0.323       1.301 f       u_spi_drive/spi_cs/Q (GTP_DFF_PE)
                                   net (fanout=68)       1.746       3.047         nt_spi_cs        
                                                                                   spi_cs_obuf/I (GTP_OUTBUF)
                                   td                    2.803       5.850 f       spi_cs_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.850         spi_cs           
 spi_cs                                                                    f       spi_cs (port)    

 Data arrival time                                                   5.850         Logic Levels: 1  
                                                                                   Logic: 3.126ns(64.163%), Route: 1.746ns(35.837%)
====================================================================================================

====================================================================================================

Startpoint  : spi_miso (port)
Endpoint    : u_spi_drive/spi_clk/CE (GTP_DFF_CE)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 spi_miso                                                0.000       0.000 f       spi_miso (port)  
                                   net (fanout=1)        0.000       0.000         spi_miso         
                                                                                   spi_miso_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       spi_miso_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        1.232       2.544         nt_spi_miso      
                                                                                   u_spi_drive/N1186_6/I1 (GTP_LUT4)
                                   td                    0.303       2.847 f       u_spi_drive/N1186_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       3.311         u_spi_drive/_N3619
                                                                                   u_spi_drive/N1196/I3 (GTP_LUT4)
                                   td                    0.430       3.741 f       u_spi_drive/N1196/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       4.346         u_spi_drive/N1196
                                                                                   u_spi_drive/N1251_3/I2 (GTP_LUT4)
                                   td                    0.217       4.563 r       u_spi_drive/N1251_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.027         u_spi_drive/_N3047
                                                                                   u_spi_drive/N1257/I3 (GTP_LUT5)
                                   td                    0.185       5.212 r       u_spi_drive/N1257/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.676         u_spi_drive/N1257
                                                                           r       u_spi_drive/spi_clk/CE (GTP_DFF_CE)

 Data arrival time                                                   5.676         Logic Levels: 5  
                                                                                   Logic: 2.447ns(43.111%), Route: 3.229ns(56.889%)
====================================================================================================

====================================================================================================

Startpoint  : spi_miso (port)
Endpoint    : u_spi_drive/rd_data_buffer[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 spi_miso                                                0.000       0.000 r       spi_miso (port)  
                                   net (fanout=1)        0.000       0.000         spi_miso         
                                                                                   spi_miso_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       spi_miso_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        1.232       2.443         nt_spi_miso      
                                                                           r       u_spi_drive/rd_data_buffer[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.443         Logic Levels: 1  
                                                                                   Logic: 1.211ns(49.570%), Route: 1.232ns(50.430%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_flash_rw/cmd_cnt[0]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_flash_rw/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_flash_rw/N0/Z (GTP_INV)
                                   net (fanout=159)      1.615       2.826         u_flash_rw/N0    
                                                                           f       u_flash_rw/cmd_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   2.826         Logic Levels: 2  
                                                                                   Logic: 1.211ns(42.852%), Route: 1.615ns(57.148%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_flash_rw/cmd_cnt[1]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_flash_rw/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_flash_rw/N0/Z (GTP_INV)
                                   net (fanout=159)      1.615       2.826         u_flash_rw/N0    
                                                                           f       u_flash_rw/cmd_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   2.826         Logic Levels: 2  
                                                                                   Logic: 1.211ns(42.852%), Route: 1.615ns(57.148%)
====================================================================================================

{flash_rw_test|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_led_alarm/led_cnt[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_led_alarm/led_cnt[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          u_led_alarm/led_cnt[1]/CLK
====================================================================================================

{pll_spi|u_pll_spi/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_flash_rw/cmd_cnt[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_flash_rw/cmd_cnt[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          u_flash_rw/cmd_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------+
| Type       | File Name                                                                     
+---------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dmpds/38_SPI_Falsh_RW/prj/compile/flash_rw_test_comp.adf               
|            | D:/ywd/dmpds/38_SPI_Falsh_RW/prj/spi_flash_rw_test.fdc                        
| Output     | D:/ywd/dmpds/38_SPI_Falsh_RW/prj/synthesize/flash_rw_test_syn.adf             
|            | D:/ywd/dmpds/38_SPI_Falsh_RW/prj/synthesize/flash_rw_test_syn.vm              
|            | D:/ywd/dmpds/38_SPI_Falsh_RW/prj/synthesize/flash_rw_test_controlsets.txt     
|            | D:/ywd/dmpds/38_SPI_Falsh_RW/prj/synthesize/snr.db                            
|            | D:/ywd/dmpds/38_SPI_Falsh_RW/prj/synthesize/flash_rw_test.snr                 
+---------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 283 MB
Total CPU time to synthesize completion : 0h:0m:5s
Process Total CPU time to synthesize completion : 0h:0m:5s
Total real time to synthesize completion : 0h:0m:7s
