

================================================================
== Vivado HLS Report for 'convolve_2d'
================================================================
* Date:           Wed Dec 18 16:55:02 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2Dbuffer
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  269|  269|  269|  269|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                |   18|   18|         9|          -|          -|     2|    no    |
        | + convolve_2d_label0   |    7|    7|         1|          -|          -|     7|    no    |
        |- L_convolve_2d_label1  |  248|  248|         9|          5|          1|    49|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     27|       0|    639|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    257|
|Register         |        -|      -|     924|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     27|     924|    896|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     12|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |line_buf_U  |convolve_2d_line_bkb  |        2|  0|   0|    14|   32|     1|          448|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        2|  0|   0|    14|   32|     1|          448|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_17_0_1_i_fu_500_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_17_0_2_i_fu_506_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_17_0_i_fu_495_p2               |     *    |      3|  0|  20|          32|          32|
    |tmp_17_1_1_i_fu_528_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_17_1_2_i_fu_534_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_17_1_i_fu_511_p2               |     *    |      3|  0|  20|          32|          32|
    |tmp_17_2_1_i_fu_553_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_17_2_2_i_fu_558_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_17_2_i_fu_548_p2               |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_325_p2                      |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next_fu_390_p2      |     +    |      0|  0|  15|           6|           1|
    |j_1_fu_355_p2                      |     +    |      0|  0|  12|           3|           1|
    |out_stream_V_din                   |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_582_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_516_p2                     |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_539_p2                     |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_576_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_563_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_571_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_567_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp_1_fu_468_p2                    |     +    |      0|  0|  13|           4|           3|
    |tmp_2_fu_365_p2                    |     +    |      0|  0|  15|           5|           5|
    |x_fu_543_p2                        |     +    |      0|  0|  12|           3|           1|
    |y_fu_411_p2                        |     +    |      0|  0|  12|           3|           1|
    |tmp_9_fu_343_p2                    |     -    |      0|  0|  15|           5|           5|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage3_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_485_p2                  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_319_p2                |   icmp   |      0|  0|   9|           2|           3|
    |exitcond9_fu_349_p2                |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_flatten_fu_384_p2         |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_fu_417_p2                 |   icmp   |      0|  0|   9|           3|           2|
    |tmp_1_mid1_fu_431_p2               |   icmp   |      0|  0|   9|           3|           1|
    |tmp_7_fu_479_p2                    |   icmp   |      0|  0|   9|           3|           1|
    |tmp_s_fu_437_p2                    |   icmp   |      0|  0|   9|           3|           1|
    |tmp_1_mid2_fu_443_p3               |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_423_p3            |  select  |      0|  0|   3|           1|           1|
    |y_assign_mid2_fu_451_p3            |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     27|  0| 639|         607|         589|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_273_p4  |   9|          2|    6|         12|
    |ap_phi_mux_x_assign_phi_fu_295_p4        |   9|          2|    3|          6|
    |ap_phi_mux_y_assign_phi_fu_284_p4        |   9|          2|    3|          6|
    |i_reg_247                                |   9|          2|    2|          4|
    |in_stream_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_269                   |   9|          2|    6|         12|
    |j_reg_258                                |   9|          2|    3|          6|
    |kernel_address0                          |  33|          6|    4|         24|
    |kernel_address1                          |  27|          5|    4|         20|
    |line_buf_address0                        |  21|          4|    4|         16|
    |line_buf_address1                        |  15|          3|    4|         12|
    |line_buf_d0                              |  15|          3|   32|         96|
    |out_stream_V_blk_n                       |   9|          2|    1|          2|
    |x_assign_reg_291                         |   9|          2|    3|          6|
    |y_assign_reg_280                         |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 257|         53|   81|        242|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |exitcond_flatten_reg_710       |   1|   0|    1|          0|
    |i_1_reg_641                    |   2|   0|    2|          0|
    |i_reg_247                      |   2|   0|    2|          0|
    |indvar_flatten_next_reg_714    |   6|   0|    6|          0|
    |indvar_flatten_reg_269         |   6|   0|    6|          0|
    |j_reg_258                      |   3|   0|    3|          0|
    |line_buf_addr_1_reg_729        |   3|   0|    4|          1|
    |line_buf_addr_2_reg_735        |   4|   0|    4|          0|
    |or_cond_reg_741                |   1|   0|    1|          0|
    |or_cond_reg_741_pp0_iter1_reg  |   1|   0|    1|          0|
    |reg_311                        |  32|   0|   32|          0|
    |reg_315                        |  32|   0|   32|          0|
    |tmp2_reg_783                   |  32|   0|   32|          0|
    |tmp3_reg_803                   |  32|   0|   32|          0|
    |tmp4_reg_828                   |  32|   0|   32|          0|
    |tmp_17_0_1_i_reg_768           |  32|   0|   32|          0|
    |tmp_17_0_2_i_reg_773           |  32|   0|   32|          0|
    |tmp_17_0_i_reg_763             |  32|   0|   32|          0|
    |tmp_17_1_1_i_reg_793           |  32|   0|   32|          0|
    |tmp_17_1_2_i_reg_798           |  32|   0|   32|          0|
    |tmp_17_1_i_reg_778             |  32|   0|   32|          0|
    |tmp_17_2_1_i_reg_818           |  32|   0|   32|          0|
    |tmp_17_2_2_i_reg_823           |  32|   0|   32|          0|
    |tmp_17_2_i_reg_813             |  32|   0|   32|          0|
    |tmp_9_reg_646                  |   5|   0|    5|          0|
    |tmp_reg_745                    |  32|   0|   32|          0|
    |window_0_0_fu_100              |  32|   0|   32|          0|
    |window_0_0_load_reg_695        |  32|   0|   32|          0|
    |window_0_1_fu_104              |  32|   0|   32|          0|
    |window_0_2_reg_751             |  32|   0|   32|          0|
    |window_1_0_fu_112              |  32|   0|   32|          0|
    |window_1_0_load_reg_705        |  32|   0|   32|          0|
    |window_1_1_fu_116              |  32|   0|   32|          0|
    |window_1_2_reg_757             |  32|   0|   32|          0|
    |window_2_0_fu_108              |  32|   0|   32|          0|
    |window_2_0_load_reg_700        |  32|   0|   32|          0|
    |window_2_1_fu_96               |  32|   0|   32|          0|
    |window_2_1_load_1_reg_788      |  32|   0|   32|          0|
    |x_assign_mid2_reg_719          |   3|   0|    3|          0|
    |x_assign_reg_291               |   3|   0|    3|          0|
    |x_reg_808                      |   3|   0|    3|          0|
    |y_assign_mid2_reg_724          |   3|   0|    3|          0|
    |y_assign_reg_280               |   3|   0|    3|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 924|   0|  925|          1|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_done              | out |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  convolve_2d | return value |
|out_stream_V_din     | out |   32|   ap_fifo  | out_stream_V |    pointer   |
|out_stream_V_full_n  |  in |    1|   ap_fifo  | out_stream_V |    pointer   |
|out_stream_V_write   | out |    1|   ap_fifo  | out_stream_V |    pointer   |
|in_stream_V_dout     |  in |   32|   ap_fifo  |  in_stream_V |    pointer   |
|in_stream_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_V |    pointer   |
|in_stream_V_read     | out |    1|   ap_fifo  |  in_stream_V |    pointer   |
|kernel_address0      | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0           | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0            |  in |   32|  ap_memory |    kernel    |     array    |
|kernel_address1      | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce1           | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q1            |  in |   32|  ap_memory |    kernel    |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

