
---------- Begin Simulation Statistics ----------
final_tick                                 6965101250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    372                       # Simulator instruction rate (inst/s)
host_mem_usage                                7563180                       # Number of bytes of host memory used
host_op_rate                                      381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17380.58                       # Real time elapsed on the host
host_tick_rate                                 210281                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6462717                       # Number of instructions simulated
sim_ops                                       6630324                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003655                       # Number of seconds simulated
sim_ticks                                  3654811250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.912522                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  139733                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               150392                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                201                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2270                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            144421                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1676                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2073                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              397                       # Number of indirect misses.
system.cpu.branchPred.lookups                  159312                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4480                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          474                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      927770                       # Number of instructions committed
system.cpu.committedOps                        946828                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.469960                       # CPI: cycles per instruction
system.cpu.discardedOps                          6430                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             478567                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             51117                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           273700                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1135378                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288188                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      179                       # number of quiesce instructions executed
system.cpu.numCycles                          3219325                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       179                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  612127     64.65%     64.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                    639      0.07%     64.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                  51690      5.46%     70.18% # Class of committed instruction
system.cpu.op_class_0::MemWrite                282372     29.82%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   946828                       # Class of committed instruction
system.cpu.quiesceCycles                      2628373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2083947                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        250641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99600                       # Transaction distribution
system.membus.trans_dist::ReadResp             101016                       # Transaction distribution
system.membus.trans_dist::WriteReq              27112                       # Transaction distribution
system.membus.trans_dist::WriteResp             27112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          198                       # Transaction distribution
system.membus.trans_dist::WriteClean               72                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1135                       # Transaction distribution
system.membus.trans_dist::ReadExReq                81                       # Transaction distribution
system.membus.trans_dist::ReadExResp               82                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           161                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           29                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 505632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        80320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        80320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8051168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            376056                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000324                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018009                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  375934     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     122      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              376056                       # Request fanout histogram
system.membus.reqLayer6.occupancy           580838411                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5735250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3426078                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1093750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4456850                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          570745230                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             15.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6359750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    286902915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    143451457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    430354372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    143451457                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    286902915                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    430354372                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    430354372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    430354372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    860708744                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       264408                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       264408                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       368640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       155648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       188416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       754096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5898240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2490368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3014656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11999072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1178150375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1026294659                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    602328000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       153600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148291                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148291    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148291                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    290394000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      8716288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10813440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4849664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2179072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2244608                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1228800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       151552                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1380352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2384880478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    286902915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    143451457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    143451457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2958686307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1344857412                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1326925980                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2671783392                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3729737890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1613828895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    143451457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    143451457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5630469699                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4390912                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2490368                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1097728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1128448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       606208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        77824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       684032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    268971482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1201405955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1470377437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    663462990                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    681394422                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1344857412                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    268971482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1864868945                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    681394422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2815234850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        80320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        81152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        80320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        80320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1268                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     21976511                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       227645                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22204156                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     21976511                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     21976511                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     21976511                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       227645                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22204156                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3866624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6371712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1590144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        60416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          270                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1057954498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    537942965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    143451457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4027568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1743376488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4728014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    286902915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    143451457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            435082386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4728014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1344857412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    537942965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    286902915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4027568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2178458874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     76678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     30691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000447331500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          261                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          261                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26283                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99557                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24846                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    152                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1561                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3195862945                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5805244195                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32149.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58399.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        36                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92671                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23043                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99557                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     73                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.068982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.189924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.348575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          232      2.71%      2.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          295      3.45%      6.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          118      1.38%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          121      1.41%      8.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          155      1.81%     10.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          124      1.45%     12.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           99      1.16%     13.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          173      2.02%     15.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7236     84.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     380.881226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1257.646238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           234     89.66%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.38%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.77%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      3.07%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            6      2.30%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.38%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.38%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.15%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.38%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            4      1.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           261                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      95.218391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.575419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    193.892105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            168     64.37%     64.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      8.43%     72.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            26      9.96%     82.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           13      4.98%     87.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.38%     88.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      2.68%     90.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           10      3.83%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      1.15%     95.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.38%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.38%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      3.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           261                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6361920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1590528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6371648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1590144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1740.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       435.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1743.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    435.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3654656250                       # Total gap between requests
system.mem_ctrls.avgGap                      29377.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3858816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1964224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1055818135.615074515343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 537435141.144429802895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 143451457.308499872684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3992545.442668208852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5113259.952890864573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 286622735.989444077015                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 143451457.308499872684                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        60416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          270                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3519454880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1797297020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    477778270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10714025                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22757066500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  32418669250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  25117174125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58253.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58505.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58322.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46786.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  84285431.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1978678.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3066061.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1774726980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    197820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1684862270                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 358                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9177690.642458                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3085796.309999                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          179    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       581750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     13434625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5322294625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1642806625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       462083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           462083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       462083                       # number of overall hits
system.cpu.icache.overall_hits::total          462083                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1255                       # number of overall misses
system.cpu.icache.overall_misses::total          1255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54518125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54518125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54518125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54518125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       463338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       463338                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       463338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       463338                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002709                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002709                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002709                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002709                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43440.737052                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43440.737052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43440.737052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43440.737052                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52565000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52565000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52565000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52565000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002709                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002709                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002709                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002709                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41884.462151                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41884.462151                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41884.462151                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41884.462151                       # average overall mshr miss latency
system.cpu.icache.replacements                   1090                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       462083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          462083                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54518125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54518125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       463338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       463338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43440.737052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43440.737052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52565000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52565000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41884.462151                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41884.462151                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           309.416470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              267675                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1090                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            245.573394                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   309.416470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.604329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.604329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            927931                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           927931                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        83399                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            83399                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        83399                       # number of overall hits
system.cpu.dcache.overall_hits::total           83399                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          337                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          337                       # number of overall misses
system.cpu.dcache.overall_misses::total           337                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27018125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27018125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27018125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27018125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        83736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        83736                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        83736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        83736                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004025                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004025                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80172.477745                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80172.477745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80172.477745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80172.477745                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          198                       # number of writebacks
system.cpu.dcache.writebacks::total               198                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           95                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18796250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18796250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18796250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18796250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5917625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5917625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002890                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002890                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002890                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002890                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77670.454545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77670.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77670.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77670.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.416311                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.416311                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    243                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        51904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           51904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14259375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14259375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        52090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        52090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76663.306452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76663.306452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12053375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12053375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5917625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5917625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74865.683230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74865.683230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21755.974265                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21755.974265                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        31495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          31495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12758750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12758750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        31646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        31646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84495.033113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84495.033113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6742875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6742875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83245.370370                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83245.370370                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1282824875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1282824875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10353.377413                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10353.377413                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        53090                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        53090                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        70814                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        70814                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1264448411                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1264448411                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17855.910004                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17855.910004                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.532526                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4980                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.809524                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.532526                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983462                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983462                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1326419                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1326419                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6965101250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6965187500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    372                       # Simulator instruction rate (inst/s)
host_mem_usage                                7563180                       # Number of bytes of host memory used
host_op_rate                                      381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17380.69                       # Real time elapsed on the host
host_tick_rate                                 210285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6462726                       # Number of instructions simulated
sim_ops                                       6630339                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003655                       # Number of seconds simulated
sim_ticks                                  3654897500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.908862                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  139734                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               150399                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                202                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2272                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            144421                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1676                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2073                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              397                       # Number of indirect misses.
system.cpu.branchPred.lookups                  159321                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4482                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          474                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      927779                       # Number of instructions committed
system.cpu.committedOps                        946843                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.470075                       # CPI: cycles per instruction
system.cpu.discardedOps                          6437                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             478589                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             51117                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           273700                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1135470                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288178                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      179                       # number of quiesce instructions executed
system.cpu.numCycles                          3219463                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       179                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  612135     64.65%     64.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                    639      0.07%     64.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                  51696      5.46%     70.18% # Class of committed instruction
system.cpu.op_class_0::MemWrite                282372     29.82%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   946843                       # Class of committed instruction
system.cpu.quiesceCycles                      2628373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2083993                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        250643                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99600                       # Transaction distribution
system.membus.trans_dist::ReadResp             101017                       # Transaction distribution
system.membus.trans_dist::WriteReq              27112                       # Transaction distribution
system.membus.trans_dist::WriteResp             27112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          199                       # Transaction distribution
system.membus.trans_dist::WriteClean               72                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1135                       # Transaction distribution
system.membus.trans_dist::ReadExReq                81                       # Transaction distribution
system.membus.trans_dist::ReadExResp               82                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           162                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           29                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 505635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        80320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        80320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        32128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        41120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8051296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            376057                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000324                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018009                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  375935     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     122      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              376057                       # Request fanout histogram
system.membus.reqLayer6.occupancy           580845286                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5735250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3426078                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1093750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4462600                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          570745230                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             15.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6359750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    286896144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    143448072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    430344216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    143448072                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    286896144                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    430344216                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    430344216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    430344216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    860688432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       264408                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       264408                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       368640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       155648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       188416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       754096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5898240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2490368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3014656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11999072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1178150375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1026294659                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    602328000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       153600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148291                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148291    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148291                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    290394000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      8716288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10813440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4849664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2179072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2244608                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1228800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       151552                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1380352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2384824198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    286896144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    143448072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    143448072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2958616487                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1344825676                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1326894667                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2671720342                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3729649874                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1613790811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    143448072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    143448072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5630336829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4390912                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2490368                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1097728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1128448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       606208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        77824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       684032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    268965135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1201377604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1470342739                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    663447333                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    681378342                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1344825676                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    268965135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1864824937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    681378342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2815168414                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        80320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        81152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        80320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        80320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1268                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     21975992                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       227640                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22203632                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     21975992                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     21975992                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     21975992                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       227640                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22203632                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3866624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6371776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1590208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        60416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1057929532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    537930270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    143448072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4044983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1743352857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4745414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    286896144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    143448072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            435089630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4745414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1344825676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    537930270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    286896144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4044983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2178442487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     76678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     30691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000447331500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          261                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          261                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182415                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26283                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24847                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24847                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    152                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1561                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3195862945                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5805270445                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32149.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58399.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        36                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92672                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23043                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24847                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     73                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.068982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.189924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.348575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          232      2.71%      2.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          295      3.45%      6.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          118      1.38%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          121      1.41%      8.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          155      1.81%     10.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          124      1.45%     12.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           99      1.16%     13.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          173      2.02%     15.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7236     84.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     380.881226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1257.646238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           234     89.66%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.38%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.77%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      3.07%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            6      2.30%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.38%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.38%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.15%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.38%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            4      1.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           261                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      95.218391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.575419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    193.892105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            168     64.37%     64.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      8.43%     72.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            26      9.96%     82.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           13      4.98%     87.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.38%     88.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      2.68%     90.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           10      3.83%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      1.15%     95.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.38%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.38%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      3.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           261                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6361984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1590528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6371712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1590208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1740.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       435.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1743.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    435.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3654925625                       # Total gap between requests
system.mem_ctrls.avgGap                      29379.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3858816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1964224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1055793219.919300079346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 537422458.495758056641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 143448072.073156625032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4009961.975677840412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5113139.287763884291                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 286615972.130545377731                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 143448072.073156625032                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        60416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          271                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3519454880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1797297020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    477778270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10740275                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22757066500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  32418669250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  25117174125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58253.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58505.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58322.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46696.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  83974415.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1978678.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3066061.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1774726980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    197820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1684948520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 358                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9177690.642458                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3085796.309999                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          179    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       581750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     13434625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5322380875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1642806625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       462094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           462094                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       462094                       # number of overall hits
system.cpu.icache.overall_hits::total          462094                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1255                       # number of overall misses
system.cpu.icache.overall_misses::total          1255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54518125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54518125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54518125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54518125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       463349                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       463349                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       463349                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       463349                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002709                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002709                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002709                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002709                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43440.737052                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43440.737052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43440.737052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43440.737052                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52565000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52565000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52565000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52565000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002709                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002709                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002709                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002709                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41884.462151                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41884.462151                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41884.462151                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41884.462151                       # average overall mshr miss latency
system.cpu.icache.replacements                   1090                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       462094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          462094                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54518125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54518125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       463349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       463349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43440.737052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43440.737052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52565000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52565000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41884.462151                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41884.462151                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           309.416601                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1909257                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1405                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1358.901779                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   309.416601                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.604329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.604329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            927953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           927953                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        83404                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            83404                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        83404                       # number of overall hits
system.cpu.dcache.overall_hits::total           83404                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            338                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          338                       # number of overall misses
system.cpu.dcache.overall_misses::total           338                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27078750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27078750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27078750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27078750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        83742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        83742                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        83742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        83742                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004036                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004036                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004036                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004036                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80114.644970                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80114.644970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80114.644970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80114.644970                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          199                       # number of writebacks
system.cpu.dcache.writebacks::total               199                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           95                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18855125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18855125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18855125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18855125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5917625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5917625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002902                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002902                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002902                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002902                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77593.106996                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77593.106996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77593.106996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77593.106996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.416311                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.416311                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    244                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        51909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           51909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14320000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14320000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        52096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        52096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76577.540107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76577.540107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12112250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12112250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5917625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5917625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74766.975309                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74766.975309                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21755.974265                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21755.974265                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        31495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          31495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12758750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12758750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        31646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        31646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84495.033113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84495.033113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6742875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6742875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83245.370370                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83245.370370                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1282824875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1282824875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10353.377413                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10353.377413                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        53090                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        53090                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        70814                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        70814                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1264448411                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1264448411                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17855.910004                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17855.910004                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.531027                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               88165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.620370                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.531027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          389                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1326444                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1326444                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6965187500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
