INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol branchstallD, assumed default net type wire [D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/hazard.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
