SCHM0106

HEADER
{
 FREEID 2099
 VARIABLES
 {
  #ARCHITECTURE="hw_simple_des_fsm"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"data_state\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<index=\"0\"><name=\"def\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"8D55E261BE2C4DE1AAE760A56C548BFF000000008D55E261BE2C4DE1AAE760A56C548BFF\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<index=\"0\"><name=\"idb\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<index=\"0\"><name=\"key\"><left=\"9\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<index=\"0\"><name=\"odb\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<index=\"0\"><name=\"r1_state\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE6="<range<index=\"0\"><name=\"round_key\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE7="<range<index=\"0\"><name=\"round_sel\"><left=\"1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="hw_simple_des_fsm"
  #LANGUAGE="VHDL"
  AUTHOR="Gizmo"
  COMPANY="HP Inc."
  CREATIONDATE="02.11.2023"
  PAGECOUNT="1"
  TITLE="No Title"
 }
 SYMBOL "#default" "init_perm" "init_perm"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698927909"
    #MODIFIED_USEC="382191"
    #NAME="init_perm"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0ce57944-1596-4aca-b2de-aaee4fcfdaca"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,112,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (139,28,235,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="INDB(7:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="OUDB(7:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "init_perm_inv" "init_perm_inv"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698930214"
    #MODIFIED_USEC="601975"
    #NAME="init_perm_inv"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="40835db7-da3a-41ab-9d50-93aec9a6b15e"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,112,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (139,28,235,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="INDB(7:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="OUDB(7:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "key_mux" "key_mux"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698930318"
    #MODIFIED_USEC="351582"
    #NAME="key_mux"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="69128512-0a57-486c-a982-522c8a7287fb"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,96,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,96,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,84,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IN1(9:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IN2(9:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MODE"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="SEL(9:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "output_mux" "output_mux"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698930059"
    #MODIFIED_USEC="186112"
    #NAME="output_mux"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3edfb28b-1ee5-4b01-a677-77aa772cf9b8"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,96,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,96,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,84,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IN1(7:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IN2(7:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MODE"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="SEL(7:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "perm_choice1" "perm_choice1"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698930310"
    #MODIFIED_USEC="451123"
    #NAME="perm_choice1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="bfa3783d-8914-4ce4-87e2-5cea2d509cee"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,260,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,123,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (151,28,255,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="KEYIN(9:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="KEYST(9:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "perm_choice2" "perm_choice2"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698930533"
    #MODIFIED_USEC="541117"
    #NAME="perm_choice2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ff7b12d6-0469-4088-9050-866687787d6a"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,111,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (122,28,215,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="KSIN(9:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RKEY(7:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "rk_ram" "rk_ram"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698930608"
    #MODIFIED_USEC="935769"
    #NAME="rk_ram"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="407fc576-1797-4e9d-a35d-8fe59077b650"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,240)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,99,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,102,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,59,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,65,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,66,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (112,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RKI(7:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RK_SEL"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="WE"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="CLK"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RST"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RKO(7:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "rk_reg" "rk_reg"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698934309"
    #MODIFIED_USEC="877620"
    #NAME="rk_reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="75422dd5-8a1a-4ac2-9d62-35aee1a8d921"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,99,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,59,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,65,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,66,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (112,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RKI(9:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="WE"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="CLK"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RST"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RKO(9:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "rotate_rk" "rotate_rk"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698930489"
    #MODIFIED_USEC="484206"
    #NAME="rotate_rk"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="52aacd04-1a04-4da0-818e-0a3c9c37e56b"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,99,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,54,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (112,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IDB(9:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RS"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ODB(9:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "round_func" "round_func"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698929476"
    #MODIFIED_USEC="103218"
    #NAME="round_func"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d22a1d4f-e7fe-4b64-ba75-c056fe996ad1"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,112,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,112,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (139,28,235,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="INDB(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="INRK(7:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="OUDB(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "sdes_fsm" "sdes_fsm"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698930880"
    #MODIFIED_USEC="924857"
    #NAME="sdes_fsm"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d7d88d5c-f608-41f0-a44e-8f4a3d61fac2"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,440)
    FREEID 32
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,440)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,65,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,66,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,84,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,91,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,78,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (103,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (115,68,195,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,108,195,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,148,195,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (108,188,195,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (115,228,195,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,268,195,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (121,308,195,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (139,348,195,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (140,388,195,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="CLK"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RST"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MODE"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="START"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="LDNK"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RSEL(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (220,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="STLOCK"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (220,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="FINR"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (220,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RKSTLD"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (220,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RKSTWR"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (220,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ROTSEL"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (220,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RKYSEL"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (220,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RKYWR"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (220,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="DRDY"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (220,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="KRDY"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "state_mux" "state_mux"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698927989"
    #MODIFIED_USEC="639273"
    #NAME="state_mux"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="1cd17581-aa21-4307-b361-ed94ce52f32e"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,96,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,96,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,96,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,123,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IN1(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IN2(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IN3(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MODE(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="SEL(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "state_reg" "state_reg"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698928182"
    #MODIFIED_USEC="2686"
    #NAME="state_reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9ec5edfb-b440-42e7-9375-dc4c06c95db6"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,99,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,59,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,65,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,66,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (112,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="DSI(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="WE"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="CLK"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RST"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="DSO(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "xor_4" "xor_4"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1698929583"
    #MODIFIED_USEC="979856"
    #NAME="xor_4"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9e9845b4-d72b-41fc-a87b-1d969e045d2b"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,110,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,110,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (139,28,235,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IDB1(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IDB2(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="OUDB(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2800,1500)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  1, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="init_perm"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="init_perm"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0ce57944-1596-4aca-b2de-aaee4fcfdaca"
   }
   COORD (280,300)
   VERTEXES ( (2,1875), (4,1858) )
  }
  TEXT  2, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (280,264,319,299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1
  }
  TEXT  3, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (280,380,403,415)
   MARGINS (1,1)
   PARENT 1
  }
  NET BUS  6, 0, 0
  INSTANCE  8, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="IDB(7:0)"
    #SYMBOL="BusInput"
   }
   COORD (240,340)
   VERTEXES ( (2,1876) )
  }
  TEXT  9, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (71,323,180,358)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8
  }
  NET BUS  14, 0, 0
  {
   VARIABLES
   {
    #NAME="r1_state(7:0)"
   }
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (562,310,699,339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1975
  }
  INSTANCE  16, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="state_mux"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="state_mux"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="1cd17581-aa21-4307-b361-ed94ce52f32e"
   }
   COORD (1100,140)
   VERTEXES ( (2,1863), (4,1837), (6,1832), (8,1828), (10,1888) )
  }
  TEXT  17, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1100,104,1139,139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 16
  }
  TEXT  18, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1100,340,1235,375)
   MARGINS (1,1)
   PARENT 16
  }
  INSTANCE  19, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="state_mux"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="state_mux"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="1cd17581-aa21-4307-b361-ed94ce52f32e"
   }
   COORD (1100,420)
   VERTEXES ( (2,1861), (4,1833), (6,1834), (8,1830), (10,1883) )
  }
  TEXT  20, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1100,384,1139,419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 19
  }
  TEXT  21, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1100,620,1235,655)
   MARGINS (1,1)
   PARENT 19
  }
  TEXT  27, 0, 0
  {
   TEXT "$#NAME"
   RECT (832,151,969,180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1980
  }
  NET BUS  35, 0, 0
  {
   VARIABLES
   {
    #NAME="r1_state(7:4)"
   }
  }
  TEXT  36, 0, 0
  {
   TEXT "$#NAME"
   RECT (832,431,969,460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1979
  }
  NET BUS  54, 0, 0
  {
   VARIABLES
   {
    #NAME="round_sel(1:0)"
   }
  }
  TEXT  55, 0, 0
  {
   TEXT "$#NAME"
   RECT (910,710,1068,739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1978
  }
  INSTANCE  56, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="state_reg"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="state_reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9ec5edfb-b440-42e7-9375-dc4c06c95db6"
   }
   COORD (1460,140)
   VERTEXES ( (2,1889), (4,1890), (6,1891), (8,1892), (10,1898) )
  }
  TEXT  57, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1460,104,1499,139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 56
  }
  TEXT  58, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1460,340,1583,375)
   MARGINS (1,1)
   PARENT 56
  }
  INSTANCE  59, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="state_reg"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="state_reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9ec5edfb-b440-42e7-9375-dc4c06c95db6"
   }
   COORD (1460,420)
   VERTEXES ( (2,1884), (4,1885), (6,1886), (8,1887), (10,1894) )
  }
  TEXT  60, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1460,384,1499,419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 59
  }
  TEXT  61, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1460,620,1583,655)
   MARGINS (1,1)
   PARENT 59
  }
  NET BUS  64, 0, 0
  NET BUS  68, 0, 0
  NET WIRE  133, 0, 0
  {
   VARIABLES
   {
    #NAME="wr_state"
   }
  }
  TEXT  134, 0, 0
  {
   TEXT "$#NAME"
   RECT (912,751,1004,780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1988
  }
  NET WIRE  135, 0, 0
  {
   VARIABLES
   {
    #NAME="CLK"
   }
  }
  TEXT  136, 0, 0
  {
   TEXT "$#NAME"
   RECT (914,791,962,820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1991
  }
  NET WIRE  137, 0, 0
  {
   VARIABLES
   {
    #NAME="RST"
   }
  }
  TEXT  138, 0, 0
  {
   TEXT "$#NAME"
   RECT (914,831,963,860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1994
  }
  INSTANCE  151, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="round_func"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="round_func"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d22a1d4f-e7fe-4b64-ba75-c056fe996ad1"
   }
   COORD (1800,420)
   VERTEXES ( (2,1895), (4,1897), (6,1901) )
  }
  TEXT  152, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1800,384,1839,419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 151
  }
  TEXT  153, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1800,540,1947,575)
   MARGINS (1,1)
   PARENT 151
  }
  NET BUS  166, 0, 0
  {
   VARIABLES
   {
    #NAME="round_key(7:0)"
   }
  }
  TEXT  167, 0, 0
  {
   TEXT "$#NAME"
   RECT (917,871,1081,900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2014
  }
  INSTANCE  168, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="xor_4"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="xor_4"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9e9845b4-d72b-41fc-a87b-1d969e045d2b"
   }
   COORD (2100,140)
   VERTEXES ( (2,1900), (4,1902), (6,1903) )
  }
  TEXT  169, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2100,104,2139,139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 168
  }
  TEXT  170, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2100,260,2173,295)
   MARGINS (1,1)
   PARENT 168
  }
  NET BUS  177, 0, 0
  NET BUS  185, 0, 0
  NET BUS  337, 0, 0
  {
   VARIABLES
   {
    #NAME="data_state(3:0)"
   }
  }
  TEXT  338, 0, 0
  {
   TEXT "$#NAME"
   RECT (2219,331,2382,360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2093
  }
  TEXT  340, 0, 0
  {
   TEXT "$#NAME"
   RECT (2219,651,2382,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2090
  }
  INSTANCE  341, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="output_mux"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U8"
    #SYMBOL="output_mux"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3edfb28b-1ee5-4b01-a677-77aa772cf9b8"
   }
   COORD (2000,760)
   VERTEXES ( (2,1942), (4,1940), (6,1944), (8,1946) )
  }
  TEXT  342, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2000,724,2039,759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 341
  }
  TEXT  343, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2000,920,2152,955)
   MARGINS (1,1)
   PARENT 341
  }
  NET BUS  348, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"00000000\""
    #NAME="def(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  349, 0, 0
  {
   TEXT "$#NAME"
   RECT (1861,770,1946,799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2095
  }
  TEXT  350, 0, 0
  {
   TEXT "@INITIALVALUE"
   RECT (1834,740,1958,769)
   ALIGN 1
   MARGINS (1,1)
   PARENT 2095
  }
  TEXT  356, 0, 0
  {
   TEXT "$#NAME"
   RECT (1826,810,1989,839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2094
  }
  NET WIRE  361, 0, 0
  {
   VARIABLES
   {
    #NAME="final_round"
   }
  }
  TEXT  362, 0, 0
  {
   TEXT "$#NAME"
   RECT (1844,850,1967,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2096
  }
  INSTANCE  363, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="init_perm_inv"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U9"
    #SYMBOL="init_perm_inv"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="40835db7-da3a-41ab-9d50-93aec9a6b15e"
   }
   COORD (2240,760)
   VERTEXES ( (2,1947), (4,1948) )
  }
  TEXT  364, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2240,724,2279,759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 363
  }
  TEXT  365, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2240,840,2415,875)
   MARGINS (1,1)
   PARENT 363
  }
  NET BUS  368, 0, 0
  INSTANCE  370, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="ODB(7:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2560,800)
   VERTEXES ( (2,1949) )
  }
  TEXT  371, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2611,783,2736,818)
   ALIGN 4
   MARGINS (1,1)
   PARENT 370
  }
  NET BUS  374, 0, 0
  INSTANCE  385, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="perm_choice1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U10"
    #SYMBOL="perm_choice1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="bfa3783d-8914-4ce4-87e2-5cea2d509cee"
   }
   COORD (280,1020)
   VERTEXES ( (2,1905), (4,1906) )
  }
  TEXT  386, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (280,984,335,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 385
  }
  TEXT  387, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (280,1100,466,1135)
   MARGINS (1,1)
   PARENT 385
  }
  INSTANCE  388, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="key_mux"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U11"
    #SYMBOL="key_mux"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="69128512-0a57-486c-a982-522c8a7287fb"
   }
   COORD (660,1020)
   VERTEXES ( (2,1907), (4,1924), (6,1909), (8,1910) )
  }
  TEXT  389, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (660,984,715,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 388
  }
  TEXT  390, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (660,1180,775,1215)
   MARGINS (1,1)
   PARENT 388
  }
  NET BUS  393, 0, 0
  NET BUS  397, 0, 0
  INSTANCE  399, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="KEY(9:0)"
    #SYMBOL="BusInput"
   }
   COORD (240,1060)
   VERTEXES ( (2,1904) )
  }
  TEXT  400, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (61,1043,180,1078)
   ALIGN 6
   MARGINS (1,1)
   PARENT 399
  }
  NET BUS  418, 0, 0
  TEXT  506, 0, 0
  {
   TEXT "$#NAME"
   RECT (718,1371,766,1400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2045
  }
  TEXT  507, 0, 0
  {
   TEXT "$#NAME"
   RECT (718,1411,767,1440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2049
  }
  NET WIRE  508, 0, 0
  {
   VARIABLES
   {
    #NAME="rkst_write"
   }
  }
  TEXT  509, 0, 0
  {
   TEXT "$#NAME"
   RECT (710,1331,814,1360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2041
  }
  INSTANCE  510, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="rotate_rk"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U13"
    #SYMBOL="rotate_rk"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="52aacd04-1a04-4da0-818e-0a3c9c37e56b"
   }
   COORD (1280,1020)
   VERTEXES ( (2,1921), (4,1923), (6,1926) )
  }
  TEXT  511, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1280,984,1335,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 510
  }
  TEXT  512, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1280,1140,1396,1175)
   MARGINS (1,1)
   PARENT 510
  }
  NET BUS  515, 0, 0
  NET WIRE  535, 0, 0
  {
   VARIABLES
   {
    #NAME="rotate_select"
   }
  }
  TEXT  536, 0, 0
  {
   TEXT "$#NAME"
   RECT (1089,1331,1228,1360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2055
  }
  INSTANCE  537, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="perm_choice2"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U14"
    #SYMBOL="perm_choice2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ff7b12d6-0469-4088-9050-866687787d6a"
   }
   COORD (1580,1020)
   VERTEXES ( (2,1927), (4,1928) )
  }
  TEXT  538, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1580,984,1635,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 537
  }
  TEXT  539, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1580,1100,1766,1135)
   MARGINS (1,1)
   PARENT 537
  }
  NET BUS  556, 0, 0
  NET WIRE  565, 0, 0
  {
   VARIABLES
   {
    #NAME="rkst_load"
   }
  }
  TEXT  566, 0, 0
  {
   TEXT "$#NAME"
   RECT (530,1331,630,1360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2035
  }
  INSTANCE  592, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="rk_ram"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U15"
    #SYMBOL="rk_ram"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="407fc576-1797-4e9d-a35d-8fe59077b650"
   }
   COORD (2000,1020)
   VERTEXES ( (2,1929), (4,1931), (6,1933), (8,1934), (10,1935), (12,1936) )
  }
  TEXT  593, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2000,984,2055,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 592
  }
  TEXT  594, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2000,1260,2093,1295)
   MARGINS (1,1)
   PARENT 592
  }
  NET BUS  597, 0, 0
  NET WIRE  769, 0, 0
  {
   VARIABLES
   {
    #NAME="rkey_select"
   }
  }
  TEXT  770, 0, 0
  {
   TEXT "$#NAME"
   RECT (1630,1291,1753,1320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2070
  }
  NET WIRE  771, 0, 0
  {
   VARIABLES
   {
    #NAME="rkey_write"
   }
  }
  TEXT  772, 0, 0
  {
   TEXT "$#NAME"
   RECT (1607,1331,1717,1360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2075
  }
  TEXT  777, 0, 0
  {
   TEXT "$#NAME"
   RECT (2235,1030,2399,1059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2089
  }
  INSTANCE  778, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="sdes_fsm"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U16"
    #SYMBOL="sdes_fsm"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d7d88d5c-f608-41f0-a44e-8f4a3d61fac2"
   }
   COORD (280,480)
   VERTEXES ( (2,1865), (4,1867), (6,1869), (8,1871), (10,1873), (12,1838), (14,1840), (16,1842), (18,1844), (20,1846), (22,1848), (24,1850), (26,1852), (28,1854), (30,1856) )
  }
  TEXT  779, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (280,444,335,479)
   ALIGN 8
   MARGINS (1,1)
   PARENT 778
  }
  TEXT  780, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (280,920,408,955)
   MARGINS (1,1)
   PARENT 778
  }
  NET WIRE  783, 0, 0
  NET WIRE  787, 0, 0
  INSTANCE  789, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
   }
   COORD (240,520)
   VERTEXES ( (2,1866) )
  }
  TEXT  790, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (131,503,189,538)
   ALIGN 6
   MARGINS (1,1)
   PARENT 789
  }
  INSTANCE  791, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RST"
    #SYMBOL="Input"
   }
   COORD (240,560)
   VERTEXES ( (2,1868) )
  }
  TEXT  792, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (128,543,189,578)
   ALIGN 6
   MARGINS (1,1)
   PARENT 791
  }
  NET WIRE  795, 0, 0
  NET WIRE  799, 0, 0
  NET WIRE  803, 0, 0
  INSTANCE  805, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MODE"
    #SYMBOL="Input"
   }
   COORD (240,600)
   VERTEXES ( (2,1870) )
  }
  TEXT  806, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (101,583,189,618)
   ALIGN 6
   MARGINS (1,1)
   PARENT 805
  }
  INSTANCE  807, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="START"
    #SYMBOL="Input"
   }
   COORD (240,640)
   VERTEXES ( (2,1872) )
  }
  TEXT  808, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (90,623,189,658)
   ALIGN 6
   MARGINS (1,1)
   PARENT 807
  }
  INSTANCE  809, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="LK"
    #SYMBOL="Input"
   }
   COORD (240,680)
   VERTEXES ( (2,1874) )
  }
  TEXT  810, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (152,663,189,698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 809
  }
  TEXT  815, 0, 0
  {
   TEXT "$#NAME"
   RECT (531,490,689,519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1965
  }
  TEXT  820, 0, 0
  {
   TEXT "$#NAME"
   RECT (564,530,656,559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1966
  }
  TEXT  825, 0, 0
  {
   TEXT "$#NAME"
   RECT (549,570,672,599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1967
  }
  TEXT  835, 0, 0
  {
   TEXT "$#NAME"
   RECT (560,610,660,639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1968
  }
  TEXT  840, 0, 0
  {
   TEXT "$#NAME"
   RECT (558,650,662,679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1969
  }
  TEXT  845, 0, 0
  {
   TEXT "$#NAME"
   RECT (541,690,680,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1970
  }
  TEXT  850, 0, 0
  {
   TEXT "$#NAME"
   RECT (549,730,672,759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1971
  }
  TEXT  855, 0, 0
  {
   TEXT "$#NAME"
   RECT (555,770,665,799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1972
  }
  NET WIRE  858, 0, 0
  NET WIRE  862, 0, 0
  INSTANCE  864, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="DRDY"
    #SYMBOL="Output"
   }
   COORD (580,840)
   VERTEXES ( (2,1855) )
  }
  TEXT  865, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (631,823,715,858)
   ALIGN 4
   MARGINS (1,1)
   PARENT 864
  }
  INSTANCE  868, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="KRDY"
    #SYMBOL="Output"
   }
   COORD (580,880)
   VERTEXES ( (2,1857) )
  }
  TEXT  869, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (631,863,713,898)
   ALIGN 4
   MARGINS (1,1)
   PARENT 868
  }
  INSTANCE  959, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="rk_reg"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U17"
    #SYMBOL="rk_reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="75422dd5-8a1a-4ac2-9d62-35aee1a8d921"
   }
   COORD (1000,1020)
   VERTEXES ( (2,1911), (4,1913), (6,1916), (8,1919), (10,1920) )
  }
  TEXT  960, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1000,984,1055,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 959
  }
  TEXT  961, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1000,1220,1084,1255)
   MARGINS (1,1)
   PARENT 959
  }
  NET BUS  1231, 0, 0
  {
   VARIABLES
   {
    #NAME="data_state(7:4)"
   }
  }
  NET BUS  1232, 0, 0
  {
   VARIABLES
   {
    #NAME="data_state(7:0)"
   }
  }
  NET BUS  1233, 0, 0
  {
   VARIABLES
   {
    #NAME="r1_state(3:0)"
   }
  }
  VTX  1828, 0, 0
  {
   COORD (1100,300)
  }
  VTX  1829, 0, 0
  {
   COORD (1080,580)
  }
  VTX  1830, 0, 0
  {
   COORD (1100,580)
  }
  VTX  1831, 0, 0
  {
   COORD (1040,260)
  }
  VTX  1832, 0, 0
  {
   COORD (1100,260)
  }
  VTX  1833, 0, 0
  {
   COORD (1100,500)
  }
  VTX  1834, 0, 0
  {
   COORD (1100,540)
  }
  VTX  1835, 0, 0
  {
   COORD (1000,540)
  }
  VTX  1836, 0, 0
  {
   COORD (1760,680)
  }
  VTX  1837, 0, 0
  {
   COORD (1100,220)
  }
  VTX  1838, 0, 0
  {
   COORD (500,520)
  }
  VTX  1839, 0, 0
  {
   COORD (720,520)
  }
  VTX  1840, 0, 0
  {
   COORD (500,560)
  }
  VTX  1841, 0, 0
  {
   COORD (720,560)
  }
  VTX  1842, 0, 0
  {
   COORD (500,600)
  }
  VTX  1843, 0, 0
  {
   COORD (720,600)
  }
  VTX  1844, 0, 0
  {
   COORD (500,640)
  }
  VTX  1845, 0, 0
  {
   COORD (720,640)
  }
  VTX  1846, 0, 0
  {
   COORD (500,680)
  }
  VTX  1847, 0, 0
  {
   COORD (720,680)
  }
  VTX  1848, 0, 0
  {
   COORD (500,720)
  }
  VTX  1849, 0, 0
  {
   COORD (720,720)
  }
  VTX  1850, 0, 0
  {
   COORD (500,760)
  }
  VTX  1851, 0, 0
  {
   COORD (720,760)
  }
  VTX  1852, 0, 0
  {
   COORD (500,800)
  }
  VTX  1853, 0, 0
  {
   COORD (720,800)
  }
  VTX  1854, 0, 0
  {
   COORD (500,840)
  }
  VTX  1855, 0, 0
  {
   COORD (580,840)
  }
  VTX  1856, 0, 0
  {
   COORD (500,880)
  }
  VTX  1857, 0, 0
  {
   COORD (580,880)
  }
  VTX  1858, 0, 0
  {
   COORD (540,340)
  }
  VTX  1859, 0, 0
  {
   COORD (720,340)
  }
  VTX  1860, 0, 0
  {
   COORD (900,740)
  }
  VTX  1861, 0, 0
  {
   COORD (1100,460)
  }
  VTX  1862, 0, 0
  {
   COORD (820,460)
  }
  VTX  1863, 0, 0
  {
   COORD (1100,180)
  }
  VTX  1864, 0, 0
  {
   COORD (820,180)
  }
  VTX  1865, 0, 0
  {
   COORD (280,520)
  }
  VTX  1866, 0, 0
  {
   COORD (240,520)
  }
  VTX  1867, 0, 0
  {
   COORD (280,560)
  }
  VTX  1868, 0, 0
  {
   COORD (240,560)
  }
  VTX  1869, 0, 0
  {
   COORD (280,600)
  }
  VTX  1870, 0, 0
  {
   COORD (240,600)
  }
  VTX  1871, 0, 0
  {
   COORD (280,640)
  }
  VTX  1872, 0, 0
  {
   COORD (240,640)
  }
  VTX  1873, 0, 0
  {
   COORD (280,680)
  }
  VTX  1874, 0, 0
  {
   COORD (240,680)
  }
  VTX  1875, 0, 0
  {
   COORD (280,340)
  }
  VTX  1876, 0, 0
  {
   COORD (240,340)
  }
  VTX  1877, 0, 0
  {
   COORD (900,780)
  }
  VTX  1878, 0, 0
  {
   COORD (1360,500)
  }
  VTX  1879, 0, 0
  {
   COORD (900,820)
  }
  VTX  1880, 0, 0
  {
   COORD (1400,540)
  }
  VTX  1881, 0, 0
  {
   COORD (900,860)
  }
  VTX  1882, 0, 0
  {
   COORD (1440,580)
  }
  VTX  1883, 0, 0
  {
   COORD (1320,460)
  }
  VTX  1884, 0, 0
  {
   COORD (1460,460)
  }
  VTX  1885, 0, 0
  {
   COORD (1460,500)
  }
  VTX  1886, 0, 0
  {
   COORD (1460,540)
  }
  VTX  1887, 0, 0
  {
   COORD (1460,580)
  }
  VTX  1888, 0, 0
  {
   COORD (1320,180)
  }
  VTX  1889, 0, 0
  {
   COORD (1460,180)
  }
  VTX  1890, 0, 0
  {
   COORD (1460,220)
  }
  VTX  1891, 0, 0
  {
   COORD (1460,260)
  }
  VTX  1892, 0, 0
  {
   COORD (1460,300)
  }
  VTX  1893, 0, 0
  {
   COORD (1760,460)
  }
  VTX  1894, 0, 0
  {
   COORD (1680,460)
  }
  VTX  1895, 0, 0
  {
   COORD (1800,460)
  }
  VTX  1896, 0, 0
  {
   COORD (900,900)
  }
  VTX  1897, 0, 0
  {
   COORD (1800,500)
  }
  VTX  1898, 0, 0
  {
   COORD (1680,180)
  }
  VTX  1899, 0, 0
  {
   COORD (1760,180)
  }
  VTX  1900, 0, 0
  {
   COORD (2100,180)
  }
  VTX  1901, 0, 0
  {
   COORD (2060,460)
  }
  VTX  1902, 0, 0
  {
   COORD (2100,220)
  }
  VTX  1903, 0, 0
  {
   COORD (2360,180)
  }
  VTX  1904, 0, 0
  {
   COORD (240,1060)
  }
  VTX  1905, 0, 0
  {
   COORD (280,1060)
  }
  VTX  1906, 0, 0
  {
   COORD (560,1060)
  }
  VTX  1907, 0, 0
  {
   COORD (660,1060)
  }
  VTX  1908, 0, 0
  {
   COORD (520,1360)
  }
  VTX  1909, 0, 0
  {
   COORD (660,1140)
  }
  VTX  1910, 0, 0
  {
   COORD (880,1060)
  }
  VTX  1911, 0, 0
  {
   COORD (1000,1060)
  }
  VTX  1912, 0, 0
  {
   COORD (700,1360)
  }
  VTX  1913, 0, 0
  {
   COORD (1000,1100)
  }
  VTX  1914, 0, 0
  {
   COORD (700,1400)
  }
  VTX  1915, 0, 0
  {
   COORD (940,1400)
  }
  VTX  1916, 0, 0
  {
   COORD (1000,1140)
  }
  VTX  1917, 0, 0
  {
   COORD (700,1440)
  }
  VTX  1918, 0, 0
  {
   COORD (980,1440)
  }
  VTX  1919, 0, 0
  {
   COORD (1000,1180)
  }
  VTX  1920, 0, 0
  {
   COORD (1220,1060)
  }
  VTX  1921, 0, 0
  {
   COORD (1280,1060)
  }
  VTX  1922, 0, 0
  {
   COORD (1080,1360)
  }
  VTX  1923, 0, 0
  {
   COORD (1280,1100)
  }
  VTX  1924, 0, 0
  {
   COORD (660,1100)
  }
  VTX  1925, 0, 0
  {
   COORD (1540,1060)
  }
  VTX  1926, 0, 0
  {
   COORD (1500,1060)
  }
  VTX  1927, 0, 0
  {
   COORD (1580,1060)
  }
  VTX  1928, 0, 0
  {
   COORD (1820,1060)
  }
  VTX  1929, 0, 0
  {
   COORD (2000,1060)
  }
  VTX  1930, 0, 0
  {
   COORD (1600,1320)
  }
  VTX  1931, 0, 0
  {
   COORD (2000,1100)
  }
  VTX  1932, 0, 0
  {
   COORD (1600,1360)
  }
  VTX  1933, 0, 0
  {
   COORD (2000,1140)
  }
  VTX  1934, 0, 0
  {
   COORD (2000,1180)
  }
  VTX  1935, 0, 0
  {
   COORD (2000,1220)
  }
  VTX  1936, 0, 0
  {
   COORD (2220,1060)
  }
  VTX  1937, 0, 0
  {
   COORD (2400,1060)
  }
  VTX  1938, 0, 0
  {
   COORD (2400,680)
  }
  VTX  1939, 0, 0
  {
   COORD (2400,360)
  }
  VTX  1940, 0, 0
  {
   COORD (2000,840)
  }
  VTX  1941, 0, 0
  {
   COORD (1800,840)
  }
  VTX  1942, 0, 0
  {
   COORD (2000,800)
  }
  VTX  1943, 0, 0
  {
   COORD (1800,800)
  }
  VTX  1944, 0, 0
  {
   COORD (2000,880)
  }
  VTX  1945, 0, 0
  {
   COORD (1800,880)
  }
  VTX  1946, 0, 0
  {
   COORD (2220,800)
  }
  VTX  1947, 0, 0
  {
   COORD (2240,800)
  }
  VTX  1948, 0, 0
  {
   COORD (2500,800)
  }
  VTX  1949, 0, 0
  {
   COORD (2560,800)
  }
  VTX  1950, 0, 0
  {
   COORD (1080,300)
  }
  BUS  1951, 0, 0
  {
   NET 54
   VTX 1828, 1950
  }
  BUS  1952, 0, 0
  {
   NET 54
   VTX 1950, 1829
  }
  BUS  1953, 0, 0
  {
   NET 54
   VTX 1830, 1829
  }
  BUS  1954, 0, 0
  {
   NET 185
   VTX 1831, 1832
  }
  VTX  1955, 0, 0
  {
   COORD (1040,500)
  }
  BUS  1956, 0, 0
  {
   NET 185
   VTX 1833, 1955
  }
  BUS  1957, 0, 0
  {
   NET 185
   VTX 1955, 1831
  }
  BUS  1958, 0, 0
  {
   NET 337
   VTX 1834, 1835
  }
  VTX  1959, 0, 0
  {
   COORD (1000,680)
  }
  BUS  1960, 0, 0
  {
   NET 337
   VTX 1835, 1959
  }
  BUS  1961, 0, 0
  {
   NET 337
   VTX 1959, 1836
  }
  VTX  1962, 0, 0
  {
   COORD (1000,220)
  }
  BUS  1963, 0, 0
  {
   NET 337
   VTX 1837, 1962
  }
  BUS  1964, 0, 0
  {
   NET 337
   VTX 1962, 1835
  }
  BUS  1965, 0, 0
  {
   NET 54
   VTX 1838, 1839
  }
  WIRE  1966, 0, 0
  {
   NET 133
   VTX 1840, 1841
  }
  WIRE  1967, 0, 0
  {
   NET 361
   VTX 1842, 1843
  }
  WIRE  1968, 0, 0
  {
   NET 565
   VTX 1844, 1845
  }
  WIRE  1969, 0, 0
  {
   NET 508
   VTX 1846, 1847
  }
  WIRE  1970, 0, 0
  {
   NET 535
   VTX 1848, 1849
  }
  WIRE  1971, 0, 0
  {
   NET 769
   VTX 1850, 1851
  }
  WIRE  1972, 0, 0
  {
   NET 771
   VTX 1852, 1853
  }
  WIRE  1973, 0, 0
  {
   NET 858
   VTX 1854, 1855
  }
  WIRE  1974, 0, 0
  {
   NET 862
   VTX 1856, 1857
  }
  BUS  1975, 0, 0
  {
   NET 14
   VTX 1858, 1859
  }
  VTX  1976, 0, 0
  {
   COORD (1080,740)
  }
  BUS  1977, 0, 0
  {
   NET 54
   VTX 1829, 1976
  }
  BUS  1978, 0, 0
  {
   NET 54
   VTX 1976, 1860
  }
  BUS  1979, 0, 0
  {
   NET 1233
   VTX 1861, 1862
  }
  BUS  1980, 0, 0
  {
   NET 35
   VTX 1863, 1864
  }
  WIRE  1981, 0, 0
  {
   NET 783
   VTX 1865, 1866
  }
  WIRE  1982, 0, 0
  {
   NET 787
   VTX 1867, 1868
  }
  WIRE  1983, 0, 0
  {
   NET 795
   VTX 1869, 1870
  }
  WIRE  1984, 0, 0
  {
   NET 799
   VTX 1871, 1872
  }
  WIRE  1985, 0, 0
  {
   NET 803
   VTX 1873, 1874
  }
  BUS  1986, 0, 0
  {
   NET 6
   VTX 1875, 1876
  }
  VTX  1987, 0, 0
  {
   COORD (1360,780)
  }
  WIRE  1988, 0, 0
  {
   NET 133
   VTX 1877, 1987
  }
  WIRE  1989, 0, 0
  {
   NET 133
   VTX 1987, 1878
  }
  VTX  1990, 0, 0
  {
   COORD (1400,820)
  }
  WIRE  1991, 0, 0
  {
   NET 135
   VTX 1879, 1990
  }
  WIRE  1992, 0, 0
  {
   NET 135
   VTX 1990, 1880
  }
  VTX  1993, 0, 0
  {
   COORD (1440,860)
  }
  WIRE  1994, 0, 0
  {
   NET 137
   VTX 1881, 1993
  }
  WIRE  1995, 0, 0
  {
   NET 137
   VTX 1993, 1882
  }
  BUS  1996, 0, 0
  {
   NET 68
   VTX 1883, 1884
  }
  WIRE  1997, 0, 0
  {
   NET 133
   VTX 1878, 1885
  }
  WIRE  1998, 0, 0
  {
   NET 135
   VTX 1880, 1886
  }
  WIRE  1999, 0, 0
  {
   NET 137
   VTX 1882, 1887
  }
  BUS  2000, 0, 0
  {
   NET 64
   VTX 1888, 1889
  }
  VTX  2001, 0, 0
  {
   COORD (1360,220)
  }
  WIRE  2002, 0, 0
  {
   NET 133
   VTX 1878, 2001
  }
  WIRE  2003, 0, 0
  {
   NET 133
   VTX 2001, 1890
  }
  VTX  2004, 0, 0
  {
   COORD (1400,260)
  }
  WIRE  2005, 0, 0
  {
   NET 135
   VTX 1880, 2004
  }
  WIRE  2006, 0, 0
  {
   NET 135
   VTX 2004, 1891
  }
  VTX  2007, 0, 0
  {
   COORD (1440,300)
  }
  WIRE  2008, 0, 0
  {
   NET 137
   VTX 1882, 2007
  }
  WIRE  2009, 0, 0
  {
   NET 137
   VTX 2007, 1892
  }
  BUS  2010, 0, 0
  {
   NET 337
   VTX 1836, 1893
  }
  BUS  2011, 0, 0
  {
   NET 337
   VTX 1894, 1893
  }
  BUS  2012, 0, 0
  {
   NET 337
   VTX 1893, 1895
  }
  VTX  2013, 0, 0
  {
   COORD (1720,900)
  }
  BUS  2014, 0, 0
  {
   NET 166
   VTX 1896, 2013
  }
  VTX  2015, 0, 0
  {
   COORD (1720,500)
  }
  BUS  2016, 0, 0
  {
   NET 166
   VTX 2013, 2015
  }
  BUS  2017, 0, 0
  {
   NET 166
   VTX 2015, 1897
  }
  BUS  2018, 0, 0
  {
   NET 1231
   VTX 1898, 1899
  }
  BUS  2019, 0, 0
  {
   NET 1231
   VTX 1899, 1900
  }
  VTX  2020, 0, 0
  {
   COORD (2080,460)
  }
  BUS  2021, 0, 0
  {
   NET 177
   VTX 1901, 2020
  }
  VTX  2022, 0, 0
  {
   COORD (2080,220)
  }
  BUS  2023, 0, 0
  {
   NET 177
   VTX 2020, 2022
  }
  BUS  2024, 0, 0
  {
   NET 177
   VTX 2022, 1902
  }
  VTX  2025, 0, 0
  {
   COORD (1040,80)
  }
  BUS  2026, 0, 0
  {
   NET 185
   VTX 1831, 2025
  }
  VTX  2027, 0, 0
  {
   COORD (2380,80)
  }
  BUS  2028, 0, 0
  {
   NET 185
   VTX 2025, 2027
  }
  VTX  2029, 0, 0
  {
   COORD (2380,180)
  }
  BUS  2030, 0, 0
  {
   NET 185
   VTX 2027, 2029
  }
  BUS  2031, 0, 0
  {
   NET 185
   VTX 2029, 1903
  }
  BUS  2032, 0, 0
  {
   NET 397
   VTX 1904, 1905
  }
  BUS  2033, 0, 0
  {
   NET 393
   VTX 1906, 1907
  }
  VTX  2034, 0, 0
  {
   COORD (640,1360)
  }
  WIRE  2035, 0, 0
  {
   NET 565
   VTX 1908, 2034
  }
  VTX  2036, 0, 0
  {
   COORD (640,1140)
  }
  WIRE  2037, 0, 0
  {
   NET 565
   VTX 2034, 2036
  }
  WIRE  2038, 0, 0
  {
   NET 565
   VTX 2036, 1909
  }
  BUS  2039, 0, 0
  {
   NET 418
   VTX 1910, 1911
  }
  VTX  2040, 0, 0
  {
   COORD (900,1360)
  }
  WIRE  2041, 0, 0
  {
   NET 508
   VTX 1912, 2040
  }
  VTX  2042, 0, 0
  {
   COORD (900,1100)
  }
  WIRE  2043, 0, 0
  {
   NET 508
   VTX 2040, 2042
  }
  WIRE  2044, 0, 0
  {
   NET 508
   VTX 2042, 1913
  }
  WIRE  2045, 0, 0
  {
   NET 135
   VTX 1914, 1915
  }
  VTX  2046, 0, 0
  {
   COORD (940,1140)
  }
  WIRE  2047, 0, 0
  {
   NET 135
   VTX 1916, 2046
  }
  WIRE  2048, 0, 0
  {
   NET 135
   VTX 2046, 1915
  }
  WIRE  2049, 0, 0
  {
   NET 137
   VTX 1917, 1918
  }
  VTX  2050, 0, 0
  {
   COORD (980,1180)
  }
  WIRE  2051, 0, 0
  {
   NET 137
   VTX 1919, 2050
  }
  WIRE  2052, 0, 0
  {
   NET 137
   VTX 2050, 1918
  }
  BUS  2053, 0, 0
  {
   NET 515
   VTX 1920, 1921
  }
  VTX  2054, 0, 0
  {
   COORD (1260,1360)
  }
  WIRE  2055, 0, 0
  {
   NET 535
   VTX 1922, 2054
  }
  VTX  2056, 0, 0
  {
   COORD (1260,1100)
  }
  WIRE  2057, 0, 0
  {
   NET 535
   VTX 2054, 2056
  }
  WIRE  2058, 0, 0
  {
   NET 535
   VTX 2056, 1923
  }
  VTX  2059, 0, 0
  {
   COORD (600,1100)
  }
  BUS  2060, 0, 0
  {
   NET 556
   VTX 1924, 2059
  }
  VTX  2061, 0, 0
  {
   COORD (600,1280)
  }
  BUS  2062, 0, 0
  {
   NET 556
   VTX 2059, 2061
  }
  VTX  2063, 0, 0
  {
   COORD (1540,1280)
  }
  BUS  2064, 0, 0
  {
   NET 556
   VTX 2061, 2063
  }
  BUS  2065, 0, 0
  {
   NET 556
   VTX 2063, 1925
  }
  BUS  2066, 0, 0
  {
   NET 556
   VTX 1926, 1925
  }
  BUS  2067, 0, 0
  {
   NET 556
   VTX 1925, 1927
  }
  BUS  2068, 0, 0
  {
   NET 597
   VTX 1928, 1929
  }
  VTX  2069, 0, 0
  {
   COORD (1860,1320)
  }
  WIRE  2070, 0, 0
  {
   NET 769
   VTX 1930, 2069
  }
  VTX  2071, 0, 0
  {
   COORD (1860,1100)
  }
  WIRE  2072, 0, 0
  {
   NET 769
   VTX 2069, 2071
  }
  WIRE  2073, 0, 0
  {
   NET 769
   VTX 2071, 1931
  }
  VTX  2074, 0, 0
  {
   COORD (1900,1360)
  }
  WIRE  2075, 0, 0
  {
   NET 771
   VTX 1932, 2074
  }
  VTX  2076, 0, 0
  {
   COORD (1900,1140)
  }
  WIRE  2077, 0, 0
  {
   NET 771
   VTX 2074, 2076
  }
  WIRE  2078, 0, 0
  {
   NET 771
   VTX 2076, 1933
  }
  VTX  2079, 0, 0
  {
   COORD (1940,1400)
  }
  WIRE  2080, 0, 0
  {
   NET 135
   VTX 1915, 2079
  }
  VTX  2081, 0, 0
  {
   COORD (1940,1180)
  }
  WIRE  2082, 0, 0
  {
   NET 135
   VTX 2079, 2081
  }
  WIRE  2083, 0, 0
  {
   NET 135
   VTX 2081, 1934
  }
  VTX  2084, 0, 0
  {
   COORD (1980,1440)
  }
  WIRE  2085, 0, 0
  {
   NET 137
   VTX 1918, 2084
  }
  VTX  2086, 0, 0
  {
   COORD (1980,1220)
  }
  WIRE  2087, 0, 0
  {
   NET 137
   VTX 2084, 2086
  }
  WIRE  2088, 0, 0
  {
   NET 137
   VTX 2086, 1935
  }
  BUS  2089, 0, 0
  {
   NET 166
   VTX 1936, 1937
  }
  BUS  2090, 0, 0
  {
   NET 337
   VTX 1836, 1938
  }
  VTX  2091, 0, 0
  {
   COORD (1760,360)
  }
  BUS  2092, 0, 0
  {
   NET 1231
   VTX 1899, 2091
  }
  BUS  2093, 0, 0
  {
   NET 1231
   VTX 2091, 1939
  }
  BUS  2094, 0, 0
  {
   NET 1232
   VTX 1940, 1941
  }
  BUS  2095, 0, 0
  {
   NET 348
   VTX 1942, 1943
  }
  WIRE  2096, 0, 0
  {
   NET 361
   VTX 1944, 1945
  }
  BUS  2097, 0, 0
  {
   NET 368
   VTX 1946, 1947
  }
  BUS  2098, 0, 0
  {
   NET 374
   VTX 1948, 1949
  }
 }
 
}

