timestamp 1699615441
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use pfet_03v3_6DZECV pfet_03v3_6DZECV_1 1 0 282 0 1 230
use pfet_03v3_6DZECV pfet_03v3_6DZECV_0 1 0 -203 0 1 230
use nfet_03v3_DNQ7WS nfet_03v3_DNQ7WS_0 1 0 -211 0 1 -212
use nfet_03v3_DNL5WS nfet_03v3_DNL5WS_0 1 0 282 0 1 -210
port "B" 3 514 -14 514 -14 m1
port "A" 6 -506 216 -506 216 m2
port "CLK" 4 -502 -72 -502 -72 m1
port "VDD" 1 -101 584 -101 584 m1
port "VSS" 2 -98 -550 -98 -550 m1
node "m1_99_n400#" 1 505.984 99 -400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22724 1080 0 0 0 0 0 0 0 0
node "B" 1 134.609 514 -14 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23828 1128 0 0 0 0 0 0 0 0
node "A" 3 476.528 -506 216 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49864 2032 61848 1802 0 0 0 0 0 0
node "a_174_n391#" 35 153.201 174 -391 p 0 0 0 0 0 0 0 0 0 0 0 0 9720 522 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n36_13#" 77 376.25 -36 13 p 0 0 0 0 0 0 0 0 0 0 0 0 23846 1092 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24646 1114 0 0 0 0 0 0 0 0
node "CLK" 181 713.451 -502 -72 m1 0 0 0 0 0 0 0 0 0 0 0 0 54694 2420 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9595 450 0 0 0 0 0 0 0 0
node "a_174_357#" 35 124.734 174 357 p 0 0 0 0 0 0 0 0 0 0 0 0 9720 522 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n36_51#" 2086 7.665 -36 51 nw 2555 216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 6471 908.668 -101 584 m1 172036 2426 0 0 74800 2030 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 134380 2894 0 0 0 0 0 0 0 0
substrate "VSS" 0 0 -98 -550 m1 0 0 0 0 0 0 77183 2112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 119048 2580 0 0 0 0 0 0 0 0
cap "A" "a_174_357#" 18.2057
cap "A" "B" 132.86
cap "a_n36_13#" "A" 135.288
cap "VDD" "a_174_357#" 28.1796
cap "VDD" "B" 7.48681
cap "a_n36_13#" "VDD" 36.4469
cap "CLK" "B" 14.9811
cap "a_n36_13#" "CLK" 165.71
cap "a_174_n391#" "B" 0.482356
cap "m1_99_n400#" "A" 19.3625
cap "CLK" "m1_99_n400#" 2.70949
cap "a_174_357#" "B" 0.979605
cap "a_n36_13#" "a_174_357#" 9.70309
cap "a_n36_13#" "B" 17.0959
cap "m1_99_n400#" "a_174_n391#" 15.7134
cap "VDD" "A" 442.825
cap "CLK" "A" 27.2357
cap "CLK" "VDD" 16.3304
cap "a_n36_13#" "w_n36_51#" 7.06905
cap "A" "a_174_n391#" 0.0343482
cap "m1_99_n400#" "a_174_357#" 0.105205
cap "m1_99_n400#" "B" 30.2924
cap "a_n36_13#" "m1_99_n400#" 1.07916
cap "CLK" "a_174_n391#" 9.36394
cap "nfet_03v3_DNQ7WS_0/a_n116_n100#" "nfet_03v3_DNQ7WS_0/a_28_n100#" 11.6862
cap "nfet_03v3_DNL5WS_0/a_108_n100#" "nfet_03v3_DNQ7WS_0/a_n116_n100#" 1.65628
cap "nfet_03v3_DNQ7WS_0/a_n116_n100#" "pfet_03v3_6DZECV_0/a_108_n100#" 7.55878
cap "nfet_03v3_DNQ7WS_0/a_28_n100#" "nfet_03v3_DNL5WS_0/a_52_n144#" 22.7371
cap "nfet_03v3_DNL5WS_0/a_n52_n100#" "nfet_03v3_DNL5WS_0/a_52_n144#" 13.1163
cap "nfet_03v3_DNL5WS_0/a_108_n100#" "nfet_03v3_DNL5WS_0/a_52_n144#" 39.408
cap "nfet_03v3_DNQ7WS_0/a_28_n100#" "nfet_03v3_DNL5WS_0/a_n52_n100#" 12.5155
cap "pfet_03v3_6DZECV_0/a_108_n100#" "nfet_03v3_DNL5WS_0/a_52_n144#" 181.849
cap "nfet_03v3_DNL5WS_0/a_108_n100#" "nfet_03v3_DNQ7WS_0/a_28_n100#" 83.5454
cap "nfet_03v3_DNQ7WS_0/a_28_n100#" "pfet_03v3_6DZECV_0/a_108_n100#" 285.99
cap "nfet_03v3_DNL5WS_0/a_108_n100#" "nfet_03v3_DNL5WS_0/a_n52_n100#" 138.186
cap "pfet_03v3_6DZECV_0/a_108_n100#" "nfet_03v3_DNL5WS_0/a_n52_n100#" 26.3369
cap "nfet_03v3_DNL5WS_0/a_108_n100#" "pfet_03v3_6DZECV_0/a_108_n100#" 180.924
cap "nfet_03v3_DNQ7WS_0/a_n116_n100#" "nfet_03v3_DNL5WS_0/a_52_n144#" 13.8821
merge "nfet_03v3_DNQ7WS_0/a_28_n100#" "pfet_03v3_6DZECV_0/a_n52_n100#" -473.983 0 0 0 0 0 0 0 0 0 0 0 0 -3752 -582 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -966 -226 0 0 0 0 0 0 0 0
merge "pfet_03v3_6DZECV_0/a_n52_n100#" "pfet_03v3_6DZECV_1/a_52_n144#"
merge "pfet_03v3_6DZECV_1/a_52_n144#" "a_n36_13#"
merge "a_n36_13#" "pfet_03v3_6DZECV_1/a_n108_n144#"
merge "pfet_03v3_6DZECV_1/a_n108_n144#" "a_174_357#"
merge "nfet_03v3_DNL5WS_0/a_108_n100#" "nfet_03v3_DNL5WS_0/a_n196_n100#" -412.163 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11684 -968 0 0 0 0 0 0 0 0
merge "nfet_03v3_DNL5WS_0/a_n196_n100#" "m1_99_n400#"
merge "m1_99_n400#" "pfet_03v3_6DZECV_1/a_108_n100#"
merge "pfet_03v3_6DZECV_1/a_108_n100#" "pfet_03v3_6DZECV_1/a_n196_n100#"
merge "pfet_03v3_6DZECV_1/a_n196_n100#" "A"
merge "pfet_03v3_6DZECV_0/a_108_n100#" "pfet_03v3_6DZECV_0/a_n196_n100#" -330.281 -45189 -3404 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1012 -228 0 0 0 0 0 0 0 0
merge "pfet_03v3_6DZECV_0/a_n196_n100#" "pfet_03v3_6DZECV_0/w_n282_n230#"
merge "pfet_03v3_6DZECV_0/w_n282_n230#" "pfet_03v3_6DZECV_1/w_n282_n230#"
merge "pfet_03v3_6DZECV_1/w_n282_n230#" "w_n36_51#"
merge "w_n36_51#" "VDD"
merge "nfet_03v3_DNL5WS_0/a_n52_n100#" "pfet_03v3_6DZECV_1/a_n52_n100#" -98.4435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1012 -228 0 0 0 0 0 0 0 0
merge "pfet_03v3_6DZECV_1/a_n52_n100#" "B"
merge "nfet_03v3_DNL5WS_0/a_52_n144#" "a_174_n391#" -407.787 0 0 0 0 0 0 0 0 0 0 0 0 -4704 -952 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "a_174_n391#" "nfet_03v3_DNL5WS_0/a_n108_n144#"
merge "nfet_03v3_DNL5WS_0/a_n108_n144#" "nfet_03v3_DNQ7WS_0/a_n28_n144#"
merge "nfet_03v3_DNQ7WS_0/a_n28_n144#" "pfet_03v3_6DZECV_0/a_52_n144#"
merge "pfet_03v3_6DZECV_0/a_52_n144#" "pfet_03v3_6DZECV_0/a_n108_n144#"
merge "pfet_03v3_6DZECV_0/a_n108_n144#" "CLK"
merge "nfet_03v3_DNL5WS_0/VSUBS" "nfet_03v3_DNQ7WS_0/VSUBS" -52.0599 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1426 -154 0 0 0 0 0 0 0 0
merge "nfet_03v3_DNQ7WS_0/VSUBS" "nfet_03v3_DNQ7WS_0/a_n116_n100#"
merge "nfet_03v3_DNQ7WS_0/a_n116_n100#" "pfet_03v3_6DZECV_0/VSUBS"
merge "pfet_03v3_6DZECV_0/VSUBS" "pfet_03v3_6DZECV_1/VSUBS"
merge "pfet_03v3_6DZECV_1/VSUBS" "VSS"
