****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 3
        -report_by design
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sat Aug 30 21:22:20 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.53      0.53 f
  U0_REG_FILE/U3/ZN (INVX0)                        0.27      0.80 r
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.23      1.03 f
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.15      1.18 r
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.16      1.34 f
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.19      1.53 r
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.37      1.90 f
  U0_ALU/mult_42/S2_2_5/CO (FADDX1)                0.39      2.29 f
  U0_ALU/mult_42/S2_3_5/S (FADDX1)                 0.50      2.78 f
  U0_ALU/mult_42/S2_4_4/CO (FADDX1)                0.40      3.18 f
  U0_ALU/mult_42/S2_5_4/S (FADDX1)                 0.49      3.68 f
  U0_ALU/mult_42/S2_6_3/CO (FADDX1)                0.40      4.08 f
  U0_ALU/mult_42/S4_3/S (FADDX1)                   0.48      4.56 f
  U0_ALU/mult_42/U151/Q (XOR2X1)                   0.32      4.88 f
  U0_ALU/mult_42/FS_1/U7/Q (OR2X1)                 0.21      5.09 f
  U0_ALU/mult_42/FS_1/U33/QN (NAND2X0)             0.12      5.21 r
  U0_ALU/mult_42/FS_1/U5/QN (NAND2X1)              0.14      5.35 f
  U0_ALU/mult_42/FS_1/U57/QN (NAND2X1)             0.12      5.47 r
  U0_ALU/mult_42/FS_1/U52/QN (NAND2X1)             0.13      5.60 f
  U0_ALU/mult_42/FS_1/U50/QN (NAND2X1)             0.12      5.72 r
  U0_ALU/mult_42/FS_1/U45/QN (NAND2X0)             0.16      5.88 f
  U0_ALU/mult_42/FS_1/U36/Q (AO22X1)               0.35      6.22 f
  U0_ALU/mult_42/FS_1/U34/Q (XOR2X1)               0.27      6.49 f
  U0_ALU/U58/QN (NAND2X1)                          0.09      6.59 r
  U0_ALU/U3/QN (NAND2X1)                           0.16      6.75 f
  U0_ALU/ALU_OUT_reg[15]/D (SDFFARX1)              0.00      6.75 f
  data arrival time                                          6.75

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  clock reconvergence pessimism                    0.00     10.00
  U0_ALU/ALU_OUT_reg[15]/CLK (SDFFARX1)            0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.65      9.15
  data required time                                         9.15
  ------------------------------------------------------------------------
  data required time                                         9.15
  data arrival time                                         -6.75
  ------------------------------------------------------------------------
  slack (MET)                                                2.41



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.53      0.53 f
  U0_REG_FILE/U3/ZN (INVX0)                        0.27      0.80 r
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.23      1.03 f
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.15      1.18 r
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.16      1.34 f
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.19      1.53 r
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.37      1.90 f
  U0_ALU/mult_42/S2_2_5/CO (FADDX1)                0.39      2.29 f
  U0_ALU/mult_42/S2_3_5/S (FADDX1)                 0.50      2.78 f
  U0_ALU/mult_42/S2_4_4/CO (FADDX1)                0.40      3.18 f
  U0_ALU/mult_42/S2_5_4/S (FADDX1)                 0.49      3.68 f
  U0_ALU/mult_42/S2_6_3/CO (FADDX1)                0.40      4.08 f
  U0_ALU/mult_42/S4_3/S (FADDX1)                   0.48      4.56 f
  U0_ALU/mult_42/U151/Q (XOR2X1)                   0.32      4.88 f
  U0_ALU/mult_42/FS_1/U7/Q (OR2X1)                 0.21      5.09 f
  U0_ALU/mult_42/FS_1/U33/QN (NAND2X0)             0.12      5.21 r
  U0_ALU/mult_42/FS_1/U5/QN (NAND2X1)              0.14      5.35 f
  U0_ALU/mult_42/FS_1/U57/QN (NAND2X1)             0.12      5.47 r
  U0_ALU/mult_42/FS_1/U10/QN (NAND2X0)             0.22      5.69 f
  U0_ALU/mult_42/FS_1/U23/QN (AOI21X1)             0.44      6.13 r
  U0_ALU/mult_42/FS_1/U35/Q (XOR2X1)               0.27      6.39 f
  U0_ALU/U102/Q (AO21X1)                           0.33      6.73 f
  U0_ALU/ALU_OUT_reg[13]/D (SDFFARX1)              0.00      6.73 f
  data arrival time                                          6.73

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  clock reconvergence pessimism                    0.00     10.00
  U0_ALU/ALU_OUT_reg[13]/CLK (SDFFARX1)            0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.64      9.16
  data required time                                         9.16
  ------------------------------------------------------------------------
  data required time                                         9.16
  data arrival time                                         -6.73
  ------------------------------------------------------------------------
  slack (MET)                                                2.44



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.53      0.53 f
  U0_REG_FILE/U3/ZN (INVX0)                        0.27      0.80 r
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.23      1.03 f
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.15      1.18 r
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.16      1.34 f
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.19      1.53 r
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.37      1.90 f
  U0_ALU/mult_42/S2_2_5/CO (FADDX1)                0.39      2.29 f
  U0_ALU/mult_42/S2_3_5/S (FADDX1)                 0.50      2.78 f
  U0_ALU/mult_42/S2_4_4/CO (FADDX1)                0.40      3.18 f
  U0_ALU/mult_42/S2_5_4/S (FADDX1)                 0.49      3.68 f
  U0_ALU/mult_42/S2_6_3/CO (FADDX1)                0.40      4.08 f
  U0_ALU/mult_42/S4_3/S (FADDX1)                   0.48      4.56 f
  U0_ALU/mult_42/U151/Q (XOR2X1)                   0.32      4.88 f
  U0_ALU/mult_42/FS_1/U7/Q (OR2X1)                 0.21      5.09 f
  U0_ALU/mult_42/FS_1/U33/QN (NAND2X0)             0.12      5.21 r
  U0_ALU/mult_42/FS_1/U5/QN (NAND2X1)              0.14      5.35 f
  U0_ALU/mult_42/FS_1/U57/QN (NAND2X1)             0.12      5.47 r
  U0_ALU/mult_42/FS_1/U52/QN (NAND2X1)             0.13      5.60 f
  U0_ALU/mult_42/FS_1/U50/QN (NAND2X1)             0.12      5.72 r
  U0_ALU/mult_42/FS_1/U48/QN (NAND2X1)             0.13      5.85 f
  U0_ALU/mult_42/FS_1/U29/ZN (INVX0)               0.09      5.94 r
  U0_ALU/mult_42/FS_1/U30/ZN (INVX0)               0.10      6.04 f
  U0_ALU/mult_42/FS_1/U18/Q (XOR3X1)               0.27      6.31 f
  U0_ALU/U99/Q (AO21X1)                            0.34      6.65 f
  U0_ALU/ALU_OUT_reg[14]/D (SDFFARX1)              0.00      6.65 f
  data arrival time                                          6.65

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  clock reconvergence pessimism                    0.00     10.00
  U0_ALU/ALU_OUT_reg[14]/CLK (SDFFARX1)            0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.64      9.16
  data required time                                         9.16
  ------------------------------------------------------------------------
  data required time                                         9.16
  data arrival time                                         -6.65
  ------------------------------------------------------------------------
  slack (MET)                                                2.51


1
