
Prueba_Astar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091c0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000738  08009360  08009360  00019360  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a98  08009a98  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  08009a98  08009a98  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009a98  08009a98  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a98  08009a98  00019a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a9c  08009a9c  00019a9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08009aa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000118c8  200001d8  08009c78  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20011aa0  08009c78  00021aa0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000451a  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000df6  00000000  00000000  00024722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003d8  00000000  00000000  00025518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000378  00000000  00000000  000258f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011739  00000000  00000000  00025c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005473  00000000  00000000  000373a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005ff72  00000000  00000000  0003c814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009c786  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025f8  00000000  00000000  0009c7d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009348 	.word	0x08009348

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08009348 	.word	0x08009348

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <main>:
const char* msg_NotWorking = "\n--------Astar isn't working properly----------\n";
const char* msg_InsertGrid = "\n------------Insert the char grid--------------\n";


int main(void)
{
 8000c78:	b590      	push	{r4, r7, lr}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af02      	add	r7, sp, #8


	//Activamos el FPU o la unidad de punto flotante
 	SCB -> CPACR |= (0xF << 20);
 8000c7e:	4b72      	ldr	r3, [pc, #456]	; (8000e48 <main+0x1d0>)
 8000c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c84:	4a70      	ldr	r2, [pc, #448]	; (8000e48 <main+0x1d0>)
 8000c86:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c8a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88


	inSystem ();
 8000c8e:	f000 f905 	bl	8000e9c <inSystem>


    /* Loop forever */
	while(1){

		if (!flagAstar){
 8000c92:	4b6e      	ldr	r3, [pc, #440]	; (8000e4c <main+0x1d4>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d13f      	bne.n	8000d1a <main+0xa2>

			if (rxData != '\0'){
 8000c9a:	4b6d      	ldr	r3, [pc, #436]	; (8000e50 <main+0x1d8>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d030      	beq.n	8000d04 <main+0x8c>
				bufferReception[counterReception] = rxData;
 8000ca2:	4b6c      	ldr	r3, [pc, #432]	; (8000e54 <main+0x1dc>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	4b69      	ldr	r3, [pc, #420]	; (8000e50 <main+0x1d8>)
 8000caa:	7819      	ldrb	r1, [r3, #0]
 8000cac:	4b6a      	ldr	r3, [pc, #424]	; (8000e58 <main+0x1e0>)
 8000cae:	5499      	strb	r1, [r3, r2]
				counterReception++;
 8000cb0:	4b68      	ldr	r3, [pc, #416]	; (8000e54 <main+0x1dc>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	b2da      	uxtb	r2, r3
 8000cb8:	4b66      	ldr	r3, [pc, #408]	; (8000e54 <main+0x1dc>)
 8000cba:	701a      	strb	r2, [r3, #0]

				if (rxData == '@'){
 8000cbc:	4b64      	ldr	r3, [pc, #400]	; (8000e50 <main+0x1d8>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	2b40      	cmp	r3, #64	; 0x40
 8000cc2:	d10c      	bne.n	8000cde <main+0x66>
					doneTransaction = SET;
 8000cc4:	4b65      	ldr	r3, [pc, #404]	; (8000e5c <main+0x1e4>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	701a      	strb	r2, [r3, #0]

					bufferReception[counterReception-1] = '\0';
 8000cca:	4b62      	ldr	r3, [pc, #392]	; (8000e54 <main+0x1dc>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	4a61      	ldr	r2, [pc, #388]	; (8000e58 <main+0x1e0>)
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	54d1      	strb	r1, [r2, r3]

					counterReception = 0;
 8000cd6:	4b5f      	ldr	r3, [pc, #380]	; (8000e54 <main+0x1dc>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	701a      	strb	r2, [r3, #0]
 8000cdc:	e00f      	b.n	8000cfe <main+0x86>

				}else if (rxData == 'z'){
 8000cde:	4b5c      	ldr	r3, [pc, #368]	; (8000e50 <main+0x1d8>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	2b7a      	cmp	r3, #122	; 0x7a
 8000ce4:	d10b      	bne.n	8000cfe <main+0x86>

					memset(bufferReception, 0, sizeof(bufferReception));
 8000ce6:	2240      	movs	r2, #64	; 0x40
 8000ce8:	2100      	movs	r1, #0
 8000cea:	485b      	ldr	r0, [pc, #364]	; (8000e58 <main+0x1e0>)
 8000cec:	f004 f822 	bl	8004d34 <memset>
					counterReception = 0;
 8000cf0:	4b58      	ldr	r3, [pc, #352]	; (8000e54 <main+0x1dc>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	701a      	strb	r2, [r3, #0]
					writeMsg(&handlerUSART, "Buffer Vaciado\n \r");
 8000cf6:	495a      	ldr	r1, [pc, #360]	; (8000e60 <main+0x1e8>)
 8000cf8:	485a      	ldr	r0, [pc, #360]	; (8000e64 <main+0x1ec>)
 8000cfa:	f003 ff23 	bl	8004b44 <writeMsg>
				}

				rxData = '\0';
 8000cfe:	4b54      	ldr	r3, [pc, #336]	; (8000e50 <main+0x1d8>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	701a      	strb	r2, [r3, #0]

			}

			if (doneTransaction){
 8000d04:	4b55      	ldr	r3, [pc, #340]	; (8000e5c <main+0x1e4>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d0c2      	beq.n	8000c92 <main+0x1a>
				parseCommands(bufferReception);
 8000d0c:	4852      	ldr	r0, [pc, #328]	; (8000e58 <main+0x1e0>)
 8000d0e:	f000 f95f 	bl	8000fd0 <parseCommands>
				doneTransaction = RESET;
 8000d12:	4b52      	ldr	r3, [pc, #328]	; (8000e5c <main+0x1e4>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	701a      	strb	r2, [r3, #0]
 8000d18:	e7bb      	b.n	8000c92 <main+0x1a>
			}

		}else{
			// Si estamos aqui es porque se aplicara el mismo metodo para guardar cada fila de strings

			if (rxData != '\0'){
 8000d1a:	4b4d      	ldr	r3, [pc, #308]	; (8000e50 <main+0x1d8>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d05d      	beq.n	8000dde <main+0x166>

				if (rxData != '\n'){
 8000d22:	4b4b      	ldr	r3, [pc, #300]	; (8000e50 <main+0x1d8>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b0a      	cmp	r3, #10
 8000d28:	d023      	beq.n	8000d72 <main+0xfa>
					if (rxData != '\r'){
 8000d2a:	4b49      	ldr	r3, [pc, #292]	; (8000e50 <main+0x1d8>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b0d      	cmp	r3, #13
 8000d30:	d016      	beq.n	8000d60 <main+0xe8>
						stringMatrix[stringRow][stringColumn] = rxData;
 8000d32:	4b4d      	ldr	r3, [pc, #308]	; (8000e68 <main+0x1f0>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	461c      	mov	r4, r3
 8000d38:	4b4c      	ldr	r3, [pc, #304]	; (8000e6c <main+0x1f4>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	4b44      	ldr	r3, [pc, #272]	; (8000e50 <main+0x1d8>)
 8000d40:	7819      	ldrb	r1, [r3, #0]
 8000d42:	4a4b      	ldr	r2, [pc, #300]	; (8000e70 <main+0x1f8>)
 8000d44:	2334      	movs	r3, #52	; 0x34
 8000d46:	fb04 f303 	mul.w	r3, r4, r3
 8000d4a:	4413      	add	r3, r2
 8000d4c:	4403      	add	r3, r0
 8000d4e:	460a      	mov	r2, r1
 8000d50:	701a      	strb	r2, [r3, #0]
						stringColumn++;
 8000d52:	4b46      	ldr	r3, [pc, #280]	; (8000e6c <main+0x1f4>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	3301      	adds	r3, #1
 8000d58:	b2da      	uxtb	r2, r3
 8000d5a:	4b44      	ldr	r3, [pc, #272]	; (8000e6c <main+0x1f4>)
 8000d5c:	701a      	strb	r2, [r3, #0]
 8000d5e:	e008      	b.n	8000d72 <main+0xfa>
					}else{
						stringRow++;
 8000d60:	4b41      	ldr	r3, [pc, #260]	; (8000e68 <main+0x1f0>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	3301      	adds	r3, #1
 8000d66:	b2da      	uxtb	r2, r3
 8000d68:	4b3f      	ldr	r3, [pc, #252]	; (8000e68 <main+0x1f0>)
 8000d6a:	701a      	strb	r2, [r3, #0]
						stringColumn = 0;
 8000d6c:	4b3f      	ldr	r3, [pc, #252]	; (8000e6c <main+0x1f4>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	701a      	strb	r2, [r3, #0]
					}
				}

				if (rxData == '@'){
 8000d72:	4b37      	ldr	r3, [pc, #220]	; (8000e50 <main+0x1d8>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b40      	cmp	r3, #64	; 0x40
 8000d78:	d114      	bne.n	8000da4 <main+0x12c>
					doneTransaction = SET;
 8000d7a:	4b38      	ldr	r3, [pc, #224]	; (8000e5c <main+0x1e4>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]

					stringMatrix[stringRow][stringColumn - 1] = '\0';
 8000d80:	4b39      	ldr	r3, [pc, #228]	; (8000e68 <main+0x1f0>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	4618      	mov	r0, r3
 8000d86:	4b39      	ldr	r3, [pc, #228]	; (8000e6c <main+0x1f4>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	4938      	ldr	r1, [pc, #224]	; (8000e70 <main+0x1f8>)
 8000d8e:	2234      	movs	r2, #52	; 0x34
 8000d90:	fb00 f202 	mul.w	r2, r0, r2
 8000d94:	440a      	add	r2, r1
 8000d96:	4413      	add	r3, r2
 8000d98:	2200      	movs	r2, #0
 8000d9a:	701a      	strb	r2, [r3, #0]

					stringColumn = 0;
 8000d9c:	4b33      	ldr	r3, [pc, #204]	; (8000e6c <main+0x1f4>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	701a      	strb	r2, [r3, #0]
 8000da2:	e019      	b.n	8000dd8 <main+0x160>

				}else if (rxData == 'z'){
 8000da4:	4b2a      	ldr	r3, [pc, #168]	; (8000e50 <main+0x1d8>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	2b7a      	cmp	r3, #122	; 0x7a
 8000daa:	d115      	bne.n	8000dd8 <main+0x160>

					memset(stringMatrix, 0, sizeof(stringMatrix));
 8000dac:	f44f 6229 	mov.w	r2, #2704	; 0xa90
 8000db0:	2100      	movs	r1, #0
 8000db2:	482f      	ldr	r0, [pc, #188]	; (8000e70 <main+0x1f8>)
 8000db4:	f003 ffbe 	bl	8004d34 <memset>
					stringRow    = 0;
 8000db8:	4b2b      	ldr	r3, [pc, #172]	; (8000e68 <main+0x1f0>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	701a      	strb	r2, [r3, #0]
					stringColumn = 0;
 8000dbe:	4b2b      	ldr	r3, [pc, #172]	; (8000e6c <main+0x1f4>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	701a      	strb	r2, [r3, #0]
					writeMsg(&handlerUSART, "\n------String Vaciado-----\n\r");
 8000dc4:	492b      	ldr	r1, [pc, #172]	; (8000e74 <main+0x1fc>)
 8000dc6:	4827      	ldr	r0, [pc, #156]	; (8000e64 <main+0x1ec>)
 8000dc8:	f003 febc 	bl	8004b44 <writeMsg>
					writeMsg(&handlerUSART, msg_InsertGrid);
 8000dcc:	4b2a      	ldr	r3, [pc, #168]	; (8000e78 <main+0x200>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4824      	ldr	r0, [pc, #144]	; (8000e64 <main+0x1ec>)
 8000dd4:	f003 feb6 	bl	8004b44 <writeMsg>
				}

				rxData = '\0';
 8000dd8:	4b1d      	ldr	r3, [pc, #116]	; (8000e50 <main+0x1d8>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	701a      	strb	r2, [r3, #0]

			}

			if (doneTransaction){
 8000dde:	4b1f      	ldr	r3, [pc, #124]	; (8000e5c <main+0x1e4>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f43f af55 	beq.w	8000c92 <main+0x1a>

				starWorking = findShorterWay(stringMatrix, readableGrid, costs, &handlerAstarParameters, &handlerCostsAstar, shorterWay);
 8000de8:	4b24      	ldr	r3, [pc, #144]	; (8000e7c <main+0x204>)
 8000dea:	9301      	str	r3, [sp, #4]
 8000dec:	4b24      	ldr	r3, [pc, #144]	; (8000e80 <main+0x208>)
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	4b24      	ldr	r3, [pc, #144]	; (8000e84 <main+0x20c>)
 8000df2:	4a25      	ldr	r2, [pc, #148]	; (8000e88 <main+0x210>)
 8000df4:	4925      	ldr	r1, [pc, #148]	; (8000e8c <main+0x214>)
 8000df6:	481e      	ldr	r0, [pc, #120]	; (8000e70 <main+0x1f8>)
 8000df8:	f000 fa66 	bl	80012c8 <findShorterWay>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	b2da      	uxtb	r2, r3
 8000e00:	4b23      	ldr	r3, [pc, #140]	; (8000e90 <main+0x218>)
 8000e02:	701a      	strb	r2, [r3, #0]

				if (starWorking){
 8000e04:	4b22      	ldr	r3, [pc, #136]	; (8000e90 <main+0x218>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d105      	bne.n	8000e18 <main+0x1a0>
					// si se llego hasta aca es porque Astar si funciona correctamente
				}else{
					writeMsg(&handlerUSART, msg_NotWorking);
 8000e0c:	4b21      	ldr	r3, [pc, #132]	; (8000e94 <main+0x21c>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4619      	mov	r1, r3
 8000e12:	4814      	ldr	r0, [pc, #80]	; (8000e64 <main+0x1ec>)
 8000e14:	f003 fe96 	bl	8004b44 <writeMsg>
				}
				memset(stringMatrix, 0, sizeof(stringMatrix));
 8000e18:	f44f 6229 	mov.w	r2, #2704	; 0xa90
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4814      	ldr	r0, [pc, #80]	; (8000e70 <main+0x1f8>)
 8000e20:	f003 ff88 	bl	8004d34 <memset>
				stringRow    = 0;
 8000e24:	4b10      	ldr	r3, [pc, #64]	; (8000e68 <main+0x1f0>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	701a      	strb	r2, [r3, #0]
				stringColumn = 0;
 8000e2a:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <main+0x1f4>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	701a      	strb	r2, [r3, #0]
				writeMsg(&handlerUSART, "\n------String Vaciado-----\n \r");
 8000e30:	4919      	ldr	r1, [pc, #100]	; (8000e98 <main+0x220>)
 8000e32:	480c      	ldr	r0, [pc, #48]	; (8000e64 <main+0x1ec>)
 8000e34:	f003 fe86 	bl	8004b44 <writeMsg>

				flagAstar = RESET;
 8000e38:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <main+0x1d4>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]

				doneTransaction = RESET;
 8000e3e:	4b07      	ldr	r3, [pc, #28]	; (8000e5c <main+0x1e4>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	701a      	strb	r2, [r3, #0]
		if (!flagAstar){
 8000e44:	e725      	b.n	8000c92 <main+0x1a>
 8000e46:	bf00      	nop
 8000e48:	e000ed00 	.word	0xe000ed00
 8000e4c:	20000e56 	.word	0x20000e56
 8000e50:	20000356 	.word	0x20000356
 8000e54:	20000354 	.word	0x20000354
 8000e58:	20000314 	.word	0x20000314
 8000e5c:	20000355 	.word	0x20000355
 8000e60:	080093c8 	.word	0x080093c8
 8000e64:	2000022c 	.word	0x2000022c
 8000e68:	20000e55 	.word	0x20000e55
 8000e6c:	20000e54 	.word	0x20000e54
 8000e70:	200003c4 	.word	0x200003c4
 8000e74:	080093dc 	.word	0x080093dc
 8000e78:	20000004 	.word	0x20000004
 8000e7c:	20011754 	.word	0x20011754
 8000e80:	200002cc 	.word	0x200002cc
 8000e84:	200002c0 	.word	0x200002c0
 8000e88:	20000f44 	.word	0x20000f44
 8000e8c:	20010cc4 	.word	0x20010cc4
 8000e90:	20000e57 	.word	0x20000e57
 8000e94:	20000000 	.word	0x20000000
 8000e98:	080093fc 	.word	0x080093fc

08000e9c <inSystem>:
		}
	}// FIN DEL LOOP
}


void inSystem (void){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0


	// Activamos la maxima velocidad del microcontrolador
	RCC_enableMaxFrequencies(RCC_100MHz);
 8000ea0:	2008      	movs	r0, #8
 8000ea2:	f002 fee3 	bl	8003c6c <RCC_enableMaxFrequencies>
//	handlerMCO2Show.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
//	GPIO_Config(&handlerMCO2Show);

	//BLINKY LED

	handlerPinA5.pGPIOx = GPIOA;
 8000ea6:	4b41      	ldr	r3, [pc, #260]	; (8000fac <inSystem+0x110>)
 8000ea8:	4a41      	ldr	r2, [pc, #260]	; (8000fb0 <inSystem+0x114>)
 8000eaa:	601a      	str	r2, [r3, #0]
	handlerPinA5.GPIO_PinConfig.GPIO_PinAltFunMode = AF0;
 8000eac:	4b3f      	ldr	r3, [pc, #252]	; (8000fac <inSystem+0x110>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	725a      	strb	r2, [r3, #9]
	handlerPinA5.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000eb2:	4b3e      	ldr	r3, [pc, #248]	; (8000fac <inSystem+0x110>)
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	715a      	strb	r2, [r3, #5]
	handlerPinA5.GPIO_PinConfig.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 8000eb8:	4b3c      	ldr	r3, [pc, #240]	; (8000fac <inSystem+0x110>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	721a      	strb	r2, [r3, #8]
	handlerPinA5.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000ebe:	4b3b      	ldr	r3, [pc, #236]	; (8000fac <inSystem+0x110>)
 8000ec0:	2205      	movs	r2, #5
 8000ec2:	711a      	strb	r2, [r3, #4]
	handlerPinA5.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000ec4:	4b39      	ldr	r3, [pc, #228]	; (8000fac <inSystem+0x110>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	71da      	strb	r2, [r3, #7]
	handlerPinA5.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_FAST;
 8000eca:	4b38      	ldr	r3, [pc, #224]	; (8000fac <inSystem+0x110>)
 8000ecc:	2202      	movs	r2, #2
 8000ece:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinA5);
 8000ed0:	4836      	ldr	r0, [pc, #216]	; (8000fac <inSystem+0x110>)
 8000ed2:	f002 fd3d 	bl	8003950 <GPIO_Config>
	GPIO_WritePin(&handlerPinA5, SET);
 8000ed6:	2101      	movs	r1, #1
 8000ed8:	4834      	ldr	r0, [pc, #208]	; (8000fac <inSystem+0x110>)
 8000eda:	f002 fe63 	bl	8003ba4 <GPIO_WritePin>

	handlerTimerBlinky.ptrTIMx                           = TIM3;
 8000ede:	4b35      	ldr	r3, [pc, #212]	; (8000fb4 <inSystem+0x118>)
 8000ee0:	4a35      	ldr	r2, [pc, #212]	; (8000fb8 <inSystem+0x11c>)
 8000ee2:	601a      	str	r2, [r3, #0]
	handlerTimerBlinky.TIMx_Config.TIMx_interruptEnable  = BTIMER_ENABLE_INTERRUPT;
 8000ee4:	4b33      	ldr	r3, [pc, #204]	; (8000fb4 <inSystem+0x118>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	741a      	strb	r2, [r3, #16]
	handlerTimerBlinky.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8000eea:	4b32      	ldr	r3, [pc, #200]	; (8000fb4 <inSystem+0x118>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	711a      	strb	r2, [r3, #4]
	handlerTimerBlinky.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_100us;
 8000ef0:	4b30      	ldr	r3, [pc, #192]	; (8000fb4 <inSystem+0x118>)
 8000ef2:	f242 7210 	movw	r2, #10000	; 0x2710
 8000ef6:	609a      	str	r2, [r3, #8]
	handlerTimerBlinky.TIMx_Config.TIMx_period           = 1000;
 8000ef8:	4b2e      	ldr	r3, [pc, #184]	; (8000fb4 <inSystem+0x118>)
 8000efa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000efe:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTimerBlinky);
 8000f00:	482c      	ldr	r0, [pc, #176]	; (8000fb4 <inSystem+0x118>)
 8000f02:	f002 f947 	bl	8003194 <BasicTimer_Config>
	startTimer(&handlerTimerBlinky);
 8000f06:	482b      	ldr	r0, [pc, #172]	; (8000fb4 <inSystem+0x118>)
 8000f08:	f002 fd10 	bl	800392c <startTimer>
	///////////////////////////////////////////Comunicación serial para comandos //////////////////////////////////////////////


	//Comunicacion serial

	handlerPinRx.pGPIOx                             = GPIOA;
 8000f0c:	4b2b      	ldr	r3, [pc, #172]	; (8000fbc <inSystem+0x120>)
 8000f0e:	4a28      	ldr	r2, [pc, #160]	; (8000fb0 <inSystem+0x114>)
 8000f10:	601a      	str	r2, [r3, #0]
	handlerPinRx.GPIO_PinConfig.GPIO_PinAltFunMode  = AF7;
 8000f12:	4b2a      	ldr	r3, [pc, #168]	; (8000fbc <inSystem+0x120>)
 8000f14:	2207      	movs	r2, #7
 8000f16:	725a      	strb	r2, [r3, #9]
	handlerPinRx.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8000f18:	4b28      	ldr	r3, [pc, #160]	; (8000fbc <inSystem+0x120>)
 8000f1a:	2202      	movs	r2, #2
 8000f1c:	715a      	strb	r2, [r3, #5]
	handlerPinRx.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000f1e:	4b27      	ldr	r3, [pc, #156]	; (8000fbc <inSystem+0x120>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	721a      	strb	r2, [r3, #8]
	handlerPinRx.GPIO_PinConfig.GPIO_PinNumber      = PIN_3;
 8000f24:	4b25      	ldr	r3, [pc, #148]	; (8000fbc <inSystem+0x120>)
 8000f26:	2203      	movs	r2, #3
 8000f28:	711a      	strb	r2, [r3, #4]
	handlerPinRx.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f2a:	4b24      	ldr	r3, [pc, #144]	; (8000fbc <inSystem+0x120>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	71da      	strb	r2, [r3, #7]
	handlerPinRx.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 8000f30:	4b22      	ldr	r3, [pc, #136]	; (8000fbc <inSystem+0x120>)
 8000f32:	2203      	movs	r2, #3
 8000f34:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinRx);
 8000f36:	4821      	ldr	r0, [pc, #132]	; (8000fbc <inSystem+0x120>)
 8000f38:	f002 fd0a 	bl	8003950 <GPIO_Config>

	handlerPinTx.pGPIOx                             = GPIOA;
 8000f3c:	4b20      	ldr	r3, [pc, #128]	; (8000fc0 <inSystem+0x124>)
 8000f3e:	4a1c      	ldr	r2, [pc, #112]	; (8000fb0 <inSystem+0x114>)
 8000f40:	601a      	str	r2, [r3, #0]
	handlerPinTx.GPIO_PinConfig.GPIO_PinAltFunMode  = AF7;
 8000f42:	4b1f      	ldr	r3, [pc, #124]	; (8000fc0 <inSystem+0x124>)
 8000f44:	2207      	movs	r2, #7
 8000f46:	725a      	strb	r2, [r3, #9]
	handlerPinTx.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8000f48:	4b1d      	ldr	r3, [pc, #116]	; (8000fc0 <inSystem+0x124>)
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	715a      	strb	r2, [r3, #5]
	handlerPinTx.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000f4e:	4b1c      	ldr	r3, [pc, #112]	; (8000fc0 <inSystem+0x124>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	721a      	strb	r2, [r3, #8]
	handlerPinTx.GPIO_PinConfig.GPIO_PinNumber      = PIN_2;
 8000f54:	4b1a      	ldr	r3, [pc, #104]	; (8000fc0 <inSystem+0x124>)
 8000f56:	2202      	movs	r2, #2
 8000f58:	711a      	strb	r2, [r3, #4]
	handlerPinTx.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f5a:	4b19      	ldr	r3, [pc, #100]	; (8000fc0 <inSystem+0x124>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	71da      	strb	r2, [r3, #7]
	handlerPinTx.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 8000f60:	4b17      	ldr	r3, [pc, #92]	; (8000fc0 <inSystem+0x124>)
 8000f62:	2203      	movs	r2, #3
 8000f64:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinTx);
 8000f66:	4816      	ldr	r0, [pc, #88]	; (8000fc0 <inSystem+0x124>)
 8000f68:	f002 fcf2 	bl	8003950 <GPIO_Config>

	handlerUSART.ptrUSARTx                      = USART2;
 8000f6c:	4b15      	ldr	r3, [pc, #84]	; (8000fc4 <inSystem+0x128>)
 8000f6e:	4a16      	ldr	r2, [pc, #88]	; (8000fc8 <inSystem+0x12c>)
 8000f70:	601a      	str	r2, [r3, #0]
	handlerUSART.USART_Config.USART_MCUvelocity = USART_50MHz_VELOCITY;
 8000f72:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <inSystem+0x128>)
 8000f74:	4a15      	ldr	r2, [pc, #84]	; (8000fcc <inSystem+0x130>)
 8000f76:	60da      	str	r2, [r3, #12]
	handlerUSART.USART_Config.USART_baudrate    = USART_BAUDRATE_19200;
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <inSystem+0x128>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	71da      	strb	r2, [r3, #7]
	handlerUSART.USART_Config.USART_enableInRx  = USART_INTERRUPT_RX_ENABLE;
 8000f7e:	4b11      	ldr	r3, [pc, #68]	; (8000fc4 <inSystem+0x128>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	715a      	strb	r2, [r3, #5]
	handlerUSART.USART_Config.USART_enableInTx  = USART_INTERRUPT_TX_DISABLE;
 8000f84:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <inSystem+0x128>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	711a      	strb	r2, [r3, #4]
	handlerUSART.USART_Config.USART_mode        = USART_MODE_RXTX;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <inSystem+0x128>)
 8000f8c:	2202      	movs	r2, #2
 8000f8e:	719a      	strb	r2, [r3, #6]
	handlerUSART.USART_Config.USART_parity      = USART_PARITY_NONE;
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <inSystem+0x128>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	725a      	strb	r2, [r3, #9]
	handlerUSART.USART_Config.USART_stopbits    = USART_STOPBIT_1;
 8000f96:	4b0b      	ldr	r3, [pc, #44]	; (8000fc4 <inSystem+0x128>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	729a      	strb	r2, [r3, #10]
	handlerUSART.USART_Config.USART_datasize    = USART_DATASIZE_8BIT;
 8000f9c:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <inSystem+0x128>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	721a      	strb	r2, [r3, #8]
	USART_Config(&handlerUSART);
 8000fa2:	4808      	ldr	r0, [pc, #32]	; (8000fc4 <inSystem+0x128>)
 8000fa4:	f003 f9e0 	bl	8004368 <USART_Config>


}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	200001f4 	.word	0x200001f4
 8000fb0:	40020000 	.word	0x40020000
 8000fb4:	20000218 	.word	0x20000218
 8000fb8:	40000400 	.word	0x40000400
 8000fbc:	20000200 	.word	0x20000200
 8000fc0:	2000020c 	.word	0x2000020c
 8000fc4:	2000022c 	.word	0x2000022c
 8000fc8:	40004400 	.word	0x40004400
 8000fcc:	02faf080 	.word	0x02faf080

08000fd0 <parseCommands>:


void parseCommands(char *stringVector){
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af04      	add	r7, sp, #16
 8000fd6:	6078      	str	r0, [r7, #4]

	sscanf(stringVector, "%s %u %u %u %s", cmd ,&firstParameter, &secondParameter, &thirdParameter, userMsg);
 8000fd8:	4b2b      	ldr	r3, [pc, #172]	; (8001088 <parseCommands+0xb8>)
 8000fda:	9302      	str	r3, [sp, #8]
 8000fdc:	4b2b      	ldr	r3, [pc, #172]	; (800108c <parseCommands+0xbc>)
 8000fde:	9301      	str	r3, [sp, #4]
 8000fe0:	4b2b      	ldr	r3, [pc, #172]	; (8001090 <parseCommands+0xc0>)
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	4b2b      	ldr	r3, [pc, #172]	; (8001094 <parseCommands+0xc4>)
 8000fe6:	4a2c      	ldr	r2, [pc, #176]	; (8001098 <parseCommands+0xc8>)
 8000fe8:	492c      	ldr	r1, [pc, #176]	; (800109c <parseCommands+0xcc>)
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f004 fc24 	bl	8005838 <siscanf>


	if (strcmp(cmd, "help") == 0){
 8000ff0:	492b      	ldr	r1, [pc, #172]	; (80010a0 <parseCommands+0xd0>)
 8000ff2:	4829      	ldr	r0, [pc, #164]	; (8001098 <parseCommands+0xc8>)
 8000ff4:	f7ff f8f4 	bl	80001e0 <strcmp>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d108      	bne.n	8001010 <parseCommands+0x40>

		writeMsg(&handlerUSART, "HELP MENU CMD : \n");
 8000ffe:	4929      	ldr	r1, [pc, #164]	; (80010a4 <parseCommands+0xd4>)
 8001000:	4829      	ldr	r0, [pc, #164]	; (80010a8 <parseCommands+0xd8>)
 8001002:	f003 fd9f 	bl	8004b44 <writeMsg>
		writeMsg(&handlerUSART, "1)  astar #parallel Distance #diagonal Distance  \n");
 8001006:	4929      	ldr	r1, [pc, #164]	; (80010ac <parseCommands+0xdc>)
 8001008:	4827      	ldr	r0, [pc, #156]	; (80010a8 <parseCommands+0xd8>)
 800100a:	f003 fd9b 	bl	8004b44 <writeMsg>

	}



}
 800100e:	e036      	b.n	800107e <parseCommands+0xae>
	}else if (strcmp(cmd, "astar") == 0){
 8001010:	4927      	ldr	r1, [pc, #156]	; (80010b0 <parseCommands+0xe0>)
 8001012:	4821      	ldr	r0, [pc, #132]	; (8001098 <parseCommands+0xc8>)
 8001014:	f7ff f8e4 	bl	80001e0 <strcmp>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d12f      	bne.n	800107e <parseCommands+0xae>
		handlerAstarParameters.parallelDistance  = firstParameter;
 800101e:	4b1d      	ldr	r3, [pc, #116]	; (8001094 <parseCommands+0xc4>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	ee07 3a90 	vmov	s15, r3
 8001026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800102a:	4b22      	ldr	r3, [pc, #136]	; (80010b4 <parseCommands+0xe4>)
 800102c:	edc3 7a00 	vstr	s15, [r3]
		handlerAstarParameters.diagonalDiastance = secondParameter;
 8001030:	4b17      	ldr	r3, [pc, #92]	; (8001090 <parseCommands+0xc0>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	ee07 3a90 	vmov	s15, r3
 8001038:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800103c:	4b1d      	ldr	r3, [pc, #116]	; (80010b4 <parseCommands+0xe4>)
 800103e:	edc3 7a01 	vstr	s15, [r3, #4]
		writeMsg(&handlerUSART, msg_InsertGrid);
 8001042:	4b1d      	ldr	r3, [pc, #116]	; (80010b8 <parseCommands+0xe8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4619      	mov	r1, r3
 8001048:	4817      	ldr	r0, [pc, #92]	; (80010a8 <parseCommands+0xd8>)
 800104a:	f003 fd7b 	bl	8004b44 <writeMsg>
		writeMsg(&handlerUSART, "\n_____________Insert * for  empty space______________\n");
 800104e:	491b      	ldr	r1, [pc, #108]	; (80010bc <parseCommands+0xec>)
 8001050:	4815      	ldr	r0, [pc, #84]	; (80010a8 <parseCommands+0xd8>)
 8001052:	f003 fd77 	bl	8004b44 <writeMsg>
		writeMsg(&handlerUSART, "\n_____________Insert e for  the end space____________\n");
 8001056:	491a      	ldr	r1, [pc, #104]	; (80010c0 <parseCommands+0xf0>)
 8001058:	4813      	ldr	r0, [pc, #76]	; (80010a8 <parseCommands+0xd8>)
 800105a:	f003 fd73 	bl	8004b44 <writeMsg>
		writeMsg(&handlerUSART, "\n_____________Insert s for  the start space__________\n");
 800105e:	4919      	ldr	r1, [pc, #100]	; (80010c4 <parseCommands+0xf4>)
 8001060:	4811      	ldr	r0, [pc, #68]	; (80010a8 <parseCommands+0xd8>)
 8001062:	f003 fd6f 	bl	8004b44 <writeMsg>
		writeMsg(&handlerUSART, "\n_____________Insert # for  obstacule________________\n");
 8001066:	4918      	ldr	r1, [pc, #96]	; (80010c8 <parseCommands+0xf8>)
 8001068:	480f      	ldr	r0, [pc, #60]	; (80010a8 <parseCommands+0xd8>)
 800106a:	f003 fd6b 	bl	8004b44 <writeMsg>
		initSerialComunication(&handlerUSART, &handlerPinRx, &handlerPinTx);
 800106e:	4a17      	ldr	r2, [pc, #92]	; (80010cc <parseCommands+0xfc>)
 8001070:	4917      	ldr	r1, [pc, #92]	; (80010d0 <parseCommands+0x100>)
 8001072:	480d      	ldr	r0, [pc, #52]	; (80010a8 <parseCommands+0xd8>)
 8001074:	f002 f806 	bl	8003084 <initSerialComunication>
		flagAstar = SET;
 8001078:	4b16      	ldr	r3, [pc, #88]	; (80010d4 <parseCommands+0x104>)
 800107a:	2201      	movs	r2, #1
 800107c:	701a      	strb	r2, [r3, #0]
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000384 	.word	0x20000384
 800108c:	20000380 	.word	0x20000380
 8001090:	2000037c 	.word	0x2000037c
 8001094:	20000378 	.word	0x20000378
 8001098:	20000358 	.word	0x20000358
 800109c:	0800941c 	.word	0x0800941c
 80010a0:	0800942c 	.word	0x0800942c
 80010a4:	08009434 	.word	0x08009434
 80010a8:	2000022c 	.word	0x2000022c
 80010ac:	08009448 	.word	0x08009448
 80010b0:	0800947c 	.word	0x0800947c
 80010b4:	200002c0 	.word	0x200002c0
 80010b8:	20000004 	.word	0x20000004
 80010bc:	08009484 	.word	0x08009484
 80010c0:	080094bc 	.word	0x080094bc
 80010c4:	080094f4 	.word	0x080094f4
 80010c8:	0800952c 	.word	0x0800952c
 80010cc:	2000020c 	.word	0x2000020c
 80010d0:	20000200 	.word	0x20000200
 80010d4:	20000e56 	.word	0x20000e56

080010d8 <usart2Rx_Callback>:



// Interrupcion usart 1
void usart2Rx_Callback(void){
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0

	rxData = getRxData();
 80010dc:	f003 fd5a 	bl	8004b94 <getRxData>
 80010e0:	4603      	mov	r3, r0
 80010e2:	461a      	mov	r2, r3
 80010e4:	4b01      	ldr	r3, [pc, #4]	; (80010ec <usart2Rx_Callback+0x14>)
 80010e6:	701a      	strb	r2, [r3, #0]

}
 80010e8:	bf00      	nop
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000356 	.word	0x20000356

080010f0 <BasicTimer3_Callback>:

//Interrupción Timer 3
void BasicTimer3_Callback(void){
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0

	GPIOxTooglePin(&handlerPinA5);
 80010f4:	4802      	ldr	r0, [pc, #8]	; (8001100 <BasicTimer3_Callback+0x10>)
 80010f6:	f002 fda1 	bl	8003c3c <GPIOxTooglePin>

}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	200001f4 	.word	0x200001f4

08001104 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800110e:	4b0f      	ldr	r3, [pc, #60]	; (800114c <ITM_SendChar+0x48>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a0e      	ldr	r2, [pc, #56]	; (800114c <ITM_SendChar+0x48>)
 8001114:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001118:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 800111a:	4b0d      	ldr	r3, [pc, #52]	; (8001150 <ITM_SendChar+0x4c>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a0c      	ldr	r2, [pc, #48]	; (8001150 <ITM_SendChar+0x4c>)
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001126:	bf00      	nop
 8001128:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	2b00      	cmp	r3, #0
 8001134:	d0f8      	beq.n	8001128 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8001136:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	6013      	str	r3, [r2, #0]
}
 800113e:	bf00      	nop
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	e000edfc 	.word	0xe000edfc
 8001150:	e0000e00 	.word	0xe0000e00

08001154 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
	return 1;
 8001158:	2301      	movs	r3, #1
}
 800115a:	4618      	mov	r0, r3
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <_kill>:

int _kill(int pid, int sig)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800116e:	f003 fdaf 	bl	8004cd0 <__errno>
 8001172:	4603      	mov	r3, r0
 8001174:	2216      	movs	r2, #22
 8001176:	601a      	str	r2, [r3, #0]
	return -1;
 8001178:	f04f 33ff 	mov.w	r3, #4294967295
}
 800117c:	4618      	mov	r0, r3
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <_exit>:

void _exit (int status)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800118c:	f04f 31ff 	mov.w	r1, #4294967295
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f7ff ffe7 	bl	8001164 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001196:	e7fe      	b.n	8001196 <_exit+0x12>

08001198 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
 80011a8:	e00a      	b.n	80011c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80011aa:	f3af 8000 	nop.w
 80011ae:	4601      	mov	r1, r0
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	1c5a      	adds	r2, r3, #1
 80011b4:	60ba      	str	r2, [r7, #8]
 80011b6:	b2ca      	uxtb	r2, r1
 80011b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	3301      	adds	r3, #1
 80011be:	617b      	str	r3, [r7, #20]
 80011c0:	697a      	ldr	r2, [r7, #20]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	dbf0      	blt.n	80011aa <_read+0x12>
	}

return len;
 80011c8:	687b      	ldr	r3, [r7, #4]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b086      	sub	sp, #24
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	60f8      	str	r0, [r7, #12]
 80011da:	60b9      	str	r1, [r7, #8]
 80011dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
 80011e2:	e009      	b.n	80011f8 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	1c5a      	adds	r2, r3, #1
 80011e8:	60ba      	str	r2, [r7, #8]
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff89 	bl	8001104 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	3301      	adds	r3, #1
 80011f6:	617b      	str	r3, [r7, #20]
 80011f8:	697a      	ldr	r2, [r7, #20]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	dbf1      	blt.n	80011e4 <_write+0x12>
	}
	return len;
 8001200:	687b      	ldr	r3, [r7, #4]
}
 8001202:	4618      	mov	r0, r3
 8001204:	3718      	adds	r7, #24
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <_close>:

int _close(int file)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
	return -1;
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001216:	4618      	mov	r0, r3
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001222:	b480      	push	{r7}
 8001224:	b083      	sub	sp, #12
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
 800122a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001232:	605a      	str	r2, [r3, #4]
	return 0;
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr

08001242 <_isatty>:

int _isatty(int file)
{
 8001242:	b480      	push	{r7}
 8001244:	b083      	sub	sp, #12
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
	return 1;
 800124a:	2301      	movs	r3, #1
}
 800124c:	4618      	mov	r0, r3
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
	return 0;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3714      	adds	r7, #20
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
	...

08001274 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001274:	480d      	ldr	r0, [pc, #52]	; (80012ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001276:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001278:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800127c:	480c      	ldr	r0, [pc, #48]	; (80012b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800127e:	490d      	ldr	r1, [pc, #52]	; (80012b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001280:	4a0d      	ldr	r2, [pc, #52]	; (80012b8 <LoopForever+0xe>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001284:	e002      	b.n	800128c <LoopCopyDataInit>

08001286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800128a:	3304      	adds	r3, #4

0800128c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800128c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001290:	d3f9      	bcc.n	8001286 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001292:	4a0a      	ldr	r2, [pc, #40]	; (80012bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001294:	4c0a      	ldr	r4, [pc, #40]	; (80012c0 <LoopForever+0x16>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001298:	e001      	b.n	800129e <LoopFillZerobss>

0800129a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800129a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800129c:	3204      	adds	r2, #4

0800129e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012a0:	d3fb      	bcc.n	800129a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012a2:	f003 fd1b 	bl	8004cdc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012a6:	f7ff fce7 	bl	8000c78 <main>

080012aa <LoopForever>:

LoopForever:
    b LoopForever
 80012aa:	e7fe      	b.n	80012aa <LoopForever>
  ldr   r0, =_estack
 80012ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012b4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80012b8:	08009aa0 	.word	0x08009aa0
  ldr r2, =_sbss
 80012bc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80012c0:	20011aa0 	.word	0x20011aa0

080012c4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012c4:	e7fe      	b.n	80012c4 <ADC_IRQHandler>
	...

080012c8 <findShorterWay>:
int findShorterWay(char terminalGrid[52][52],
				   char Gridcopy[52][52],
				   float matrixCosts[52][52][6],
				   AStar_distancesHandler *parameters,
				   costChangesAndPos_t *ptrChanges,
				   int shorterWay[100][2]){
 80012c8:	b590      	push	{r4, r7, lr}
 80012ca:	f5ad 5dfb 	sub.w	sp, sp, #8032	; 0x1f60
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	f507 6477 	add.w	r4, r7, #3952	; 0xf70
 80012d6:	f6a4 7464 	subw	r4, r4, #3940	; 0xf64
 80012da:	6020      	str	r0, [r4, #0]
 80012dc:	f507 6077 	add.w	r0, r7, #3952	; 0xf70
 80012e0:	f6a0 7068 	subw	r0, r0, #3944	; 0xf68
 80012e4:	6001      	str	r1, [r0, #0]
 80012e6:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 80012ea:	f6a1 716c 	subw	r1, r1, #3948	; 0xf6c
 80012ee:	600a      	str	r2, [r1, #0]
 80012f0:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 80012f4:	f5a2 6277 	sub.w	r2, r2, #3952	; 0xf70
 80012f8:	6013      	str	r3, [r2, #0]

	writeMsg(&handlerAstarUsart, "\n______________Comencemos el viaje_____________\n");
 80012fa:	49b5      	ldr	r1, [pc, #724]	; (80015d0 <findShorterWay+0x308>)
 80012fc:	48b5      	ldr	r0, [pc, #724]	; (80015d4 <findShorterWay+0x30c>)
 80012fe:	f003 fc21 	bl	8004b44 <writeMsg>

	// seteamos las variables locales a usar
	char nineSlotsMatriz[3][3] = {0}; // matriz que tomara una parte de redeableGrid para analisis
 8001302:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 8001306:	f103 0318 	add.w	r3, r3, #24
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]
 8001310:	721a      	strb	r2, [r3, #8]
	uint8_t shorterWayFound = RESET;
 8001312:	2300      	movs	r3, #0
 8001314:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001318:	f102 020f 	add.w	r2, r2, #15
 800131c:	7013      	strb	r3, [r2, #0]
	uint8_t i = 0;
 800131e:	2300      	movs	r3, #0
 8001320:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001324:	f102 020e 	add.w	r2, r2, #14
 8001328:	7013      	strb	r3, [r2, #0]
	uint8_t j = 0;
 800132a:	2300      	movs	r3, #0
 800132c:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001330:	f102 020d 	add.w	r2, r2, #13
 8001334:	7013      	strb	r3, [r2, #0]
	int position[2];
	uint8_t numberOfPositions = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800133c:	f102 020c 	add.w	r2, r2, #12
 8001340:	7013      	strb	r3, [r2, #0]
	uint8_t counter = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001348:	f102 020b 	add.w	r2, r2, #11
 800134c:	7013      	strb	r3, [r2, #0]
	uint8_t counterStudy = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001354:	f102 020a 	add.w	r2, r2, #10
 8001358:	7013      	strb	r3, [r2, #0]
	//matriz donde se almacenaran en orden ascendente los F cost de las posiciones en estado de Open, esta si tendra un valor maximo y dos columnas, donde
	// Se almacenara el F cost en la primera y el Hcost en la segunda,
	float decisionMatrix[500][4] = {0};
 800135a:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 800135e:	f5a3 6376 	sub.w	r3, r3, #3936	; 0xf60
 8001362:	4618      	mov	r0, r3
 8001364:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8001368:	461a      	mov	r2, r3
 800136a:	2100      	movs	r1, #0
 800136c:	f003 fce2 	bl	8004d34 <memset>



	// Primero seteamos dentro de los valores de los parametros cuales son los valores de las filas y las columnas
	parameters->numberOfRows    = getRows(terminalGrid);
 8001370:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001374:	f6a3 7364 	subw	r3, r3, #3940	; 0xf64
 8001378:	6818      	ldr	r0, [r3, #0]
 800137a:	f001 fd63 	bl	8002e44 <getRows>
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001386:	f5a3 6377 	sub.w	r3, r3, #3952	; 0xf70
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	721a      	strb	r2, [r3, #8]
	parameters->numberOfColumns = getColums(terminalGrid);
 800138e:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001392:	f6a3 7364 	subw	r3, r3, #3940	; 0xf64
 8001396:	6818      	ldr	r0, [r3, #0]
 8001398:	f001 fd78 	bl	8002e8c <getColums>
 800139c:	4603      	mov	r3, r0
 800139e:	461a      	mov	r2, r3
 80013a0:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 80013a4:	f5a3 6377 	sub.w	r3, r3, #3952	; 0xf70
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	725a      	strb	r2, [r3, #9]

	//Segundo construimos nuestra matriz dinamicamente repartida
	buildMatrixCopy(parameters, terminalGrid, Gridcopy);
 80013ac:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 80013b0:	f6a3 7268 	subw	r2, r3, #3944	; 0xf68
 80013b4:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 80013b8:	f6a3 7164 	subw	r1, r3, #3940	; 0xf64
 80013bc:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 80013c0:	f5a3 6377 	sub.w	r3, r3, #3952	; 0xf70
 80013c4:	6812      	ldr	r2, [r2, #0]
 80013c6:	6809      	ldr	r1, [r1, #0]
 80013c8:	6818      	ldr	r0, [r3, #0]
 80013ca:	f001 fce8 	bl	8002d9e <buildMatrixCopy>
	//Variables que dependen del analisis respectivo,y el H cost que es la heuristica el cual es un valor
	// fijo Se tendra entonces una matriz de arrays donde se almacenaran
	// los valores como siguen, [Gcost, Fcost, Hcost]

    //Cuarto, seteamos la matriz heuristica, la cual es la ultima matriz de el bloque de tres de la matriz de costos
    if (setHeuristic(parameters, ptrChanges, matrixCosts, Gridcopy)){
 80013ce:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 80013d2:	f6a3 7368 	subw	r3, r3, #3944	; 0xf68
 80013d6:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 80013da:	f6a2 726c 	subw	r2, r2, #3948	; 0xf6c
 80013de:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 80013e2:	f5a1 6077 	sub.w	r0, r1, #3952	; 0xf70
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6812      	ldr	r2, [r2, #0]
 80013ea:	f507 51fc 	add.w	r1, r7, #8064	; 0x1f80
 80013ee:	6809      	ldr	r1, [r1, #0]
 80013f0:	6800      	ldr	r0, [r0, #0]
 80013f2:	f001 fa4b 	bl	800288c <setHeuristic>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d013      	beq.n	8001424 <findShorterWay+0x15c>
    	// Si estamos aqui todo salio correctamente, el programa puede seguir su curso
    	__NOP();
 80013fc:	bf00      	nop
    	return 0;
    }

    // Seteada la heuristica AQUI COMIENZA EL ALGORITMO A TRABAJAR, seteamos el punto de inicio y lo guardamos dentro de la estructura
    // correspondiente
    if(findStart(Gridcopy, parameters, ptrChanges)){
 80013fe:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001402:	f5a3 6177 	sub.w	r1, r3, #3952	; 0xf70
 8001406:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 800140a:	f6a3 7368 	subw	r3, r3, #3944	; 0xf68
 800140e:	f507 52fc 	add.w	r2, r7, #8064	; 0x1f80
 8001412:	6812      	ldr	r2, [r2, #0]
 8001414:	6809      	ldr	r1, [r1, #0]
 8001416:	6818      	ldr	r0, [r3, #0]
 8001418:	f001 fc55 	bl	8002cc6 <findStart>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d026      	beq.n	8001470 <findShorterWay+0x1a8>
 8001422:	e002      	b.n	800142a <findShorterWay+0x162>
    	return 0;
 8001424:	2300      	movs	r3, #0
 8001426:	f001 b96e 	b.w	8002706 <findShorterWay+0x143e>
    	// Si estamos aqui es porque se encontro el punto de inicio con exito
    	__NOP();
 800142a:	bf00      	nop
    // Comenzamos analizando los vecinos del punto de inicio, calculando para cada uno de ellos (incluyendo el punto de inicio) el Gcosto
    // y el Fcost, de todos ellos al final se selecciona aquel que tenga el F cost mas pequeño, del siguiente while no se sale hasta que se tenga el
    // Array de patents correspondiente a la ruta mas corta

    //guardamos en la posicion de analisis la posicion de start
    ptrChanges->posAnalisis[0] = ptrChanges->startPos[0];
 800142c:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001434:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	609a      	str	r2, [r3, #8]
    ptrChanges->posAnalisis[1] = ptrChanges->startPos[1];
 800143c:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001444:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	60da      	str	r2, [r3, #12]
    // Definimos tambien el estado de abierto
    ptrChanges->posOpen[0] =  ptrChanges->startPos[0];
 800144c:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001454:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	611a      	str	r2, [r3, #16]
    ptrChanges->posOpen[1] =  ptrChanges->startPos[1];
 800145c:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001464:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	615a      	str	r2, [r3, #20]


    while(!shorterWayFound){
 800146c:	f001 b801 	b.w	8002472 <findShorterWay+0x11aa>
    	return 0;
 8001470:	2300      	movs	r3, #0
 8001472:	f001 b948 	b.w	8002706 <findShorterWay+0x143e>

    	// este while actuara como un while de recorrido lineal, donde se busca analizar las posiciones i,j de los aledaños recorriendo cada punto linealmente
    	// al punto de analisis

    	//Actualizamos el punto de analisis para seguir analizando a partir del punto de análisis siguiente
    	ptrChanges->posAnalisis[0] = ptrChanges->posOpen[0];
 8001476:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	691a      	ldr	r2, [r3, #16]
 800147e:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	609a      	str	r2, [r3, #8]
    	ptrChanges->posAnalisis[1] = ptrChanges->posOpen[1];
 8001486:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	695a      	ldr	r2, [r3, #20]
 800148e:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	60da      	str	r2, [r3, #12]

    	// guardamos la matriz 3x3 de redeableGrid para analisis, para posiciones no correctas se colocan tales posiciones en 0 tipo char
    	// Y para posiciones ya analizadas se coloca una D de done.
    	for(i = 0; i < 3; i++){
 8001496:	2300      	movs	r3, #0
 8001498:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800149c:	f102 020e 	add.w	r2, r2, #14
 80014a0:	7013      	strb	r3, [r2, #0]
 80014a2:	e0ee      	b.n	8001682 <findShorterWay+0x3ba>
    		for (j = 0; j < 3; j++){
 80014a4:	2300      	movs	r3, #0
 80014a6:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80014aa:	f102 020d 	add.w	r2, r2, #13
 80014ae:	7013      	strb	r3, [r2, #0]
 80014b0:	e0d4      	b.n	800165c <findShorterWay+0x394>

    			if 	  ((ptrChanges->posAnalisis[0] + i - 1) < 0
 80014b2:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	689a      	ldr	r2, [r3, #8]
 80014ba:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80014be:	f103 030e 	add.w	r3, r3, #14
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4413      	add	r3, r2
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	dd0b      	ble.n	80014e2 <findShorterWay+0x21a>
    			    || (ptrChanges->posAnalisis[1] + j - 1) < 0) {
 80014ca:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	68da      	ldr	r2, [r3, #12]
 80014d2:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80014d6:	f103 030d 	add.w	r3, r3, #13
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	4413      	add	r3, r2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	dc16      	bgt.n	8001510 <findShorterWay+0x248>
    				// El primer caso seria cuando el puntero que estudia la matriz esta por fuera del rango , especificamente por detras del rango
    				// donde el indice seria negativo
    				nineSlotsMatriz[i][j] = '0';
 80014e2:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80014e6:	f103 030e 	add.w	r3, r3, #14
 80014ea:	781a      	ldrb	r2, [r3, #0]
 80014ec:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80014f0:	f103 030d 	add.w	r3, r3, #13
 80014f4:	7819      	ldrb	r1, [r3, #0]
 80014f6:	4613      	mov	r3, r2
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	4413      	add	r3, r2
 80014fc:	f503 53fb 	add.w	r3, r3, #8032	; 0x1f60
 8001500:	f103 0310 	add.w	r3, r3, #16
 8001504:	443b      	add	r3, r7
 8001506:	440b      	add	r3, r1
 8001508:	3b18      	subs	r3, #24
 800150a:	2230      	movs	r2, #48	; 0x30
 800150c:	701a      	strb	r2, [r3, #0]
 800150e:	e09a      	b.n	8001646 <findShorterWay+0x37e>

    			}else if ((ptrChanges->posAnalisis[0] + i - 1) > parameters->numberOfRows - 1
 8001510:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	689a      	ldr	r2, [r3, #8]
 8001518:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800151c:	f103 030e 	add.w	r3, r3, #14
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	4413      	add	r3, r2
 8001524:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001528:	f5a2 6277 	sub.w	r2, r2, #3952	; 0xf70
 800152c:	6812      	ldr	r2, [r2, #0]
 800152e:	7a12      	ldrb	r2, [r2, #8]
 8001530:	4293      	cmp	r3, r2
 8001532:	dc11      	bgt.n	8001558 <findShorterWay+0x290>
    				||    (ptrChanges->posAnalisis[1] + j - 1) > parameters->numberOfColumns - 1){
 8001534:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	68da      	ldr	r2, [r3, #12]
 800153c:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001540:	f103 030d 	add.w	r3, r3, #13
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	4413      	add	r3, r2
 8001548:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 800154c:	f5a2 6277 	sub.w	r2, r2, #3952	; 0xf70
 8001550:	6812      	ldr	r2, [r2, #0]
 8001552:	7a52      	ldrb	r2, [r2, #9]
 8001554:	4293      	cmp	r3, r2
 8001556:	dd16      	ble.n	8001586 <findShorterWay+0x2be>
    				// El segundo caso seria cuando el puntero que estudia la matriz esta por fuera del rango, especificamente por delante
    				// del rango donde el indice seria mayor al limite superior del numero de filas o columnas restado uno.
    				nineSlotsMatriz[i][j] = '0';
 8001558:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800155c:	f103 030e 	add.w	r3, r3, #14
 8001560:	781a      	ldrb	r2, [r3, #0]
 8001562:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001566:	f103 030d 	add.w	r3, r3, #13
 800156a:	7819      	ldrb	r1, [r3, #0]
 800156c:	4613      	mov	r3, r2
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	4413      	add	r3, r2
 8001572:	f503 53fb 	add.w	r3, r3, #8032	; 0x1f60
 8001576:	f103 0310 	add.w	r3, r3, #16
 800157a:	443b      	add	r3, r7
 800157c:	440b      	add	r3, r1
 800157e:	3b18      	subs	r3, #24
 8001580:	2230      	movs	r2, #48	; 0x30
 8001582:	701a      	strb	r2, [r3, #0]
 8001584:	e05f      	b.n	8001646 <findShorterWay+0x37e>
    			}else if(i == 1 && j == 1){
 8001586:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800158a:	f103 030e 	add.w	r3, r3, #14
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d121      	bne.n	80015d8 <findShorterWay+0x310>
 8001594:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001598:	f103 030d 	add.w	r3, r3, #13
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d11a      	bne.n	80015d8 <findShorterWay+0x310>
    				// Este caso corresponde con el punto de analisis , este caso no lo queremos estudiar ya que ya estaria estudiado como tal,
    				// queremos es solo estudiar sus aledanios, por lo que en esta posición colocaremos una 'P' como de Point
    				nineSlotsMatriz[i][j] = 'P';
 80015a2:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80015a6:	f103 030e 	add.w	r3, r3, #14
 80015aa:	781a      	ldrb	r2, [r3, #0]
 80015ac:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80015b0:	f103 030d 	add.w	r3, r3, #13
 80015b4:	7819      	ldrb	r1, [r3, #0]
 80015b6:	4613      	mov	r3, r2
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	4413      	add	r3, r2
 80015bc:	f503 53fb 	add.w	r3, r3, #8032	; 0x1f60
 80015c0:	f103 0310 	add.w	r3, r3, #16
 80015c4:	443b      	add	r3, r7
 80015c6:	440b      	add	r3, r1
 80015c8:	3b18      	subs	r3, #24
 80015ca:	2250      	movs	r2, #80	; 0x50
 80015cc:	701a      	strb	r2, [r3, #0]
 80015ce:	e03a      	b.n	8001646 <findShorterWay+0x37e>
 80015d0:	08009564 	.word	0x08009564
 80015d4:	20000e58 	.word	0x20000e58
    			}else{
    				// Este ultimo caso donde no se cumple lo anterior  simplemente copiamos exactamente lo mismo que aparece en la matriz de caracteres
    				nineSlotsMatriz[i][j] = Gridcopy[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1];
 80015d8:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	689a      	ldr	r2, [r3, #8]
 80015e0:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80015e4:	f103 030e 	add.w	r3, r3, #14
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	4413      	add	r3, r2
 80015ec:	461a      	mov	r2, r3
 80015ee:	2334      	movs	r3, #52	; 0x34
 80015f0:	fb02 f303 	mul.w	r3, r2, r3
 80015f4:	3b34      	subs	r3, #52	; 0x34
 80015f6:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 80015fa:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 80015fe:	6812      	ldr	r2, [r2, #0]
 8001600:	18d0      	adds	r0, r2, r3
 8001602:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	68da      	ldr	r2, [r3, #12]
 800160a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800160e:	f103 030d 	add.w	r3, r3, #13
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	4413      	add	r3, r2
 8001616:	3b01      	subs	r3, #1
 8001618:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800161c:	f102 020e 	add.w	r2, r2, #14
 8001620:	7812      	ldrb	r2, [r2, #0]
 8001622:	f507 51fb 	add.w	r1, r7, #8032	; 0x1f60
 8001626:	f101 010d 	add.w	r1, r1, #13
 800162a:	7809      	ldrb	r1, [r1, #0]
 800162c:	5cc0      	ldrb	r0, [r0, r3]
 800162e:	4613      	mov	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	4413      	add	r3, r2
 8001634:	f503 53fb 	add.w	r3, r3, #8032	; 0x1f60
 8001638:	f103 0310 	add.w	r3, r3, #16
 800163c:	443b      	add	r3, r7
 800163e:	440b      	add	r3, r1
 8001640:	3b18      	subs	r3, #24
 8001642:	4602      	mov	r2, r0
 8001644:	701a      	strb	r2, [r3, #0]
    		for (j = 0; j < 3; j++){
 8001646:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800164a:	f103 030d 	add.w	r3, r3, #13
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	3301      	adds	r3, #1
 8001652:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001656:	f102 020d 	add.w	r2, r2, #13
 800165a:	7013      	strb	r3, [r2, #0]
 800165c:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001660:	f103 030d 	add.w	r3, r3, #13
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	2b02      	cmp	r3, #2
 8001668:	f67f af23 	bls.w	80014b2 <findShorterWay+0x1ea>
    	for(i = 0; i < 3; i++){
 800166c:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001670:	f103 030e 	add.w	r3, r3, #14
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	3301      	adds	r3, #1
 8001678:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800167c:	f102 020e 	add.w	r2, r2, #14
 8001680:	7013      	strb	r3, [r2, #0]
 8001682:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001686:	f103 030e 	add.w	r3, r3, #14
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b02      	cmp	r3, #2
 800168e:	f67f af09 	bls.w	80014a4 <findShorterWay+0x1dc>
    	// Esta matriz, Se estudiaran los siguientes casos:

    	// Imprimimos la matriz a estudiar

    	// Imprimimos el mensaje de el estudio en el que estamos
    	sprintf (buffer,"\n__________ESTUDIO NUMERO %u__________\n", counterStudy);
 8001692:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001696:	f103 030a 	add.w	r3, r3, #10
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	461a      	mov	r2, r3
 800169e:	49c9      	ldr	r1, [pc, #804]	; (80019c4 <findShorterWay+0x6fc>)
 80016a0:	48c9      	ldr	r0, [pc, #804]	; (80019c8 <findShorterWay+0x700>)
 80016a2:	f004 f8a9 	bl	80057f8 <siprintf>
    	writeMsg(&handlerAstarUsart, buffer);
 80016a6:	49c8      	ldr	r1, [pc, #800]	; (80019c8 <findShorterWay+0x700>)
 80016a8:	48c8      	ldr	r0, [pc, #800]	; (80019cc <findShorterWay+0x704>)
 80016aa:	f003 fa4b 	bl	8004b44 <writeMsg>

    	// Imprimimos la matriz 3x3 a estudiar
    	for(i = 0; i < 3; i++){
 80016ae:	2300      	movs	r3, #0
 80016b0:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80016b4:	f102 020e 	add.w	r2, r2, #14
 80016b8:	7013      	strb	r3, [r2, #0]
 80016ba:	e040      	b.n	800173e <findShorterWay+0x476>
			for (j = 0; j < 3; j++){
 80016bc:	2300      	movs	r3, #0
 80016be:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80016c2:	f102 020d 	add.w	r2, r2, #13
 80016c6:	7013      	strb	r3, [r2, #0]
 80016c8:	e023      	b.n	8001712 <findShorterWay+0x44a>
				writeChar(&handlerAstarUsart, nineSlotsMatriz[i][j]);
 80016ca:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80016ce:	f103 030e 	add.w	r3, r3, #14
 80016d2:	781a      	ldrb	r2, [r3, #0]
 80016d4:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80016d8:	f103 030d 	add.w	r3, r3, #13
 80016dc:	7819      	ldrb	r1, [r3, #0]
 80016de:	4613      	mov	r3, r2
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	4413      	add	r3, r2
 80016e4:	f503 53fb 	add.w	r3, r3, #8032	; 0x1f60
 80016e8:	f103 0310 	add.w	r3, r3, #16
 80016ec:	443b      	add	r3, r7
 80016ee:	440b      	add	r3, r1
 80016f0:	3b18      	subs	r3, #24
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	4619      	mov	r1, r3
 80016f6:	48b5      	ldr	r0, [pc, #724]	; (80019cc <findShorterWay+0x704>)
 80016f8:	f003 fa0c 	bl	8004b14 <writeChar>
			for (j = 0; j < 3; j++){
 80016fc:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001700:	f103 030d 	add.w	r3, r3, #13
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	3301      	adds	r3, #1
 8001708:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800170c:	f102 020d 	add.w	r2, r2, #13
 8001710:	7013      	strb	r3, [r2, #0]
 8001712:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001716:	f103 030d 	add.w	r3, r3, #13
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b02      	cmp	r3, #2
 800171e:	d9d4      	bls.n	80016ca <findShorterWay+0x402>
			}
			writeChar(&handlerAstarUsart, '\r');
 8001720:	210d      	movs	r1, #13
 8001722:	48aa      	ldr	r0, [pc, #680]	; (80019cc <findShorterWay+0x704>)
 8001724:	f003 f9f6 	bl	8004b14 <writeChar>
    	for(i = 0; i < 3; i++){
 8001728:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800172c:	f103 030e 	add.w	r3, r3, #14
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	3301      	adds	r3, #1
 8001734:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001738:	f102 020e 	add.w	r2, r2, #14
 800173c:	7013      	strb	r3, [r2, #0]
 800173e:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001742:	f103 030e 	add.w	r3, r3, #14
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	2b02      	cmp	r3, #2
 800174a:	d9b7      	bls.n	80016bc <findShorterWay+0x3f4>
    	}

    	writeChar(&handlerAstarUsart, '\r');
 800174c:	210d      	movs	r1, #13
 800174e:	489f      	ldr	r0, [pc, #636]	; (80019cc <findShorterWay+0x704>)
 8001750:	f003 f9e0 	bl	8004b14 <writeChar>

    	// Imprimimos el estado actual de la matriz copia
    	for (uint8_t i = 0; i< parameters->numberOfRows; i++){
 8001754:	2300      	movs	r3, #0
 8001756:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800175a:	f102 0209 	add.w	r2, r2, #9
 800175e:	7013      	strb	r3, [r2, #0]
 8001760:	e01c      	b.n	800179c <findShorterWay+0x4d4>
    			writeMsg(&handlerAstarUsart, Gridcopy[i]);
 8001762:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001766:	f103 0309 	add.w	r3, r3, #9
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2234      	movs	r2, #52	; 0x34
 800176e:	fb02 f303 	mul.w	r3, r2, r3
 8001772:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001776:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	4413      	add	r3, r2
 800177e:	4619      	mov	r1, r3
 8001780:	4892      	ldr	r0, [pc, #584]	; (80019cc <findShorterWay+0x704>)
 8001782:	f003 f9df 	bl	8004b44 <writeMsg>
    	for (uint8_t i = 0; i< parameters->numberOfRows; i++){
 8001786:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800178a:	f103 0309 	add.w	r3, r3, #9
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	3301      	adds	r3, #1
 8001792:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001796:	f102 0209 	add.w	r2, r2, #9
 800179a:	7013      	strb	r3, [r2, #0]
 800179c:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 80017a0:	f5a3 6377 	sub.w	r3, r3, #3952	; 0xf70
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	7a1b      	ldrb	r3, [r3, #8]
 80017a8:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80017ac:	f102 0209 	add.w	r2, r2, #9
 80017b0:	7812      	ldrb	r2, [r2, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d3d5      	bcc.n	8001762 <findShorterWay+0x49a>
		}
    	// Escribimos enter para tener todo bien espaciado
    	writeChar(&handlerAstarUsart, '\r');
 80017b6:	210d      	movs	r1, #13
 80017b8:	4884      	ldr	r0, [pc, #528]	; (80019cc <findShorterWay+0x704>)
 80017ba:	f003 f9ab 	bl	8004b14 <writeChar>


    	for(i = 0; i < 3; i++){
 80017be:	2300      	movs	r3, #0
 80017c0:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80017c4:	f102 020e 	add.w	r2, r2, #14
 80017c8:	7013      	strb	r3, [r2, #0]
 80017ca:	e33c      	b.n	8001e46 <findShorterWay+0xb7e>
			for (j = 0; j < 3; j++){
 80017cc:	2300      	movs	r3, #0
 80017ce:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80017d2:	f102 020d 	add.w	r2, r2, #13
 80017d6:	7013      	strb	r3, [r2, #0]
 80017d8:	e319      	b.n	8001e0e <findShorterWay+0xb46>
				switch (nineSlotsMatriz[i][j]) {
 80017da:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80017de:	f103 030e 	add.w	r3, r3, #14
 80017e2:	781a      	ldrb	r2, [r3, #0]
 80017e4:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80017e8:	f103 030d 	add.w	r3, r3, #13
 80017ec:	7819      	ldrb	r1, [r3, #0]
 80017ee:	4613      	mov	r3, r2
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4413      	add	r3, r2
 80017f4:	f503 53fb 	add.w	r3, r3, #8032	; 0x1f60
 80017f8:	f103 0310 	add.w	r3, r3, #16
 80017fc:	443b      	add	r3, r7
 80017fe:	440b      	add	r3, r1
 8001800:	3b18      	subs	r3, #24
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b73      	cmp	r3, #115	; 0x73
 8001806:	d075      	beq.n	80018f4 <findShorterWay+0x62c>
 8001808:	2b73      	cmp	r3, #115	; 0x73
 800180a:	f300 82eb 	bgt.w	8001de4 <findShorterWay+0xb1c>
 800180e:	2b50      	cmp	r3, #80	; 0x50
 8001810:	dc66      	bgt.n	80018e0 <findShorterWay+0x618>
 8001812:	2b23      	cmp	r3, #35	; 0x23
 8001814:	f2c0 82e6 	blt.w	8001de4 <findShorterWay+0xb1c>
 8001818:	3b23      	subs	r3, #35	; 0x23
 800181a:	2b2d      	cmp	r3, #45	; 0x2d
 800181c:	f200 82e2 	bhi.w	8001de4 <findShorterWay+0xb1c>
 8001820:	a201      	add	r2, pc, #4	; (adr r2, 8001828 <findShorterWay+0x560>)
 8001822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001826:	bf00      	nop
 8001828:	080018e9 	.word	0x080018e9
 800182c:	08001de5 	.word	0x08001de5
 8001830:	08001de5 	.word	0x08001de5
 8001834:	08001de5 	.word	0x08001de5
 8001838:	08001de5 	.word	0x08001de5
 800183c:	08001de5 	.word	0x08001de5
 8001840:	08001de5 	.word	0x08001de5
 8001844:	08001af7 	.word	0x08001af7
 8001848:	08001de5 	.word	0x08001de5
 800184c:	08001de5 	.word	0x08001de5
 8001850:	08001de5 	.word	0x08001de5
 8001854:	08001de5 	.word	0x08001de5
 8001858:	08001de5 	.word	0x08001de5
 800185c:	080018f1 	.word	0x080018f1
 8001860:	08001de5 	.word	0x08001de5
 8001864:	08001de5 	.word	0x08001de5
 8001868:	08001de5 	.word	0x08001de5
 800186c:	08001de5 	.word	0x08001de5
 8001870:	08001de5 	.word	0x08001de5
 8001874:	08001de5 	.word	0x08001de5
 8001878:	08001de5 	.word	0x08001de5
 800187c:	08001de5 	.word	0x08001de5
 8001880:	08001de5 	.word	0x08001de5
 8001884:	08001de5 	.word	0x08001de5
 8001888:	08001de5 	.word	0x08001de5
 800188c:	08001de5 	.word	0x08001de5
 8001890:	08001de5 	.word	0x08001de5
 8001894:	08001de5 	.word	0x08001de5
 8001898:	08001de5 	.word	0x08001de5
 800189c:	08001de5 	.word	0x08001de5
 80018a0:	08001de5 	.word	0x08001de5
 80018a4:	08001de5 	.word	0x08001de5
 80018a8:	08001de5 	.word	0x08001de5
 80018ac:	080018ed 	.word	0x080018ed
 80018b0:	08001de5 	.word	0x08001de5
 80018b4:	08001de5 	.word	0x08001de5
 80018b8:	08001de5 	.word	0x08001de5
 80018bc:	08001de5 	.word	0x08001de5
 80018c0:	08001de5 	.word	0x08001de5
 80018c4:	08001de5 	.word	0x08001de5
 80018c8:	08001de5 	.word	0x08001de5
 80018cc:	08001de5 	.word	0x08001de5
 80018d0:	08001de5 	.word	0x08001de5
 80018d4:	08001de5 	.word	0x08001de5
 80018d8:	080018fd 	.word	0x080018fd
 80018dc:	080018f9 	.word	0x080018f9
 80018e0:	2b65      	cmp	r3, #101	; 0x65
 80018e2:	f000 8256 	beq.w	8001d92 <findShorterWay+0xaca>
 80018e6:	e27d      	b.n	8001de4 <findShorterWay+0xb1c>
					case '#':{
						// El primer caso seria cuando el puntero Que estudia a la matriz 3x3 corresponde con un obstaculo, tal pisicion simpkemente se
						//ignora
						// No se hace nada ya que una posicion se obstaculo no se analiza
						__NOP();
 80018e8:	bf00      	nop
						break;
 80018ea:	e27e      	b.n	8001dea <findShorterWay+0xb22>
					}case 'D':{
						// El segundo caso seria cuando el puntero que estudia la matriz corresponde con un punto ya cerrado o ya pasado a la lista de
						// posiciones ya analizadas, por lo que tampoco se hace nada con este caso,
						__NOP();
 80018ec:	bf00      	nop
						break;
 80018ee:	e27c      	b.n	8001dea <findShorterWay+0xb22>
					}case '0':{
						// El tercer caso seria cuando el puntero que estudia la matriz corresponde con un punto 0 de tipo char que indica que
						// es una posicion por fuera del rango, por lo que tampoco se hace nada con este caso,
						__NOP();
 80018f0:	bf00      	nop
						break;
 80018f2:	e27a      	b.n	8001dea <findShorterWay+0xb22>
					}case 's':{
						// El cuarto caso seria cuando el puntero señala la posicion de start por lo que tampoco se hace nada con este caso,
						__NOP();
 80018f4:	bf00      	nop
						break;
 80018f6:	e278      	b.n	8001dea <findShorterWay+0xb22>
					}case 'P':{
						// El quinto caso seria cuando el puntero señala la posicion de analisis, dentro del analisis no queremos
						// que este se analice a si mismo, por lo que ignoramos este punto, solo nos intrresan sus aledanios
						__NOP();
 80018f8:	bf00      	nop
						break;
 80018fa:	e276      	b.n	8001dea <findShorterWay+0xb22>
					}case 'O':{
						// El Sexto caso nos encontramos con un estado Open , por lo que tenemos que recalcular para el punto de
						// analisis el Gcost y el Fcost
						position[0] = i;
 80018fc:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001900:	f103 030e 	add.w	r3, r3, #14
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800190a:	f102 0210 	add.w	r2, r2, #16
 800190e:	6013      	str	r3, [r2, #0]
						position[1] = j;
 8001910:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001914:	f103 030d 	add.w	r3, r3, #13
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800191e:	f102 0214 	add.w	r2, r2, #20
 8001922:	6013      	str	r3, [r2, #0]
						// Como la posicion estudiada esta en estado de open , se debe volver a calcular el G cost y el fcost correspondiente
						// a la posicion opened con respecto al punto de analisis
						ptrChanges->Fcost = setFcost(parameters, ptrChanges, position, matrixCosts);
 8001924:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001928:	f6a3 736c 	subw	r3, r3, #3948	; 0xf6c
 800192c:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 8001930:	f102 0210 	add.w	r2, r2, #16
 8001934:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 8001938:	f5a1 6077 	sub.w	r0, r1, #3952	; 0xf70
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f507 51fc 	add.w	r1, r7, #8064	; 0x1f80
 8001942:	6809      	ldr	r1, [r1, #0]
 8001944:	6800      	ldr	r0, [r0, #0]
 8001946:	f001 f950 	bl	8002bea <setFcost>
 800194a:	eef0 7a40 	vmov.f32	s15, s0
 800194e:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	edc3 7a01 	vstr	s15, [r3, #4]
						// Estudiamos si el nuevo FCost es mayor menor o igual al Fcost que ya tiene el estado abierto
						if (ptrChanges->Fcost >= matrixCosts[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1][1]){
 8001958:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001962:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	689a      	ldr	r2, [r3, #8]
 800196a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800196e:	f103 030e 	add.w	r3, r3, #14
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	4413      	add	r3, r2
 8001976:	461a      	mov	r2, r3
 8001978:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 800197c:	fb02 f303 	mul.w	r3, r2, r3
 8001980:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8001984:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001988:	f6a2 726c 	subw	r2, r2, #3948	; 0xf6c
 800198c:	6812      	ldr	r2, [r2, #0]
 800198e:	18d1      	adds	r1, r2, r3
 8001990:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	68da      	ldr	r2, [r3, #12]
 8001998:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800199c:	f103 030d 	add.w	r3, r3, #13
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	4413      	add	r3, r2
 80019a4:	1e5a      	subs	r2, r3, #1
 80019a6:	4613      	mov	r3, r2
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4413      	add	r3, r2
 80019ac:	00db      	lsls	r3, r3, #3
 80019ae:	440b      	add	r3, r1
 80019b0:	3304      	adds	r3, #4
 80019b2:	edd3 7a00 	vldr	s15, [r3]
 80019b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019be:	db07      	blt.n	80019d0 <findShorterWay+0x708>
							// Si el Fcost es mayor o igual a el anteriormente calculado, Significa que el Gcost calculado es el mismo o mayor,
							//por lo que no se actualiza ni el G cost y el F cost ni el parent
							__NOP();
 80019c0:	bf00      	nop
							// Si si actualizamos la posicion abierta respectiva, tambien se debe actualizar en la matriz de decisión el F cost
							decisionMatrix[(int) matrixCosts[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1][5]][0] =
									       matrixCosts[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1][1]; // La segunda matriz son los F costs

						}
						break;
 80019c2:	e212      	b.n	8001dea <findShorterWay+0xb22>
 80019c4:	08009598 	.word	0x08009598
 80019c8:	20000f04 	.word	0x20000f04
 80019cc:	20000e58 	.word	0x20000e58
							updateGcost(parameters, ptrChanges, position, matrixCosts);
 80019d0:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 80019d4:	f6a3 736c 	subw	r3, r3, #3948	; 0xf6c
 80019d8:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 80019dc:	f102 0210 	add.w	r2, r2, #16
 80019e0:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 80019e4:	f5a1 6077 	sub.w	r0, r1, #3952	; 0xf70
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f507 51fc 	add.w	r1, r7, #8064	; 0x1f80
 80019ee:	6809      	ldr	r1, [r1, #0]
 80019f0:	6800      	ldr	r0, [r0, #0]
 80019f2:	f000 feed 	bl	80027d0 <updateGcost>
							updateFcost(parameters, ptrChanges, position, matrixCosts);
 80019f6:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 80019fa:	f6a3 736c 	subw	r3, r3, #3948	; 0xf6c
 80019fe:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 8001a02:	f102 0210 	add.w	r2, r2, #16
 8001a06:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 8001a0a:	f5a1 6077 	sub.w	r0, r1, #3952	; 0xf70
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f507 51fc 	add.w	r1, r7, #8064	; 0x1f80
 8001a14:	6809      	ldr	r1, [r1, #0]
 8001a16:	6800      	ldr	r0, [r0, #0]
 8001a18:	f000 ff08 	bl	800282c <updateFcost>
							updateParent(ptrChanges, position, matrixCosts);
 8001a1c:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001a20:	f6a3 736c 	subw	r3, r3, #3948	; 0xf6c
 8001a24:	f507 51fa 	add.w	r1, r7, #8000	; 0x1f40
 8001a28:	f101 0110 	add.w	r1, r1, #16
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001a32:	6818      	ldr	r0, [r3, #0]
 8001a34:	f000 fe74 	bl	8002720 <updateParent>
									       matrixCosts[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1][1]; // La segunda matriz son los F costs
 8001a38:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689a      	ldr	r2, [r3, #8]
 8001a40:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001a44:	f103 030e 	add.w	r3, r3, #14
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 8001a52:	fb02 f303 	mul.w	r3, r2, r3
 8001a56:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8001a5a:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001a5e:	f6a2 726c 	subw	r2, r2, #3948	; 0xf6c
 8001a62:	6812      	ldr	r2, [r2, #0]
 8001a64:	18d0      	adds	r0, r2, r3
 8001a66:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	68da      	ldr	r2, [r3, #12]
 8001a6e:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001a72:	f103 030d 	add.w	r3, r3, #13
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	4413      	add	r3, r2
 8001a7a:	1e5a      	subs	r2, r3, #1
							decisionMatrix[(int) matrixCosts[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1][5]][0] =
 8001a7c:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	6899      	ldr	r1, [r3, #8]
 8001a84:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001a88:	f103 030e 	add.w	r3, r3, #14
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	440b      	add	r3, r1
 8001a90:	4619      	mov	r1, r3
 8001a92:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 8001a96:	fb01 f303 	mul.w	r3, r1, r3
 8001a9a:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8001a9e:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 8001aa2:	f6a1 716c 	subw	r1, r1, #3948	; 0xf6c
 8001aa6:	6809      	ldr	r1, [r1, #0]
 8001aa8:	18cc      	adds	r4, r1, r3
 8001aaa:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	68d9      	ldr	r1, [r3, #12]
 8001ab2:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001ab6:	f103 030d 	add.w	r3, r3, #13
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	440b      	add	r3, r1
 8001abe:	1e59      	subs	r1, r3, #1
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	440b      	add	r3, r1
 8001ac6:	00db      	lsls	r3, r3, #3
 8001ac8:	4423      	add	r3, r4
 8001aca:	3314      	adds	r3, #20
 8001acc:	edd3 7a00 	vldr	s15, [r3]
 8001ad0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ad4:	ee17 4a90 	vmov	r4, s15
									       matrixCosts[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1][1]; // La segunda matriz son los F costs
 8001ad8:	4613      	mov	r3, r2
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	4413      	add	r3, r2
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	4403      	add	r3, r0
 8001ae2:	3304      	adds	r3, #4
 8001ae4:	681a      	ldr	r2, [r3, #0]
							decisionMatrix[(int) matrixCosts[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1][5]][0] =
 8001ae6:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001aea:	f5a3 6176 	sub.w	r1, r3, #3936	; 0xf60
 8001aee:	0123      	lsls	r3, r4, #4
 8001af0:	440b      	add	r3, r1
 8001af2:	601a      	str	r2, [r3, #0]
						break;
 8001af4:	e179      	b.n	8001dea <findShorterWay+0xb22>
					}case '*':{
						// El séptimo caso seria cuando el puntero que estudia la matriz corresponde con un punto '*' que corresponde con un
						// espacio no estudiado, por lo que simplemente se setea sobre estos nuevos puntos su Gcost y su Fcost, incluyendo el parent
						position[0] = i;
 8001af6:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001afa:	f103 030e 	add.w	r3, r3, #14
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 8001b04:	f102 0210 	add.w	r2, r2, #16
 8001b08:	6013      	str	r3, [r2, #0]
						position[1] = j;
 8001b0a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001b0e:	f103 030d 	add.w	r3, r3, #13
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 8001b18:	f102 0214 	add.w	r2, r2, #20
 8001b1c:	6013      	str	r3, [r2, #0]
						updateGcost(parameters, ptrChanges, position, matrixCosts);
 8001b1e:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001b22:	f6a3 736c 	subw	r3, r3, #3948	; 0xf6c
 8001b26:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 8001b2a:	f102 0210 	add.w	r2, r2, #16
 8001b2e:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 8001b32:	f5a1 6077 	sub.w	r0, r1, #3952	; 0xf70
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f507 51fc 	add.w	r1, r7, #8064	; 0x1f80
 8001b3c:	6809      	ldr	r1, [r1, #0]
 8001b3e:	6800      	ldr	r0, [r0, #0]
 8001b40:	f000 fe46 	bl	80027d0 <updateGcost>
						updateFcost(parameters, ptrChanges, position, matrixCosts);
 8001b44:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001b48:	f6a3 736c 	subw	r3, r3, #3948	; 0xf6c
 8001b4c:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 8001b50:	f102 0210 	add.w	r2, r2, #16
 8001b54:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 8001b58:	f5a1 6077 	sub.w	r0, r1, #3952	; 0xf70
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f507 51fc 	add.w	r1, r7, #8064	; 0x1f80
 8001b62:	6809      	ldr	r1, [r1, #0]
 8001b64:	6800      	ldr	r0, [r0, #0]
 8001b66:	f000 fe61 	bl	800282c <updateFcost>
						updateParent(ptrChanges, position, matrixCosts);
 8001b6a:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001b6e:	f6a3 736c 	subw	r3, r3, #3948	; 0xf6c
 8001b72:	f507 51fa 	add.w	r1, r7, #8000	; 0x1f40
 8001b76:	f101 0110 	add.w	r1, r1, #16
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001b80:	6818      	ldr	r0, [r3, #0]
 8001b82:	f000 fdcd 	bl	8002720 <updateParent>

						// Es conveniente que guardemos tambien esta información dentro de readableGrid porque se necesita luego almacenar esta ifnromacion ya
						// estudiada
						Gridcopy[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1] = 'O';
 8001b86:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	689a      	ldr	r2, [r3, #8]
 8001b8e:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001b92:	f103 030e 	add.w	r3, r3, #14
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	4413      	add	r3, r2
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	2334      	movs	r3, #52	; 0x34
 8001b9e:	fb02 f303 	mul.w	r3, r2, r3
 8001ba2:	3b34      	subs	r3, #52	; 0x34
 8001ba4:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001ba8:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 8001bac:	6812      	ldr	r2, [r2, #0]
 8001bae:	441a      	add	r2, r3
 8001bb0:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	68d9      	ldr	r1, [r3, #12]
 8001bb8:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001bbc:	f103 030d 	add.w	r3, r3, #13
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	440b      	add	r3, r1
 8001bc4:	3b01      	subs	r3, #1
 8001bc6:	214f      	movs	r1, #79	; 0x4f
 8001bc8:	54d1      	strb	r1, [r2, r3]

						// Como se crearon nuevos estados abiertos , se almacena dentro de la matriz de decicion el Fcost, el H cost, y la posicion
						// de cada punto analizado
						// se almacena el Fcost
						decisionMatrix[counter][0] = matrixCosts[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1][1];
 8001bca:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689a      	ldr	r2, [r3, #8]
 8001bd2:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001bd6:	f103 030e 	add.w	r3, r3, #14
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	4413      	add	r3, r2
 8001bde:	461a      	mov	r2, r3
 8001be0:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 8001be4:	fb02 f303 	mul.w	r3, r2, r3
 8001be8:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8001bec:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001bf0:	f6a2 726c 	subw	r2, r2, #3948	; 0xf6c
 8001bf4:	6812      	ldr	r2, [r2, #0]
 8001bf6:	18d1      	adds	r1, r2, r3
 8001bf8:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	68da      	ldr	r2, [r3, #12]
 8001c00:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001c04:	f103 030d 	add.w	r3, r3, #13
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	1e5a      	subs	r2, r3, #1
 8001c0e:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001c12:	f103 030b 	add.w	r3, r3, #11
 8001c16:	7818      	ldrb	r0, [r3, #0]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4413      	add	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	440b      	add	r3, r1
 8001c22:	3304      	adds	r3, #4
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001c2a:	f5a3 6176 	sub.w	r1, r3, #3936	; 0xf60
 8001c2e:	0103      	lsls	r3, r0, #4
 8001c30:	440b      	add	r3, r1
 8001c32:	601a      	str	r2, [r3, #0]
						// Se almacena el H cost
						decisionMatrix[counter][1] = matrixCosts[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1][2];
 8001c34:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	689a      	ldr	r2, [r3, #8]
 8001c3c:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001c40:	f103 030e 	add.w	r3, r3, #14
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	4413      	add	r3, r2
 8001c48:	461a      	mov	r2, r3
 8001c4a:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 8001c4e:	fb02 f303 	mul.w	r3, r2, r3
 8001c52:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8001c56:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001c5a:	f6a2 726c 	subw	r2, r2, #3948	; 0xf6c
 8001c5e:	6812      	ldr	r2, [r2, #0]
 8001c60:	18d1      	adds	r1, r2, r3
 8001c62:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	68da      	ldr	r2, [r3, #12]
 8001c6a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001c6e:	f103 030d 	add.w	r3, r3, #13
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	4413      	add	r3, r2
 8001c76:	1e5a      	subs	r2, r3, #1
 8001c78:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001c7c:	f103 030b 	add.w	r3, r3, #11
 8001c80:	7818      	ldrb	r0, [r3, #0]
 8001c82:	4613      	mov	r3, r2
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	4413      	add	r3, r2
 8001c88:	00db      	lsls	r3, r3, #3
 8001c8a:	440b      	add	r3, r1
 8001c8c:	3308      	adds	r3, #8
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001c94:	f5a3 6176 	sub.w	r1, r3, #3936	; 0xf60
 8001c98:	0103      	lsls	r3, r0, #4
 8001c9a:	440b      	add	r3, r1
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	601a      	str	r2, [r3, #0]
						// Se almacena la posicion i
						decisionMatrix[counter][2] = ptrChanges->posAnalisis[0] + i - 1;
 8001ca0:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001cac:	f103 030e 	add.w	r3, r3, #14
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	1e5a      	subs	r2, r3, #1
 8001cb6:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001cba:	f103 030b 	add.w	r3, r3, #11
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	ee07 2a90 	vmov	s15, r2
 8001cc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cc8:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001ccc:	f5a2 6276 	sub.w	r2, r2, #3936	; 0xf60
 8001cd0:	011b      	lsls	r3, r3, #4
 8001cd2:	4413      	add	r3, r2
 8001cd4:	3308      	adds	r3, #8
 8001cd6:	edc3 7a00 	vstr	s15, [r3]
						// Se almacena la posicion j
						decisionMatrix[counter][3] = ptrChanges->posAnalisis[1] + j - 1;
 8001cda:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	68da      	ldr	r2, [r3, #12]
 8001ce2:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001ce6:	f103 030d 	add.w	r3, r3, #13
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	4413      	add	r3, r2
 8001cee:	1e5a      	subs	r2, r3, #1
 8001cf0:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001cf4:	f103 030b 	add.w	r3, r3, #11
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	ee07 2a90 	vmov	s15, r2
 8001cfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d02:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001d06:	f5a2 6276 	sub.w	r2, r2, #3936	; 0xf60
 8001d0a:	011b      	lsls	r3, r3, #4
 8001d0c:	4413      	add	r3, r2
 8001d0e:	330c      	adds	r3, #12
 8001d10:	edc3 7a00 	vstr	s15, [r3]

						// Guardamos en la matris grande de costos en la ultima matriz el valor del counter asignado a la posición
						matrixCosts[ptrChanges->posAnalisis[0] + i - 1][ptrChanges->posAnalisis[1] + j - 1][5] = counter;
 8001d14:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	689a      	ldr	r2, [r3, #8]
 8001d1c:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001d20:	f103 030e 	add.w	r3, r3, #14
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	4413      	add	r3, r2
 8001d28:	461a      	mov	r2, r3
 8001d2a:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 8001d2e:	fb02 f303 	mul.w	r3, r2, r3
 8001d32:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8001d36:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001d3a:	f6a2 726c 	subw	r2, r2, #3948	; 0xf6c
 8001d3e:	6812      	ldr	r2, [r2, #0]
 8001d40:	18d1      	adds	r1, r2, r3
 8001d42:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	68da      	ldr	r2, [r3, #12]
 8001d4a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001d4e:	f103 030d 	add.w	r3, r3, #13
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	4413      	add	r3, r2
 8001d56:	1e5a      	subs	r2, r3, #1
 8001d58:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001d5c:	f103 030b 	add.w	r3, r3, #11
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	ee07 3a90 	vmov	s15, r3
 8001d66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	4413      	add	r3, r2
 8001d70:	00db      	lsls	r3, r3, #3
 8001d72:	440b      	add	r3, r1
 8001d74:	3314      	adds	r3, #20
 8001d76:	edc3 7a00 	vstr	s15, [r3]

						// Aumentamos el contador ya que cada posicion estudiada aqui es una nueva posicion que entra a estado open
						counter++;
 8001d7a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001d7e:	f103 030b 	add.w	r3, r3, #11
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	3301      	adds	r3, #1
 8001d86:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001d8a:	f102 020b 	add.w	r2, r2, #11
 8001d8e:	7013      	strb	r3, [r2, #0]

						break;
 8001d90:	e02b      	b.n	8001dea <findShorterWay+0xb22>
					}case 'e':{
						// El octavo caso Sería cuando se encuentra la 'e' de end , donde ya logramos despues de viajar a traves de la maya llegar
						// hasta el punto final, aqui para economizar recursos simplemente haremos que el ciclo se detenga y de parent al end le asignamos
						// el ultimo
						position[0] = i;
 8001d92:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001d96:	f103 030e 	add.w	r3, r3, #14
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 8001da0:	f102 0210 	add.w	r2, r2, #16
 8001da4:	6013      	str	r3, [r2, #0]
						position[1] = j;
 8001da6:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001daa:	f103 030d 	add.w	r3, r3, #13
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 8001db4:	f102 0214 	add.w	r2, r2, #20
 8001db8:	6013      	str	r3, [r2, #0]
						updateParent(ptrChanges, position, matrixCosts);
 8001dba:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 8001dbe:	f6a3 736c 	subw	r3, r3, #3948	; 0xf6c
 8001dc2:	f507 51fa 	add.w	r1, r7, #8000	; 0x1f40
 8001dc6:	f101 0110 	add.w	r1, r1, #16
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001dd0:	6818      	ldr	r0, [r3, #0]
 8001dd2:	f000 fca5 	bl	8002720 <updateParent>
						shorterWayFound = SET;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001ddc:	f102 020f 	add.w	r2, r2, #15
 8001de0:	7013      	strb	r3, [r2, #0]
						break;
 8001de2:	e002      	b.n	8001dea <findShorterWay+0xb22>
					}
					default:{
						// Si se llega hasta aca es porque hay un caracter no permitido dentro de la malla y se debe parar la ejecucion del programa
						return 0;
 8001de4:	2300      	movs	r3, #0
 8001de6:	f000 bc8e 	b.w	8002706 <findShorterWay+0x143e>
						break;
					}
				}// Termino del switch case

				if (shorterWayFound){
 8001dea:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001dee:	f103 030f 	add.w	r3, r3, #15
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d113      	bne.n	8001e20 <findShorterWay+0xb58>
			for (j = 0; j < 3; j++){
 8001df8:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001dfc:	f103 030d 	add.w	r3, r3, #13
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	3301      	adds	r3, #1
 8001e04:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001e08:	f102 020d 	add.w	r2, r2, #13
 8001e0c:	7013      	strb	r3, [r2, #0]
 8001e0e:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001e12:	f103 030d 	add.w	r3, r3, #13
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	f67f acde 	bls.w	80017da <findShorterWay+0x512>
 8001e1e:	e000      	b.n	8001e22 <findShorterWay+0xb5a>
					break;
 8001e20:	bf00      	nop
				}

			}// Termino del ciclo for
			if (shorterWayFound){
 8001e22:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001e26:	f103 030f 	add.w	r3, r3, #15
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d113      	bne.n	8001e58 <findShorterWay+0xb90>
    	for(i = 0; i < 3; i++){
 8001e30:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001e34:	f103 030e 	add.w	r3, r3, #14
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001e40:	f102 020e 	add.w	r2, r2, #14
 8001e44:	7013      	strb	r3, [r2, #0]
 8001e46:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001e4a:	f103 030e 	add.w	r3, r3, #14
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	f67f acbb 	bls.w	80017cc <findShorterWay+0x504>
 8001e56:	e000      	b.n	8001e5a <findShorterWay+0xb92>
				break;
 8001e58:	bf00      	nop
    	// el que tiene el Fcost mas pequeño, y en caso de Fcost iguales desempata el que tenga una heuristica o Hcost menor
    	// Volvemos a recorrer los aledanios para seleccionar la nueva posicion, tal posicion pasara a ser el nuevo punto de analisis, el resto
    	// seran solo puntos en estado Open, y el antiguo punto de analisis sera ahora un punto Done, Para ello usaremos la funcion findeLesserValue
    	// Esta funcion almacena dentro de la estructura costChangesAndPos_t los valores de la pisicion del F cost mas pequeño, en el caso de que haya
    	// mas de uno igual, se alzará una bandera que indica que esto ocurrio, por lo que internamente el tambien analiza cual es la heuristica
    	if (!shorterWayFound){
 8001e5a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001e5e:	f103 030f 	add.w	r3, r3, #15
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	f040 8272 	bne.w	800234e <findShorterWay+0x1086>
			findLesserValue(ptrChanges, decisionMatrix, counter);
 8001e6a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001e6e:	f103 030b 	add.w	r3, r3, #11
 8001e72:	781a      	ldrb	r2, [r3, #0]
 8001e74:	f107 0310 	add.w	r3, r7, #16
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001e7e:	6818      	ldr	r0, [r3, #0]
 8001e80:	f001 f81a 	bl	8002eb8 <findLesserValue>
			// A partir de aqui tendriamos la posicion del F cost mas pequeño, pero primero se compueba de que si depronto hubo un F cost igual
			if (ptrChanges->equalFcost){
 8001e84:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f000 812c 	beq.w	80020ec <findShorterWay+0xe24>
				// Si estamos aqui es porque si hubo mas de un Fcost igual , por lo que se busca es la posicion del Hcost mas pequeño como la nueva posicion
				// que tomara el nuevo papel de punto de analisis, y el que fue el punto de analisis sera ahor aun estado Done o 'D'
				// Llevamos la posicion de analisis al estado cerrado
				ptrChanges->posClosed[0] = ptrChanges->posAnalisis[0];
 8001e94:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	689a      	ldr	r2, [r3, #8]
 8001e9c:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	619a      	str	r2, [r3, #24]
				ptrChanges->posClosed[1] = ptrChanges->posAnalisis[1];
 8001ea4:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	61da      	str	r2, [r3, #28]

				// Convertimos el estado estudiado en un estado Done acualizando el redeableGrid, excepto cuando se trata del punto de start
				if (Gridcopy[ptrChanges->posAnalisis[0]][ptrChanges->posAnalisis[1]] == 's'){
 8001eb4:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	2334      	movs	r3, #52	; 0x34
 8001ec0:	fb02 f303 	mul.w	r3, r2, r3
 8001ec4:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001ec8:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 8001ecc:	6812      	ldr	r2, [r2, #0]
 8001ece:	441a      	add	r2, r3
 8001ed0:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	5cd3      	ldrb	r3, [r2, r3]
 8001eda:	2b73      	cmp	r3, #115	; 0x73
 8001edc:	d101      	bne.n	8001ee2 <findShorterWay+0xc1a>
					// Dejamos el char de start tal cual como esta
					__NOP();
 8001ede:	bf00      	nop
 8001ee0:	e013      	b.n	8001f0a <findShorterWay+0xc42>
				}else{
					// Si no se trata del caracter de Start si actualizamos con el caracter de Done 'D'
					Gridcopy[ptrChanges->posAnalisis[0]][ptrChanges->posAnalisis[1]] = 'D';
 8001ee2:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	461a      	mov	r2, r3
 8001eec:	2334      	movs	r3, #52	; 0x34
 8001eee:	fb02 f303 	mul.w	r3, r2, r3
 8001ef2:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001ef6:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 8001efa:	6812      	ldr	r2, [r2, #0]
 8001efc:	441a      	add	r2, r3
 8001efe:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	2144      	movs	r1, #68	; 0x44
 8001f08:	54d1      	strb	r1, [r2, r3]
				}

				//Actualizamos el punto de analisis con la posicion de la heuristica mas pequeña, usando la matriz de decision entregamos la posicion
				// respectiva que contiene la caracteristica deseada
				ptrChanges->posAnalisis[0] = decisionMatrix[ptrChanges->lesserHcostPosition][2]; // Posicion i del valor de la Heuristica mas corta
 8001f0a:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f12:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001f16:	f5a2 6276 	sub.w	r2, r2, #3936	; 0xf60
 8001f1a:	011b      	lsls	r3, r3, #4
 8001f1c:	4413      	add	r3, r2
 8001f1e:	3308      	adds	r3, #8
 8001f20:	edd3 7a00 	vldr	s15, [r3]
 8001f24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f28:	ee17 2a90 	vmov	r2, s15
 8001f2c:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	609a      	str	r2, [r3, #8]
				ptrChanges->posAnalisis[1] = decisionMatrix[ptrChanges->lesserHcostPosition][3]; // Posicion j del valor de la heuristica mas corta
 8001f34:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f3c:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001f40:	f5a2 6276 	sub.w	r2, r2, #3936	; 0xf60
 8001f44:	011b      	lsls	r3, r3, #4
 8001f46:	4413      	add	r3, r2
 8001f48:	330c      	adds	r3, #12
 8001f4a:	edd3 7a00 	vldr	s15, [r3]
 8001f4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f52:	ee17 2a90 	vmov	r2, s15
 8001f56:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	60da      	str	r2, [r3, #12]

				// Limpiamos la posicion de la matriz de decision ya que este punto pasa a ser un valor a estudiar, y debe de salir de la lista
				// de estados en Open
				for (i = 0 ; i < 4 ; i++){
 8001f5e:	2300      	movs	r3, #0
 8001f60:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001f64:	f102 020e 	add.w	r2, r2, #14
 8001f68:	7013      	strb	r3, [r2, #0]
 8001f6a:	e01e      	b.n	8001faa <findShorterWay+0xce2>
					decisionMatrix[ptrChanges->lesserHcostPosition][i] = 0;
 8001f6c:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001f74:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001f78:	f103 030e 	add.w	r3, r3, #14
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8001f82:	f5a2 6276 	sub.w	r2, r2, #3936	; 0xf60
 8001f86:	0089      	lsls	r1, r1, #2
 8001f88:	440b      	add	r3, r1
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	4413      	add	r3, r2
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
				for (i = 0 ; i < 4 ; i++){
 8001f94:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001f98:	f103 030e 	add.w	r3, r3, #14
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001fa4:	f102 020e 	add.w	r2, r2, #14
 8001fa8:	7013      	strb	r3, [r2, #0]
 8001faa:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001fae:	f103 030e 	add.w	r3, r3, #14
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d9d9      	bls.n	8001f6c <findShorterWay+0xca4>
				}

				//solo queda mover las posiciones en estado de abierto para arriba para que ocupen el espacio que quedo

				for (i = ptrChanges->lesserHcostPosition + 1; i < counter ; i++ ){
 8001fb8:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001fc8:	f102 020e 	add.w	r2, r2, #14
 8001fcc:	7013      	strb	r3, [r2, #0]
 8001fce:	e05f      	b.n	8002090 <findShorterWay+0xdc8>
					for (j = 0 ; j < 4 ; j++){
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8001fd6:	f102 020d 	add.w	r2, r2, #13
 8001fda:	7013      	strb	r3, [r2, #0]
 8001fdc:	e046      	b.n	800206c <findShorterWay+0xda4>
						// Mudamos los elementos de la posicion i a la posicion anterior
						decisionMatrix[i - 1][j] = decisionMatrix[i][j];
 8001fde:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001fe2:	f103 030e 	add.w	r3, r3, #14
 8001fe6:	781c      	ldrb	r4, [r3, #0]
 8001fe8:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001fec:	f103 030d 	add.w	r3, r3, #13
 8001ff0:	781a      	ldrb	r2, [r3, #0]
 8001ff2:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8001ff6:	f103 030e 	add.w	r3, r3, #14
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	1e58      	subs	r0, r3, #1
 8001ffe:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002002:	f103 030d 	add.w	r3, r3, #13
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 800200c:	f5a1 6176 	sub.w	r1, r1, #3936	; 0xf60
 8002010:	00a4      	lsls	r4, r4, #2
 8002012:	4422      	add	r2, r4
 8002014:	0092      	lsls	r2, r2, #2
 8002016:	440a      	add	r2, r1
 8002018:	6812      	ldr	r2, [r2, #0]
 800201a:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 800201e:	f5a1 6176 	sub.w	r1, r1, #3936	; 0xf60
 8002022:	0080      	lsls	r0, r0, #2
 8002024:	4403      	add	r3, r0
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	440b      	add	r3, r1
 800202a:	601a      	str	r2, [r3, #0]
						// Limpiamos la posicion que acabamos de mudar para mudar a la siguiente
						decisionMatrix[i][j] = 0;
 800202c:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002030:	f103 030e 	add.w	r3, r3, #14
 8002034:	7819      	ldrb	r1, [r3, #0]
 8002036:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800203a:	f103 030d 	add.w	r3, r3, #13
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8002044:	f5a2 6276 	sub.w	r2, r2, #3936	; 0xf60
 8002048:	0089      	lsls	r1, r1, #2
 800204a:	440b      	add	r3, r1
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	4413      	add	r3, r2
 8002050:	f04f 0200 	mov.w	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
					for (j = 0 ; j < 4 ; j++){
 8002056:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800205a:	f103 030d 	add.w	r3, r3, #13
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	3301      	adds	r3, #1
 8002062:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8002066:	f102 020d 	add.w	r2, r2, #13
 800206a:	7013      	strb	r3, [r2, #0]
 800206c:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002070:	f103 030d 	add.w	r3, r3, #13
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2b03      	cmp	r3, #3
 8002078:	d9b1      	bls.n	8001fde <findShorterWay+0xd16>
				for (i = ptrChanges->lesserHcostPosition + 1; i < counter ; i++ ){
 800207a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800207e:	f103 030e 	add.w	r3, r3, #14
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	3301      	adds	r3, #1
 8002086:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800208a:	f102 020e 	add.w	r2, r2, #14
 800208e:	7013      	strb	r3, [r2, #0]
 8002090:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002094:	f103 030e 	add.w	r3, r3, #14
 8002098:	781a      	ldrb	r2, [r3, #0]
 800209a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800209e:	f103 030b 	add.w	r3, r3, #11
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d393      	bcc.n	8001fd0 <findShorterWay+0xd08>
					}
				}

				// Al final restamos uno al counter ya que de su lista salio un compañero
				counter--;
 80020a8:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80020ac:	f103 030b 	add.w	r3, r3, #11
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80020b8:	f102 020b 	add.w	r2, r2, #11
 80020bc:	7013      	strb	r3, [r2, #0]

				//Colocamos en estado de open el nuevo estado a estudiar
				ptrChanges->posOpen[0] = ptrChanges->posAnalisis[0];
 80020be:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	611a      	str	r2, [r3, #16]
				ptrChanges->posOpen[1] = ptrChanges->posAnalisis[1];
 80020ce:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	68da      	ldr	r2, [r3, #12]
 80020d6:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	615a      	str	r2, [r3, #20]

				// Resetemos la bandera que nos indica si hay un valor de Fcost igual.
				ptrChanges->equalFcost = RESET;
 80020de:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2200      	movs	r2, #0
 80020e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80020ea:	e124      	b.n	8002336 <findShorterWay+0x106e>

			}else{
				// Si estamos aqui es porque no hubo F costs iguales y se hara lo mismo que en el caso anterior solo que se tendra en cuenta
				// la posicion encontrada del Fcost mas pequeño, ya no del Hcost mas pequeño
				ptrChanges->posClosed[0] = ptrChanges->posAnalisis[0];
 80020ec:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	619a      	str	r2, [r3, #24]
				ptrChanges->posClosed[1] = ptrChanges->posAnalisis[1];
 80020fc:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	68da      	ldr	r2, [r3, #12]
 8002104:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	61da      	str	r2, [r3, #28]

				// Convertimos el estado estudiado en un estado Done acualizando el redeableGrid, excepto cuando se trata del punto de start
				if (Gridcopy[ptrChanges->posAnalisis[0]][ptrChanges->posAnalisis[1]] == 's'){
 800210c:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	461a      	mov	r2, r3
 8002116:	2334      	movs	r3, #52	; 0x34
 8002118:	fb02 f303 	mul.w	r3, r2, r3
 800211c:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8002120:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 8002124:	6812      	ldr	r2, [r2, #0]
 8002126:	441a      	add	r2, r3
 8002128:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	5cd3      	ldrb	r3, [r2, r3]
 8002132:	2b73      	cmp	r3, #115	; 0x73
 8002134:	d101      	bne.n	800213a <findShorterWay+0xe72>
					// Dejamos el char de start tal cual como esta
					__NOP();
 8002136:	bf00      	nop
 8002138:	e013      	b.n	8002162 <findShorterWay+0xe9a>
				}else{
					// Si no se trata del caracter de Start si actualizamos con el caracter de Done 'D'
					Gridcopy[ptrChanges->posAnalisis[0]][ptrChanges->posAnalisis[1]] = 'D';
 800213a:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	461a      	mov	r2, r3
 8002144:	2334      	movs	r3, #52	; 0x34
 8002146:	fb02 f303 	mul.w	r3, r2, r3
 800214a:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 800214e:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 8002152:	6812      	ldr	r2, [r2, #0]
 8002154:	441a      	add	r2, r3
 8002156:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	2144      	movs	r1, #68	; 0x44
 8002160:	54d1      	strb	r1, [r2, r3]
				}

				//Actualizamos el punto de analisis con la posicion de la heuristica mas pequeña, usando la matriz de decision entregamos la posicion
				// respectiva que contiene la caracteristica deseada
				ptrChanges->posAnalisis[0] = decisionMatrix[ptrChanges->lesserFcostPosition][2]; // Posicion i del valor de la Heuristica mas corta
 8002162:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800216a:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 800216e:	f5a2 6276 	sub.w	r2, r2, #3936	; 0xf60
 8002172:	011b      	lsls	r3, r3, #4
 8002174:	4413      	add	r3, r2
 8002176:	3308      	adds	r3, #8
 8002178:	edd3 7a00 	vldr	s15, [r3]
 800217c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002180:	ee17 2a90 	vmov	r2, s15
 8002184:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	609a      	str	r2, [r3, #8]
				ptrChanges->posAnalisis[1] = decisionMatrix[ptrChanges->lesserFcostPosition][3]; // Posicion j del valor de la heuristica mas corta
 800218c:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002194:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8002198:	f5a2 6276 	sub.w	r2, r2, #3936	; 0xf60
 800219c:	011b      	lsls	r3, r3, #4
 800219e:	4413      	add	r3, r2
 80021a0:	330c      	adds	r3, #12
 80021a2:	edd3 7a00 	vldr	s15, [r3]
 80021a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021aa:	ee17 2a90 	vmov	r2, s15
 80021ae:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	60da      	str	r2, [r3, #12]

				// Limpiamos la posicion de la matriz de decision ya que este punto pasa a ser un valor a estudiar, y debe de salir de la lista
				// de estados en Open
				for (i = 0 ; i < 4 ; i++){
 80021b6:	2300      	movs	r3, #0
 80021b8:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80021bc:	f102 020e 	add.w	r2, r2, #14
 80021c0:	7013      	strb	r3, [r2, #0]
 80021c2:	e01e      	b.n	8002202 <findShorterWay+0xf3a>
					decisionMatrix[ptrChanges->lesserFcostPosition][i] = 0;
 80021c4:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021cc:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80021d0:	f103 030e 	add.w	r3, r3, #14
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 80021da:	f5a2 6276 	sub.w	r2, r2, #3936	; 0xf60
 80021de:	0089      	lsls	r1, r1, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4413      	add	r3, r2
 80021e6:	f04f 0200 	mov.w	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
				for (i = 0 ; i < 4 ; i++){
 80021ec:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80021f0:	f103 030e 	add.w	r3, r3, #14
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	3301      	adds	r3, #1
 80021f8:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80021fc:	f102 020e 	add.w	r2, r2, #14
 8002200:	7013      	strb	r3, [r2, #0]
 8002202:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002206:	f103 030e 	add.w	r3, r3, #14
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	2b03      	cmp	r3, #3
 800220e:	d9d9      	bls.n	80021c4 <findShorterWay+0xefc>
				}

				//solo queda mover las posiciones en estado de abierto para arriba para que ocupen el espacio que quedo

				for (i = ptrChanges->lesserFcostPosition + 1; i < counter ; i++ ){
 8002210:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002218:	b2db      	uxtb	r3, r3
 800221a:	3301      	adds	r3, #1
 800221c:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8002220:	f102 020e 	add.w	r2, r2, #14
 8002224:	7013      	strb	r3, [r2, #0]
 8002226:	e05f      	b.n	80022e8 <findShorterWay+0x1020>
					for (j = 0 ; j < 4 ; j++){
 8002228:	2300      	movs	r3, #0
 800222a:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800222e:	f102 020d 	add.w	r2, r2, #13
 8002232:	7013      	strb	r3, [r2, #0]
 8002234:	e046      	b.n	80022c4 <findShorterWay+0xffc>
						// Mudamos los elementos de la posicion i a la posicion anterior
						decisionMatrix[i - 1][j] = decisionMatrix[i][j];
 8002236:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800223a:	f103 030e 	add.w	r3, r3, #14
 800223e:	781c      	ldrb	r4, [r3, #0]
 8002240:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002244:	f103 030d 	add.w	r3, r3, #13
 8002248:	781a      	ldrb	r2, [r3, #0]
 800224a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800224e:	f103 030e 	add.w	r3, r3, #14
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	1e58      	subs	r0, r3, #1
 8002256:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800225a:	f103 030d 	add.w	r3, r3, #13
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 8002264:	f5a1 6176 	sub.w	r1, r1, #3936	; 0xf60
 8002268:	00a4      	lsls	r4, r4, #2
 800226a:	4422      	add	r2, r4
 800226c:	0092      	lsls	r2, r2, #2
 800226e:	440a      	add	r2, r1
 8002270:	6812      	ldr	r2, [r2, #0]
 8002272:	f507 6177 	add.w	r1, r7, #3952	; 0xf70
 8002276:	f5a1 6176 	sub.w	r1, r1, #3936	; 0xf60
 800227a:	0080      	lsls	r0, r0, #2
 800227c:	4403      	add	r3, r0
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	440b      	add	r3, r1
 8002282:	601a      	str	r2, [r3, #0]
						// Limpiamos la posicion que acabamos de mudar para mudar a la siguiente
						decisionMatrix[i][j] = 0;
 8002284:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002288:	f103 030e 	add.w	r3, r3, #14
 800228c:	7819      	ldrb	r1, [r3, #0]
 800228e:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002292:	f103 030d 	add.w	r3, r3, #13
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 800229c:	f5a2 6276 	sub.w	r2, r2, #3936	; 0xf60
 80022a0:	0089      	lsls	r1, r1, #2
 80022a2:	440b      	add	r3, r1
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	4413      	add	r3, r2
 80022a8:	f04f 0200 	mov.w	r2, #0
 80022ac:	601a      	str	r2, [r3, #0]
					for (j = 0 ; j < 4 ; j++){
 80022ae:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80022b2:	f103 030d 	add.w	r3, r3, #13
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	3301      	adds	r3, #1
 80022ba:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80022be:	f102 020d 	add.w	r2, r2, #13
 80022c2:	7013      	strb	r3, [r2, #0]
 80022c4:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80022c8:	f103 030d 	add.w	r3, r3, #13
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b03      	cmp	r3, #3
 80022d0:	d9b1      	bls.n	8002236 <findShorterWay+0xf6e>
				for (i = ptrChanges->lesserFcostPosition + 1; i < counter ; i++ ){
 80022d2:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80022d6:	f103 030e 	add.w	r3, r3, #14
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	3301      	adds	r3, #1
 80022de:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80022e2:	f102 020e 	add.w	r2, r2, #14
 80022e6:	7013      	strb	r3, [r2, #0]
 80022e8:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80022ec:	f103 030e 	add.w	r3, r3, #14
 80022f0:	781a      	ldrb	r2, [r3, #0]
 80022f2:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80022f6:	f103 030b 	add.w	r3, r3, #11
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d393      	bcc.n	8002228 <findShorterWay+0xf60>
					}
				}

				// Al final restamos uno al counter ya que de su lista salio un compañero
				counter--;
 8002300:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002304:	f103 030b 	add.w	r3, r3, #11
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	3b01      	subs	r3, #1
 800230c:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8002310:	f102 020b 	add.w	r2, r2, #11
 8002314:	7013      	strb	r3, [r2, #0]

				//Colocamos en estado de open el nuevo estado a estudiar
				ptrChanges->posOpen[0] = ptrChanges->posAnalisis[0];
 8002316:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	689a      	ldr	r2, [r3, #8]
 800231e:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	611a      	str	r2, [r3, #16]
				ptrChanges->posOpen[1] = ptrChanges->posAnalisis[1];
 8002326:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68da      	ldr	r2, [r3, #12]
 800232e:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	615a      	str	r2, [r3, #20]

			}

			counterStudy++;
 8002336:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800233a:	f103 030a 	add.w	r3, r3, #10
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	3301      	adds	r3, #1
 8002342:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8002346:	f102 020a 	add.w	r2, r2, #10
 800234a:	7013      	strb	r3, [r2, #0]
 800234c:	e091      	b.n	8002472 <findShorterWay+0x11aa>
    	}else{
			// Si el programa entra en esta condicion quiere decir que ya se encontro la ruta mas corta y ya es hora de construir la matriz de posiciones
			// donde se almacenara la ruta mas corta
			//buscamos cuantos elementos deberia de tener el arreglo para ello usaremos el siguiente while donde recorreremos desde el end hasta el
			//start
			i = ptrChanges->endPos[0];
 800234e:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002356:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800235a:	f102 020e 	add.w	r2, r2, #14
 800235e:	7013      	strb	r3, [r2, #0]
			j = ptrChanges->endPos[1];
 8002360:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002368:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800236c:	f102 020d 	add.w	r2, r2, #13
 8002370:	7013      	strb	r3, [r2, #0]
			while(Gridcopy[i][j] != 's'){
 8002372:	e068      	b.n	8002446 <findShorterWay+0x117e>
				// Actualizamos a la nueva posición
				position[0] = matrixCosts[i][j][3];
 8002374:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002378:	f103 030e 	add.w	r3, r3, #14
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 8002382:	fb02 f303 	mul.w	r3, r2, r3
 8002386:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 800238a:	f6a2 726c 	subw	r2, r2, #3948	; 0xf6c
 800238e:	6812      	ldr	r2, [r2, #0]
 8002390:	18d1      	adds	r1, r2, r3
 8002392:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002396:	f103 030d 	add.w	r3, r3, #13
 800239a:	781a      	ldrb	r2, [r3, #0]
 800239c:	4613      	mov	r3, r2
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	4413      	add	r3, r2
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	440b      	add	r3, r1
 80023a6:	330c      	adds	r3, #12
 80023a8:	edd3 7a00 	vldr	s15, [r3]
 80023ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023b0:	ee17 3a90 	vmov	r3, s15
 80023b4:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 80023b8:	f102 0210 	add.w	r2, r2, #16
 80023bc:	6013      	str	r3, [r2, #0]
				position[1] = matrixCosts[i][j][4];
 80023be:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80023c2:	f103 030e 	add.w	r3, r3, #14
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 80023cc:	fb02 f303 	mul.w	r3, r2, r3
 80023d0:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 80023d4:	f6a2 726c 	subw	r2, r2, #3948	; 0xf6c
 80023d8:	6812      	ldr	r2, [r2, #0]
 80023da:	18d1      	adds	r1, r2, r3
 80023dc:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80023e0:	f103 030d 	add.w	r3, r3, #13
 80023e4:	781a      	ldrb	r2, [r3, #0]
 80023e6:	4613      	mov	r3, r2
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	4413      	add	r3, r2
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	440b      	add	r3, r1
 80023f0:	3310      	adds	r3, #16
 80023f2:	edd3 7a00 	vldr	s15, [r3]
 80023f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023fa:	ee17 3a90 	vmov	r3, s15
 80023fe:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 8002402:	f102 0214 	add.w	r2, r2, #20
 8002406:	6013      	str	r3, [r2, #0]

				// actualizamos la nueva posición
				i = position[0];
 8002408:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800240c:	f103 0310 	add.w	r3, r3, #16
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8002416:	f102 020e 	add.w	r2, r2, #14
 800241a:	7013      	strb	r3, [r2, #0]
				j = position[1];
 800241c:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 8002420:	f103 0314 	add.w	r3, r3, #20
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800242a:	f102 020d 	add.w	r2, r2, #13
 800242e:	7013      	strb	r3, [r2, #0]

				// incrementamos en uno la cantidad de posiciones a guardar
				numberOfPositions++;
 8002430:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002434:	f103 030c 	add.w	r3, r3, #12
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	3301      	adds	r3, #1
 800243c:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8002440:	f102 020c 	add.w	r2, r2, #12
 8002444:	7013      	strb	r3, [r2, #0]
			while(Gridcopy[i][j] != 's'){
 8002446:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800244a:	f103 030e 	add.w	r3, r3, #14
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2234      	movs	r2, #52	; 0x34
 8002452:	fb02 f303 	mul.w	r3, r2, r3
 8002456:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 800245a:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 800245e:	6812      	ldr	r2, [r2, #0]
 8002460:	441a      	add	r2, r3
 8002462:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002466:	f103 030d 	add.w	r3, r3, #13
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	5cd3      	ldrb	r3, [r2, r3]
 800246e:	2b73      	cmp	r3, #115	; 0x73
 8002470:	d180      	bne.n	8002374 <findShorterWay+0x10ac>
    while(!shorterWayFound){
 8002472:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002476:	f103 030f 	add.w	r3, r3, #15
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b00      	cmp	r3, #0
 800247e:	f43e affa 	beq.w	8001476 <findShorterWay+0x1ae>
		}


    }// final del ciclo While

    writeMsg(&handlerAstarUsart, "\n___________Hemos Encontrado la ruta mas corta______________\n");
 8002482:	49a4      	ldr	r1, [pc, #656]	; (8002714 <findShorterWay+0x144c>)
 8002484:	48a4      	ldr	r0, [pc, #656]	; (8002718 <findShorterWay+0x1450>)
 8002486:	f002 fb5d 	bl	8004b44 <writeMsg>
    writeChar(&handlerAstarUsart, '\r');
 800248a:	210d      	movs	r1, #13
 800248c:	48a2      	ldr	r0, [pc, #648]	; (8002718 <findShorterWay+0x1450>)
 800248e:	f002 fb41 	bl	8004b14 <writeChar>

    // estando aqui ya solo queda almacenar toda las posiciones parent comenzando desde el end hasta el start, siguendo el parent de cada uno se asegura
    // que lo que se esta almacenando es la ruta mas corta

    //Almacenamos dentro de una de las variables del arreglo AStar_distancesHandler la cantidad de elementos que tiene la matriz de la ruta mas corta
    parameters->numberOfElements = numberOfPositions + 1 ; // Le sumamos uno mas para incluir el punto de inicio
 8002492:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002496:	f103 030c 	add.w	r3, r3, #12
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	3301      	adds	r3, #1
 800249e:	b2da      	uxtb	r2, r3
 80024a0:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 80024a4:	f5a3 6377 	sub.w	r3, r3, #3952	; 0xf70
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	729a      	strb	r2, [r3, #10]


    i = ptrChanges->endPos[0];
 80024ac:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b4:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80024b8:	f102 020e 	add.w	r2, r2, #14
 80024bc:	7013      	strb	r3, [r2, #0]
	j = ptrChanges->endPos[1];
 80024be:	f507 53fc 	add.w	r3, r7, #8064	; 0x1f80
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c6:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80024ca:	f102 020d 	add.w	r2, r2, #13
 80024ce:	7013      	strb	r3, [r2, #0]

    // Recorremos la matriz e iremos almacenando dentro de este comenzando desde la posicion final y terminando en la posicion inicial
    for (int  k = numberOfPositions; k >= 0 ; k--){
 80024d0:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80024d4:	f103 030c 	add.w	r3, r3, #12
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80024de:	f102 0204 	add.w	r2, r2, #4
 80024e2:	6013      	str	r3, [r2, #0]
 80024e4:	e0d1      	b.n	800268a <findShorterWay+0x13c2>
    	//Cambiamos la matriz redeableGrid, las posiciones que corresponden a la ruta mas corta por un char 'I',
    	if (Gridcopy[i][j] == 'e'){
 80024e6:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80024ea:	f103 030e 	add.w	r3, r3, #14
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2234      	movs	r2, #52	; 0x34
 80024f2:	fb02 f303 	mul.w	r3, r2, r3
 80024f6:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 80024fa:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 80024fe:	6812      	ldr	r2, [r2, #0]
 8002500:	441a      	add	r2, r3
 8002502:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002506:	f103 030d 	add.w	r3, r3, #13
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	5cd3      	ldrb	r3, [r2, r3]
 800250e:	2b65      	cmp	r3, #101	; 0x65
 8002510:	d101      	bne.n	8002516 <findShorterWay+0x124e>
    		// Si estamos aqui es porque no queremos cambiar el char de finalización
    		__NOP();
 8002512:	bf00      	nop
 8002514:	e02c      	b.n	8002570 <findShorterWay+0x12a8>
    	}else if (Gridcopy[i][j] == 's'){
 8002516:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800251a:	f103 030e 	add.w	r3, r3, #14
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	2234      	movs	r2, #52	; 0x34
 8002522:	fb02 f303 	mul.w	r3, r2, r3
 8002526:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 800252a:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 800252e:	6812      	ldr	r2, [r2, #0]
 8002530:	441a      	add	r2, r3
 8002532:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002536:	f103 030d 	add.w	r3, r3, #13
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	5cd3      	ldrb	r3, [r2, r3]
 800253e:	2b73      	cmp	r3, #115	; 0x73
 8002540:	d101      	bne.n	8002546 <findShorterWay+0x127e>
    		// Si estamos aqui es porque no queremos cambiar el char de inicio
    		__NOP();
 8002542:	bf00      	nop
 8002544:	e014      	b.n	8002570 <findShorterWay+0x12a8>
    	}else{
    		// Si estamos aqui es porque estamos dentro del camino a seguir, por lo cambiamos a una 'I'
    		Gridcopy[i][j] = 'I';
 8002546:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800254a:	f103 030e 	add.w	r3, r3, #14
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2234      	movs	r2, #52	; 0x34
 8002552:	fb02 f303 	mul.w	r3, r2, r3
 8002556:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 800255a:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 800255e:	6812      	ldr	r2, [r2, #0]
 8002560:	441a      	add	r2, r3
 8002562:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002566:	f103 030d 	add.w	r3, r3, #13
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	2149      	movs	r1, #73	; 0x49
 800256e:	54d1      	strb	r1, [r2, r3]
    	}


    	// Almacenamos en la matriz de ruta mas corta
		shorterWay[k][0] = i;
 8002570:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002574:	f103 0304 	add.w	r3, r3, #4
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	f507 52fc 	add.w	r2, r7, #8064	; 0x1f80
 8002580:	f102 0204 	add.w	r2, r2, #4
 8002584:	6812      	ldr	r2, [r2, #0]
 8002586:	4413      	add	r3, r2
 8002588:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800258c:	f102 020e 	add.w	r2, r2, #14
 8002590:	7812      	ldrb	r2, [r2, #0]
 8002592:	601a      	str	r2, [r3, #0]
		shorterWay[k][1] = j;
 8002594:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002598:	f103 0304 	add.w	r3, r3, #4
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	00db      	lsls	r3, r3, #3
 80025a0:	f507 52fc 	add.w	r2, r7, #8064	; 0x1f80
 80025a4:	f102 0204 	add.w	r2, r2, #4
 80025a8:	6812      	ldr	r2, [r2, #0]
 80025aa:	4413      	add	r3, r2
 80025ac:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80025b0:	f102 020d 	add.w	r2, r2, #13
 80025b4:	7812      	ldrb	r2, [r2, #0]
 80025b6:	605a      	str	r2, [r3, #4]

    	// comenzamos almacenando las posiciones en orden desde el final al punto inicial
		// Actualizamos a la nueva posición
		position[0] = matrixCosts[i][j][3];
 80025b8:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80025bc:	f103 030e 	add.w	r3, r3, #14
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 80025c6:	fb02 f303 	mul.w	r3, r2, r3
 80025ca:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 80025ce:	f6a2 726c 	subw	r2, r2, #3948	; 0xf6c
 80025d2:	6812      	ldr	r2, [r2, #0]
 80025d4:	18d1      	adds	r1, r2, r3
 80025d6:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80025da:	f103 030d 	add.w	r3, r3, #13
 80025de:	781a      	ldrb	r2, [r3, #0]
 80025e0:	4613      	mov	r3, r2
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	4413      	add	r3, r2
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	440b      	add	r3, r1
 80025ea:	330c      	adds	r3, #12
 80025ec:	edd3 7a00 	vldr	s15, [r3]
 80025f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025f4:	ee17 3a90 	vmov	r3, s15
 80025f8:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 80025fc:	f102 0210 	add.w	r2, r2, #16
 8002600:	6013      	str	r3, [r2, #0]
		position[1] = matrixCosts[i][j][4];
 8002602:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002606:	f103 030e 	add.w	r3, r3, #14
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 8002610:	fb02 f303 	mul.w	r3, r2, r3
 8002614:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 8002618:	f6a2 726c 	subw	r2, r2, #3948	; 0xf6c
 800261c:	6812      	ldr	r2, [r2, #0]
 800261e:	18d1      	adds	r1, r2, r3
 8002620:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002624:	f103 030d 	add.w	r3, r3, #13
 8002628:	781a      	ldrb	r2, [r3, #0]
 800262a:	4613      	mov	r3, r2
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	4413      	add	r3, r2
 8002630:	00db      	lsls	r3, r3, #3
 8002632:	440b      	add	r3, r1
 8002634:	3310      	adds	r3, #16
 8002636:	edd3 7a00 	vldr	s15, [r3]
 800263a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800263e:	ee17 3a90 	vmov	r3, s15
 8002642:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 8002646:	f102 0214 	add.w	r2, r2, #20
 800264a:	6013      	str	r3, [r2, #0]

		// actualizamos la nueva posición
		i = position[0];
 800264c:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 8002650:	f103 0310 	add.w	r3, r3, #16
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800265a:	f102 020e 	add.w	r2, r2, #14
 800265e:	7013      	strb	r3, [r2, #0]
		j = position[1];
 8002660:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 8002664:	f103 0314 	add.w	r3, r3, #20
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 800266e:	f102 020d 	add.w	r2, r2, #13
 8002672:	7013      	strb	r3, [r2, #0]
    for (int  k = numberOfPositions; k >= 0 ; k--){
 8002674:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 8002678:	f103 0304 	add.w	r3, r3, #4
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	3b01      	subs	r3, #1
 8002680:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 8002684:	f102 0204 	add.w	r2, r2, #4
 8002688:	6013      	str	r3, [r2, #0]
 800268a:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 800268e:	f103 0304 	add.w	r3, r3, #4
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	f6bf af26 	bge.w	80024e6 <findShorterWay+0x121e>


    }
	// Imprimimos el estado actual de la matriz copia
	for (uint8_t i = 0; i< parameters->numberOfRows; i++){
 800269a:	2300      	movs	r3, #0
 800269c:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80026a0:	f102 0203 	add.w	r2, r2, #3
 80026a4:	7013      	strb	r3, [r2, #0]
 80026a6:	e01c      	b.n	80026e2 <findShorterWay+0x141a>
			writeMsg(&handlerAstarUsart, Gridcopy[i]);
 80026a8:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80026ac:	f103 0303 	add.w	r3, r3, #3
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2234      	movs	r2, #52	; 0x34
 80026b4:	fb02 f303 	mul.w	r3, r2, r3
 80026b8:	f507 6277 	add.w	r2, r7, #3952	; 0xf70
 80026bc:	f6a2 7268 	subw	r2, r2, #3944	; 0xf68
 80026c0:	6812      	ldr	r2, [r2, #0]
 80026c2:	4413      	add	r3, r2
 80026c4:	4619      	mov	r1, r3
 80026c6:	4814      	ldr	r0, [pc, #80]	; (8002718 <findShorterWay+0x1450>)
 80026c8:	f002 fa3c 	bl	8004b44 <writeMsg>
	for (uint8_t i = 0; i< parameters->numberOfRows; i++){
 80026cc:	f507 53fb 	add.w	r3, r7, #8032	; 0x1f60
 80026d0:	f103 0303 	add.w	r3, r3, #3
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	3301      	adds	r3, #1
 80026d8:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80026dc:	f102 0203 	add.w	r2, r2, #3
 80026e0:	7013      	strb	r3, [r2, #0]
 80026e2:	f507 6377 	add.w	r3, r7, #3952	; 0xf70
 80026e6:	f5a3 6377 	sub.w	r3, r3, #3952	; 0xf70
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	7a1b      	ldrb	r3, [r3, #8]
 80026ee:	f507 52fb 	add.w	r2, r7, #8032	; 0x1f60
 80026f2:	f102 0203 	add.w	r2, r2, #3
 80026f6:	7812      	ldrb	r2, [r2, #0]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d3d5      	bcc.n	80026a8 <findShorterWay+0x13e0>

    // A partir de aqui habremos logrado despues de un largo camino hallar la ruta mas corta entre dos puntos , el robot ya con esa informacion
    // sabra hacia donde moverse y cuanto moverse

    // Si llegamos hasta aca, con exito hemos logrado todo lo cometido, ¡Felicidades!
    writeMsg(&handlerAstarUsart, "\n______________________Gracias por viajar con nuestra linea Astarlines____________________\n");
 80026fc:	4907      	ldr	r1, [pc, #28]	; (800271c <findShorterWay+0x1454>)
 80026fe:	4806      	ldr	r0, [pc, #24]	; (8002718 <findShorterWay+0x1450>)
 8002700:	f002 fa20 	bl	8004b44 <writeMsg>

    return 1;
 8002704:	2301      	movs	r3, #1


}
 8002706:	4618      	mov	r0, r3
 8002708:	f507 57fb 	add.w	r7, r7, #8032	; 0x1f60
 800270c:	3714      	adds	r7, #20
 800270e:	46bd      	mov	sp, r7
 8002710:	bd90      	pop	{r4, r7, pc}
 8002712:	bf00      	nop
 8002714:	080095c0 	.word	0x080095c0
 8002718:	20000e58 	.word	0x20000e58
 800271c:	08009600 	.word	0x08009600

08002720 <updateParent>:

// Esta función actuazliza en la matriz de costs y el parent correspondiente
void updateParent(costChangesAndPos_t *ptrChanges, int posIJ[2], float matrixCosts[52][52][6]){
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]

	setParents(ptrChanges, posIJ);
 800272c:	68b9      	ldr	r1, [r7, #8]
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f000 fa9a 	bl	8002c68 <setParents>

	matrixCosts[ptrChanges->posAnalisis[0] + posIJ[0] - 1][ptrChanges->posAnalisis[1] + posIJ[1] - 1][3] = ptrChanges->parent[0]; //Posicion i del parent
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f893 3020 	ldrb.w	r3, [r3, #32]
 800273a:	b2d8      	uxtb	r0, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	689a      	ldr	r2, [r3, #8]
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4413      	add	r3, r2
 8002746:	461a      	mov	r2, r3
 8002748:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 800274c:	fb02 f303 	mul.w	r3, r2, r3
 8002750:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	18d1      	adds	r1, r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	68da      	ldr	r2, [r3, #12]
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	3304      	adds	r3, #4
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4413      	add	r3, r2
 8002764:	1e5a      	subs	r2, r3, #1
 8002766:	ee07 0a90 	vmov	s15, r0
 800276a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800276e:	4613      	mov	r3, r2
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	4413      	add	r3, r2
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	440b      	add	r3, r1
 8002778:	330c      	adds	r3, #12
 800277a:	edc3 7a00 	vstr	s15, [r3]
	matrixCosts[ptrChanges->posAnalisis[0] + posIJ[0] - 1][ptrChanges->posAnalisis[1] + posIJ[1] - 1][4] = ptrChanges->parent[1]; //Posicion j del parent
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002784:	b2d8      	uxtb	r0, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4413      	add	r3, r2
 8002790:	461a      	mov	r2, r3
 8002792:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 8002796:	fb02 f303 	mul.w	r3, r2, r3
 800279a:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	18d1      	adds	r1, r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	68da      	ldr	r2, [r3, #12]
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	3304      	adds	r3, #4
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4413      	add	r3, r2
 80027ae:	1e5a      	subs	r2, r3, #1
 80027b0:	ee07 0a90 	vmov	s15, r0
 80027b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027b8:	4613      	mov	r3, r2
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	4413      	add	r3, r2
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	440b      	add	r3, r1
 80027c2:	3310      	adds	r3, #16
 80027c4:	edc3 7a00 	vstr	s15, [r3]

}
 80027c8:	bf00      	nop
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <updateGcost>:

// esta funcion actualiz el Gcost correspondiente
void updateGcost(AStar_distancesHandler *parameters, costChangesAndPos_t *ptrChanges, int posIJ[2], float matrixCosts[52][52][6] ){
 80027d0:	b5b0      	push	{r4, r5, r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
 80027dc:	603b      	str	r3, [r7, #0]
	//Por ultimo se setea en la pisicion de la heuristica correspondiente a la matriz ultima de la super matriz
	// de costos
	matrixCosts[ptrChanges->posAnalisis[0] + posIJ[0] -1][ptrChanges->posAnalisis[1] + posIJ[1] -1][0] = setGcost(parameters, ptrChanges, posIJ);
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	689a      	ldr	r2, [r3, #8]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4413      	add	r3, r2
 80027e8:	461a      	mov	r2, r3
 80027ea:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 80027ee:	fb02 f303 	mul.w	r3, r2, r3
 80027f2:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	18d5      	adds	r5, r2, r3
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	68da      	ldr	r2, [r3, #12]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	3304      	adds	r3, #4
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4413      	add	r3, r2
 8002806:	1e5c      	subs	r4, r3, #1
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	68b9      	ldr	r1, [r7, #8]
 800280c:	68f8      	ldr	r0, [r7, #12]
 800280e:	f000 f905 	bl	8002a1c <setGcost>
 8002812:	eef0 7a40 	vmov.f32	s15, s0
 8002816:	4623      	mov	r3, r4
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	4423      	add	r3, r4
 800281c:	00db      	lsls	r3, r3, #3
 800281e:	442b      	add	r3, r5
 8002820:	edc3 7a00 	vstr	s15, [r3]
}
 8002824:	bf00      	nop
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bdb0      	pop	{r4, r5, r7, pc}

0800282c <updateFcost>:

// Esta función actualiza el Fcost correspondiente
void updateFcost(AStar_distancesHandler *parameters ,costChangesAndPos_t *ptrChanges, int posIJ[2], float matrixCosts[52][52][6] ){
 800282c:	b5b0      	push	{r4, r5, r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	60b9      	str	r1, [r7, #8]
 8002836:	607a      	str	r2, [r7, #4]
 8002838:	603b      	str	r3, [r7, #0]
	//Por ultimo se setea en la pisicion de la heuristica correspondiente a la matriz ultima de la super matriz
	// de costos
	matrixCosts[ptrChanges->posAnalisis[0] + posIJ[0] -1][ptrChanges->posAnalisis[1] + posIJ[1] -1][1] = setFcost(parameters, ptrChanges, posIJ, matrixCosts);
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4413      	add	r3, r2
 8002844:	461a      	mov	r2, r3
 8002846:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 800284a:	fb02 f303 	mul.w	r3, r2, r3
 800284e:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	18d5      	adds	r5, r2, r3
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	68da      	ldr	r2, [r3, #12]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	3304      	adds	r3, #4
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4413      	add	r3, r2
 8002862:	1e5c      	subs	r4, r3, #1
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	68b9      	ldr	r1, [r7, #8]
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f000 f9bd 	bl	8002bea <setFcost>
 8002870:	eef0 7a40 	vmov.f32	s15, s0
 8002874:	4623      	mov	r3, r4
 8002876:	005b      	lsls	r3, r3, #1
 8002878:	4423      	add	r3, r4
 800287a:	00db      	lsls	r3, r3, #3
 800287c:	442b      	add	r3, r5
 800287e:	3304      	adds	r3, #4
 8002880:	edc3 7a00 	vstr	s15, [r3]

}
 8002884:	bf00      	nop
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bdb0      	pop	{r4, r5, r7, pc}

0800288c <setHeuristic>:

// con esta funcion seteamos la matriz Heuristica con la cual usaremos la info para buscar la ruta mas corta
int setHeuristic(AStar_distancesHandler *parameters, costChangesAndPos_t *ptrChanges, float matrixCosts[52][52][6] , char Gridcopy[52][52]){
 800288c:	b580      	push	{r7, lr}
 800288e:	b088      	sub	sp, #32
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
 8002898:	603b      	str	r3, [r7, #0]

	// definimos variables locales
	int distRows     = 0;
 800289a:	2300      	movs	r3, #0
 800289c:	61bb      	str	r3, [r7, #24]
	int distColumns  = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	617b      	str	r3, [r7, #20]
	int distanceToGo = 0;
 80028a2:	2300      	movs	r3, #0
 80028a4:	613b      	str	r3, [r7, #16]
	//sicion de cada fila y columna el valor de la heuristica dependiendo de donde este el punto de termino o End point

	// Comenzamos entonces recorriendo cada posicion del terccer bloque matricial de ***costs
	// recorremos las filas
	// Almacenamos la posicion final
	if(findEnd(Gridcopy, parameters, ptrChanges)){
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	68f9      	ldr	r1, [r7, #12]
 80028aa:	6838      	ldr	r0, [r7, #0]
 80028ac:	f000 fa41 	bl	8002d32 <findEnd>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d003      	beq.n	80028be <setHeuristic+0x32>
		// Se encontro la posicion final, y continua con el programa
		__NOP();
 80028b6:	bf00      	nop
	}

	// A partir de aqui ya se tiene la posicion del punto final y ya se puede entonces calcular la heuristica
	// partiendo siempre de que el robot puede ir en diagonal y luego en linea recta , siempre buscando la ruta mas eficiente

	for (uint8_t i = 0; i< parameters->numberOfRows; i++){
 80028b8:	2300      	movs	r3, #0
 80028ba:	77fb      	strb	r3, [r7, #31]
 80028bc:	e0a3      	b.n	8002a06 <setHeuristic+0x17a>
		return RESET;
 80028be:	2300      	movs	r3, #0
 80028c0:	e0a8      	b.n	8002a14 <setHeuristic+0x188>
		for(uint8_t j = 0; j < parameters->numberOfColumns; j++){
 80028c2:	2300      	movs	r3, #0
 80028c4:	77bb      	strb	r3, [r7, #30]
 80028c6:	e095      	b.n	80029f4 <setHeuristic+0x168>
			// para cada posicion i,j, se mira i-iend y j-jend, y se evalua cual de los dos es menor y luego
			// De los dos que sea mas pequeño, el robot tendra que ir diagonal hasta encontrarse con la fila o la columna
			// maas cercana a la fila o la columna del punto final, y ya luego sumarle la distancia paralela que falta para llegar al punto end
			distRows    = abs(i-ptrChanges->endPos[0]);
 80028c8:	7ffa      	ldrb	r2, [r7, #31]
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	bfb8      	it	lt
 80028d4:	425b      	neglt	r3, r3
 80028d6:	61bb      	str	r3, [r7, #24]
			distColumns = abs(j-ptrChanges->endPos[1]);
 80028d8:	7fba      	ldrb	r2, [r7, #30]
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	bfb8      	it	lt
 80028e4:	425b      	neglt	r3, r3
 80028e6:	617b      	str	r3, [r7, #20]
			if (distRows <= distColumns){
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	dc3f      	bgt.n	8002970 <setHeuristic+0xe4>
				// Si estamos aca es porque el robot en la posicion i,j en la que estaria esta mas cerca de la fila del end
				// que de la columna del end, por lo que se debe ir diagonal
				distanceToGo = parameters->diagonalDiastance * distRows;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	ed93 7a01 	vldr	s14, [r3, #4]
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	ee07 3a90 	vmov	s15, r3
 80028fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002900:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002904:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002908:	ee17 3a90 	vmov	r3, s15
 800290c:	613b      	str	r3, [r7, #16]
				// Luego el robot ya se encontraria en la misma fila del end, por lo que faltaria sumarle las posiciones restantes
				// paralelas hasta llegar a la columna , la distancia que falta seria la resta de las diferencias en valor absoluto
				// En el caso de que las distancias sean iguales, el robot solo ira diagonal hasta el end , no necesitara ir paralelo.
				distanceToGo += parameters->parallelDistance * abs(distRows-distColumns);
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	ee07 3a90 	vmov	s15, r3
 8002914:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	edd3 6a00 	vldr	s13, [r3]
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	2b00      	cmp	r3, #0
 8002926:	bfb8      	it	lt
 8002928:	425b      	neglt	r3, r3
 800292a:	ee07 3a90 	vmov	s15, r3
 800292e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002932:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002936:	ee77 7a27 	vadd.f32	s15, s14, s15
 800293a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800293e:	ee17 3a90 	vmov	r3, s15
 8002942:	613b      	str	r3, [r7, #16]
				//Por ultimo se setea en la pisicion de la heuristica correspondiente a la matriz ultima de la sumer matriz
				// de costos
				matrixCosts[i][j][2] = distanceToGo;
 8002944:	7ffb      	ldrb	r3, [r7, #31]
 8002946:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 800294a:	fb02 f303 	mul.w	r3, r2, r3
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	18d1      	adds	r1, r2, r3
 8002952:	7fba      	ldrb	r2, [r7, #30]
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	ee07 3a90 	vmov	s15, r3
 800295a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800295e:	4613      	mov	r3, r2
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	4413      	add	r3, r2
 8002964:	00db      	lsls	r3, r3, #3
 8002966:	440b      	add	r3, r1
 8002968:	3308      	adds	r3, #8
 800296a:	edc3 7a00 	vstr	s15, [r3]
 800296e:	e03e      	b.n	80029ee <setHeuristic+0x162>
			}else{
				// Si estamos aqui es porque la distancia del robot a la columna es mas cercana que del mismo a la fila, por lo que
				// lo unico que cambia es que las veces que hay que ir diagonal sera hasta tocar la columna del end
				distanceToGo = parameters->diagonalDiastance * distColumns;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	ed93 7a01 	vldr	s14, [r3, #4]
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	ee07 3a90 	vmov	s15, r3
 800297c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002980:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002984:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002988:	ee17 3a90 	vmov	r3, s15
 800298c:	613b      	str	r3, [r7, #16]
				// Lo que falta para llegar al end es el recorrido por toda la columna, es decir el restante entre
				// distRows y distColumns
				distanceToGo += parameters->parallelDistance * abs(distRows-distColumns);
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	ee07 3a90 	vmov	s15, r3
 8002994:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	edd3 6a00 	vldr	s13, [r3]
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	bfb8      	it	lt
 80029a8:	425b      	neglt	r3, r3
 80029aa:	ee07 3a90 	vmov	s15, r3
 80029ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029be:	ee17 3a90 	vmov	r3, s15
 80029c2:	613b      	str	r3, [r7, #16]
				matrixCosts[i][j][2] = distanceToGo;
 80029c4:	7ffb      	ldrb	r3, [r7, #31]
 80029c6:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 80029ca:	fb02 f303 	mul.w	r3, r2, r3
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	18d1      	adds	r1, r2, r3
 80029d2:	7fba      	ldrb	r2, [r7, #30]
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	ee07 3a90 	vmov	s15, r3
 80029da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029de:	4613      	mov	r3, r2
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	4413      	add	r3, r2
 80029e4:	00db      	lsls	r3, r3, #3
 80029e6:	440b      	add	r3, r1
 80029e8:	3308      	adds	r3, #8
 80029ea:	edc3 7a00 	vstr	s15, [r3]
		for(uint8_t j = 0; j < parameters->numberOfColumns; j++){
 80029ee:	7fbb      	ldrb	r3, [r7, #30]
 80029f0:	3301      	adds	r3, #1
 80029f2:	77bb      	strb	r3, [r7, #30]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	7a5b      	ldrb	r3, [r3, #9]
 80029f8:	7fba      	ldrb	r2, [r7, #30]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	f4ff af64 	bcc.w	80028c8 <setHeuristic+0x3c>
	for (uint8_t i = 0; i< parameters->numberOfRows; i++){
 8002a00:	7ffb      	ldrb	r3, [r7, #31]
 8002a02:	3301      	adds	r3, #1
 8002a04:	77fb      	strb	r3, [r7, #31]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	7a1b      	ldrb	r3, [r3, #8]
 8002a0a:	7ffa      	ldrb	r2, [r7, #31]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	f4ff af58 	bcc.w	80028c2 <setHeuristic+0x36>
		}

	}

	// Terminado TODO el recorrido se puede salir de la funcion y decir que todo fue correcto
	return SET;
 8002a12:	2301      	movs	r3, #1

}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3720      	adds	r7, #32
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <setGcost>:

//Con esta funcion se halla el Gcost teniendo en cuenta la posicion de analisis
float setGcost (AStar_distancesHandler *parameters, costChangesAndPos_t *ptrChanges, int posIJ[2]){
 8002a1c:	b480      	push	{r7}
 8002a1e:	b089      	sub	sp, #36	; 0x24
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
	// definimos variables locales
	int distRows     = 0;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	61bb      	str	r3, [r7, #24]
	int distColumns  = 0;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	617b      	str	r3, [r7, #20]
	float distanceToGo = 0;
 8002a30:	f04f 0300 	mov.w	r3, #0
 8002a34:	61fb      	str	r3, [r7, #28]

	// Luego calculamos el Gcost partiendo de que se tiene que pasar siempre por la posicion de analisis
	// Se analiza cual es la distancia que hay entre el punto de analisis y el punto de start
	distRows    = abs(ptrChanges->posAnalisis[0] -ptrChanges->startPos[0]);
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	689a      	ldr	r2, [r3, #8]
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	bfb8      	it	lt
 8002a44:	425b      	neglt	r3, r3
 8002a46:	61bb      	str	r3, [r7, #24]
	distColumns = abs(ptrChanges->posAnalisis[1]-ptrChanges->startPos[1]);
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	68da      	ldr	r2, [r3, #12]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	bfb8      	it	lt
 8002a56:	425b      	neglt	r3, r3
 8002a58:	617b      	str	r3, [r7, #20]

	if ((ptrChanges->posAnalisis[0] + posIJ[0] -1) != ptrChanges->posAnalisis[0]
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4413      	add	r3, r2
 8002a64:	1e5a      	subs	r2, r3, #1
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d05d      	beq.n	8002b2a <setGcost+0x10e>
	 && (ptrChanges->posAnalisis[1] + posIJ[1] -1) != ptrChanges->posAnalisis[1]){
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	68da      	ldr	r2, [r3, #12]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	3304      	adds	r3, #4
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4413      	add	r3, r2
 8002a7a:	1e5a      	subs	r2, r3, #1
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d052      	beq.n	8002b2a <setGcost+0x10e>
		// Si estamos aqui es porque estamos en una de las 4 esquinas aledanias, por lo que la distancia a la columna o la fila
		// mas cercana a el punto de analisis es 1, se tendra que ir diagonalmente
		distanceToGo = parameters->diagonalDiastance;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	61fb      	str	r3, [r7, #28]

		// Luego se calcula la distancia que resta aplicando el mismo algoritmo de la heuristica
		//pero esta vez para el punto de analisis hasta el punto de inicio

		if (distRows <= distColumns){
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	dc25      	bgt.n	8002ade <setGcost+0xc2>
			// Si estamos aca es porque el robot en la posicion i,j en la que estaria esta mas cerca de la fila del end
			// que de la columna del end, por lo que se debe ir diagonal
			distanceToGo += parameters->diagonalDiastance * distRows;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	ed93 7a01 	vldr	s14, [r3, #4]
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	ee07 3a90 	vmov	s15, r3
 8002a9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aa6:	ed97 7a07 	vldr	s14, [r7, #28]
 8002aaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aae:	edc7 7a07 	vstr	s15, [r7, #28]
			// Luego el robot ya se encontraria en la misma fila del end, por lo que faltaria sumarle las posiciones restantes
			// paralelas hasta llegar a la columna , la distancia que falta seria la resta de las diferencias en valor absoluto
			// En el caso de que las distancias sean iguales, el robot solo ira diagonal hasta el end , no necesitara ir paralelo.
			distanceToGo += parameters->parallelDistance * abs(distRows-distColumns);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	ed93 7a00 	vldr	s14, [r3]
 8002ab8:	69ba      	ldr	r2, [r7, #24]
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	bfb8      	it	lt
 8002ac2:	425b      	neglt	r3, r3
 8002ac4:	ee07 3a90 	vmov	s15, r3
 8002ac8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002acc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ad0:	ed97 7a07 	vldr	s14, [r7, #28]
 8002ad4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ad8:	edc7 7a07 	vstr	s15, [r7, #28]
		if (distRows <= distColumns){
 8002adc:	e077      	b.n	8002bce <setGcost+0x1b2>
		}else{
			// Si estamos aqui es porque la distancia del robot a la columna es mas cercana que del mismo a la fila, por lo que
			// lo unico que cambia es que las veces que hay que ir diagonal sera hasta tocar la columna del end
			distanceToGo += parameters->diagonalDiastance * distColumns;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	ee07 3a90 	vmov	s15, r3
 8002aea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002af2:	ed97 7a07 	vldr	s14, [r7, #28]
 8002af6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002afa:	edc7 7a07 	vstr	s15, [r7, #28]
			// Lo que falta para llegar al end es el recorrido por toda la columna, es decir el restante entre
			// distRows y distColumns
			distanceToGo += parameters->parallelDistance * abs(distRows-distColumns);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	ed93 7a00 	vldr	s14, [r3]
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	bfb8      	it	lt
 8002b0e:	425b      	neglt	r3, r3
 8002b10:	ee07 3a90 	vmov	s15, r3
 8002b14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b1c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b24:	edc7 7a07 	vstr	s15, [r7, #28]
		if (distRows <= distColumns){
 8002b28:	e051      	b.n	8002bce <setGcost+0x1b2>

	}else {
		// Si estamos aqui es porque estamos en una de las cuatro aristas, donde tanto el puntero como la posicion real del punto de analisis
		// coinciden en fila o en columna, la unica diferencia aqui es que se calcula paralelamente al punto de analisis y a partir de ahi
		// se aplica el algoritmo de la heuristica
		distanceToGo = parameters->parallelDistance;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	61fb      	str	r3, [r7, #28]

		if (distRows <= distColumns){
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	dc25      	bgt.n	8002b84 <setGcost+0x168>
			distanceToGo += parameters->diagonalDiastance * distRows;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	ed93 7a01 	vldr	s14, [r3, #4]
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	ee07 3a90 	vmov	s15, r3
 8002b44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b4c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b54:	edc7 7a07 	vstr	s15, [r7, #28]
			distanceToGo += parameters->parallelDistance * abs(distRows-distColumns);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	ed93 7a00 	vldr	s14, [r3]
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	bfb8      	it	lt
 8002b68:	425b      	neglt	r3, r3
 8002b6a:	ee07 3a90 	vmov	s15, r3
 8002b6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b76:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b7e:	edc7 7a07 	vstr	s15, [r7, #28]
 8002b82:	e024      	b.n	8002bce <setGcost+0x1b2>
		}else{
			distanceToGo += parameters->diagonalDiastance * distColumns;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	ed93 7a01 	vldr	s14, [r3, #4]
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	ee07 3a90 	vmov	s15, r3
 8002b90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b98:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ba0:	edc7 7a07 	vstr	s15, [r7, #28]
			distanceToGo += parameters->parallelDistance * abs(distRows-distColumns);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	ed93 7a00 	vldr	s14, [r3]
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	bfb8      	it	lt
 8002bb4:	425b      	neglt	r3, r3
 8002bb6:	ee07 3a90 	vmov	s15, r3
 8002bba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc2:	ed97 7a07 	vldr	s14, [r7, #28]
 8002bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bca:	edc7 7a07 	vstr	s15, [r7, #28]
		}
	}
	ptrChanges->Gcost = distanceToGo;
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	69fa      	ldr	r2, [r7, #28]
 8002bd2:	601a      	str	r2, [r3, #0]

	return ptrChanges->Gcost;
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	ee07 3a90 	vmov	s15, r3
}
 8002bdc:	eeb0 0a67 	vmov.f32	s0, s15
 8002be0:	3724      	adds	r7, #36	; 0x24
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <setFcost>:

// Con esta funcion seteamos el F cost en la matriz 2 de la posicion correspondiente
float setFcost (AStar_distancesHandler *parameters , costChangesAndPos_t *ptrChanges, int posIJ[2], float matrixCosts[52][52][6]){
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b084      	sub	sp, #16
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	60f8      	str	r0, [r7, #12]
 8002bf2:	60b9      	str	r1, [r7, #8]
 8002bf4:	607a      	str	r2, [r7, #4]
 8002bf6:	603b      	str	r3, [r7, #0]

	// Esta funcion es simple ya que solo tenemos que calcular de la matriz 3x3 de analisis y sumar el H cost y el G cost para tener el F cost
	ptrChanges->Gcost = setGcost(parameters, ptrChanges, posIJ);
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	68b9      	ldr	r1, [r7, #8]
 8002bfc:	68f8      	ldr	r0, [r7, #12]
 8002bfe:	f7ff ff0d 	bl	8002a1c <setGcost>
 8002c02:	eef0 7a40 	vmov.f32	s15, s0
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	edc3 7a00 	vstr	s15, [r3]
	ptrChanges->Fcost = ptrChanges->Gcost  // Gcost
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	ed93 7a00 	vldr	s14, [r3]
			          + matrixCosts[ptrChanges->posAnalisis[0]+ posIJ[0] -1][ptrChanges->posAnalisis[1]+ posIJ[1] -1][2]; // Hcost
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	689a      	ldr	r2, [r3, #8]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 8002c22:	fb02 f303 	mul.w	r3, r2, r3
 8002c26:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	18d1      	adds	r1, r2, r3
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	68da      	ldr	r2, [r3, #12]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	3304      	adds	r3, #4
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4413      	add	r3, r2
 8002c3a:	1e5a      	subs	r2, r3, #1
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4413      	add	r3, r2
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	440b      	add	r3, r1
 8002c46:	3308      	adds	r3, #8
 8002c48:	edd3 7a00 	vldr	s15, [r3]
 8002c4c:	ee77 7a27 	vadd.f32	s15, s14, s15
	ptrChanges->Fcost = ptrChanges->Gcost  // Gcost
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	edc3 7a01 	vstr	s15, [r3, #4]

	return ptrChanges->Fcost;
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	ee07 3a90 	vmov	s15, r3

}
 8002c5e:	eeb0 0a67 	vmov.f32	s0, s15
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <setParents>:

// Con esta funcion seteamos la posicion del parent de los aledanios,
void setParents (costChangesAndPos_t *ptrChanges, int posIJ[2]){
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
	// esta funcion es simple, ya que solo tenemos que setear de la matriz 3x3 de analisis y colocar en la posicion 4 y 5 el indice i y j correspondiente
	// al parent de cada punto aledanio, exceptuando el punto de analisis ya que ese tiene un parent propio

	if ((ptrChanges->posAnalisis[0] + posIJ[0] - 1) == ptrChanges->posAnalisis[0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4413      	add	r3, r2
 8002c7c:	1e5a      	subs	r2, r3, #1
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d10c      	bne.n	8002ca0 <setParents+0x38>
	&&  (ptrChanges->posAnalisis[1] + posIJ[1] - 1) == ptrChanges->posAnalisis[1] ){
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68da      	ldr	r2, [r3, #12]
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4413      	add	r3, r2
 8002c92:	1e5a      	subs	r2, r3, #1
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d101      	bne.n	8002ca0 <setParents+0x38>
		// Aqui no hacemos nada porque significa que estamos sobre el punto de analisis, y no queremos cambiarle el parent a este
		__NOP();
 8002c9c:	bf00      	nop
 8002c9e:	e00c      	b.n	8002cba <setParents+0x52>
	}else{
		// Si estamos aqui es porque estamos en alguno de los puntos aledanios
		ptrChanges->parent[0] = ptrChanges->posAnalisis[0];
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	b2da      	uxtb	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f883 2020 	strb.w	r2, [r3, #32]
		ptrChanges->parent[1] = ptrChanges->posAnalisis[1];
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	b2da      	uxtb	r2, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	}

}
 8002cb8:	bf00      	nop
 8002cba:	bf00      	nop
 8002cbc:	370c      	adds	r7, #12
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr

08002cc6 <findStart>:

// En esta funcion nos centraremos en buscar la posicion i,j donde se almacena el punto de inicio del robot
int findStart(char Gridcopy[52][52], AStar_distancesHandler *parameters, costChangesAndPos_t *ptrChanges){
 8002cc6:	b480      	push	{r7}
 8002cc8:	b087      	sub	sp, #28
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	60f8      	str	r0, [r7, #12]
 8002cce:	60b9      	str	r1, [r7, #8]
 8002cd0:	607a      	str	r2, [r7, #4]

	// Buscamos dentro de la matriz Grid que corresponde con la copia que le hacemos a la matriz de strings de entrada
	// en la terminal
	// recorremos la matriz hasta encontrar la posicion correpondiente con un char 's' de start
	for (uint8_t i = 0; i<parameters->numberOfRows; i++){
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	75fb      	strb	r3, [r7, #23]
 8002cd6:	e020      	b.n	8002d1a <findStart+0x54>
		for(uint8_t j = 0; j< parameters->numberOfColumns; j++){
 8002cd8:	2300      	movs	r3, #0
 8002cda:	75bb      	strb	r3, [r7, #22]
 8002cdc:	e015      	b.n	8002d0a <findStart+0x44>
			if (Gridcopy[i][j] == 's'){
 8002cde:	7dfb      	ldrb	r3, [r7, #23]
 8002ce0:	2234      	movs	r2, #52	; 0x34
 8002ce2:	fb02 f303 	mul.w	r3, r2, r3
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	441a      	add	r2, r3
 8002cea:	7dbb      	ldrb	r3, [r7, #22]
 8002cec:	5cd3      	ldrb	r3, [r2, r3]
 8002cee:	2b73      	cmp	r3, #115	; 0x73
 8002cf0:	d107      	bne.n	8002d02 <findStart+0x3c>
				ptrChanges->startPos[0] = i;
 8002cf2:	7dfa      	ldrb	r2, [r7, #23]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	625a      	str	r2, [r3, #36]	; 0x24
				ptrChanges->startPos[1] = j;
 8002cf8:	7dba      	ldrb	r2, [r7, #22]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	629a      	str	r2, [r3, #40]	; 0x28
				return SET;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e011      	b.n	8002d26 <findStart+0x60>
			}else{
				__NOP();
 8002d02:	bf00      	nop
		for(uint8_t j = 0; j< parameters->numberOfColumns; j++){
 8002d04:	7dbb      	ldrb	r3, [r7, #22]
 8002d06:	3301      	adds	r3, #1
 8002d08:	75bb      	strb	r3, [r7, #22]
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	7a5b      	ldrb	r3, [r3, #9]
 8002d0e:	7dba      	ldrb	r2, [r7, #22]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d3e4      	bcc.n	8002cde <findStart+0x18>
	for (uint8_t i = 0; i<parameters->numberOfRows; i++){
 8002d14:	7dfb      	ldrb	r3, [r7, #23]
 8002d16:	3301      	adds	r3, #1
 8002d18:	75fb      	strb	r3, [r7, #23]
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	7a1b      	ldrb	r3, [r3, #8]
 8002d1e:	7dfa      	ldrb	r2, [r7, #23]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d3d9      	bcc.n	8002cd8 <findStart+0x12>

		}

	}
	// Si la funcion llego hasta aca es porque no encontro dentro del arreglo ninguna letra e
	return RESET;
 8002d24:	2300      	movs	r3, #0



}
 8002d26:	4618      	mov	r0, r3
 8002d28:	371c      	adds	r7, #28
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr

08002d32 <findEnd>:
int findEnd(char Gridcopy[52][52], AStar_distancesHandler *parameters, costChangesAndPos_t *ptrChanges){
 8002d32:	b480      	push	{r7}
 8002d34:	b087      	sub	sp, #28
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	60f8      	str	r0, [r7, #12]
 8002d3a:	60b9      	str	r1, [r7, #8]
 8002d3c:	607a      	str	r2, [r7, #4]


	// Buscamos dentro de la matriz Grid que corresponde con la copia que le hacemos a la matriz de strings de entrada
	// en la terminal
	// recorremos la matriz hasta encontrar la posicion correpondiente con un char 'e' de end
	for (uint8_t i = 0; i<parameters->numberOfRows; i++){
 8002d3e:	2300      	movs	r3, #0
 8002d40:	75fb      	strb	r3, [r7, #23]
 8002d42:	e020      	b.n	8002d86 <findEnd+0x54>
		for(uint8_t j = 0; j< parameters->numberOfColumns; j++){
 8002d44:	2300      	movs	r3, #0
 8002d46:	75bb      	strb	r3, [r7, #22]
 8002d48:	e015      	b.n	8002d76 <findEnd+0x44>
			if (Gridcopy[i][j] == 'e'){
 8002d4a:	7dfb      	ldrb	r3, [r7, #23]
 8002d4c:	2234      	movs	r2, #52	; 0x34
 8002d4e:	fb02 f303 	mul.w	r3, r2, r3
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	441a      	add	r2, r3
 8002d56:	7dbb      	ldrb	r3, [r7, #22]
 8002d58:	5cd3      	ldrb	r3, [r2, r3]
 8002d5a:	2b65      	cmp	r3, #101	; 0x65
 8002d5c:	d107      	bne.n	8002d6e <findEnd+0x3c>
				ptrChanges->endPos[0] = i;
 8002d5e:	7dfa      	ldrb	r2, [r7, #23]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	62da      	str	r2, [r3, #44]	; 0x2c
				ptrChanges->endPos[1] = j;
 8002d64:	7dba      	ldrb	r2, [r7, #22]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	631a      	str	r2, [r3, #48]	; 0x30
				return SET;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e011      	b.n	8002d92 <findEnd+0x60>
			}else{
				__NOP();
 8002d6e:	bf00      	nop
		for(uint8_t j = 0; j< parameters->numberOfColumns; j++){
 8002d70:	7dbb      	ldrb	r3, [r7, #22]
 8002d72:	3301      	adds	r3, #1
 8002d74:	75bb      	strb	r3, [r7, #22]
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	7a5b      	ldrb	r3, [r3, #9]
 8002d7a:	7dba      	ldrb	r2, [r7, #22]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d3e4      	bcc.n	8002d4a <findEnd+0x18>
	for (uint8_t i = 0; i<parameters->numberOfRows; i++){
 8002d80:	7dfb      	ldrb	r3, [r7, #23]
 8002d82:	3301      	adds	r3, #1
 8002d84:	75fb      	strb	r3, [r7, #23]
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	7a1b      	ldrb	r3, [r3, #8]
 8002d8a:	7dfa      	ldrb	r2, [r7, #23]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d3d9      	bcc.n	8002d44 <findEnd+0x12>

		}

	}
	// Si la funcion llego hasta aca es porque no encontro dentro del arreglo ninguna letra e
	return RESET;
 8002d90:	2300      	movs	r3, #0

}
 8002d92:	4618      	mov	r0, r3
 8002d94:	371c      	adds	r7, #28
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <buildMatrixCopy>:
//
//}

//Con esta funcion se reparte la memoria para la matriz de entrada desde la terminal serial

void buildMatrixCopy(AStar_distancesHandler *parameters, char terminalGrid[52][52], char Gridcopy[52][52]){
 8002d9e:	b480      	push	{r7}
 8002da0:	b087      	sub	sp, #28
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	60f8      	str	r0, [r7, #12]
 8002da6:	60b9      	str	r1, [r7, #8]
 8002da8:	607a      	str	r2, [r7, #4]


	// Seteamos los valores dentro de la matriz infoGrid de la entrada respectiva
	for (uint8_t i = 0; i < parameters->numberOfRows; i++){
 8002daa:	2300      	movs	r3, #0
 8002dac:	75fb      	strb	r3, [r7, #23]
 8002dae:	e03d      	b.n	8002e2c <buildMatrixCopy+0x8e>
		for(uint8_t j = 0; j < parameters->numberOfColumns + 2; j++){
 8002db0:	2300      	movs	r3, #0
 8002db2:	75bb      	strb	r3, [r7, #22]
 8002db4:	e031      	b.n	8002e1a <buildMatrixCopy+0x7c>

			if (j == parameters->numberOfColumns){
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	7a5b      	ldrb	r3, [r3, #9]
 8002dba:	7dba      	ldrb	r2, [r7, #22]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d109      	bne.n	8002dd4 <buildMatrixCopy+0x36>
				// Agregamos al a la posicion penultima, agregamos una terminacion de salto de linea para ipresion en consola
				Gridcopy[i][j] = '\r';
 8002dc0:	7dfb      	ldrb	r3, [r7, #23]
 8002dc2:	2234      	movs	r2, #52	; 0x34
 8002dc4:	fb02 f303 	mul.w	r3, r2, r3
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	441a      	add	r2, r3
 8002dcc:	7dbb      	ldrb	r3, [r7, #22]
 8002dce:	210d      	movs	r1, #13
 8002dd0:	54d1      	strb	r1, [r2, r3]
 8002dd2:	e01f      	b.n	8002e14 <buildMatrixCopy+0x76>
			}else if (j == parameters->numberOfColumns + 1){
 8002dd4:	7dba      	ldrb	r2, [r7, #22]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	7a5b      	ldrb	r3, [r3, #9]
 8002dda:	3301      	adds	r3, #1
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d109      	bne.n	8002df4 <buildMatrixCopy+0x56>
				// Agregamos al final la terminacion nula para que cada fila sea un string completo
				Gridcopy[i][j] = '\0';
 8002de0:	7dfb      	ldrb	r3, [r7, #23]
 8002de2:	2234      	movs	r2, #52	; 0x34
 8002de4:	fb02 f303 	mul.w	r3, r2, r3
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	441a      	add	r2, r3
 8002dec:	7dbb      	ldrb	r3, [r7, #22]
 8002dee:	2100      	movs	r1, #0
 8002df0:	54d1      	strb	r1, [r2, r3]
 8002df2:	e00f      	b.n	8002e14 <buildMatrixCopy+0x76>
			}else{
				Gridcopy[i][j] = terminalGrid[i][j];
 8002df4:	7dfb      	ldrb	r3, [r7, #23]
 8002df6:	2234      	movs	r2, #52	; 0x34
 8002df8:	fb02 f303 	mul.w	r3, r2, r3
 8002dfc:	68ba      	ldr	r2, [r7, #8]
 8002dfe:	18d0      	adds	r0, r2, r3
 8002e00:	7db9      	ldrb	r1, [r7, #22]
 8002e02:	7dfb      	ldrb	r3, [r7, #23]
 8002e04:	2234      	movs	r2, #52	; 0x34
 8002e06:	fb02 f303 	mul.w	r3, r2, r3
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	441a      	add	r2, r3
 8002e0e:	7dbb      	ldrb	r3, [r7, #22]
 8002e10:	5c41      	ldrb	r1, [r0, r1]
 8002e12:	54d1      	strb	r1, [r2, r3]
		for(uint8_t j = 0; j < parameters->numberOfColumns + 2; j++){
 8002e14:	7dbb      	ldrb	r3, [r7, #22]
 8002e16:	3301      	adds	r3, #1
 8002e18:	75bb      	strb	r3, [r7, #22]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	7a5b      	ldrb	r3, [r3, #9]
 8002e1e:	1c5a      	adds	r2, r3, #1
 8002e20:	7dbb      	ldrb	r3, [r7, #22]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	dac7      	bge.n	8002db6 <buildMatrixCopy+0x18>
	for (uint8_t i = 0; i < parameters->numberOfRows; i++){
 8002e26:	7dfb      	ldrb	r3, [r7, #23]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	75fb      	strb	r3, [r7, #23]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	7a1b      	ldrb	r3, [r3, #8]
 8002e30:	7dfa      	ldrb	r2, [r7, #23]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d3bc      	bcc.n	8002db0 <buildMatrixCopy+0x12>
			}
		}
	}

}
 8002e36:	bf00      	nop
 8002e38:	bf00      	nop
 8002e3a:	371c      	adds	r7, #28
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <getRows>:



// Se define la funcion de tomar cantidad de filas recorriendo la cantidad de String que tenga el puntero de arreglos matrix hasta que se
// encuentre con el puntero nulo.
uint8_t getRows(char terminalGrid[52][52]){
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]

	uint8_t counterRows = 0;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	73fb      	strb	r3, [r7, #15]
	char letter = '\0';
 8002e50:	2300      	movs	r3, #0
 8002e52:	73bb      	strb	r3, [r7, #14]
	(void)letter;
	while(terminalGrid[counterRows][0] != '\0'){
 8002e54:	e00a      	b.n	8002e6c <getRows+0x28>
		letter = terminalGrid[counterRows][0];
 8002e56:	7bfb      	ldrb	r3, [r7, #15]
 8002e58:	2234      	movs	r2, #52	; 0x34
 8002e5a:	fb02 f303 	mul.w	r3, r2, r3
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	4413      	add	r3, r2
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	73bb      	strb	r3, [r7, #14]
		counterRows++;
 8002e66:	7bfb      	ldrb	r3, [r7, #15]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	73fb      	strb	r3, [r7, #15]
	while(terminalGrid[counterRows][0] != '\0'){
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
 8002e6e:	2234      	movs	r2, #52	; 0x34
 8002e70:	fb02 f303 	mul.w	r3, r2, r3
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	4413      	add	r3, r2
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1eb      	bne.n	8002e56 <getRows+0x12>

	}

	return counterRows;
 8002e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3714      	adds	r7, #20
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <getColums>:

//Se define la funcion de tomar cantidad de columnas recorriendo el string hasta encontrar el elemento nulo char
uint8_t getColums(char terminalGrid[52][52]){
 8002e8c:	b480      	push	{r7}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]

	uint8_t counterColumns = 0;
 8002e94:	2300      	movs	r3, #0
 8002e96:	73fb      	strb	r3, [r7, #15]
	while(terminalGrid[0][counterColumns] != '\0'){
 8002e98:	e002      	b.n	8002ea0 <getColums+0x14>

		counterColumns++;
 8002e9a:	7bfb      	ldrb	r3, [r7, #15]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	73fb      	strb	r3, [r7, #15]
	while(terminalGrid[0][counterColumns] != '\0'){
 8002ea0:	7bfb      	ldrb	r3, [r7, #15]
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	5cd3      	ldrb	r3, [r2, r3]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d1f7      	bne.n	8002e9a <getColums+0xe>

	}

	return counterColumns;
 8002eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3714      	adds	r7, #20
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <findLesserValue>:

// esta funcion nos almacena en uno de los arrays volatiles de la estructura costChangesAndPos_t la posicion del valor Fcost o H cost mas pequeño,
// Se debe identificar con un string si se quiere hallar el Fcost mas pequeño o el Hcost mas pequeño, asi, "Fcost" si se quiere hallar el F cost o
// "Hcost" si se quiere hallar el H cost
void findLesserValue(costChangesAndPos_t *ptrChanges, float decisionMtrx[500][4], uint8_t contador){
 8002eb8:	b480      	push	{r7}
 8002eba:	b089      	sub	sp, #36	; 0x24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	71fb      	strb	r3, [r7, #7]
	// seteamos las variables locales
	uint8_t i;
	uint8_t j;
	float value_1 = 0;
 8002ec6:	f04f 0300 	mov.w	r3, #0
 8002eca:	61bb      	str	r3, [r7, #24]
	float value_2 = 0;
 8002ecc:	f04f 0300 	mov.w	r3, #0
 8002ed0:	617b      	str	r3, [r7, #20]

	// El algoritmo que se usará es que se recorrerá cada una de las posiciones y se analizara con las demas , excpliyendo obviamente
	// la posicion central


	for(i = 0; i<contador ; i++){
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	77fb      	strb	r3, [r7, #31]
 8002ed6:	e04d      	b.n	8002f74 <findLesserValue+0xbc>
		for(j = 0; j<contador ; j++){
 8002ed8:	2300      	movs	r3, #0
 8002eda:	77bb      	strb	r3, [r7, #30]
 8002edc:	e034      	b.n	8002f48 <findLesserValue+0x90>
			if (i == j){
 8002ede:	7ffa      	ldrb	r2, [r7, #31]
 8002ee0:	7fbb      	ldrb	r3, [r7, #30]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d101      	bne.n	8002eea <findLesserValue+0x32>
				// Si estamos aqui es porque estamos analizando el mismo punto, y nosotros queremos es analizar a sus compañeros solamente
				__NOP();
 8002ee6:	bf00      	nop
 8002ee8:	e02b      	b.n	8002f42 <findLesserValue+0x8a>
			}else if (decisionMtrx[i][0]
 8002eea:	7ffb      	ldrb	r3, [r7, #31]
 8002eec:	011b      	lsls	r3, r3, #4
 8002eee:	68ba      	ldr	r2, [r7, #8]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	ed93 7a00 	vldr	s14, [r3]
					< decisionMtrx[j][0]){
 8002ef6:	7fbb      	ldrb	r3, [r7, #30]
 8002ef8:	011b      	lsls	r3, r3, #4
 8002efa:	68ba      	ldr	r2, [r7, #8]
 8002efc:	4413      	add	r3, r2
 8002efe:	edd3 7a00 	vldr	s15, [r3]
			}else if (decisionMtrx[i][0]
 8002f02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f0a:	d41a      	bmi.n	8002f42 <findLesserValue+0x8a>
				// Si estamos aca es porque podemos hacer la comparación
				// Si estamos aca es porque efectivamente el Fcost es menor, Solo dejamos pasar el ciclo para asegurarnos de que el j
				// pueda llegar hasta su valor final permitido
			}else if (decisionMtrx[i][0]
 8002f0c:	7ffb      	ldrb	r3, [r7, #31]
 8002f0e:	011b      	lsls	r3, r3, #4
 8002f10:	68ba      	ldr	r2, [r7, #8]
 8002f12:	4413      	add	r3, r2
 8002f14:	ed93 7a00 	vldr	s14, [r3]
				   == decisionMtrx[j][0]){
 8002f18:	7fbb      	ldrb	r3, [r7, #30]
 8002f1a:	011b      	lsls	r3, r3, #4
 8002f1c:	68ba      	ldr	r2, [r7, #8]
 8002f1e:	4413      	add	r3, r2
 8002f20:	edd3 7a00 	vldr	s15, [r3]
			}else if (decisionMtrx[i][0]
 8002f24:	eeb4 7a67 	vcmp.f32	s14, s15
 8002f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f2c:	d104      	bne.n	8002f38 <findLesserValue+0x80>
				// Si estamos aqui es porque el programa encontro mas de un  minimo un valor igual al analizado
				ptrChanges->equalFcost = SET;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002f36:	e004      	b.n	8002f42 <findLesserValue+0x8a>
			}else{
				// Si estamos aqui es porque el programa hallo almenos un valor menor al analizado, por lo que no nos sirve
				// Se resetea la bandera que decia que habia un vakor igual, esto debe de ser solo cierto si el valor que es
				// igual es el menor de la matriz
				ptrChanges->equalFcost = RESET;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
				break;
 8002f40:	e006      	b.n	8002f50 <findLesserValue+0x98>
		for(j = 0; j<contador ; j++){
 8002f42:	7fbb      	ldrb	r3, [r7, #30]
 8002f44:	3301      	adds	r3, #1
 8002f46:	77bb      	strb	r3, [r7, #30]
 8002f48:	7fba      	ldrb	r2, [r7, #30]
 8002f4a:	79fb      	ldrb	r3, [r7, #7]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d3c6      	bcc.n	8002ede <findLesserValue+0x26>
			}

		}//Terminacion de un for
		if (j == contador){
 8002f50:	7fba      	ldrb	r2, [r7, #30]
 8002f52:	79fb      	ldrb	r3, [r7, #7]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d10a      	bne.n	8002f6e <findLesserValue+0xb6>
			// Si entramos en esta condicion es porque el contador j logro llegar a su posicion final
			// Si entramos aqui es porque se logro analizar todo el arreglo y se encontro la posicion que corresponde con el Fcost mas pequeño
			// de todos, tambien guardamos el valor mas pequeño, si este se repite, se sabra gracias a la bandera
			// La posicion mas pequeña del F cost corresponde con la que se etsaba analizando en la posición i
			ptrChanges->lesserFcostPosition = i;
 8002f58:	7ffa      	ldrb	r2, [r7, #31]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	635a      	str	r2, [r3, #52]	; 0x34
			// Almacenamos en lesserFcost el valor de ese Fcost mas pequeño que se hallo
			ptrChanges->lesserFcost = decisionMtrx[i][0];
 8002f5e:	7ffb      	ldrb	r3, [r7, #31]
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	68ba      	ldr	r2, [r7, #8]
 8002f64:	4413      	add	r3, r2
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	641a      	str	r2, [r3, #64]	; 0x40
			// paramos el primer for
			break;
 8002f6c:	e006      	b.n	8002f7c <findLesserValue+0xc4>
	for(i = 0; i<contador ; i++){
 8002f6e:	7ffb      	ldrb	r3, [r7, #31]
 8002f70:	3301      	adds	r3, #1
 8002f72:	77fb      	strb	r3, [r7, #31]
 8002f74:	7ffa      	ldrb	r2, [r7, #31]
 8002f76:	79fb      	ldrb	r3, [r7, #7]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d3ad      	bcc.n	8002ed8 <findLesserValue+0x20>

	}//Terminacion del otro for


	// Ahora hallaremos el valor mas pequeño de H cost, solo en el caso de que la bandera correspondiente se haya levantado
	if (ptrChanges->equalFcost){
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d076      	beq.n	8003074 <findLesserValue+0x1bc>
		// Si estamos aqui es porque si hay mas de un valor de F cost que corresponde con el valor mas pequeño, desempatamos buscando el Hcost mas pequeño
		// Para ello recorreremos la matriz a analizar de nuevo pero esta vez solo buscando aquellos valores que correspondan con el valor hallado de Fcost

		for(i = 0; i<contador ; i++){
 8002f86:	2300      	movs	r3, #0
 8002f88:	77fb      	strb	r3, [r7, #31]
 8002f8a:	e06e      	b.n	800306a <findLesserValue+0x1b2>
			value_1 = decisionMtrx[i][0] / ptrChanges->lesserFcost;
 8002f8c:	7ffb      	ldrb	r3, [r7, #31]
 8002f8e:	011b      	lsls	r3, r3, #4
 8002f90:	68ba      	ldr	r2, [r7, #8]
 8002f92:	4413      	add	r3, r2
 8002f94:	edd3 6a00 	vldr	s13, [r3]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002f9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fa2:	edc7 7a06 	vstr	s15, [r7, #24]
			for(j = 0; j<contador ; j++){
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	77bb      	strb	r3, [r7, #30]
 8002faa:	e045      	b.n	8003038 <findLesserValue+0x180>
				value_2 = decisionMtrx[j][0] / ptrChanges->lesserFcost;
 8002fac:	7fbb      	ldrb	r3, [r7, #30]
 8002fae:	011b      	lsls	r3, r3, #4
 8002fb0:	68ba      	ldr	r2, [r7, #8]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	edd3 6a00 	vldr	s13, [r3]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002fbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fc2:	edc7 7a05 	vstr	s15, [r7, #20]
 				if (i == j){
 8002fc6:	7ffa      	ldrb	r2, [r7, #31]
 8002fc8:	7fbb      	ldrb	r3, [r7, #30]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d101      	bne.n	8002fd2 <findLesserValue+0x11a>
					// Si estamos aqui es porque estamos analizando la posición de analisis, por lo que lo ignoramos
					__NOP();
 8002fce:	bf00      	nop
 8002fd0:	e02f      	b.n	8003032 <findLesserValue+0x17a>
				}else if (value_1 == 1 && value_2 == 1){
 8002fd2:	edd7 7a06 	vldr	s15, [r7, #24]
 8002fd6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002fda:	eef4 7a47 	vcmp.f32	s15, s14
 8002fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fe2:	d11c      	bne.n	800301e <findLesserValue+0x166>
 8002fe4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002fe8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002fec:	eef4 7a47 	vcmp.f32	s15, s14
 8002ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff4:	d113      	bne.n	800301e <findLesserValue+0x166>
					// Si estamos aca es porque podemos hacer la comparación pero esta vez con la matriz heuristica
					if (decisionMtrx[i][1] <= decisionMtrx[j][1]){
 8002ff6:	7ffb      	ldrb	r3, [r7, #31]
 8002ff8:	011b      	lsls	r3, r3, #4
 8002ffa:	68ba      	ldr	r2, [r7, #8]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	ed93 7a01 	vldr	s14, [r3, #4]
 8003002:	7fbb      	ldrb	r3, [r7, #30]
 8003004:	011b      	lsls	r3, r3, #4
 8003006:	68ba      	ldr	r2, [r7, #8]
 8003008:	4413      	add	r3, r2
 800300a:	edd3 7a01 	vldr	s15, [r3, #4]
 800300e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003016:	d900      	bls.n	800301a <findLesserValue+0x162>
						// Si estamos aca es porque efectivamente el Hcost es menor o igual al resto de Hcost
						__NOP();
					}else{
						// Si estamos aqui es porque el programa hallo almenos un valor menor al analizado, por lo que no nos sirve
						break;
 8003018:	e014      	b.n	8003044 <findLesserValue+0x18c>
						__NOP();
 800301a:	bf00      	nop
					if (decisionMtrx[i][1] <= decisionMtrx[j][1]){
 800301c:	e009      	b.n	8003032 <findLesserValue+0x17a>
					}
				}else if (value_1 == 1){
 800301e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003022:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003026:	eef4 7a47 	vcmp.f32	s15, s14
 800302a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800302e:	d108      	bne.n	8003042 <findLesserValue+0x18a>
					// Si estamos aqui es porque aun podemos seguir comparando, por lo que el algoritmo debe de seguir bucando a sus iguales
					__NOP();
 8003030:	bf00      	nop
			for(j = 0; j<contador ; j++){
 8003032:	7fbb      	ldrb	r3, [r7, #30]
 8003034:	3301      	adds	r3, #1
 8003036:	77bb      	strb	r3, [r7, #30]
 8003038:	7fba      	ldrb	r2, [r7, #30]
 800303a:	79fb      	ldrb	r3, [r7, #7]
 800303c:	429a      	cmp	r2, r3
 800303e:	d3b5      	bcc.n	8002fac <findLesserValue+0xf4>
 8003040:	e000      	b.n	8003044 <findLesserValue+0x18c>
				}else {
					// Estamos en un valor que no nos interesa evaluar, por lo que lo ignoramos y salimos
					break;
 8003042:	bf00      	nop
				}

			}//Terminacion de un for
			if (j == contador){
 8003044:	7fba      	ldrb	r2, [r7, #30]
 8003046:	79fb      	ldrb	r3, [r7, #7]
 8003048:	429a      	cmp	r2, r3
 800304a:	d10b      	bne.n	8003064 <findLesserValue+0x1ac>
				// Si entramos aqui es porque se logro analizar toda la matriz y se encontro la posicion que corresponde con la posicion mas pequeña
				// de todas, tambien guardamos el valor mas pequeño, es muy poco probable, por no decir imposible que tengamos una misma heuristica
				//repetida
				ptrChanges->lesserHcostPosition = i;
 800304c:	7ffa      	ldrb	r2, [r7, #31]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	639a      	str	r2, [r3, #56]	; 0x38
				//Almacenamos en lesserHcost el valor del Hcost mas pequeño encontrado
				ptrChanges->lesserHcost = decisionMtrx[i][1];
 8003052:	7ffb      	ldrb	r3, [r7, #31]
 8003054:	011b      	lsls	r3, r3, #4
 8003056:	68ba      	ldr	r2, [r7, #8]
 8003058:	4413      	add	r3, r2
 800305a:	685a      	ldr	r2, [r3, #4]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	645a      	str	r2, [r3, #68]	; 0x44
				// Paramos el primer for
				break;
 8003060:	bf00      	nop
	}else{
		// Si estamos aca es porque no se alzo la bandera que indica que hay mas de un F cost igual por lo que no hacemos nada
		__NOP();
	}

}
 8003062:	e008      	b.n	8003076 <findLesserValue+0x1be>
		for(i = 0; i<contador ; i++){
 8003064:	7ffb      	ldrb	r3, [r7, #31]
 8003066:	3301      	adds	r3, #1
 8003068:	77fb      	strb	r3, [r7, #31]
 800306a:	7ffa      	ldrb	r2, [r7, #31]
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	429a      	cmp	r2, r3
 8003070:	d38c      	bcc.n	8002f8c <findLesserValue+0xd4>
}
 8003072:	e000      	b.n	8003076 <findLesserValue+0x1be>
		__NOP();
 8003074:	bf00      	nop
}
 8003076:	bf00      	nop
 8003078:	3724      	adds	r7, #36	; 0x24
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
	...

08003084 <initSerialComunication>:
	// Liberamos el arreglo de punteros
	free(shorterWayArray);

}
// Con las siguientes funciones inicializamos a los handler necesarios para poder usar la comunicacion serial desde aqui y no desde el main
void initSerialComunication (USART_Handler_t *ptrHandlerUsart, GPIO_Handler_t *ptrHandlerRx, GPIO_Handler_t *ptrHandlerTx){
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	607a      	str	r2, [r7, #4]

	// Inicializamos para el modulo Usart, no se necesita configurar ya que ya en el main se configuro con el handler específico
	handlerAstarUsart.ptrUSARTx                      = ptrHandlerUsart->ptrUSARTx;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a2d      	ldr	r2, [pc, #180]	; (800314c <initSerialComunication+0xc8>)
 8003096:	6013      	str	r3, [r2, #0]
	handlerAstarUsart.USART_Config.USART_MCUvelocity = ptrHandlerUsart->USART_Config.USART_MCUvelocity;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	4a2b      	ldr	r2, [pc, #172]	; (800314c <initSerialComunication+0xc8>)
 800309e:	60d3      	str	r3, [r2, #12]
	handlerAstarUsart.USART_Config.USART_baudrate    = ptrHandlerUsart->USART_Config.USART_baudrate;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	79da      	ldrb	r2, [r3, #7]
 80030a4:	4b29      	ldr	r3, [pc, #164]	; (800314c <initSerialComunication+0xc8>)
 80030a6:	71da      	strb	r2, [r3, #7]
	handlerAstarUsart.USART_Config.USART_enableInTx  = ptrHandlerUsart->USART_Config.USART_enableInTx;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	791a      	ldrb	r2, [r3, #4]
 80030ac:	4b27      	ldr	r3, [pc, #156]	; (800314c <initSerialComunication+0xc8>)
 80030ae:	711a      	strb	r2, [r3, #4]
	handlerAstarUsart.USART_Config.USART_mode        = ptrHandlerUsart->USART_Config.USART_mode;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	799a      	ldrb	r2, [r3, #6]
 80030b4:	4b25      	ldr	r3, [pc, #148]	; (800314c <initSerialComunication+0xc8>)
 80030b6:	719a      	strb	r2, [r3, #6]
	handlerAstarUsart.USART_Config.USART_parity      = ptrHandlerUsart->USART_Config.USART_parity;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	7a5a      	ldrb	r2, [r3, #9]
 80030bc:	4b23      	ldr	r3, [pc, #140]	; (800314c <initSerialComunication+0xc8>)
 80030be:	725a      	strb	r2, [r3, #9]
	handlerAstarUsart.USART_Config.USART_stopbits    = ptrHandlerUsart->USART_Config.USART_stopbits;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	7a9a      	ldrb	r2, [r3, #10]
 80030c4:	4b21      	ldr	r3, [pc, #132]	; (800314c <initSerialComunication+0xc8>)
 80030c6:	729a      	strb	r2, [r3, #10]
	handlerAstarUsart.USART_Config.USART_datasize    = ptrHandlerUsart->USART_Config.USART_datasize;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	7a1a      	ldrb	r2, [r3, #8]
 80030cc:	4b1f      	ldr	r3, [pc, #124]	; (800314c <initSerialComunication+0xc8>)
 80030ce:	721a      	strb	r2, [r3, #8]

	// Hacemos lo mismo con los pines Rx y Tx del GPIO
	handlerAstarPinRx.pGPIOx                             = ptrHandlerRx->pGPIOx;
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a1e      	ldr	r2, [pc, #120]	; (8003150 <initSerialComunication+0xcc>)
 80030d6:	6013      	str	r3, [r2, #0]
	handlerAstarPinRx.GPIO_PinConfig.GPIO_PinAltFunMode  = ptrHandlerRx->GPIO_PinConfig.GPIO_PinAltFunMode;
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	7a5a      	ldrb	r2, [r3, #9]
 80030dc:	4b1c      	ldr	r3, [pc, #112]	; (8003150 <initSerialComunication+0xcc>)
 80030de:	725a      	strb	r2, [r3, #9]
	handlerAstarPinRx.GPIO_PinConfig.GPIO_PinMode        = ptrHandlerRx->GPIO_PinConfig.GPIO_PinMode;
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	795a      	ldrb	r2, [r3, #5]
 80030e4:	4b1a      	ldr	r3, [pc, #104]	; (8003150 <initSerialComunication+0xcc>)
 80030e6:	715a      	strb	r2, [r3, #5]
	handlerAstarPinRx.GPIO_PinConfig.GPIO_PinOPType      = ptrHandlerRx->GPIO_PinConfig.GPIO_PinOPType;
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	7a1a      	ldrb	r2, [r3, #8]
 80030ec:	4b18      	ldr	r3, [pc, #96]	; (8003150 <initSerialComunication+0xcc>)
 80030ee:	721a      	strb	r2, [r3, #8]
	handlerAstarPinRx.GPIO_PinConfig.GPIO_PinNumber      = ptrHandlerRx->GPIO_PinConfig.GPIO_PinNumber;
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	791a      	ldrb	r2, [r3, #4]
 80030f4:	4b16      	ldr	r3, [pc, #88]	; (8003150 <initSerialComunication+0xcc>)
 80030f6:	711a      	strb	r2, [r3, #4]
	handlerAstarPinRx.GPIO_PinConfig.GPIO_PinPuPdControl = ptrHandlerRx->GPIO_PinConfig.GPIO_PinPuPdControl;
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	79da      	ldrb	r2, [r3, #7]
 80030fc:	4b14      	ldr	r3, [pc, #80]	; (8003150 <initSerialComunication+0xcc>)
 80030fe:	71da      	strb	r2, [r3, #7]
	handlerAstarPinRx.GPIO_PinConfig.GPIO_PinSpeed       = ptrHandlerRx->GPIO_PinConfig.GPIO_PinSpeed;
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	799a      	ldrb	r2, [r3, #6]
 8003104:	4b12      	ldr	r3, [pc, #72]	; (8003150 <initSerialComunication+0xcc>)
 8003106:	719a      	strb	r2, [r3, #6]

	handlerAstarPinTx.pGPIOx                             = ptrHandlerTx->pGPIOx;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a11      	ldr	r2, [pc, #68]	; (8003154 <initSerialComunication+0xd0>)
 800310e:	6013      	str	r3, [r2, #0]
	handlerAstarPinTx.GPIO_PinConfig.GPIO_PinAltFunMode  = ptrHandlerTx->GPIO_PinConfig.GPIO_PinAltFunMode;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	7a5a      	ldrb	r2, [r3, #9]
 8003114:	4b0f      	ldr	r3, [pc, #60]	; (8003154 <initSerialComunication+0xd0>)
 8003116:	725a      	strb	r2, [r3, #9]
	handlerAstarPinTx.GPIO_PinConfig.GPIO_PinMode        = ptrHandlerTx->GPIO_PinConfig.GPIO_PinMode;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	795a      	ldrb	r2, [r3, #5]
 800311c:	4b0d      	ldr	r3, [pc, #52]	; (8003154 <initSerialComunication+0xd0>)
 800311e:	715a      	strb	r2, [r3, #5]
	handlerAstarPinTx.GPIO_PinConfig.GPIO_PinOPType      = ptrHandlerTx->GPIO_PinConfig.GPIO_PinOPType;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	7a1a      	ldrb	r2, [r3, #8]
 8003124:	4b0b      	ldr	r3, [pc, #44]	; (8003154 <initSerialComunication+0xd0>)
 8003126:	721a      	strb	r2, [r3, #8]
	handlerAstarPinTx.GPIO_PinConfig.GPIO_PinNumber      = ptrHandlerTx->GPIO_PinConfig.GPIO_PinNumber;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	791a      	ldrb	r2, [r3, #4]
 800312c:	4b09      	ldr	r3, [pc, #36]	; (8003154 <initSerialComunication+0xd0>)
 800312e:	711a      	strb	r2, [r3, #4]
	handlerAstarPinTx.GPIO_PinConfig.GPIO_PinPuPdControl = ptrHandlerTx->GPIO_PinConfig.GPIO_PinPuPdControl;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	79da      	ldrb	r2, [r3, #7]
 8003134:	4b07      	ldr	r3, [pc, #28]	; (8003154 <initSerialComunication+0xd0>)
 8003136:	71da      	strb	r2, [r3, #7]
	handlerAstarPinTx.GPIO_PinConfig.GPIO_PinSpeed       = ptrHandlerTx->GPIO_PinConfig.GPIO_PinSpeed;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	799a      	ldrb	r2, [r3, #6]
 800313c:	4b05      	ldr	r3, [pc, #20]	; (8003154 <initSerialComunication+0xd0>)
 800313e:	719a      	strb	r2, [r3, #6]

	// Ya seteados estos handler en teoria podriamos mandar por terminarl serial desde este .c

}
 8003140:	bf00      	nop
 8003142:	3714      	adds	r7, #20
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr
 800314c:	20000e58 	.word	0x20000e58
 8003150:	20000eec 	.word	0x20000eec
 8003154:	20000ef8 	.word	0x20000ef8

08003158 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	4603      	mov	r3, r0
 8003160:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003166:	2b00      	cmp	r3, #0
 8003168:	db0b      	blt.n	8003182 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800316a:	79fb      	ldrb	r3, [r7, #7]
 800316c:	f003 021f 	and.w	r2, r3, #31
 8003170:	4907      	ldr	r1, [pc, #28]	; (8003190 <__NVIC_EnableIRQ+0x38>)
 8003172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003176:	095b      	lsrs	r3, r3, #5
 8003178:	2001      	movs	r0, #1
 800317a:	fa00 f202 	lsl.w	r2, r0, r2
 800317e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003182:	bf00      	nop
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	e000e100 	.word	0xe000e100

08003194 <BasicTimer_Config>:
	handlerTIM4_time.TIMx_Config.TIMx_period           = 10;
	BasicTimer_Config(&handlerTIM4_time);

}

void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler){
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]

	uint32_t period = 0;
 800319c:	2300      	movs	r3, #0
 800319e:	60fb      	str	r3, [r7, #12]
	uint32_t speed   = 0;
 80031a0:	2300      	movs	r3, #0
 80031a2:	60bb      	str	r3, [r7, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031a4:	b672      	cpsid	i
}
 80031a6:	bf00      	nop

	/* 0. Desactivamos las interrupciones globales mientras configuramos el sistema.*/
	__disable_irq();

	/* 1. Activar la señal de reloj del periférico requerido */
	if (ptrBTimerHandler->ptrTIMx == TIM1){
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a85      	ldr	r2, [pc, #532]	; (80033c4 <BasicTimer_Config+0x230>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d106      	bne.n	80031c0 <BasicTimer_Config+0x2c>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80031b2:	4b85      	ldr	r3, [pc, #532]	; (80033c8 <BasicTimer_Config+0x234>)
 80031b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031b6:	4a84      	ldr	r2, [pc, #528]	; (80033c8 <BasicTimer_Config+0x234>)
 80031b8:	f043 0301 	orr.w	r3, r3, #1
 80031bc:	6453      	str	r3, [r2, #68]	; 0x44
 80031be:	e030      	b.n	8003222 <BasicTimer_Config+0x8e>

	}else if(ptrBTimerHandler->ptrTIMx == TIM2){
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031c8:	d106      	bne.n	80031d8 <BasicTimer_Config+0x44>
		// Registro del RCC que nos activa la señal de reloj para el TIM2
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80031ca:	4b7f      	ldr	r3, [pc, #508]	; (80033c8 <BasicTimer_Config+0x234>)
 80031cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ce:	4a7e      	ldr	r2, [pc, #504]	; (80033c8 <BasicTimer_Config+0x234>)
 80031d0:	f043 0301 	orr.w	r3, r3, #1
 80031d4:	6413      	str	r3, [r2, #64]	; 0x40
 80031d6:	e024      	b.n	8003222 <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM3){
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a7b      	ldr	r2, [pc, #492]	; (80033cc <BasicTimer_Config+0x238>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d106      	bne.n	80031f0 <BasicTimer_Config+0x5c>
		// Registro del RCC que nos activa la señal de reloj para el TIM3
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80031e2:	4b79      	ldr	r3, [pc, #484]	; (80033c8 <BasicTimer_Config+0x234>)
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	4a78      	ldr	r2, [pc, #480]	; (80033c8 <BasicTimer_Config+0x234>)
 80031e8:	f043 0302 	orr.w	r3, r3, #2
 80031ec:	6413      	str	r3, [r2, #64]	; 0x40
 80031ee:	e018      	b.n	8003222 <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM4){
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a76      	ldr	r2, [pc, #472]	; (80033d0 <BasicTimer_Config+0x23c>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d106      	bne.n	8003208 <BasicTimer_Config+0x74>
		// Registro del RCC que nos activa la señal de reloj para el TIM4
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 80031fa:	4b73      	ldr	r3, [pc, #460]	; (80033c8 <BasicTimer_Config+0x234>)
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	4a72      	ldr	r2, [pc, #456]	; (80033c8 <BasicTimer_Config+0x234>)
 8003200:	f043 0304 	orr.w	r3, r3, #4
 8003204:	6413      	str	r3, [r2, #64]	; 0x40
 8003206:	e00c      	b.n	8003222 <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM5){
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a71      	ldr	r2, [pc, #452]	; (80033d4 <BasicTimer_Config+0x240>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d106      	bne.n	8003220 <BasicTimer_Config+0x8c>
		// Registro del RCC que nos activa la señal de reloj para el TIM5
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8003212:	4b6d      	ldr	r3, [pc, #436]	; (80033c8 <BasicTimer_Config+0x234>)
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	4a6c      	ldr	r2, [pc, #432]	; (80033c8 <BasicTimer_Config+0x234>)
 8003218:	f043 0308 	orr.w	r3, r3, #8
 800321c:	6413      	str	r3, [r2, #64]	; 0x40
 800321e:	e000      	b.n	8003222 <BasicTimer_Config+0x8e>
	}
	else{
		__NOP();
 8003220:	bf00      	nop
	}

	//Dejamos una relacion 1 a 1 para la velocidad de conteo del timer
	ptrBTimerHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CKD);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003230:	601a      	str	r2, [r3, #0]
	 * Recordar que el prescaler nos indica la velocidad a la que se incrementa el counter, de forma que
	 * periodo_incremento * veces_incremento_counter = periodo_update
	 * Modificar el valor del registro PSC en el TIM utilizado
	 */

	ptrBTimerHandler->ptrTIMx->PSC = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	6892      	ldr	r2, [r2, #8]
 800323a:	629a      	str	r2, [r3, #40]	; 0x28


	/* 3. Configuramos la dirección del counter (up/down)*/
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode == BTIMER_MODE_UP){
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	791b      	ldrb	r3, [r3, #4]
 8003240:	2b00      	cmp	r3, #0
 8003242:	f040 80d3 	bne.w	80033ec <BasicTimer_Config+0x258>

		/* 3a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
		// Configurar el registro que nos controla el modo up or down
		ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f022 0210 	bic.w	r2, r2, #16
 8003254:	601a      	str	r2, [r3, #0]

		speed = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	60bb      	str	r3, [r7, #8]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar */
		if ((speed == BTIMER_SPEED_16MHz_10us )
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2ba0      	cmp	r3, #160	; 0xa0
 8003260:	d022      	beq.n	80032a8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_20MHz_10us)
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	2bc8      	cmp	r3, #200	; 0xc8
 8003266:	d01f      	beq.n	80032a8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_30MHz_10us)
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800326e:	d01b      	beq.n	80032a8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_40MHz_10us)
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003276:	d017      	beq.n	80032a8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_50MHz_10us)
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800327e:	d013      	beq.n	80032a8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_60MHz_10us)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8003286:	d00f      	beq.n	80032a8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_70MHz_10us)
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800328e:	d00b      	beq.n	80032a8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_80MHz_10us)
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003296:	d007      	beq.n	80032a8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_90MHz_10us)
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800329e:	d003      	beq.n	80032a8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_100MHz_10us)){
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032a6:	d10b      	bne.n	80032c0 <BasicTimer_Config+0x12c>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 100 ;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	2264      	movs	r2, #100	; 0x64
 80032ae:	fb02 f303 	mul.w	r3, r2, r3
 80032b2:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	3a01      	subs	r2, #1
 80032bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80032be:	e07c      	b.n	80033ba <BasicTimer_Config+0x226>

		}else if ((speed == BTIMER_SPEED_16MHz_100us )
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80032c6:	d029      	beq.n	800331c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_20MHz_100us)
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80032ce:	d025      	beq.n	800331c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_30MHz_100us)
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d020      	beq.n	800331c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_40MHz_100us)
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80032e0:	d01c      	beq.n	800331c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_50MHz_100us)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d017      	beq.n	800331c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_60MHz_100us)
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	f241 7270 	movw	r2, #6000	; 0x1770
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d012      	beq.n	800331c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_70MHz_100us)
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	f641 3258 	movw	r2, #7000	; 0x1b58
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d00d      	beq.n	800331c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_80MHz_100us)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8003306:	d009      	beq.n	800331c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_90MHz_100us)
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	f242 3228 	movw	r2, #9000	; 0x2328
 800330e:	4293      	cmp	r3, r2
 8003310:	d004      	beq.n	800331c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_100MHz_100us)){
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	f242 7210 	movw	r2, #10000	; 0x2710
 8003318:	4293      	cmp	r3, r2
 800331a:	d10c      	bne.n	8003336 <BasicTimer_Config+0x1a2>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 10   ;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68da      	ldr	r2, [r3, #12]
 8003320:	4613      	mov	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	4413      	add	r3, r2
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	3a01      	subs	r2, #1
 8003332:	62da      	str	r2, [r3, #44]	; 0x2c
 8003334:	e041      	b.n	80033ba <BasicTimer_Config+0x226>



		}else if ((speed == BTIMER_SPEED_16MHz_1ms)
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800333c:	d028      	beq.n	8003390 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_20MHz_1ms)
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003344:	4293      	cmp	r3, r2
 8003346:	d023      	beq.n	8003390 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_30MHz_1ms)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	f247 5230 	movw	r2, #30000	; 0x7530
 800334e:	4293      	cmp	r3, r2
 8003350:	d01e      	beq.n	8003390 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_40MHz_1ms)
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	f649 4240 	movw	r2, #40000	; 0x9c40
 8003358:	4293      	cmp	r3, r2
 800335a:	d019      	beq.n	8003390 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_50MHz_1ms)
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003362:	4293      	cmp	r3, r2
 8003364:	d014      	beq.n	8003390 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_60MHz_1ms)
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	f64e 2260 	movw	r2, #60000	; 0xea60
 800336c:	4293      	cmp	r3, r2
 800336e:	d00f      	beq.n	8003390 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_70MHz_1ms)
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	4a19      	ldr	r2, [pc, #100]	; (80033d8 <BasicTimer_Config+0x244>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d00b      	beq.n	8003390 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_80MHz_1ms)
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	4a18      	ldr	r2, [pc, #96]	; (80033dc <BasicTimer_Config+0x248>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d007      	beq.n	8003390 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_90MHz_1ms)
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	4a17      	ldr	r2, [pc, #92]	; (80033e0 <BasicTimer_Config+0x24c>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d003      	beq.n	8003390 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_100MHz_1ms)){
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	4a16      	ldr	r2, [pc, #88]	; (80033e4 <BasicTimer_Config+0x250>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d108      	bne.n	80033a2 <BasicTimer_Config+0x20e>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	3a01      	subs	r2, #1
 800339e:	62da      	str	r2, [r3, #44]	; 0x2c
 80033a0:	e00b      	b.n	80033ba <BasicTimer_Config+0x226>

		}else{
			period = ptrBTimerHandler->TIMx_Config.TIMx_period / 10;  //Se tiene el caso mas minimo posible, donde el contador cuenta cada 10 nanosegundos
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	4a10      	ldr	r2, [pc, #64]	; (80033e8 <BasicTimer_Config+0x254>)
 80033a8:	fba2 2303 	umull	r2, r3, r2, r3
 80033ac:	08db      	lsrs	r3, r3, #3
 80033ae:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68fa      	ldr	r2, [r7, #12]
 80033b6:	3a01      	subs	r2, #1
 80033b8:	62da      	str	r2, [r3, #44]	; 0x2c
		}


		/* 3c. Reiniciamos el registro counter*/
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2200      	movs	r2, #0
 80033c0:	625a      	str	r2, [r3, #36]	; 0x24
 80033c2:	e027      	b.n	8003414 <BasicTimer_Config+0x280>
 80033c4:	40010000 	.word	0x40010000
 80033c8:	40023800 	.word	0x40023800
 80033cc:	40000400 	.word	0x40000400
 80033d0:	40000800 	.word	0x40000800
 80033d4:	40000c00 	.word	0x40000c00
 80033d8:	00011170 	.word	0x00011170
 80033dc:	00013880 	.word	0x00013880
 80033e0:	00015f90 	.word	0x00015f90
 80033e4:	000186a0 	.word	0x000186a0
 80033e8:	cccccccd 	.word	0xcccccccd

	}else{
		/* 3a. Estamos en DOWN_Mode, el limite se carga en ARR (0) y se comienza en un valor alto
		 * Trabaja contando en direccion descendente*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_DIR;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 0210 	orr.w	r2, r2, #16
 80033fa:	601a      	str	r2, [r3, #0]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar
		 * En modo descendente, con numero positivos, cual es el minimi valor al que ARR puede llegar*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	68da      	ldr	r2, [r3, #12]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	3a01      	subs	r2, #1
 8003406:	62da      	str	r2, [r3, #44]	; 0x2c

		/* 3c. Reiniciamos el registro counter
		 * Este es el valor con el que el counter comienza */
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	68da      	ldr	r2, [r3, #12]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	3a01      	subs	r2, #1
 8003412:	625a      	str	r2, [r3, #36]	; 0x24
	/* 4. Activamos el Timer (el CNT debe comenzar a contar*/
	//ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;

	/* 5. Activamos la interrupción debida al Timerx Utilizado
	 * Modificar el registro encargado de activar la interrupcion generada por el TIMx*/
	if (ptrBTimerHandler->TIMx_Config.TIMx_interruptEnable == BTIMER_ENABLE_INTERRUPT){
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	7c1b      	ldrb	r3, [r3, #16]
 8003418:	2b01      	cmp	r3, #1
 800341a:	d12d      	bne.n	8003478 <BasicTimer_Config+0x2e4>

		ptrBTimerHandler->ptrTIMx->DIER |= TIM_DIER_UIE;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68da      	ldr	r2, [r3, #12]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f042 0201 	orr.w	r2, r2, #1
 800342a:	60da      	str	r2, [r3, #12]

		/* 6. Activamos el canal del sistema NVIC para que lea la interrupción*/

		if(ptrBTimerHandler->ptrTIMx == TIM2){
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003434:	d103      	bne.n	800343e <BasicTimer_Config+0x2aa>
			// Activando en NVIC para la interrupción del TIM2
			NVIC_EnableIRQ(TIM2_IRQn);
 8003436:	201c      	movs	r0, #28
 8003438:	f7ff fe8e 	bl	8003158 <__NVIC_EnableIRQ>
 800343c:	e024      	b.n	8003488 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM3){
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a14      	ldr	r2, [pc, #80]	; (8003494 <BasicTimer_Config+0x300>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d103      	bne.n	8003450 <BasicTimer_Config+0x2bc>
			// Activando en NVIC para la interrupción del TIM3
			NVIC_EnableIRQ(TIM3_IRQn);
 8003448:	201d      	movs	r0, #29
 800344a:	f7ff fe85 	bl	8003158 <__NVIC_EnableIRQ>
 800344e:	e01b      	b.n	8003488 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM4){
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a10      	ldr	r2, [pc, #64]	; (8003498 <BasicTimer_Config+0x304>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d103      	bne.n	8003462 <BasicTimer_Config+0x2ce>
			// Activando en NVIC para la interrupción del TIM4
			NVIC_EnableIRQ(TIM4_IRQn);
 800345a:	201e      	movs	r0, #30
 800345c:	f7ff fe7c 	bl	8003158 <__NVIC_EnableIRQ>
 8003460:	e012      	b.n	8003488 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM5){
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a0d      	ldr	r2, [pc, #52]	; (800349c <BasicTimer_Config+0x308>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d103      	bne.n	8003474 <BasicTimer_Config+0x2e0>
			// Activando en NVIC para la interrupción del TIM5
			NVIC_EnableIRQ(TIM5_IRQn);
 800346c:	2032      	movs	r0, #50	; 0x32
 800346e:	f7ff fe73 	bl	8003158 <__NVIC_EnableIRQ>
 8003472:	e009      	b.n	8003488 <BasicTimer_Config+0x2f4>
		}
		else{
			__NOP();
 8003474:	bf00      	nop
 8003476:	e007      	b.n	8003488 <BasicTimer_Config+0x2f4>
		}


	}else{
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68da      	ldr	r2, [r3, #12]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f022 0201 	bic.w	r2, r2, #1
 8003486:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8003488:	b662      	cpsie	i
}
 800348a:	bf00      	nop
	}


	/* 7. Volvemos a activar las interrupciones del sistema */
	__enable_irq();
}
 800348c:	bf00      	nop
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	40000400 	.word	0x40000400
 8003498:	40000800 	.word	0x40000800
 800349c:	40000c00 	.word	0x40000c00

080034a0 <BasicTimer2_Callback>:
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}

__attribute__((weak)) void BasicTimer2_Callback(void){
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80034a4:	bf00      	nop
}
 80034a6:	bf00      	nop
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <BasicTimer4_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void BasicTimer4_Callback(void){
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80034b4:	bf00      	nop
}
 80034b6:	bf00      	nop
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <BasicTimer5_Callback>:
__attribute__((weak)) void BasicTimer5_Callback(void){
 80034c0:	b480      	push	{r7}
 80034c2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80034c4:	bf00      	nop
}
 80034c6:	bf00      	nop
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <Capture_TIM2_Ch1_Callback>:

__attribute__((weak)) void Capture_TIM2_Ch1_Callback(void){
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80034d4:	bf00      	nop
}
 80034d6:	bf00      	nop
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <Capture_TIM2_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch2_Callback(void){
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80034e4:	bf00      	nop
}
 80034e6:	bf00      	nop
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <Capture_TIM2_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch3_Callback(void){
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80034f4:	bf00      	nop
}
 80034f6:	bf00      	nop
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <Capture_TIM2_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch4_Callback(void){
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003504:	bf00      	nop
}
 8003506:	bf00      	nop
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <Capture_TIM3_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch1_Callback(void){
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003514:	bf00      	nop
}
 8003516:	bf00      	nop
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <Capture_TIM3_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch2_Callback(void){
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003524:	bf00      	nop
}
 8003526:	bf00      	nop
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <Capture_TIM3_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch3_Callback(void){
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003534:	bf00      	nop
}
 8003536:	bf00      	nop
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <Capture_TIM3_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch4_Callback(void){
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003544:	bf00      	nop
}
 8003546:	bf00      	nop
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <Capture_TIM4_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch1_Callback(void){
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003554:	bf00      	nop
}
 8003556:	bf00      	nop
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <Capture_TIM4_Ch3_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void Capture_TIM4_Ch3_Callback(void){
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003564:	bf00      	nop
}
 8003566:	bf00      	nop
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <Capture_TIM4_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch4_Callback(void){
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003574:	bf00      	nop
}
 8003576:	bf00      	nop
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr

08003580 <Capture_TIM5_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch1_Callback(void){
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003584:	bf00      	nop
}
 8003586:	bf00      	nop
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <Capture_TIM5_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch2_Callback(void){
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003594:	bf00      	nop
}
 8003596:	bf00      	nop
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr

080035a0 <Capture_TIM5_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch3_Callback(void){
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80035a4:	bf00      	nop
}
 80035a6:	bf00      	nop
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <Capture_TIM5_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch4_Callback(void){
 80035b0:	b480      	push	{r7}
 80035b2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80035b4:	bf00      	nop
}
 80035b6:	bf00      	nop
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <TIM2_IRQHandler>:

/* Esta es la función a la que apunta el sistema en el vector de interrupciones.
 * Se debe utilizar usando exactamente el mismo nombre definido en el vector de interrupciones,
 * Al hacerlo correctamente, el sistema apunta a esta función y cuando la interrupción se lanza
 * el sistema inmediatamente salta a este lugar en la memoria*/
void TIM2_IRQHandler(void){
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM2->SR & TIM_SR_UIF){
 80035c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00a      	beq.n	80035e8 <TIM2_IRQHandler+0x28>
			TIM2->SR &= ~TIM_SR_UIF;
 80035d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035d6:	691b      	ldr	r3, [r3, #16]
 80035d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80035dc:	f023 0301 	bic.w	r3, r3, #1
 80035e0:	6113      	str	r3, [r2, #16]
			/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
			BasicTimer2_Callback();
 80035e2:	f7ff ff5d 	bl	80034a0 <BasicTimer2_Callback>
			TIM2->SR &= ~TIM_SR_CC4IF;
			TIM2->SR &= ~TIM_SR_CC4OF;
			Capture_TIM2_Ch4_Callback();
		}

}
 80035e6:	e066      	b.n	80036b6 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC1IF){
 80035e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d012      	beq.n	800361c <TIM2_IRQHandler+0x5c>
			TIM2->SR &= ~TIM_SR_CC1IF;
 80035f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035fa:	691b      	ldr	r3, [r3, #16]
 80035fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003600:	f023 0302 	bic.w	r3, r3, #2
 8003604:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC1OF;
 8003606:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003610:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003614:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch1_Callback();
 8003616:	f7ff ff5b 	bl	80034d0 <Capture_TIM2_Ch1_Callback>
}
 800361a:	e04c      	b.n	80036b6 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC2IF){
 800361c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003620:	691b      	ldr	r3, [r3, #16]
 8003622:	f003 0304 	and.w	r3, r3, #4
 8003626:	2b00      	cmp	r3, #0
 8003628:	d012      	beq.n	8003650 <TIM2_IRQHandler+0x90>
			TIM2->SR &= ~TIM_SR_CC2IF;
 800362a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003634:	f023 0304 	bic.w	r3, r3, #4
 8003638:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC2OF;
 800363a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003644:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003648:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch2_Callback();
 800364a:	f7ff ff49 	bl	80034e0 <Capture_TIM2_Ch2_Callback>
}
 800364e:	e032      	b.n	80036b6 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC3IF){
 8003650:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	f003 0308 	and.w	r3, r3, #8
 800365a:	2b00      	cmp	r3, #0
 800365c:	d012      	beq.n	8003684 <TIM2_IRQHandler+0xc4>
			TIM2->SR &= ~TIM_SR_CC3IF;
 800365e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003662:	691b      	ldr	r3, [r3, #16]
 8003664:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003668:	f023 0308 	bic.w	r3, r3, #8
 800366c:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC3OF;
 800366e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003678:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800367c:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch3_Callback();
 800367e:	f7ff ff37 	bl	80034f0 <Capture_TIM2_Ch3_Callback>
}
 8003682:	e018      	b.n	80036b6 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC4IF){
 8003684:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	f003 0310 	and.w	r3, r3, #16
 800368e:	2b00      	cmp	r3, #0
 8003690:	d011      	beq.n	80036b6 <TIM2_IRQHandler+0xf6>
			TIM2->SR &= ~TIM_SR_CC4IF;
 8003692:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800369c:	f023 0310 	bic.w	r3, r3, #16
 80036a0:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC4OF;
 80036a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80036ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036b0:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch4_Callback();
 80036b2:	f7ff ff25 	bl	8003500 <Capture_TIM2_Ch4_Callback>
}
 80036b6:	bf00      	nop
 80036b8:	bd80      	pop	{r7, pc}
	...

080036bc <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM3->SR & TIM_SR_UIF){
 80036c0:	4b31      	ldr	r3, [pc, #196]	; (8003788 <TIM3_IRQHandler+0xcc>)
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	f003 0301 	and.w	r3, r3, #1
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d008      	beq.n	80036de <TIM3_IRQHandler+0x22>
		TIM3->SR &= ~TIM_SR_UIF;
 80036cc:	4b2e      	ldr	r3, [pc, #184]	; (8003788 <TIM3_IRQHandler+0xcc>)
 80036ce:	691b      	ldr	r3, [r3, #16]
 80036d0:	4a2d      	ldr	r2, [pc, #180]	; (8003788 <TIM3_IRQHandler+0xcc>)
 80036d2:	f023 0301 	bic.w	r3, r3, #1
 80036d6:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer3_Callback();
 80036d8:	f7fd fd0a 	bl	80010f0 <BasicTimer3_Callback>
	}else if (TIM3->SR & TIM_SR_CC4IF){
		TIM3->SR &= ~TIM_SR_CC4IF;
		TIM3->SR &= ~TIM_SR_CC4OF;
		Capture_TIM3_Ch4_Callback();
	}
}
 80036dc:	e052      	b.n	8003784 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC1IF){
 80036de:	4b2a      	ldr	r3, [pc, #168]	; (8003788 <TIM3_IRQHandler+0xcc>)
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d00e      	beq.n	8003708 <TIM3_IRQHandler+0x4c>
		TIM3->SR &= ~TIM_SR_CC1IF;
 80036ea:	4b27      	ldr	r3, [pc, #156]	; (8003788 <TIM3_IRQHandler+0xcc>)
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	4a26      	ldr	r2, [pc, #152]	; (8003788 <TIM3_IRQHandler+0xcc>)
 80036f0:	f023 0302 	bic.w	r3, r3, #2
 80036f4:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC1OF;
 80036f6:	4b24      	ldr	r3, [pc, #144]	; (8003788 <TIM3_IRQHandler+0xcc>)
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	4a23      	ldr	r2, [pc, #140]	; (8003788 <TIM3_IRQHandler+0xcc>)
 80036fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003700:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch1_Callback();
 8003702:	f7ff ff05 	bl	8003510 <Capture_TIM3_Ch1_Callback>
}
 8003706:	e03d      	b.n	8003784 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC2IF){
 8003708:	4b1f      	ldr	r3, [pc, #124]	; (8003788 <TIM3_IRQHandler+0xcc>)
 800370a:	691b      	ldr	r3, [r3, #16]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00e      	beq.n	8003732 <TIM3_IRQHandler+0x76>
		TIM3->SR &= ~TIM_SR_CC2IF;
 8003714:	4b1c      	ldr	r3, [pc, #112]	; (8003788 <TIM3_IRQHandler+0xcc>)
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	4a1b      	ldr	r2, [pc, #108]	; (8003788 <TIM3_IRQHandler+0xcc>)
 800371a:	f023 0304 	bic.w	r3, r3, #4
 800371e:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC2OF;
 8003720:	4b19      	ldr	r3, [pc, #100]	; (8003788 <TIM3_IRQHandler+0xcc>)
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	4a18      	ldr	r2, [pc, #96]	; (8003788 <TIM3_IRQHandler+0xcc>)
 8003726:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800372a:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch2_Callback();
 800372c:	f7ff fef8 	bl	8003520 <Capture_TIM3_Ch2_Callback>
}
 8003730:	e028      	b.n	8003784 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC3IF){
 8003732:	4b15      	ldr	r3, [pc, #84]	; (8003788 <TIM3_IRQHandler+0xcc>)
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	f003 0308 	and.w	r3, r3, #8
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00e      	beq.n	800375c <TIM3_IRQHandler+0xa0>
		TIM3->SR &= ~TIM_SR_CC3IF;
 800373e:	4b12      	ldr	r3, [pc, #72]	; (8003788 <TIM3_IRQHandler+0xcc>)
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	4a11      	ldr	r2, [pc, #68]	; (8003788 <TIM3_IRQHandler+0xcc>)
 8003744:	f023 0308 	bic.w	r3, r3, #8
 8003748:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC3OF;
 800374a:	4b0f      	ldr	r3, [pc, #60]	; (8003788 <TIM3_IRQHandler+0xcc>)
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	4a0e      	ldr	r2, [pc, #56]	; (8003788 <TIM3_IRQHandler+0xcc>)
 8003750:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003754:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch3_Callback();
 8003756:	f7ff feeb 	bl	8003530 <Capture_TIM3_Ch3_Callback>
}
 800375a:	e013      	b.n	8003784 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC4IF){
 800375c:	4b0a      	ldr	r3, [pc, #40]	; (8003788 <TIM3_IRQHandler+0xcc>)
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	f003 0310 	and.w	r3, r3, #16
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00d      	beq.n	8003784 <TIM3_IRQHandler+0xc8>
		TIM3->SR &= ~TIM_SR_CC4IF;
 8003768:	4b07      	ldr	r3, [pc, #28]	; (8003788 <TIM3_IRQHandler+0xcc>)
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	4a06      	ldr	r2, [pc, #24]	; (8003788 <TIM3_IRQHandler+0xcc>)
 800376e:	f023 0310 	bic.w	r3, r3, #16
 8003772:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC4OF;
 8003774:	4b04      	ldr	r3, [pc, #16]	; (8003788 <TIM3_IRQHandler+0xcc>)
 8003776:	691b      	ldr	r3, [r3, #16]
 8003778:	4a03      	ldr	r2, [pc, #12]	; (8003788 <TIM3_IRQHandler+0xcc>)
 800377a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800377e:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch4_Callback();
 8003780:	f7ff fede 	bl	8003540 <Capture_TIM3_Ch4_Callback>
}
 8003784:	bf00      	nop
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40000400 	.word	0x40000400

0800378c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM4->SR & TIM_SR_UIF){
 8003790:	4b31      	ldr	r3, [pc, #196]	; (8003858 <TIM4_IRQHandler+0xcc>)
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	f003 0301 	and.w	r3, r3, #1
 8003798:	2b00      	cmp	r3, #0
 800379a:	d008      	beq.n	80037ae <TIM4_IRQHandler+0x22>
		TIM4->SR &= ~TIM_SR_UIF;
 800379c:	4b2e      	ldr	r3, [pc, #184]	; (8003858 <TIM4_IRQHandler+0xcc>)
 800379e:	691b      	ldr	r3, [r3, #16]
 80037a0:	4a2d      	ldr	r2, [pc, #180]	; (8003858 <TIM4_IRQHandler+0xcc>)
 80037a2:	f023 0301 	bic.w	r3, r3, #1
 80037a6:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer4_Callback();
 80037a8:	f7ff fe82 	bl	80034b0 <BasicTimer4_Callback>
		TIM4->SR &= ~TIM_SR_CC4IF;
		TIM4->SR &= ~TIM_SR_CC4OF;
		Capture_TIM4_Ch4_Callback();
	}

}
 80037ac:	e052      	b.n	8003854 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC1IF){
 80037ae:	4b2a      	ldr	r3, [pc, #168]	; (8003858 <TIM4_IRQHandler+0xcc>)
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00e      	beq.n	80037d8 <TIM4_IRQHandler+0x4c>
		TIM4->SR &= ~TIM_SR_CC1IF;
 80037ba:	4b27      	ldr	r3, [pc, #156]	; (8003858 <TIM4_IRQHandler+0xcc>)
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	4a26      	ldr	r2, [pc, #152]	; (8003858 <TIM4_IRQHandler+0xcc>)
 80037c0:	f023 0302 	bic.w	r3, r3, #2
 80037c4:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC1OF;
 80037c6:	4b24      	ldr	r3, [pc, #144]	; (8003858 <TIM4_IRQHandler+0xcc>)
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	4a23      	ldr	r2, [pc, #140]	; (8003858 <TIM4_IRQHandler+0xcc>)
 80037cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80037d0:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch1_Callback();
 80037d2:	f7ff febd 	bl	8003550 <Capture_TIM4_Ch1_Callback>
}
 80037d6:	e03d      	b.n	8003854 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC2IF){
 80037d8:	4b1f      	ldr	r3, [pc, #124]	; (8003858 <TIM4_IRQHandler+0xcc>)
 80037da:	691b      	ldr	r3, [r3, #16]
 80037dc:	f003 0304 	and.w	r3, r3, #4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00e      	beq.n	8003802 <TIM4_IRQHandler+0x76>
		TIM4->SR &= ~TIM_SR_CC2IF;
 80037e4:	4b1c      	ldr	r3, [pc, #112]	; (8003858 <TIM4_IRQHandler+0xcc>)
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	4a1b      	ldr	r2, [pc, #108]	; (8003858 <TIM4_IRQHandler+0xcc>)
 80037ea:	f023 0304 	bic.w	r3, r3, #4
 80037ee:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC2OF;
 80037f0:	4b19      	ldr	r3, [pc, #100]	; (8003858 <TIM4_IRQHandler+0xcc>)
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	4a18      	ldr	r2, [pc, #96]	; (8003858 <TIM4_IRQHandler+0xcc>)
 80037f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80037fa:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 80037fc:	f7ff fec8 	bl	8003590 <Capture_TIM5_Ch2_Callback>
}
 8003800:	e028      	b.n	8003854 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC3IF){
 8003802:	4b15      	ldr	r3, [pc, #84]	; (8003858 <TIM4_IRQHandler+0xcc>)
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	f003 0308 	and.w	r3, r3, #8
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00e      	beq.n	800382c <TIM4_IRQHandler+0xa0>
		TIM4->SR &= ~TIM_SR_CC3IF;
 800380e:	4b12      	ldr	r3, [pc, #72]	; (8003858 <TIM4_IRQHandler+0xcc>)
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	4a11      	ldr	r2, [pc, #68]	; (8003858 <TIM4_IRQHandler+0xcc>)
 8003814:	f023 0308 	bic.w	r3, r3, #8
 8003818:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC3OF;
 800381a:	4b0f      	ldr	r3, [pc, #60]	; (8003858 <TIM4_IRQHandler+0xcc>)
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	4a0e      	ldr	r2, [pc, #56]	; (8003858 <TIM4_IRQHandler+0xcc>)
 8003820:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003824:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch3_Callback();
 8003826:	f7ff fe9b 	bl	8003560 <Capture_TIM4_Ch3_Callback>
}
 800382a:	e013      	b.n	8003854 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC4IF){
 800382c:	4b0a      	ldr	r3, [pc, #40]	; (8003858 <TIM4_IRQHandler+0xcc>)
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	f003 0310 	and.w	r3, r3, #16
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00d      	beq.n	8003854 <TIM4_IRQHandler+0xc8>
		TIM4->SR &= ~TIM_SR_CC4IF;
 8003838:	4b07      	ldr	r3, [pc, #28]	; (8003858 <TIM4_IRQHandler+0xcc>)
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	4a06      	ldr	r2, [pc, #24]	; (8003858 <TIM4_IRQHandler+0xcc>)
 800383e:	f023 0310 	bic.w	r3, r3, #16
 8003842:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC4OF;
 8003844:	4b04      	ldr	r3, [pc, #16]	; (8003858 <TIM4_IRQHandler+0xcc>)
 8003846:	691b      	ldr	r3, [r3, #16]
 8003848:	4a03      	ldr	r2, [pc, #12]	; (8003858 <TIM4_IRQHandler+0xcc>)
 800384a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800384e:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch4_Callback();
 8003850:	f7ff fe8e 	bl	8003570 <Capture_TIM4_Ch4_Callback>
}
 8003854:	bf00      	nop
 8003856:	bd80      	pop	{r7, pc}
 8003858:	40000800 	.word	0x40000800

0800385c <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM5->SR & TIM_SR_UIF){
 8003860:	4b31      	ldr	r3, [pc, #196]	; (8003928 <TIM5_IRQHandler+0xcc>)
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	f003 0301 	and.w	r3, r3, #1
 8003868:	2b00      	cmp	r3, #0
 800386a:	d008      	beq.n	800387e <TIM5_IRQHandler+0x22>
		TIM5->SR &= ~TIM_SR_UIF;
 800386c:	4b2e      	ldr	r3, [pc, #184]	; (8003928 <TIM5_IRQHandler+0xcc>)
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	4a2d      	ldr	r2, [pc, #180]	; (8003928 <TIM5_IRQHandler+0xcc>)
 8003872:	f023 0301 	bic.w	r3, r3, #1
 8003876:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer5_Callback();
 8003878:	f7ff fe22 	bl	80034c0 <BasicTimer5_Callback>
		TIM5->SR &= ~TIM_SR_CC4OF;
		Capture_TIM5_Ch4_Callback();
	}


}
 800387c:	e052      	b.n	8003924 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC1IF){
 800387e:	4b2a      	ldr	r3, [pc, #168]	; (8003928 <TIM5_IRQHandler+0xcc>)
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00e      	beq.n	80038a8 <TIM5_IRQHandler+0x4c>
		TIM5->SR &= ~TIM_SR_CC1IF;
 800388a:	4b27      	ldr	r3, [pc, #156]	; (8003928 <TIM5_IRQHandler+0xcc>)
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	4a26      	ldr	r2, [pc, #152]	; (8003928 <TIM5_IRQHandler+0xcc>)
 8003890:	f023 0302 	bic.w	r3, r3, #2
 8003894:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC1OF;
 8003896:	4b24      	ldr	r3, [pc, #144]	; (8003928 <TIM5_IRQHandler+0xcc>)
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	4a23      	ldr	r2, [pc, #140]	; (8003928 <TIM5_IRQHandler+0xcc>)
 800389c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80038a0:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch1_Callback();
 80038a2:	f7ff fe6d 	bl	8003580 <Capture_TIM5_Ch1_Callback>
}
 80038a6:	e03d      	b.n	8003924 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC2IF){
 80038a8:	4b1f      	ldr	r3, [pc, #124]	; (8003928 <TIM5_IRQHandler+0xcc>)
 80038aa:	691b      	ldr	r3, [r3, #16]
 80038ac:	f003 0304 	and.w	r3, r3, #4
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00e      	beq.n	80038d2 <TIM5_IRQHandler+0x76>
		TIM5->SR &= ~TIM_SR_CC2IF;
 80038b4:	4b1c      	ldr	r3, [pc, #112]	; (8003928 <TIM5_IRQHandler+0xcc>)
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	4a1b      	ldr	r2, [pc, #108]	; (8003928 <TIM5_IRQHandler+0xcc>)
 80038ba:	f023 0304 	bic.w	r3, r3, #4
 80038be:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC2OF;
 80038c0:	4b19      	ldr	r3, [pc, #100]	; (8003928 <TIM5_IRQHandler+0xcc>)
 80038c2:	691b      	ldr	r3, [r3, #16]
 80038c4:	4a18      	ldr	r2, [pc, #96]	; (8003928 <TIM5_IRQHandler+0xcc>)
 80038c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80038ca:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 80038cc:	f7ff fe60 	bl	8003590 <Capture_TIM5_Ch2_Callback>
}
 80038d0:	e028      	b.n	8003924 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC3IF){
 80038d2:	4b15      	ldr	r3, [pc, #84]	; (8003928 <TIM5_IRQHandler+0xcc>)
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	f003 0308 	and.w	r3, r3, #8
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00e      	beq.n	80038fc <TIM5_IRQHandler+0xa0>
		TIM5->SR &= ~TIM_SR_CC3IF;
 80038de:	4b12      	ldr	r3, [pc, #72]	; (8003928 <TIM5_IRQHandler+0xcc>)
 80038e0:	691b      	ldr	r3, [r3, #16]
 80038e2:	4a11      	ldr	r2, [pc, #68]	; (8003928 <TIM5_IRQHandler+0xcc>)
 80038e4:	f023 0308 	bic.w	r3, r3, #8
 80038e8:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC3OF;
 80038ea:	4b0f      	ldr	r3, [pc, #60]	; (8003928 <TIM5_IRQHandler+0xcc>)
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	4a0e      	ldr	r2, [pc, #56]	; (8003928 <TIM5_IRQHandler+0xcc>)
 80038f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038f4:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch3_Callback();
 80038f6:	f7ff fe53 	bl	80035a0 <Capture_TIM5_Ch3_Callback>
}
 80038fa:	e013      	b.n	8003924 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC4IF){
 80038fc:	4b0a      	ldr	r3, [pc, #40]	; (8003928 <TIM5_IRQHandler+0xcc>)
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	f003 0310 	and.w	r3, r3, #16
 8003904:	2b00      	cmp	r3, #0
 8003906:	d00d      	beq.n	8003924 <TIM5_IRQHandler+0xc8>
		TIM5->SR &= ~TIM_SR_CC4IF;
 8003908:	4b07      	ldr	r3, [pc, #28]	; (8003928 <TIM5_IRQHandler+0xcc>)
 800390a:	691b      	ldr	r3, [r3, #16]
 800390c:	4a06      	ldr	r2, [pc, #24]	; (8003928 <TIM5_IRQHandler+0xcc>)
 800390e:	f023 0310 	bic.w	r3, r3, #16
 8003912:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC4OF;
 8003914:	4b04      	ldr	r3, [pc, #16]	; (8003928 <TIM5_IRQHandler+0xcc>)
 8003916:	691b      	ldr	r3, [r3, #16]
 8003918:	4a03      	ldr	r2, [pc, #12]	; (8003928 <TIM5_IRQHandler+0xcc>)
 800391a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800391e:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch4_Callback();
 8003920:	f7ff fe46 	bl	80035b0 <Capture_TIM5_Ch4_Callback>
}
 8003924:	bf00      	nop
 8003926:	bd80      	pop	{r7, pc}
 8003928:	40000c00 	.word	0x40000c00

0800392c <startTimer>:



void startTimer (BasicTimer_Handler_t *ptrTimerConfig){
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
	ptrTimerConfig->ptrTIMx->CR1 |= TIM_CR1_CEN;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f042 0201 	orr.w	r2, r2, #1
 8003942:	601a      	str	r2, [r3, #0]
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <GPIO_Config>:
 * Lo primero y mas importante es activar la señal del reloj principal hacia ese
 * elemento especifico (relacionado con el periferico RCC), a esto llamaremos
 * simplemente "activar el periferico o activar la señal de reloj del periferico.
 */

void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 8003950:	b480      	push	{r7}
 8003952:	b085      	sub	sp, #20
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]

	//Variable para hacer todoo paso a paso
	uint32_t auxConfig = 0;
 8003958:	2300      	movs	r3, #0
 800395a:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 800395c:	2300      	movs	r3, #0
 800395e:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periferico
	// Verificamos para GPIOA
	if (pGPIOHandler->pGPIOx == GPIOA){
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a88      	ldr	r2, [pc, #544]	; (8003b88 <GPIO_Config+0x238>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d106      	bne.n	8003978 <GPIO_Config+0x28>
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOAEN_Pos);
 800396a:	4b88      	ldr	r3, [pc, #544]	; (8003b8c <GPIO_Config+0x23c>)
 800396c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396e:	4a87      	ldr	r2, [pc, #540]	; (8003b8c <GPIO_Config+0x23c>)
 8003970:	f043 0301 	orr.w	r3, r3, #1
 8003974:	6313      	str	r3, [r2, #48]	; 0x30
 8003976:	e03a      	b.n	80039ee <GPIO_Config+0x9e>

	}
	//Verificamps para GPIOB
	else if (pGPIOHandler->pGPIOx == GPIOB){
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a84      	ldr	r2, [pc, #528]	; (8003b90 <GPIO_Config+0x240>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d106      	bne.n	8003990 <GPIO_Config+0x40>
			//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
			RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOBEN_Pos);
 8003982:	4b82      	ldr	r3, [pc, #520]	; (8003b8c <GPIO_Config+0x23c>)
 8003984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003986:	4a81      	ldr	r2, [pc, #516]	; (8003b8c <GPIO_Config+0x23c>)
 8003988:	f043 0302 	orr.w	r3, r3, #2
 800398c:	6313      	str	r3, [r2, #48]	; 0x30
 800398e:	e02e      	b.n	80039ee <GPIO_Config+0x9e>

		}
	//Verificamos para GPIOC
	else if (pGPIOHandler->pGPIOx == GPIOC){
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a7f      	ldr	r2, [pc, #508]	; (8003b94 <GPIO_Config+0x244>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d106      	bne.n	80039a8 <GPIO_Config+0x58>
				//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
				RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOCEN_Pos);
 800399a:	4b7c      	ldr	r3, [pc, #496]	; (8003b8c <GPIO_Config+0x23c>)
 800399c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399e:	4a7b      	ldr	r2, [pc, #492]	; (8003b8c <GPIO_Config+0x23c>)
 80039a0:	f043 0304 	orr.w	r3, r3, #4
 80039a4:	6313      	str	r3, [r2, #48]	; 0x30
 80039a6:	e022      	b.n	80039ee <GPIO_Config+0x9e>

			}
	//Verificamos para GPIOD
		else if (pGPIOHandler->pGPIOx == GPIOD){
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a7a      	ldr	r2, [pc, #488]	; (8003b98 <GPIO_Config+0x248>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d106      	bne.n	80039c0 <GPIO_Config+0x70>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIODEN_Pos);
 80039b2:	4b76      	ldr	r3, [pc, #472]	; (8003b8c <GPIO_Config+0x23c>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b6:	4a75      	ldr	r2, [pc, #468]	; (8003b8c <GPIO_Config+0x23c>)
 80039b8:	f043 0308 	orr.w	r3, r3, #8
 80039bc:	6313      	str	r3, [r2, #48]	; 0x30
 80039be:	e016      	b.n	80039ee <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOE
		else if (pGPIOHandler->pGPIOx == GPIOE){
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a75      	ldr	r2, [pc, #468]	; (8003b9c <GPIO_Config+0x24c>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d106      	bne.n	80039d8 <GPIO_Config+0x88>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOEEN_Pos);
 80039ca:	4b70      	ldr	r3, [pc, #448]	; (8003b8c <GPIO_Config+0x23c>)
 80039cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ce:	4a6f      	ldr	r2, [pc, #444]	; (8003b8c <GPIO_Config+0x23c>)
 80039d0:	f043 0310 	orr.w	r3, r3, #16
 80039d4:	6313      	str	r3, [r2, #48]	; 0x30
 80039d6:	e00a      	b.n	80039ee <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOH
		else if (pGPIOHandler->pGPIOx == GPIOH){
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a70      	ldr	r2, [pc, #448]	; (8003ba0 <GPIO_Config+0x250>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d105      	bne.n	80039ee <GPIO_Config+0x9e>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOHEN_Pos);
 80039e2:	4b6a      	ldr	r3, [pc, #424]	; (8003b8c <GPIO_Config+0x23c>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	4a69      	ldr	r2, [pc, #420]	; (8003b8c <GPIO_Config+0x23c>)
 80039e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039ec:	6313      	str	r3, [r2, #48]	; 0x30
	 * Aca estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda de ese valor (shift left)
	 * y todoo eso lo cargamos en la variable auxConfig.
	 */

	//Esta es la parte para la configuracion de las funciones alternativas... se vera luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode== GPIO_MODE_ALTFN){
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	795b      	ldrb	r3, [r3, #5]
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d143      	bne.n	8003a7e <GPIO_Config+0x12e>
		// seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRM)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	791b      	ldrb	r3, [r3, #4]
 80039fa:	2b07      	cmp	r3, #7
 80039fc:	d81f      	bhi.n	8003a3e <GPIO_Config+0xee>
			//Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	791b      	ldrb	r3, [r3, #4]
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	60bb      	str	r3, [r7, #8]

			//Limpiamos primero la posicion del registro que deseamos escribir a continuacion
			pGPIOHandler -> pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	6a1a      	ldr	r2, [r3, #32]
 8003a0c:	210f      	movs	r1, #15
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	fa01 f303 	lsl.w	r3, r1, r3
 8003a14:	43db      	mvns	r3, r3
 8003a16:	4619      	mov	r1, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	400a      	ands	r2, r1
 8003a1e:	621a      	str	r2, [r3, #32]

			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler-> pGPIOx->AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6a1a      	ldr	r2, [r3, #32]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	7a5b      	ldrb	r3, [r3, #9]
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a32:	4619      	mov	r1, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	621a      	str	r2, [r3, #32]
 8003a3c:	e01f      	b.n	8003a7e <GPIO_Config+0x12e>

		}
		else {
			//Estamos en el registro AFRH, que controla los pines del PIN_8 al PIN_15
			auxPosition = 4 * (pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber -8);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	791b      	ldrb	r3, [r3, #4]
 8003a42:	3b08      	subs	r3, #8
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	60bb      	str	r3, [r7, #8]

			//Limpiamos primero la posicion del registro que deseamos escribir a continuacion
			pGPIOHandler -> pGPIOx->AFR[1] &= ~(0b1111<<auxPosition);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a4e:	210f      	movs	r1, #15
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	fa01 f303 	lsl.w	r3, r1, r3
 8003a56:	43db      	mvns	r3, r3
 8003a58:	4619      	mov	r1, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	400a      	ands	r2, r1
 8003a60:	625a      	str	r2, [r3, #36]	; 0x24

			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler -> pGPIOx->AFR[1] |= (pGPIOHandler-> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	7a5b      	ldrb	r3, [r3, #9]
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	fa01 f303 	lsl.w	r3, r1, r3
 8003a74:	4619      	mov	r1, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	625a      	str	r2, [r3, #36]	; 0x24

		}
	}

	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	795b      	ldrb	r3, [r3, #5]
 8003a82:	461a      	mov	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	791b      	ldrb	r3, [r3, #4]
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	60fb      	str	r3, [r7, #12]

	/*
	 * Antes de cargar el nuevo valor, limpiamos los bits especificos de ese registro (debemos escribir 0b00)
	 * para lo cual aplicamos una mascara y una operacion bitwise AND
	 */
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	791b      	ldrb	r3, [r3, #4]
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	2103      	movs	r1, #3
 8003a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	400a      	ands	r2, r1
 8003aac:	601a      	str	r2, [r3, #0]

	/*
	 * Cargamos a auxConfig en el registro MODER
	 */
	pGPIOHandler-> pGPIOx -> MODER |= auxConfig;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	6819      	ldr	r1, [r3, #0]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	430a      	orrs	r2, r1
 8003abc:	601a      	str	r2, [r3, #0]

	/*
	 * 3) Configurando el registro GPIOx_OTYPER
	 * De nuevo, leemos y movemos el valor un numero "PinNumber" de veces
	 */
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	7a1b      	ldrb	r3, [r3, #8]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	791b      	ldrb	r3, [r3, #4]
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	60fb      	str	r3, [r7, #12]
	//Limpiamos antes de cargar

	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	791b      	ldrb	r3, [r3, #4]
 8003ad8:	4619      	mov	r1, r3
 8003ada:	2301      	movs	r3, #1
 8003adc:	408b      	lsls	r3, r1
 8003ade:	43db      	mvns	r3, r3
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	400a      	ands	r2, r1
 8003ae8:	605a      	str	r2, [r3, #4]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6859      	ldr	r1, [r3, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	605a      	str	r2, [r3, #4]

	//4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	799b      	ldrb	r3, [r3, #6]
 8003afe:	461a      	mov	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	791b      	ldrb	r3, [r3, #4]
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0a:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689a      	ldr	r2, [r3, #8]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	791b      	ldrb	r3, [r3, #4]
 8003b16:	005b      	lsls	r3, r3, #1
 8003b18:	2103      	movs	r1, #3
 8003b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1e:	43db      	mvns	r3, r3
 8003b20:	4619      	mov	r1, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	400a      	ands	r2, r1
 8003b28:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler ->pGPIOx->OSPEEDR |= auxConfig;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	6899      	ldr	r1, [r3, #8]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68fa      	ldr	r2, [r7, #12]
 8003b36:	430a      	orrs	r2, r1
 8003b38:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	79db      	ldrb	r3, [r3, #7]
 8003b3e:	461a      	mov	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	791b      	ldrb	r3, [r3, #4]
 8003b44:	005b      	lsls	r3, r3, #1
 8003b46:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4a:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler ->pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	68da      	ldr	r2, [r3, #12]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	791b      	ldrb	r3, [r3, #4]
 8003b56:	005b      	lsls	r3, r3, #1
 8003b58:	2103      	movs	r1, #3
 8003b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b5e:	43db      	mvns	r3, r3
 8003b60:	4619      	mov	r1, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	400a      	ands	r2, r1
 8003b68:	60da      	str	r2, [r3, #12]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler-> pGPIOx->PUPDR |= auxConfig;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68d9      	ldr	r1, [r3, #12]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	430a      	orrs	r2, r1
 8003b78:	60da      	str	r2, [r3, #12]

}//Fin del GPIO_Config
 8003b7a:	bf00      	nop
 8003b7c:	3714      	adds	r7, #20
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop
 8003b88:	40020000 	.word	0x40020000
 8003b8c:	40023800 	.word	0x40023800
 8003b90:	40020400 	.word	0x40020400
 8003b94:	40020800 	.word	0x40020800
 8003b98:	40020c00 	.word	0x40020c00
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	40021c00 	.word	0x40021c00

08003ba4 <GPIO_WritePin>:
/**
 * Funcion utilizada para cambiar de estado el pin entregado en el handler, asignando
 * el valor entregado en la variable newState
 */

void GPIO_WritePin (GPIO_Handler_t *pPinHandler, uint8_t newState){
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	460b      	mov	r3, r1
 8003bae:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	// pPinHandler->pGPIOx->ODR &= ~(SET<< pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET){
 8003bb0:	78fb      	ldrb	r3, [r7, #3]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d10d      	bne.n	8003bd2 <GPIO_WritePin+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber));
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	699a      	ldr	r2, [r3, #24]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	791b      	ldrb	r3, [r3, #4]
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	408b      	lsls	r3, r1
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	619a      	str	r2, [r3, #24]
	}
	else{
		//Trabajando con la parte alta del registro
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
	}
}
 8003bd0:	e00d      	b.n	8003bee <GPIO_WritePin+0x4a>
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	699a      	ldr	r2, [r3, #24]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	791b      	ldrb	r3, [r3, #4]
 8003bdc:	3310      	adds	r3, #16
 8003bde:	2101      	movs	r1, #1
 8003be0:	fa01 f303 	lsl.w	r3, r1, r3
 8003be4:	4619      	mov	r1, r3
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	619a      	str	r2, [r3, #24]
}
 8003bee:	bf00      	nop
 8003bf0:	370c      	adds	r7, #12
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr

08003bfa <GPIO_ReadPin>:

/**
 * Funcion para leer el estado de un pin especifico
 */

uint32_t GPIO_ReadPin (GPIO_Handler_t *pPinHandler){
 8003bfa:	b480      	push	{r7}
 8003bfc:	b085      	sub	sp, #20
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
	//Creamos una variable auxiliar la cual luego retornaremos
	uint32_t pinValue = 0;
 8003c02:	2300      	movs	r3, #0
 8003c04:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del registro IDR, Desplazado a derecha tantas veces como la ubicacion
	// del pin especifico
	uint16_t mask = (SET << pPinHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	791b      	ldrb	r3, [r3, #4]
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	4093      	lsls	r3, r2
 8003c10:	817b      	strh	r3, [r7, #10]
	pinValue = (pPinHandler -> pGPIOx -> IDR);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	691b      	ldr	r3, [r3, #16]
 8003c18:	60fb      	str	r3, [r7, #12]
	pinValue &= mask;
 8003c1a:	897b      	ldrh	r3, [r7, #10]
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	60fb      	str	r3, [r7, #12]
	pinValue >>= (pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	791b      	ldrb	r3, [r3, #4]
 8003c26:	461a      	mov	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	40d3      	lsrs	r3, r2
 8003c2c:	60fb      	str	r3, [r7, #12]

	return pinValue;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <GPIOxTooglePin>:

void GPIOxTooglePin (GPIO_Handler_t *pPinState){
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
		uint8_t state  = GPIO_ReadPin (pPinState);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f7ff ffd8 	bl	8003bfa <GPIO_ReadPin>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	73fb      	strb	r3, [r7, #15]
		GPIO_WritePin(pPinState, !state);
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	bf0c      	ite	eq
 8003c54:	2301      	moveq	r3, #1
 8003c56:	2300      	movne	r3, #0
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f7ff ffa1 	bl	8003ba4 <GPIO_WritePin>
}
 8003c62:	bf00      	nop
 8003c64:	3710      	adds	r7, #16
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
	...

08003c6c <RCC_enableMaxFrequencies>:
#include "RCCHunMHz.h"
#include "GPIOxDriver.h"



void RCC_enableMaxFrequencies(uint8_t frequency){
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	4603      	mov	r3, r0
 8003c74:	71fb      	strb	r3, [r7, #7]

	//Nos aseguramos que el PLL esta apagado
	RCC->CR &= ~(RCC_CR_PLLON);
 8003c76:	4b92      	ldr	r3, [pc, #584]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a91      	ldr	r2, [pc, #580]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003c7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c80:	6013      	str	r3, [r2, #0]
	//Activamos el PWR parapoder activar el uso de 100MHz de velocidad
	RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8003c82:	4b8f      	ldr	r3, [pc, #572]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003c84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c88:	641a      	str	r2, [r3, #64]	; 0x40
	//Le damos la opcion al PWR de permitir al MCU para correr una frecuencia de maximo 100MHz
	PWR->CR |= (0b11 << 14);
 8003c8a:	4b8e      	ldr	r3, [pc, #568]	; (8003ec4 <RCC_enableMaxFrequencies+0x258>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a8d      	ldr	r2, [pc, #564]	; (8003ec4 <RCC_enableMaxFrequencies+0x258>)
 8003c90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c94:	6013      	str	r3, [r2, #0]


	//Antes de configurar el PLL referenciamos cual sera la fuente para el PLL, en nuestro caso sera el HSI sobre el mismo
	//registro
	RCC->PLLCFGR &= ~(0b1 << 22);
 8003c96:	4b8a      	ldr	r3, [pc, #552]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	4a89      	ldr	r2, [pc, #548]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003c9c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003ca0:	6053      	str	r3, [r2, #4]

	// Aqui si dependiendo de la velocidad que queramos usaremos unos multiplicadores y divisores especificos.
	// La formula es freqSys = freq input * (pllN/(pllM*pllP))

	switch (frequency) {
 8003ca2:	79fb      	ldrb	r3, [r7, #7]
 8003ca4:	2b08      	cmp	r3, #8
 8003ca6:	f200 82fc 	bhi.w	80042a2 <RCC_enableMaxFrequencies+0x636>
 8003caa:	a201      	add	r2, pc, #4	; (adr r2, 8003cb0 <RCC_enableMaxFrequencies+0x44>)
 8003cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb0:	08003cd5 	.word	0x08003cd5
 8003cb4:	08003d77 	.word	0x08003d77
 8003cb8:	08003e19 	.word	0x08003e19
 8003cbc:	08003ecd 	.word	0x08003ecd
 8003cc0:	08003f6f 	.word	0x08003f6f
 8003cc4:	08004011 	.word	0x08004011
 8003cc8:	080040bd 	.word	0x080040bd
 8003ccc:	0800415f 	.word	0x0800415f
 8003cd0:	08004201 	.word	0x08004201
		case RCC_20MHz:{
			//freqsys = 16MHz * (120/(16*6)) =  20MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8003cd4:	4b7a      	ldr	r3, [pc, #488]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	4a79      	ldr	r2, [pc, #484]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003cda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003cde:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8003ce0:	4b77      	ldr	r3, [pc, #476]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	4a76      	ldr	r2, [pc, #472]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003ce6:	f043 0310 	orr.w	r3, r3, #16
 8003cea:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8003cec:	4b74      	ldr	r3, [pc, #464]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	4a73      	ldr	r2, [pc, #460]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003cf2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003cf6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cfa:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 8003cfc:	4b70      	ldr	r3, [pc, #448]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	4a6f      	ldr	r2, [pc, #444]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d02:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8003d06:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8003d08:	4b6d      	ldr	r3, [pc, #436]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	4a6c      	ldr	r2, [pc, #432]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d0e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003d12:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 8003d14:	4b6a      	ldr	r3, [pc, #424]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	4a69      	ldr	r2, [pc, #420]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d1e:	6053      	str	r3, [r2, #4]


			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8003d20:	4b67      	ldr	r3, [pc, #412]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	4a66      	ldr	r2, [pc, #408]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d2a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8003d2c:	4b64      	ldr	r3, [pc, #400]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	4a63      	ldr	r2, [pc, #396]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d32:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003d36:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8003d38:	4b61      	ldr	r3, [pc, #388]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	4a60      	ldr	r2, [pc, #384]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d42:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8003d44:	4b5e      	ldr	r3, [pc, #376]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a5d      	ldr	r2, [pc, #372]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d4e:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8003d50:	e000      	b.n	8003d54 <RCC_enableMaxFrequencies+0xe8>
				__NOP();
 8003d52:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8003d54:	4b5a      	ldr	r3, [pc, #360]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d0f8      	beq.n	8003d52 <RCC_enableMaxFrequencies+0xe6>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8003d60:	4b59      	ldr	r3, [pc, #356]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a58      	ldr	r2, [pc, #352]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003d66:	f023 030f 	bic.w	r3, r3, #15
 8003d6a:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 8003d6c:	4b56      	ldr	r3, [pc, #344]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003d6e:	4a56      	ldr	r2, [pc, #344]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6013      	str	r3, [r2, #0]

			break;
 8003d74:	e296      	b.n	80042a4 <RCC_enableMaxFrequencies+0x638>
		}case RCC_30MHz:{
			//freqsys = 16MHz * (120/(16*4)) =  30MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8003d76:	4b52      	ldr	r3, [pc, #328]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	4a51      	ldr	r2, [pc, #324]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d7c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003d80:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8003d82:	4b4f      	ldr	r3, [pc, #316]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	4a4e      	ldr	r2, [pc, #312]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d88:	f043 0310 	orr.w	r3, r3, #16
 8003d8c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8003d8e:	4b4c      	ldr	r3, [pc, #304]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	4a4b      	ldr	r2, [pc, #300]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003d94:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003d98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d9c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 8003d9e:	4b48      	ldr	r3, [pc, #288]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	4a47      	ldr	r2, [pc, #284]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003da4:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8003da8:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8003daa:	4b45      	ldr	r3, [pc, #276]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	4a44      	ldr	r2, [pc, #272]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003db0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003db4:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b01 << RCC_PLLCFGR_PLLP_Pos); // Division por 4 en el pllP
 8003db6:	4b42      	ldr	r3, [pc, #264]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	4a41      	ldr	r2, [pc, #260]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003dbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dc0:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8003dc2:	4b3f      	ldr	r3, [pc, #252]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	4a3e      	ldr	r2, [pc, #248]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003dc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003dcc:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8003dce:	4b3c      	ldr	r3, [pc, #240]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	4a3b      	ldr	r2, [pc, #236]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003dd4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003dd8:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8003dda:	4b39      	ldr	r3, [pc, #228]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	4a38      	ldr	r2, [pc, #224]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003de0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003de4:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8003de6:	4b36      	ldr	r3, [pc, #216]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a35      	ldr	r2, [pc, #212]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003dec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003df0:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8003df2:	e000      	b.n	8003df6 <RCC_enableMaxFrequencies+0x18a>
				__NOP();
 8003df4:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8003df6:	4b32      	ldr	r3, [pc, #200]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d0f8      	beq.n	8003df4 <RCC_enableMaxFrequencies+0x188>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8003e02:	4b31      	ldr	r3, [pc, #196]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a30      	ldr	r2, [pc, #192]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003e08:	f023 030f 	bic.w	r3, r3, #15
 8003e0c:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 8003e0e:	4b2e      	ldr	r3, [pc, #184]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003e10:	4a2d      	ldr	r2, [pc, #180]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6013      	str	r3, [r2, #0]

			break;
 8003e16:	e245      	b.n	80042a4 <RCC_enableMaxFrequencies+0x638>
		}case RCC_40MHz:{
			//freqsys = 16MHz * (240/(16*6)) =  40MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8003e18:	4b29      	ldr	r3, [pc, #164]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	4a28      	ldr	r2, [pc, #160]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e1e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e22:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8003e24:	4b26      	ldr	r3, [pc, #152]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	4a25      	ldr	r2, [pc, #148]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e2a:	f043 0310 	orr.w	r3, r3, #16
 8003e2e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8003e30:	4b23      	ldr	r3, [pc, #140]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	4a22      	ldr	r2, [pc, #136]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e36:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003e3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e3e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (240 << RCC_PLLCFGR_PLLN_Pos);
 8003e40:	4b1f      	ldr	r3, [pc, #124]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	4a1e      	ldr	r2, [pc, #120]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e46:	f443 5370 	orr.w	r3, r3, #15360	; 0x3c00
 8003e4a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8003e4c:	4b1c      	ldr	r3, [pc, #112]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	4a1b      	ldr	r2, [pc, #108]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e52:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003e56:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 8003e58:	4b19      	ldr	r3, [pc, #100]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	4a18      	ldr	r2, [pc, #96]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e62:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8003e64:	4b16      	ldr	r3, [pc, #88]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	4a15      	ldr	r2, [pc, #84]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e6e:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8003e70:	4b13      	ldr	r3, [pc, #76]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	4a12      	ldr	r2, [pc, #72]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e76:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003e7a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8003e7c:	4b10      	ldr	r3, [pc, #64]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	4a0f      	ldr	r2, [pc, #60]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e86:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8003e88:	4b0d      	ldr	r3, [pc, #52]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a0c      	ldr	r2, [pc, #48]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e92:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8003e94:	e000      	b.n	8003e98 <RCC_enableMaxFrequencies+0x22c>
				__NOP();
 8003e96:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8003e98:	4b09      	ldr	r3, [pc, #36]	; (8003ec0 <RCC_enableMaxFrequencies+0x254>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d0f8      	beq.n	8003e96 <RCC_enableMaxFrequencies+0x22a>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8003ea4:	4b08      	ldr	r3, [pc, #32]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a07      	ldr	r2, [pc, #28]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003eaa:	f023 030f 	bic.w	r3, r3, #15
 8003eae:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 8003eb0:	4b05      	ldr	r3, [pc, #20]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a04      	ldr	r2, [pc, #16]	; (8003ec8 <RCC_enableMaxFrequencies+0x25c>)
 8003eb6:	f043 0301 	orr.w	r3, r3, #1
 8003eba:	6013      	str	r3, [r2, #0]


			break;
 8003ebc:	e1f2      	b.n	80042a4 <RCC_enableMaxFrequencies+0x638>
 8003ebe:	bf00      	nop
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	40007000 	.word	0x40007000
 8003ec8:	40023c00 	.word	0x40023c00
		}case RCC_50MHz:{
			//freqsys = 16MHz * (100/(16*2)) =  50MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8003ecc:	4b79      	ldr	r3, [pc, #484]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	4a78      	ldr	r2, [pc, #480]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003ed2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003ed6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8003ed8:	4b76      	ldr	r3, [pc, #472]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	4a75      	ldr	r2, [pc, #468]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003ede:	f043 0310 	orr.w	r3, r3, #16
 8003ee2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8003ee4:	4b73      	ldr	r3, [pc, #460]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	4a72      	ldr	r2, [pc, #456]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003eea:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003eee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ef2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 8003ef4:	4b6f      	ldr	r3, [pc, #444]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	4a6e      	ldr	r2, [pc, #440]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003efa:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8003efe:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8003f00:	4b6c      	ldr	r3, [pc, #432]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	4a6b      	ldr	r2, [pc, #428]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f06:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003f0a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8003f0c:	4b69      	ldr	r3, [pc, #420]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f0e:	4a69      	ldr	r2, [pc, #420]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8003f14:	4b67      	ldr	r3, [pc, #412]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	4a66      	ldr	r2, [pc, #408]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f1e:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8003f20:	4b64      	ldr	r3, [pc, #400]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	4a63      	ldr	r2, [pc, #396]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f26:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003f2a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8003f2c:	4b61      	ldr	r3, [pc, #388]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	4a60      	ldr	r2, [pc, #384]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f36:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8003f38:	4b5e      	ldr	r3, [pc, #376]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a5d      	ldr	r2, [pc, #372]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f42:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8003f44:	e000      	b.n	8003f48 <RCC_enableMaxFrequencies+0x2dc>
				__NOP();
 8003f46:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8003f48:	4b5a      	ldr	r3, [pc, #360]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d0f8      	beq.n	8003f46 <RCC_enableMaxFrequencies+0x2da>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8003f54:	4b58      	ldr	r3, [pc, #352]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a57      	ldr	r2, [pc, #348]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 8003f5a:	f023 030f 	bic.w	r3, r3, #15
 8003f5e:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 8003f60:	4b55      	ldr	r3, [pc, #340]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a54      	ldr	r2, [pc, #336]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 8003f66:	f043 0301 	orr.w	r3, r3, #1
 8003f6a:	6013      	str	r3, [r2, #0]

			break;
 8003f6c:	e19a      	b.n	80042a4 <RCC_enableMaxFrequencies+0x638>
		}case RCC_60MHz:{
			//freqsys = 16MHz * (120/(16*2)) =  60MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8003f6e:	4b51      	ldr	r3, [pc, #324]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	4a50      	ldr	r2, [pc, #320]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f74:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f78:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8003f7a:	4b4e      	ldr	r3, [pc, #312]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	4a4d      	ldr	r2, [pc, #308]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f80:	f043 0310 	orr.w	r3, r3, #16
 8003f84:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8003f86:	4b4b      	ldr	r3, [pc, #300]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	4a4a      	ldr	r2, [pc, #296]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f8c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003f90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f94:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 8003f96:	4b47      	ldr	r3, [pc, #284]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	4a46      	ldr	r2, [pc, #280]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003f9c:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8003fa0:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8003fa2:	4b44      	ldr	r3, [pc, #272]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	4a43      	ldr	r2, [pc, #268]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fa8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003fac:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8003fae:	4b41      	ldr	r3, [pc, #260]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fb0:	4a40      	ldr	r2, [pc, #256]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8003fb6:	4b3f      	ldr	r3, [pc, #252]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	4a3e      	ldr	r2, [pc, #248]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fc0:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8003fc2:	4b3c      	ldr	r3, [pc, #240]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	4a3b      	ldr	r2, [pc, #236]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fc8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fcc:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8003fce:	4b39      	ldr	r3, [pc, #228]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	4a38      	ldr	r2, [pc, #224]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fd4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003fd8:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8003fda:	4b36      	ldr	r3, [pc, #216]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a35      	ldr	r2, [pc, #212]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fe0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003fe4:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8003fe6:	e000      	b.n	8003fea <RCC_enableMaxFrequencies+0x37e>
				__NOP();
 8003fe8:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8003fea:	4b32      	ldr	r3, [pc, #200]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d0f8      	beq.n	8003fe8 <RCC_enableMaxFrequencies+0x37c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8003ff6:	4b30      	ldr	r3, [pc, #192]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a2f      	ldr	r2, [pc, #188]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 8003ffc:	f023 030f 	bic.w	r3, r3, #15
 8004000:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 8004002:	4b2d      	ldr	r3, [pc, #180]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a2c      	ldr	r2, [pc, #176]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 8004008:	f043 0301 	orr.w	r3, r3, #1
 800400c:	6013      	str	r3, [r2, #0]

			break;
 800400e:	e149      	b.n	80042a4 <RCC_enableMaxFrequencies+0x638>
		}case RCC_70MHz:{
			//freqsys = 16MHz * (140/(16*2)) =  70MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004010:	4b28      	ldr	r3, [pc, #160]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	4a27      	ldr	r2, [pc, #156]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8004016:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800401a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 800401c:	4b25      	ldr	r3, [pc, #148]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	4a24      	ldr	r2, [pc, #144]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8004022:	f043 0310 	orr.w	r3, r3, #16
 8004026:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004028:	4b22      	ldr	r3, [pc, #136]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	4a21      	ldr	r2, [pc, #132]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 800402e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004032:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004036:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (140 << RCC_PLLCFGR_PLLN_Pos);
 8004038:	4b1e      	ldr	r3, [pc, #120]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	4a1d      	ldr	r2, [pc, #116]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 800403e:	f443 530c 	orr.w	r3, r3, #8960	; 0x2300
 8004042:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004044:	4b1b      	ldr	r3, [pc, #108]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	4a1a      	ldr	r2, [pc, #104]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 800404a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800404e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004050:	4b18      	ldr	r3, [pc, #96]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8004052:	4a18      	ldr	r2, [pc, #96]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004058:	4b16      	ldr	r3, [pc, #88]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	4a15      	ldr	r2, [pc, #84]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 800405e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004062:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004064:	4b13      	ldr	r3, [pc, #76]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	4a12      	ldr	r2, [pc, #72]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 800406a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800406e:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004070:	4b10      	ldr	r3, [pc, #64]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	4a0f      	ldr	r2, [pc, #60]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8004076:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800407a:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 800407c:	4b0d      	ldr	r3, [pc, #52]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a0c      	ldr	r2, [pc, #48]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 8004082:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004086:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004088:	e000      	b.n	800408c <RCC_enableMaxFrequencies+0x420>
				__NOP();
 800408a:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800408c:	4b09      	ldr	r3, [pc, #36]	; (80040b4 <RCC_enableMaxFrequencies+0x448>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d0f8      	beq.n	800408a <RCC_enableMaxFrequencies+0x41e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004098:	4b07      	ldr	r3, [pc, #28]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a06      	ldr	r2, [pc, #24]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 800409e:	f023 030f 	bic.w	r3, r3, #15
 80040a2:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 80040a4:	4b04      	ldr	r3, [pc, #16]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a03      	ldr	r2, [pc, #12]	; (80040b8 <RCC_enableMaxFrequencies+0x44c>)
 80040aa:	f043 0302 	orr.w	r3, r3, #2
 80040ae:	6013      	str	r3, [r2, #0]

			break;
 80040b0:	e0f8      	b.n	80042a4 <RCC_enableMaxFrequencies+0x638>
 80040b2:	bf00      	nop
 80040b4:	40023800 	.word	0x40023800
 80040b8:	40023c00 	.word	0x40023c00
		}case RCC_80MHz:{
			//freqsys = 16MHz * (160/(16*2)) =  80MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80040bc:	4b84      	ldr	r3, [pc, #528]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	4a83      	ldr	r2, [pc, #524]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80040c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80040c6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80040c8:	4b81      	ldr	r3, [pc, #516]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	4a80      	ldr	r2, [pc, #512]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80040ce:	f043 0310 	orr.w	r3, r3, #16
 80040d2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80040d4:	4b7e      	ldr	r3, [pc, #504]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	4a7d      	ldr	r2, [pc, #500]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80040da:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80040de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040e2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (160 << RCC_PLLCFGR_PLLN_Pos);
 80040e4:	4b7a      	ldr	r3, [pc, #488]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	4a79      	ldr	r2, [pc, #484]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80040ea:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80040ee:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80040f0:	4b77      	ldr	r3, [pc, #476]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	4a76      	ldr	r2, [pc, #472]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80040f6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80040fa:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 80040fc:	4b74      	ldr	r3, [pc, #464]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80040fe:	4a74      	ldr	r2, [pc, #464]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004104:	4b72      	ldr	r3, [pc, #456]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	4a71      	ldr	r2, [pc, #452]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800410a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800410e:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004110:	4b6f      	ldr	r3, [pc, #444]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	4a6e      	ldr	r2, [pc, #440]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004116:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800411a:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 800411c:	4b6c      	ldr	r3, [pc, #432]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	4a6b      	ldr	r2, [pc, #428]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004122:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004126:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004128:	4b69      	ldr	r3, [pc, #420]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a68      	ldr	r2, [pc, #416]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800412e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004132:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004134:	e000      	b.n	8004138 <RCC_enableMaxFrequencies+0x4cc>
				__NOP();
 8004136:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004138:	4b65      	ldr	r3, [pc, #404]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0f8      	beq.n	8004136 <RCC_enableMaxFrequencies+0x4ca>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004144:	4b63      	ldr	r3, [pc, #396]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a62      	ldr	r2, [pc, #392]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 800414a:	f023 030f 	bic.w	r3, r3, #15
 800414e:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 8004150:	4b60      	ldr	r3, [pc, #384]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a5f      	ldr	r2, [pc, #380]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 8004156:	f043 0302 	orr.w	r3, r3, #2
 800415a:	6013      	str	r3, [r2, #0]

			break;
 800415c:	e0a2      	b.n	80042a4 <RCC_enableMaxFrequencies+0x638>
		}case RCC_90MHz:{
			//freqsys = 16MHz * (180/(16*2)) =  90MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 800415e:	4b5c      	ldr	r3, [pc, #368]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	4a5b      	ldr	r2, [pc, #364]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004164:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004168:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 800416a:	4b59      	ldr	r3, [pc, #356]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	4a58      	ldr	r2, [pc, #352]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004170:	f043 0310 	orr.w	r3, r3, #16
 8004174:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004176:	4b56      	ldr	r3, [pc, #344]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	4a55      	ldr	r2, [pc, #340]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800417c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004180:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004184:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (180 << RCC_PLLCFGR_PLLN_Pos);
 8004186:	4b52      	ldr	r3, [pc, #328]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	4a51      	ldr	r2, [pc, #324]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800418c:	f443 5334 	orr.w	r3, r3, #11520	; 0x2d00
 8004190:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004192:	4b4f      	ldr	r3, [pc, #316]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	4a4e      	ldr	r2, [pc, #312]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004198:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800419c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 800419e:	4b4c      	ldr	r3, [pc, #304]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80041a0:	4a4b      	ldr	r2, [pc, #300]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80041a6:	4b4a      	ldr	r3, [pc, #296]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	4a49      	ldr	r2, [pc, #292]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80041ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041b0:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80041b2:	4b47      	ldr	r3, [pc, #284]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	4a46      	ldr	r2, [pc, #280]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80041b8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80041bc:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 80041be:	4b44      	ldr	r3, [pc, #272]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	4a43      	ldr	r2, [pc, #268]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80041c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80041c8:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80041ca:	4b41      	ldr	r3, [pc, #260]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a40      	ldr	r2, [pc, #256]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80041d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041d4:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80041d6:	e000      	b.n	80041da <RCC_enableMaxFrequencies+0x56e>
				__NOP();
 80041d8:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80041da:	4b3d      	ldr	r3, [pc, #244]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d0f8      	beq.n	80041d8 <RCC_enableMaxFrequencies+0x56c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80041e6:	4b3b      	ldr	r3, [pc, #236]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a3a      	ldr	r2, [pc, #232]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 80041ec:	f023 030f 	bic.w	r3, r3, #15
 80041f0:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 80041f2:	4b38      	ldr	r3, [pc, #224]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a37      	ldr	r2, [pc, #220]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 80041f8:	f043 0302 	orr.w	r3, r3, #2
 80041fc:	6013      	str	r3, [r2, #0]

			break;
 80041fe:	e051      	b.n	80042a4 <RCC_enableMaxFrequencies+0x638>
		}case RCC_100MHz:{
			//freqsys = 16MHz * (100/(8*2)) =  100MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004200:	4b33      	ldr	r3, [pc, #204]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	4a32      	ldr	r2, [pc, #200]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004206:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800420a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (8 << RCC_PLLCFGR_PLLM_Pos);
 800420c:	4b30      	ldr	r3, [pc, #192]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	4a2f      	ldr	r2, [pc, #188]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004212:	f043 0308 	orr.w	r3, r3, #8
 8004216:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004218:	4b2d      	ldr	r3, [pc, #180]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	4a2c      	ldr	r2, [pc, #176]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800421e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004222:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004226:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 8004228:	4b29      	ldr	r3, [pc, #164]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	4a28      	ldr	r2, [pc, #160]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800422e:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8004232:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004234:	4b26      	ldr	r3, [pc, #152]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	4a25      	ldr	r2, [pc, #148]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800423a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800423e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004240:	4b23      	ldr	r3, [pc, #140]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004242:	4a23      	ldr	r2, [pc, #140]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004248:	4b21      	ldr	r3, [pc, #132]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	4a20      	ldr	r2, [pc, #128]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800424e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004252:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004254:	4b1e      	ldr	r3, [pc, #120]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	4a1d      	ldr	r2, [pc, #116]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800425a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800425e:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004260:	4b1b      	ldr	r3, [pc, #108]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	4a1a      	ldr	r2, [pc, #104]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004266:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800426a:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 800426c:	4b18      	ldr	r3, [pc, #96]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a17      	ldr	r2, [pc, #92]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 8004272:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004276:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004278:	e000      	b.n	800427c <RCC_enableMaxFrequencies+0x610>
				__NOP();
 800427a:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800427c:	4b14      	ldr	r3, [pc, #80]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d0f8      	beq.n	800427a <RCC_enableMaxFrequencies+0x60e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004288:	4b12      	ldr	r3, [pc, #72]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a11      	ldr	r2, [pc, #68]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 800428e:	f023 030f 	bic.w	r3, r3, #15
 8004292:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b011 << FLASH_ACR_LATENCY_Pos);
 8004294:	4b0f      	ldr	r3, [pc, #60]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a0e      	ldr	r2, [pc, #56]	; (80042d4 <RCC_enableMaxFrequencies+0x668>)
 800429a:	f043 0303 	orr.w	r3, r3, #3
 800429e:	6013      	str	r3, [r2, #0]

			break;
 80042a0:	e000      	b.n	80042a4 <RCC_enableMaxFrequencies+0x638>
		}
		default:{
			break;
 80042a2:	bf00      	nop
		}
	}


	// Se configura como system clock al PLL
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 80042a4:	4b0a      	ldr	r3, [pc, #40]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	4a09      	ldr	r2, [pc, #36]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80042aa:	f043 0302 	orr.w	r3, r3, #2
 80042ae:	6093      	str	r3, [r2, #8]

	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 80042b0:	e000      	b.n	80042b4 <RCC_enableMaxFrequencies+0x648>
		__NOP();
 80042b2:	bf00      	nop
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 80042b4:	4b06      	ldr	r3, [pc, #24]	; (80042d0 <RCC_enableMaxFrequencies+0x664>)
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f003 0308 	and.w	r3, r3, #8
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d0f8      	beq.n	80042b2 <RCC_enableMaxFrequencies+0x646>
	}

//	SystemCoreClockUpdate();

}
 80042c0:	bf00      	nop
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	40023800 	.word	0x40023800
 80042d4:	40023c00 	.word	0x40023c00

080042d8 <__NVIC_EnableIRQ>:
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	4603      	mov	r3, r0
 80042e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	db0b      	blt.n	8004302 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042ea:	79fb      	ldrb	r3, [r7, #7]
 80042ec:	f003 021f 	and.w	r2, r3, #31
 80042f0:	4907      	ldr	r1, [pc, #28]	; (8004310 <__NVIC_EnableIRQ+0x38>)
 80042f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042f6:	095b      	lsrs	r3, r3, #5
 80042f8:	2001      	movs	r0, #1
 80042fa:	fa00 f202 	lsl.w	r2, r0, r2
 80042fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004302:	bf00      	nop
 8004304:	370c      	adds	r7, #12
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	e000e100 	.word	0xe000e100

08004314 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	4603      	mov	r3, r0
 800431c:	6039      	str	r1, [r7, #0]
 800431e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004324:	2b00      	cmp	r3, #0
 8004326:	db0a      	blt.n	800433e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	b2da      	uxtb	r2, r3
 800432c:	490c      	ldr	r1, [pc, #48]	; (8004360 <__NVIC_SetPriority+0x4c>)
 800432e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004332:	0112      	lsls	r2, r2, #4
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	440b      	add	r3, r1
 8004338:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800433c:	e00a      	b.n	8004354 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	b2da      	uxtb	r2, r3
 8004342:	4908      	ldr	r1, [pc, #32]	; (8004364 <__NVIC_SetPriority+0x50>)
 8004344:	79fb      	ldrb	r3, [r7, #7]
 8004346:	f003 030f 	and.w	r3, r3, #15
 800434a:	3b04      	subs	r3, #4
 800434c:	0112      	lsls	r2, r2, #4
 800434e:	b2d2      	uxtb	r2, r2
 8004350:	440b      	add	r3, r1
 8004352:	761a      	strb	r2, [r3, #24]
}
 8004354:	bf00      	nop
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr
 8004360:	e000e100 	.word	0xe000e100
 8004364:	e000ed00 	.word	0xe000ed00

08004368 <USART_Config>:
/**
 * Configurando el puerto Serial...
 * Recordar que siempre se debe comenzar con activar la señal de reloj
 * del periferico que se está utilizando.
 */
void USART_Config(USART_Handler_t *ptrUsartHandler){
 8004368:	b590      	push	{r4, r7, lr}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8004370:	b672      	cpsid	i
}
 8004372:	bf00      	nop
	__disable_irq();

	/* 1. Activamos la señal de reloj que viene desde el BUS al que pertenece el periferico */
	/* Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6) */
    /* 1.1 Configuramos el USART1 */
	if(ptrUsartHandler->ptrUSARTx == USART1){
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a91      	ldr	r2, [pc, #580]	; (80045c0 <USART_Config+0x258>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d106      	bne.n	800438c <USART_Config+0x24>
		RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 800437e:	4b91      	ldr	r3, [pc, #580]	; (80045c4 <USART_Config+0x25c>)
 8004380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004382:	4a90      	ldr	r2, [pc, #576]	; (80045c4 <USART_Config+0x25c>)
 8004384:	f043 0310 	orr.w	r3, r3, #16
 8004388:	6453      	str	r3, [r2, #68]	; 0x44
 800438a:	e018      	b.n	80043be <USART_Config+0x56>
	}
	else if(ptrUsartHandler->ptrUSARTx == USART2){
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a8d      	ldr	r2, [pc, #564]	; (80045c8 <USART_Config+0x260>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d106      	bne.n	80043a4 <USART_Config+0x3c>
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8004396:	4b8b      	ldr	r3, [pc, #556]	; (80045c4 <USART_Config+0x25c>)
 8004398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439a:	4a8a      	ldr	r2, [pc, #552]	; (80045c4 <USART_Config+0x25c>)
 800439c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043a0:	6413      	str	r3, [r2, #64]	; 0x40
 80043a2:	e00c      	b.n	80043be <USART_Config+0x56>
	}
	
    /* 1.2 Configuramos el USART6 */
	else if(ptrUsartHandler->ptrUSARTx == USART6){
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a88      	ldr	r2, [pc, #544]	; (80045cc <USART_Config+0x264>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d106      	bne.n	80043bc <USART_Config+0x54>
		RCC->APB2ENR |= RCC_APB2ENR_USART6EN;
 80043ae:	4b85      	ldr	r3, [pc, #532]	; (80045c4 <USART_Config+0x25c>)
 80043b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b2:	4a84      	ldr	r2, [pc, #528]	; (80045c4 <USART_Config+0x25c>)
 80043b4:	f043 0320 	orr.w	r3, r3, #32
 80043b8:	6453      	str	r3, [r2, #68]	; 0x44
 80043ba:	e000      	b.n	80043be <USART_Config+0x56>
	}
	else{
		__NOP();
 80043bc:	bf00      	nop
	/* Configuracion del Baudrate (registro BRR) */
	/* Configuramos el modo: only TX, only RX, o RXTX */
	/* Por ultimo activamos el modulo USART cuando todo esta correctamente configurado */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuración desde cero
	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2200      	movs	r2, #0
 80043c4:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2200      	movs	r2, #0
 80043cc:	611a      	str	r2, [r3, #16]

	// 2.2 Configuracion del Parity:
	// Verificamos si el parity esta activado o no
    // Tenga cuidado, el parity hace parte del tamaño de los datos...
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE){
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	7a5b      	ldrb	r3, [r3, #9]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d025      	beq.n	8004422 <USART_Config+0xba>

		// Verificamos si se ha seleccionado ODD or EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_EVEN){
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	7a5b      	ldrb	r3, [r3, #9]
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d110      	bne.n	8004400 <USART_Config+0x98>
			// Es even, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68da      	ldr	r2, [r3, #12]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80043ec:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68da      	ldr	r2, [r3, #12]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043fc:	60da      	str	r2, [r3, #12]
 80043fe:	e018      	b.n	8004432 <USART_Config+0xca>
			
		}else{
			// Si es "else" significa que la paridad seleccionada es ODD, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800440e:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800441e:	60da      	str	r2, [r3, #12]
 8004420:	e007      	b.n	8004432 <USART_Config+0xca>
		}
	}else{
		// Si llegamos aca, es porque no deseamos tener el parity-check
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE ;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68da      	ldr	r2, [r3, #12]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004430:	60da      	str	r2, [r3, #12]
	}

	// 2.3 Configuramos el tamaño del dato
	if(ptrUsartHandler->USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	7a1b      	ldrb	r3, [r3, #8]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d108      	bne.n	800444c <USART_Config+0xe4>
			// Son 8 bits, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68da      	ldr	r2, [r3, #12]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004448:	60da      	str	r2, [r3, #12]
 800444a:	e007      	b.n	800445c <USART_Config+0xf4>

	}else{
			// Si es "else" significa que se trata de un tamaño de dato de 9 bits, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68da      	ldr	r2, [r3, #12]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800445a:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)
	switch(ptrUsartHandler->USART_Config.USART_stopbits){
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	7a9b      	ldrb	r3, [r3, #10]
 8004460:	2b03      	cmp	r3, #3
 8004462:	d82f      	bhi.n	80044c4 <USART_Config+0x15c>
 8004464:	a201      	add	r2, pc, #4	; (adr r2, 800446c <USART_Config+0x104>)
 8004466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446a:	bf00      	nop
 800446c:	0800447d 	.word	0x0800447d
 8004470:	0800448f 	.word	0x0800448f
 8004474:	080044a1 	.word	0x080044a1
 8004478:	080044b3 	.word	0x080044b3
		case USART_STOPBIT_1: {
			// Debemos cargar el valor 0b00 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	691a      	ldr	r2, [r3, #16]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800448a:	611a      	str	r2, [r3, #16]
			break;
 800448c:	e023      	b.n	80044d6 <USART_Config+0x16e>
		}
		case USART_STOPBIT_0_5: {
			// Debemos cargar el valor 0b01 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_1);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	691a      	ldr	r2, [r3, #16]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800449c:	611a      	str	r2, [r3, #16]
			break;
 800449e:	e01a      	b.n	80044d6 <USART_Config+0x16e>
		}
		case USART_STOPBIT_2: {
			// Debemoscargar el valor 0b10 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_0);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	691a      	ldr	r2, [r3, #16]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044ae:	611a      	str	r2, [r3, #16]
			break;
 80044b0:	e011      	b.n	80044d6 <USART_Config+0x16e>
		}
		case USART_STOPBIT_1_5: {
			// Debemoscargar el valor 0b11 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	691a      	ldr	r2, [r3, #16]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80044c0:	611a      	str	r2, [r3, #16]
			break;
 80044c2:	e008      	b.n	80044d6 <USART_Config+0x16e>
		}
		default: {
			// En el caso por defecto seleccionamos 1 bit de parada
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	691a      	ldr	r2, [r3, #16]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80044d2:	611a      	str	r2, [r3, #16]
			break;
 80044d4:	bf00      	nop
		}
	}

		// 2.5 Configuracion del Baudrate (SFR USART_BRR)
		ptrUsartHandler->ptrUSARTx->BRR = brrCalculus (ptrUsartHandler, ptrUsartHandler->USART_Config.USART_MCUvelocity);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68da      	ldr	r2, [r3, #12]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681c      	ldr	r4, [r3, #0]
 80044de:	4611      	mov	r1, r2
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 f8d9 	bl	8004698 <brrCalculus>
 80044e6:	4603      	mov	r3, r0
 80044e8:	60a3      	str	r3, [r4, #8]
//
//
//	}

	// 2.6 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler->USART_Config.USART_mode){
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	799b      	ldrb	r3, [r3, #6]
 80044ee:	2b03      	cmp	r3, #3
 80044f0:	d82e      	bhi.n	8004550 <USART_Config+0x1e8>
 80044f2:	a201      	add	r2, pc, #4	; (adr r2, 80044f8 <USART_Config+0x190>)
 80044f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f8:	08004509 	.word	0x08004509
 80044fc:	0800451b 	.word	0x0800451b
 8004500:	0800452d 	.word	0x0800452d
 8004504:	0800453f 	.word	0x0800453f
		case USART_MODE_TX:
		{
			// Activamos la parte del sistema encargada de enviar
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	68da      	ldr	r2, [r3, #12]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f042 0208 	orr.w	r2, r2, #8
 8004516:	60da      	str	r2, [r3, #12]
			break;
 8004518:	e023      	b.n	8004562 <USART_Config+0x1fa>
		}
		case USART_MODE_RX:
		{
			// Activamos la parte del sistema encargada de recibir
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f042 0204 	orr.w	r2, r2, #4
 8004528:	60da      	str	r2, [r3, #12]
			break;
 800452a:	e01a      	b.n	8004562 <USART_Config+0x1fa>
		}
		case USART_MODE_RXTX:
		{
			// Activamos ambas partes, tanto transmision como recepcion
			ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_TE | USART_CR1_RE);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68da      	ldr	r2, [r3, #12]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f042 020c 	orr.w	r2, r2, #12
 800453a:	60da      	str	r2, [r3, #12]
			break;
 800453c:	e011      	b.n	8004562 <USART_Config+0x1fa>
		}
		case USART_MODE_DISABLE:
		{
			// Desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68da      	ldr	r2, [r3, #12]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f022 020c 	bic.w	r2, r2, #12
 800454c:	60da      	str	r2, [r3, #12]
			break;
 800454e:	e008      	b.n	8004562 <USART_Config+0x1fa>
		}

		default:
		{
			// Actuando por defecto, desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68da      	ldr	r2, [r3, #12]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 020c 	bic.w	r2, r2, #12
 800455e:	60da      	str	r2, [r3, #12]
			break;
 8004560:	bf00      	nop
		}
	}

	// 2.7 Activamos el modulo serial.
	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE){
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	799b      	ldrb	r3, [r3, #6]
 8004566:	2b03      	cmp	r3, #3
 8004568:	d008      	beq.n	800457c <USART_Config+0x214>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68da      	ldr	r2, [r3, #12]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004578:	60da      	str	r2, [r3, #12]
 800457a:	e007      	b.n	800458c <USART_Config+0x224>
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68da      	ldr	r2, [r3, #12]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800458a:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de recepcion RXNEIE
	if (ptrUsartHandler->USART_Config.USART_enableInRx == USART_INTERRUPT_RX_ENABLE){
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	795b      	ldrb	r3, [r3, #5]
 8004590:	2b01      	cmp	r3, #1
 8004592:	d139      	bne.n	8004608 <USART_Config+0x2a0>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68da      	ldr	r2, [r3, #12]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f042 0220 	orr.w	r2, r2, #32
 80045a2:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a05      	ldr	r2, [pc, #20]	; (80045c0 <USART_Config+0x258>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d110      	bne.n	80045d0 <USART_Config+0x268>
					// Activando en NVIC para la interrupción del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 80045ae:	2025      	movs	r0, #37	; 0x25
 80045b0:	f7ff fe92 	bl	80042d8 <__NVIC_EnableIRQ>
					__NVIC_SetPriority(USART1_IRQn, 1);
 80045b4:	2101      	movs	r1, #1
 80045b6:	2025      	movs	r0, #37	; 0x25
 80045b8:	f7ff feac 	bl	8004314 <__NVIC_SetPriority>
 80045bc:	e02c      	b.n	8004618 <USART_Config+0x2b0>
 80045be:	bf00      	nop
 80045c0:	40011000 	.word	0x40011000
 80045c4:	40023800 	.word	0x40023800
 80045c8:	40004400 	.word	0x40004400
 80045cc:	40011400 	.word	0x40011400
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a2c      	ldr	r2, [pc, #176]	; (8004688 <USART_Config+0x320>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d107      	bne.n	80045ea <USART_Config+0x282>
					// Activando en NVIC para la interrupción del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 80045da:	2026      	movs	r0, #38	; 0x26
 80045dc:	f7ff fe7c 	bl	80042d8 <__NVIC_EnableIRQ>
					__NVIC_SetPriority(USART2_IRQn, 1);
 80045e0:	2101      	movs	r1, #1
 80045e2:	2026      	movs	r0, #38	; 0x26
 80045e4:	f7ff fe96 	bl	8004314 <__NVIC_SetPriority>
 80045e8:	e016      	b.n	8004618 <USART_Config+0x2b0>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a27      	ldr	r2, [pc, #156]	; (800468c <USART_Config+0x324>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d107      	bne.n	8004604 <USART_Config+0x29c>
				// Activando en NVIC para la interrupción del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 80045f4:	2047      	movs	r0, #71	; 0x47
 80045f6:	f7ff fe6f 	bl	80042d8 <__NVIC_EnableIRQ>
					__NVIC_SetPriority(USART6_IRQn, 1);
 80045fa:	2101      	movs	r1, #1
 80045fc:	2047      	movs	r0, #71	; 0x47
 80045fe:	f7ff fe89 	bl	8004314 <__NVIC_SetPriority>
 8004602:	e009      	b.n	8004618 <USART_Config+0x2b0>
		}
		else{
				__NOP();
 8004604:	bf00      	nop
 8004606:	e007      	b.n	8004618 <USART_Config+0x2b0>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68da      	ldr	r2, [r3, #12]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 0220 	bic.w	r2, r2, #32
 8004616:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de  Transmisión
	if (ptrUsartHandler->USART_Config.USART_enableInTx == USART_INTERRUPT_TX_ENABLE){
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	791b      	ldrb	r3, [r3, #4]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d124      	bne.n	800466a <USART_Config+0x302>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TXEIE;;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68da      	ldr	r2, [r3, #12]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800462e:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a16      	ldr	r2, [pc, #88]	; (8004690 <USART_Config+0x328>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d103      	bne.n	8004642 <USART_Config+0x2da>
					// Activando en NVIC para la interrupción del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 800463a:	2025      	movs	r0, #37	; 0x25
 800463c:	f7ff fe4c 	bl	80042d8 <__NVIC_EnableIRQ>
 8004640:	e01b      	b.n	800467a <USART_Config+0x312>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a10      	ldr	r2, [pc, #64]	; (8004688 <USART_Config+0x320>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d103      	bne.n	8004654 <USART_Config+0x2ec>
					// Activando en NVIC para la interrupción del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 800464c:	2026      	movs	r0, #38	; 0x26
 800464e:	f7ff fe43 	bl	80042d8 <__NVIC_EnableIRQ>
 8004652:	e012      	b.n	800467a <USART_Config+0x312>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a0c      	ldr	r2, [pc, #48]	; (800468c <USART_Config+0x324>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d103      	bne.n	8004666 <USART_Config+0x2fe>
				// Activando en NVIC para la interrupción del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 800465e:	2047      	movs	r0, #71	; 0x47
 8004660:	f7ff fe3a 	bl	80042d8 <__NVIC_EnableIRQ>
 8004664:	e009      	b.n	800467a <USART_Config+0x312>
		}
		else{
				__NOP();
 8004666:	bf00      	nop
 8004668:	e007      	b.n	800467a <USART_Config+0x312>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TXEIE;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68da      	ldr	r2, [r3, #12]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004678:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 800467a:	b662      	cpsie	i
}
 800467c:	bf00      	nop
	}

	__enable_irq();
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	bd90      	pop	{r4, r7, pc}
 8004686:	bf00      	nop
 8004688:	40004400 	.word	0x40004400
 800468c:	40011400 	.word	0x40011400
 8004690:	40011000 	.word	0x40011000
 8004694:	00000000 	.word	0x00000000

08004698 <brrCalculus>:



uint32_t brrCalculus (USART_Handler_t *ptrUsartHandler, uint32_t MCUvelocity){
 8004698:	b5b0      	push	{r4, r5, r7, lr}
 800469a:	b082      	sub	sp, #8
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]


	switch(ptrUsartHandler->USART_Config.USART_baudrate){
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	79db      	ldrb	r3, [r3, #7]
 80046a6:	2b03      	cmp	r3, #3
 80046a8:	f200 8217 	bhi.w	8004ada <brrCalculus+0x442>
 80046ac:	a201      	add	r2, pc, #4	; (adr r2, 80046b4 <brrCalculus+0x1c>)
 80046ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b2:	bf00      	nop
 80046b4:	080046c5 	.word	0x080046c5
 80046b8:	080047bf 	.word	0x080047bf
 80046bc:	080048d9 	.word	0x080048d9
 80046c0:	080049e1 	.word	0x080049e1

	case USART_BAUDRATE_9600:{

		 value = 1/(16.0 * 9600);
 80046c4:	4980      	ldr	r1, [pc, #512]	; (80048c8 <brrCalculus+0x230>)
 80046c6:	a37c      	add	r3, pc, #496	; (adr r3, 80048b8 <brrCalculus+0x220>)
 80046c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046cc:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	ee07 3a90 	vmov	s15, r3
 80046d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046da:	ee17 0a90 	vmov	r0, s15
 80046de:	f7fb ff4b 	bl	8000578 <__aeabi_f2d>
 80046e2:	4b79      	ldr	r3, [pc, #484]	; (80048c8 <brrCalculus+0x230>)
 80046e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e8:	f7fb ff9e 	bl	8000628 <__aeabi_dmul>
 80046ec:	4602      	mov	r2, r0
 80046ee:	460b      	mov	r3, r1
 80046f0:	4975      	ldr	r1, [pc, #468]	; (80048c8 <brrCalculus+0x230>)
 80046f2:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 80046f6:	4b74      	ldr	r3, [pc, #464]	; (80048c8 <brrCalculus+0x230>)
 80046f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046fc:	4610      	mov	r0, r2
 80046fe:	4619      	mov	r1, r3
 8004700:	f7fc fa42 	bl	8000b88 <__aeabi_d2iz>
 8004704:	4603      	mov	r3, r0
 8004706:	b29a      	uxth	r2, r3
 8004708:	4b70      	ldr	r3, [pc, #448]	; (80048cc <brrCalculus+0x234>)
 800470a:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 800470c:	4b6e      	ldr	r3, [pc, #440]	; (80048c8 <brrCalculus+0x230>)
 800470e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004712:	4b6d      	ldr	r3, [pc, #436]	; (80048c8 <brrCalculus+0x230>)
 8004714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004718:	4610      	mov	r0, r2
 800471a:	4619      	mov	r1, r3
 800471c:	f7fc fa34 	bl	8000b88 <__aeabi_d2iz>
 8004720:	4603      	mov	r3, r0
 8004722:	4618      	mov	r0, r3
 8004724:	f7fb ff16 	bl	8000554 <__aeabi_i2d>
 8004728:	4602      	mov	r2, r0
 800472a:	460b      	mov	r3, r1
 800472c:	4620      	mov	r0, r4
 800472e:	4629      	mov	r1, r5
 8004730:	f7fb fdc2 	bl	80002b8 <__aeabi_dsub>
 8004734:	4602      	mov	r2, r0
 8004736:	460b      	mov	r3, r1
 8004738:	4610      	mov	r0, r2
 800473a:	4619      	mov	r1, r3
 800473c:	f7fc fa4c 	bl	8000bd8 <__aeabi_d2f>
 8004740:	4603      	mov	r3, r0
 8004742:	4a63      	ldr	r2, [pc, #396]	; (80048d0 <brrCalculus+0x238>)
 8004744:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8004746:	4b62      	ldr	r3, [pc, #392]	; (80048d0 <brrCalculus+0x238>)
 8004748:	edd3 7a00 	vldr	s15, [r3]
 800474c:	2004      	movs	r0, #4
 800474e:	eeb0 0a67 	vmov.f32	s0, s15
 8004752:	f000 fa6d 	bl	8004c30 <roundToNDecimals>
 8004756:	eef0 7a40 	vmov.f32	s15, s0
 800475a:	4b5d      	ldr	r3, [pc, #372]	; (80048d0 <brrCalculus+0x238>)
 800475c:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8004760:	4b5b      	ldr	r3, [pc, #364]	; (80048d0 <brrCalculus+0x238>)
 8004762:	edd3 7a00 	vldr	s15, [r3]
 8004766:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800476a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800476e:	4b58      	ldr	r3, [pc, #352]	; (80048d0 <brrCalculus+0x238>)
 8004770:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8004774:	4b56      	ldr	r3, [pc, #344]	; (80048d0 <brrCalculus+0x238>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4618      	mov	r0, r3
 800477a:	f7fb fefd 	bl	8000578 <__aeabi_f2d>
 800477e:	4602      	mov	r2, r0
 8004780:	460b      	mov	r3, r1
 8004782:	ec43 2b10 	vmov	d0, r2, r3
 8004786:	f003 fe71 	bl	800846c <round>
 800478a:	ec53 2b10 	vmov	r2, r3, d0
 800478e:	4610      	mov	r0, r2
 8004790:	4619      	mov	r1, r3
 8004792:	f7fc fa21 	bl	8000bd8 <__aeabi_d2f>
 8004796:	4603      	mov	r3, r0
 8004798:	4a4d      	ldr	r2, [pc, #308]	; (80048d0 <brrCalculus+0x238>)
 800479a:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 800479c:	4b4b      	ldr	r3, [pc, #300]	; (80048cc <brrCalculus+0x234>)
 800479e:	881b      	ldrh	r3, [r3, #0]
 80047a0:	011b      	lsls	r3, r3, #4
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	4b4a      	ldr	r3, [pc, #296]	; (80048d0 <brrCalculus+0x238>)
 80047a6:	edd3 7a00 	vldr	s15, [r3]
 80047aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047ae:	ee17 3a90 	vmov	r3, s15
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	4313      	orrs	r3, r2
 80047b6:	b29a      	uxth	r2, r3
 80047b8:	4b46      	ldr	r3, [pc, #280]	; (80048d4 <brrCalculus+0x23c>)
 80047ba:	801a      	strh	r2, [r3, #0]


		break;
 80047bc:	e18f      	b.n	8004ade <brrCalculus+0x446>
	}
	case USART_BAUDRATE_19200:{

		 value = 1/(16.0 * 19200);
 80047be:	4942      	ldr	r1, [pc, #264]	; (80048c8 <brrCalculus+0x230>)
 80047c0:	a33f      	add	r3, pc, #252	; (adr r3, 80048c0 <brrCalculus+0x228>)
 80047c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c6:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	ee07 3a90 	vmov	s15, r3
 80047d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047d4:	ee17 0a90 	vmov	r0, s15
 80047d8:	f7fb fece 	bl	8000578 <__aeabi_f2d>
 80047dc:	4b3a      	ldr	r3, [pc, #232]	; (80048c8 <brrCalculus+0x230>)
 80047de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e2:	f7fb ff21 	bl	8000628 <__aeabi_dmul>
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	4937      	ldr	r1, [pc, #220]	; (80048c8 <brrCalculus+0x230>)
 80047ec:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 80047f0:	4b35      	ldr	r3, [pc, #212]	; (80048c8 <brrCalculus+0x230>)
 80047f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f6:	4610      	mov	r0, r2
 80047f8:	4619      	mov	r1, r3
 80047fa:	f7fc f9c5 	bl	8000b88 <__aeabi_d2iz>
 80047fe:	4603      	mov	r3, r0
 8004800:	b29a      	uxth	r2, r3
 8004802:	4b32      	ldr	r3, [pc, #200]	; (80048cc <brrCalculus+0x234>)
 8004804:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8004806:	4b30      	ldr	r3, [pc, #192]	; (80048c8 <brrCalculus+0x230>)
 8004808:	e9d3 4500 	ldrd	r4, r5, [r3]
 800480c:	4b2e      	ldr	r3, [pc, #184]	; (80048c8 <brrCalculus+0x230>)
 800480e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004812:	4610      	mov	r0, r2
 8004814:	4619      	mov	r1, r3
 8004816:	f7fc f9b7 	bl	8000b88 <__aeabi_d2iz>
 800481a:	4603      	mov	r3, r0
 800481c:	4618      	mov	r0, r3
 800481e:	f7fb fe99 	bl	8000554 <__aeabi_i2d>
 8004822:	4602      	mov	r2, r0
 8004824:	460b      	mov	r3, r1
 8004826:	4620      	mov	r0, r4
 8004828:	4629      	mov	r1, r5
 800482a:	f7fb fd45 	bl	80002b8 <__aeabi_dsub>
 800482e:	4602      	mov	r2, r0
 8004830:	460b      	mov	r3, r1
 8004832:	4610      	mov	r0, r2
 8004834:	4619      	mov	r1, r3
 8004836:	f7fc f9cf 	bl	8000bd8 <__aeabi_d2f>
 800483a:	4603      	mov	r3, r0
 800483c:	4a24      	ldr	r2, [pc, #144]	; (80048d0 <brrCalculus+0x238>)
 800483e:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8004840:	4b23      	ldr	r3, [pc, #140]	; (80048d0 <brrCalculus+0x238>)
 8004842:	edd3 7a00 	vldr	s15, [r3]
 8004846:	2004      	movs	r0, #4
 8004848:	eeb0 0a67 	vmov.f32	s0, s15
 800484c:	f000 f9f0 	bl	8004c30 <roundToNDecimals>
 8004850:	eef0 7a40 	vmov.f32	s15, s0
 8004854:	4b1e      	ldr	r3, [pc, #120]	; (80048d0 <brrCalculus+0x238>)
 8004856:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 800485a:	4b1d      	ldr	r3, [pc, #116]	; (80048d0 <brrCalculus+0x238>)
 800485c:	edd3 7a00 	vldr	s15, [r3]
 8004860:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8004864:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004868:	4b19      	ldr	r3, [pc, #100]	; (80048d0 <brrCalculus+0x238>)
 800486a:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 800486e:	4b18      	ldr	r3, [pc, #96]	; (80048d0 <brrCalculus+0x238>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4618      	mov	r0, r3
 8004874:	f7fb fe80 	bl	8000578 <__aeabi_f2d>
 8004878:	4602      	mov	r2, r0
 800487a:	460b      	mov	r3, r1
 800487c:	ec43 2b10 	vmov	d0, r2, r3
 8004880:	f003 fdf4 	bl	800846c <round>
 8004884:	ec53 2b10 	vmov	r2, r3, d0
 8004888:	4610      	mov	r0, r2
 800488a:	4619      	mov	r1, r3
 800488c:	f7fc f9a4 	bl	8000bd8 <__aeabi_d2f>
 8004890:	4603      	mov	r3, r0
 8004892:	4a0f      	ldr	r2, [pc, #60]	; (80048d0 <brrCalculus+0x238>)
 8004894:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8004896:	4b0d      	ldr	r3, [pc, #52]	; (80048cc <brrCalculus+0x234>)
 8004898:	881b      	ldrh	r3, [r3, #0]
 800489a:	011b      	lsls	r3, r3, #4
 800489c:	b29a      	uxth	r2, r3
 800489e:	4b0c      	ldr	r3, [pc, #48]	; (80048d0 <brrCalculus+0x238>)
 80048a0:	edd3 7a00 	vldr	s15, [r3]
 80048a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048a8:	ee17 3a90 	vmov	r3, s15
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	4313      	orrs	r3, r2
 80048b0:	b29a      	uxth	r2, r3
 80048b2:	4b08      	ldr	r3, [pc, #32]	; (80048d4 <brrCalculus+0x23c>)
 80048b4:	801a      	strh	r2, [r3, #0]


		break;
 80048b6:	e112      	b.n	8004ade <brrCalculus+0x446>
 80048b8:	b4e81b4f 	.word	0xb4e81b4f
 80048bc:	3edb4e81 	.word	0x3edb4e81
 80048c0:	b4e81b4f 	.word	0xb4e81b4f
 80048c4:	3ecb4e81 	.word	0x3ecb4e81
 80048c8:	20011a80 	.word	0x20011a80
 80048cc:	20011a76 	.word	0x20011a76
 80048d0:	20011a78 	.word	0x20011a78
 80048d4:	20011a74 	.word	0x20011a74
	}
	case USART_BAUDRATE_28800:{

		 value = 1/(16.0 * 28800);
 80048d8:	4989      	ldr	r1, [pc, #548]	; (8004b00 <brrCalculus+0x468>)
 80048da:	a385      	add	r3, pc, #532	; (adr r3, 8004af0 <brrCalculus+0x458>)
 80048dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e0:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	ee07 3a90 	vmov	s15, r3
 80048ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ee:	ee17 0a90 	vmov	r0, s15
 80048f2:	f7fb fe41 	bl	8000578 <__aeabi_f2d>
 80048f6:	4b82      	ldr	r3, [pc, #520]	; (8004b00 <brrCalculus+0x468>)
 80048f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fc:	f7fb fe94 	bl	8000628 <__aeabi_dmul>
 8004900:	4602      	mov	r2, r0
 8004902:	460b      	mov	r3, r1
 8004904:	497e      	ldr	r1, [pc, #504]	; (8004b00 <brrCalculus+0x468>)
 8004906:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 800490a:	4b7d      	ldr	r3, [pc, #500]	; (8004b00 <brrCalculus+0x468>)
 800490c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004910:	4610      	mov	r0, r2
 8004912:	4619      	mov	r1, r3
 8004914:	f7fc f938 	bl	8000b88 <__aeabi_d2iz>
 8004918:	4603      	mov	r3, r0
 800491a:	b29a      	uxth	r2, r3
 800491c:	4b79      	ldr	r3, [pc, #484]	; (8004b04 <brrCalculus+0x46c>)
 800491e:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8004920:	4b77      	ldr	r3, [pc, #476]	; (8004b00 <brrCalculus+0x468>)
 8004922:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004926:	4b76      	ldr	r3, [pc, #472]	; (8004b00 <brrCalculus+0x468>)
 8004928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800492c:	4610      	mov	r0, r2
 800492e:	4619      	mov	r1, r3
 8004930:	f7fc f92a 	bl	8000b88 <__aeabi_d2iz>
 8004934:	4603      	mov	r3, r0
 8004936:	4618      	mov	r0, r3
 8004938:	f7fb fe0c 	bl	8000554 <__aeabi_i2d>
 800493c:	4602      	mov	r2, r0
 800493e:	460b      	mov	r3, r1
 8004940:	4620      	mov	r0, r4
 8004942:	4629      	mov	r1, r5
 8004944:	f7fb fcb8 	bl	80002b8 <__aeabi_dsub>
 8004948:	4602      	mov	r2, r0
 800494a:	460b      	mov	r3, r1
 800494c:	4610      	mov	r0, r2
 800494e:	4619      	mov	r1, r3
 8004950:	f7fc f942 	bl	8000bd8 <__aeabi_d2f>
 8004954:	4603      	mov	r3, r0
 8004956:	4a6c      	ldr	r2, [pc, #432]	; (8004b08 <brrCalculus+0x470>)
 8004958:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 800495a:	4b6b      	ldr	r3, [pc, #428]	; (8004b08 <brrCalculus+0x470>)
 800495c:	edd3 7a00 	vldr	s15, [r3]
 8004960:	2004      	movs	r0, #4
 8004962:	eeb0 0a67 	vmov.f32	s0, s15
 8004966:	f000 f963 	bl	8004c30 <roundToNDecimals>
 800496a:	eef0 7a40 	vmov.f32	s15, s0
 800496e:	4b66      	ldr	r3, [pc, #408]	; (8004b08 <brrCalculus+0x470>)
 8004970:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8004974:	4b64      	ldr	r3, [pc, #400]	; (8004b08 <brrCalculus+0x470>)
 8004976:	edd3 7a00 	vldr	s15, [r3]
 800497a:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800497e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004982:	4b61      	ldr	r3, [pc, #388]	; (8004b08 <brrCalculus+0x470>)
 8004984:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac) + 1;
 8004988:	4b5f      	ldr	r3, [pc, #380]	; (8004b08 <brrCalculus+0x470>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4618      	mov	r0, r3
 800498e:	f7fb fdf3 	bl	8000578 <__aeabi_f2d>
 8004992:	4602      	mov	r2, r0
 8004994:	460b      	mov	r3, r1
 8004996:	ec43 2b10 	vmov	d0, r2, r3
 800499a:	f003 fd67 	bl	800846c <round>
 800499e:	ec51 0b10 	vmov	r0, r1, d0
 80049a2:	f04f 0200 	mov.w	r2, #0
 80049a6:	4b59      	ldr	r3, [pc, #356]	; (8004b0c <brrCalculus+0x474>)
 80049a8:	f7fb fc88 	bl	80002bc <__adddf3>
 80049ac:	4602      	mov	r2, r0
 80049ae:	460b      	mov	r3, r1
 80049b0:	4610      	mov	r0, r2
 80049b2:	4619      	mov	r1, r3
 80049b4:	f7fc f910 	bl	8000bd8 <__aeabi_d2f>
 80049b8:	4603      	mov	r3, r0
 80049ba:	4a53      	ldr	r2, [pc, #332]	; (8004b08 <brrCalculus+0x470>)
 80049bc:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 80049be:	4b51      	ldr	r3, [pc, #324]	; (8004b04 <brrCalculus+0x46c>)
 80049c0:	881b      	ldrh	r3, [r3, #0]
 80049c2:	011b      	lsls	r3, r3, #4
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	4b50      	ldr	r3, [pc, #320]	; (8004b08 <brrCalculus+0x470>)
 80049c8:	edd3 7a00 	vldr	s15, [r3]
 80049cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049d0:	ee17 3a90 	vmov	r3, s15
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	4313      	orrs	r3, r2
 80049d8:	b29a      	uxth	r2, r3
 80049da:	4b4d      	ldr	r3, [pc, #308]	; (8004b10 <brrCalculus+0x478>)
 80049dc:	801a      	strh	r2, [r3, #0]


		break;
 80049de:	e07e      	b.n	8004ade <brrCalculus+0x446>
	}
	case USART_BAUDRATE_115200:{

		 value = 1/(16.0 * 115200);
 80049e0:	4947      	ldr	r1, [pc, #284]	; (8004b00 <brrCalculus+0x468>)
 80049e2:	a345      	add	r3, pc, #276	; (adr r3, 8004af8 <brrCalculus+0x460>)
 80049e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e8:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	ee07 3a90 	vmov	s15, r3
 80049f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049f6:	ee17 0a90 	vmov	r0, s15
 80049fa:	f7fb fdbd 	bl	8000578 <__aeabi_f2d>
 80049fe:	4b40      	ldr	r3, [pc, #256]	; (8004b00 <brrCalculus+0x468>)
 8004a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a04:	f7fb fe10 	bl	8000628 <__aeabi_dmul>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	460b      	mov	r3, r1
 8004a0c:	493c      	ldr	r1, [pc, #240]	; (8004b00 <brrCalculus+0x468>)
 8004a0e:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8004a12:	4b3b      	ldr	r3, [pc, #236]	; (8004b00 <brrCalculus+0x468>)
 8004a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a18:	4610      	mov	r0, r2
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	f7fc f8b4 	bl	8000b88 <__aeabi_d2iz>
 8004a20:	4603      	mov	r3, r0
 8004a22:	b29a      	uxth	r2, r3
 8004a24:	4b37      	ldr	r3, [pc, #220]	; (8004b04 <brrCalculus+0x46c>)
 8004a26:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8004a28:	4b35      	ldr	r3, [pc, #212]	; (8004b00 <brrCalculus+0x468>)
 8004a2a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004a2e:	4b34      	ldr	r3, [pc, #208]	; (8004b00 <brrCalculus+0x468>)
 8004a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a34:	4610      	mov	r0, r2
 8004a36:	4619      	mov	r1, r3
 8004a38:	f7fc f8a6 	bl	8000b88 <__aeabi_d2iz>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fb fd88 	bl	8000554 <__aeabi_i2d>
 8004a44:	4602      	mov	r2, r0
 8004a46:	460b      	mov	r3, r1
 8004a48:	4620      	mov	r0, r4
 8004a4a:	4629      	mov	r1, r5
 8004a4c:	f7fb fc34 	bl	80002b8 <__aeabi_dsub>
 8004a50:	4602      	mov	r2, r0
 8004a52:	460b      	mov	r3, r1
 8004a54:	4610      	mov	r0, r2
 8004a56:	4619      	mov	r1, r3
 8004a58:	f7fc f8be 	bl	8000bd8 <__aeabi_d2f>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	4a2a      	ldr	r2, [pc, #168]	; (8004b08 <brrCalculus+0x470>)
 8004a60:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8004a62:	4b29      	ldr	r3, [pc, #164]	; (8004b08 <brrCalculus+0x470>)
 8004a64:	edd3 7a00 	vldr	s15, [r3]
 8004a68:	2004      	movs	r0, #4
 8004a6a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a6e:	f000 f8df 	bl	8004c30 <roundToNDecimals>
 8004a72:	eef0 7a40 	vmov.f32	s15, s0
 8004a76:	4b24      	ldr	r3, [pc, #144]	; (8004b08 <brrCalculus+0x470>)
 8004a78:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8004a7c:	4b22      	ldr	r3, [pc, #136]	; (8004b08 <brrCalculus+0x470>)
 8004a7e:	edd3 7a00 	vldr	s15, [r3]
 8004a82:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8004a86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a8a:	4b1f      	ldr	r3, [pc, #124]	; (8004b08 <brrCalculus+0x470>)
 8004a8c:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8004a90:	4b1d      	ldr	r3, [pc, #116]	; (8004b08 <brrCalculus+0x470>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4618      	mov	r0, r3
 8004a96:	f7fb fd6f 	bl	8000578 <__aeabi_f2d>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	ec43 2b10 	vmov	d0, r2, r3
 8004aa2:	f003 fce3 	bl	800846c <round>
 8004aa6:	ec53 2b10 	vmov	r2, r3, d0
 8004aaa:	4610      	mov	r0, r2
 8004aac:	4619      	mov	r1, r3
 8004aae:	f7fc f893 	bl	8000bd8 <__aeabi_d2f>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	4a14      	ldr	r2, [pc, #80]	; (8004b08 <brrCalculus+0x470>)
 8004ab6:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8004ab8:	4b12      	ldr	r3, [pc, #72]	; (8004b04 <brrCalculus+0x46c>)
 8004aba:	881b      	ldrh	r3, [r3, #0]
 8004abc:	011b      	lsls	r3, r3, #4
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	4b11      	ldr	r3, [pc, #68]	; (8004b08 <brrCalculus+0x470>)
 8004ac2:	edd3 7a00 	vldr	s15, [r3]
 8004ac6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aca:	ee17 3a90 	vmov	r3, s15
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	b29a      	uxth	r2, r3
 8004ad4:	4b0e      	ldr	r3, [pc, #56]	; (8004b10 <brrCalculus+0x478>)
 8004ad6:	801a      	strh	r2, [r3, #0]


		break;
 8004ad8:	e001      	b.n	8004ade <brrCalculus+0x446>
	}
	default:{

		__NOP();
 8004ada:	bf00      	nop
		break;
 8004adc:	bf00      	nop
	}

	}


	return mant_DIVfrac;
 8004ade:	4b0c      	ldr	r3, [pc, #48]	; (8004b10 <brrCalculus+0x478>)
 8004ae0:	881b      	ldrh	r3, [r3, #0]
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3708      	adds	r7, #8
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bdb0      	pop	{r4, r5, r7, pc}
 8004aea:	bf00      	nop
 8004aec:	f3af 8000 	nop.w
 8004af0:	789abcdf 	.word	0x789abcdf
 8004af4:	3ec23456 	.word	0x3ec23456
 8004af8:	789abcdf 	.word	0x789abcdf
 8004afc:	3ea23456 	.word	0x3ea23456
 8004b00:	20011a80 	.word	0x20011a80
 8004b04:	20011a76 	.word	0x20011a76
 8004b08:	20011a78 	.word	0x20011a78
 8004b0c:	3ff00000 	.word	0x3ff00000
 8004b10:	20011a74 	.word	0x20011a74

08004b14 <writeChar>:


/* funcion para escribir un solo char */
void writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend ){
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 8004b1e:	e000      	b.n	8004b22 <writeChar+0xe>
		__NOP();
 8004b20:	bf00      	nop
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d0f7      	beq.n	8004b20 <writeChar+0xc>
	}

	ptrUsartHandler->ptrUSARTx->DR = dataToSend;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	683a      	ldr	r2, [r7, #0]
 8004b36:	605a      	str	r2, [r3, #4]

}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <writeMsg>:


void writeMsg(USART_Handler_t *ptrUsartHandler, const char* msgToSend){
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b082      	sub	sp, #8
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]

	while(*msgToSend != '\0'){
 8004b4e:	e008      	b.n	8004b62 <writeMsg+0x1e>
		writeChar(ptrUsartHandler, *msgToSend);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	4619      	mov	r1, r3
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f7ff ffdc 	bl	8004b14 <writeChar>
		msgToSend ++ ;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	3301      	adds	r3, #1
 8004b60:	603b      	str	r3, [r7, #0]
	while(*msgToSend != '\0'){
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	781b      	ldrb	r3, [r3, #0]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1f2      	bne.n	8004b50 <writeMsg+0xc>
	}
}
 8004b6a:	bf00      	nop
 8004b6c:	bf00      	nop
 8004b6e:	3708      	adds	r7, #8
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <usart1Rx_Callback>:

__attribute__((weak))	void usart2Rx_Callback(void){
	__NOP();
}
__attribute__((weak))	void usart1Rx_Callback(void){
 8004b74:	b480      	push	{r7}
 8004b76:	af00      	add	r7, sp, #0
	__NOP();
 8004b78:	bf00      	nop
}
 8004b7a:	bf00      	nop
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <usart6Rx_Callback>:
__attribute__((weak))	void usart6Rx_Callback(void){
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
	__NOP();
 8004b88:	bf00      	nop
}
 8004b8a:	bf00      	nop
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <getRxData>:

uint8_t auxRxData = 0;

uint8_t getRxData(void){
 8004b94:	b480      	push	{r7}
 8004b96:	af00      	add	r7, sp, #0
	return auxRxData;
 8004b98:	4b03      	ldr	r3, [pc, #12]	; (8004ba8 <getRxData+0x14>)
 8004b9a:	781b      	ldrb	r3, [r3, #0]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	20011a88 	.word	0x20011a88

08004bac <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 8004bac:	b580      	push	{r7, lr}
 8004bae:	af00      	add	r7, sp, #0

	if(USART2->SR & USART_SR_RXNE){
 8004bb0:	4b07      	ldr	r3, [pc, #28]	; (8004bd0 <USART2_IRQHandler+0x24>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0320 	and.w	r3, r3, #32
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d006      	beq.n	8004bca <USART2_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART2->DR;
 8004bbc:	4b04      	ldr	r3, [pc, #16]	; (8004bd0 <USART2_IRQHandler+0x24>)
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	b2da      	uxtb	r2, r3
 8004bc2:	4b04      	ldr	r3, [pc, #16]	; (8004bd4 <USART2_IRQHandler+0x28>)
 8004bc4:	701a      	strb	r2, [r3, #0]
		usart2Rx_Callback();
 8004bc6:	f7fc fa87 	bl	80010d8 <usart2Rx_Callback>
	}

}
 8004bca:	bf00      	nop
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	40004400 	.word	0x40004400
 8004bd4:	20011a88 	.word	0x20011a88

08004bd8 <USART1_IRQHandler>:
//	}
//	if(USART2->SR & USART_SR_TXE){
//		usart2Rx_Callback();
//	}

void USART1_IRQHandler(void){
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	af00      	add	r7, sp, #0


	if(USART1->SR & USART_SR_RXNE){
 8004bdc:	4b07      	ldr	r3, [pc, #28]	; (8004bfc <USART1_IRQHandler+0x24>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0320 	and.w	r3, r3, #32
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d006      	beq.n	8004bf6 <USART1_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART1->DR;
 8004be8:	4b04      	ldr	r3, [pc, #16]	; (8004bfc <USART1_IRQHandler+0x24>)
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	b2da      	uxtb	r2, r3
 8004bee:	4b04      	ldr	r3, [pc, #16]	; (8004c00 <USART1_IRQHandler+0x28>)
 8004bf0:	701a      	strb	r2, [r3, #0]
		usart1Rx_Callback();
 8004bf2:	f7ff ffbf 	bl	8004b74 <usart1Rx_Callback>
	}
}
 8004bf6:	bf00      	nop
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	40011000 	.word	0x40011000
 8004c00:	20011a88 	.word	0x20011a88

08004c04 <USART6_IRQHandler>:
//		usart1Rx_Callback();
//	}



void USART6_IRQHandler(void){
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0

	if(USART6->SR & USART_SR_RXNE){
 8004c08:	4b07      	ldr	r3, [pc, #28]	; (8004c28 <USART6_IRQHandler+0x24>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0320 	and.w	r3, r3, #32
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d006      	beq.n	8004c22 <USART6_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART6->DR;
 8004c14:	4b04      	ldr	r3, [pc, #16]	; (8004c28 <USART6_IRQHandler+0x24>)
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	b2da      	uxtb	r2, r3
 8004c1a:	4b04      	ldr	r3, [pc, #16]	; (8004c2c <USART6_IRQHandler+0x28>)
 8004c1c:	701a      	strb	r2, [r3, #0]
		usart6Rx_Callback();
 8004c1e:	f7ff ffb1 	bl	8004b84 <usart6Rx_Callback>
	}

}
 8004c22:	bf00      	nop
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	40011400 	.word	0x40011400
 8004c2c:	20011a88 	.word	0x20011a88

08004c30 <roundToNDecimals>:


float roundToNDecimals(float number, int n) {
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	ed87 0a01 	vstr	s0, [r7, #4]
 8004c3a:	6038      	str	r0, [r7, #0]

    double factor = pow(10, n);
 8004c3c:	6838      	ldr	r0, [r7, #0]
 8004c3e:	f7fb fc89 	bl	8000554 <__aeabi_i2d>
 8004c42:	4602      	mov	r2, r0
 8004c44:	460b      	mov	r3, r1
 8004c46:	ec43 2b11 	vmov	d1, r2, r3
 8004c4a:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8004cc8 <roundToNDecimals+0x98>
 8004c4e:	f003 fc53 	bl	80084f8 <pow>
 8004c52:	ed87 0b02 	vstr	d0, [r7, #8]

    number *= factor;
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7fb fc8e 	bl	8000578 <__aeabi_f2d>
 8004c5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c60:	f7fb fce2 	bl	8000628 <__aeabi_dmul>
 8004c64:	4602      	mov	r2, r0
 8004c66:	460b      	mov	r3, r1
 8004c68:	4610      	mov	r0, r2
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	f7fb ffb4 	bl	8000bd8 <__aeabi_d2f>
 8004c70:	4603      	mov	r3, r0
 8004c72:	607b      	str	r3, [r7, #4]

    number = round(number);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f7fb fc7f 	bl	8000578 <__aeabi_f2d>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	ec43 2b10 	vmov	d0, r2, r3
 8004c82:	f003 fbf3 	bl	800846c <round>
 8004c86:	ec53 2b10 	vmov	r2, r3, d0
 8004c8a:	4610      	mov	r0, r2
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	f7fb ffa3 	bl	8000bd8 <__aeabi_d2f>
 8004c92:	4603      	mov	r3, r0
 8004c94:	607b      	str	r3, [r7, #4]

    number /= factor;
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f7fb fc6e 	bl	8000578 <__aeabi_f2d>
 8004c9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ca0:	f7fb fdec 	bl	800087c <__aeabi_ddiv>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	4610      	mov	r0, r2
 8004caa:	4619      	mov	r1, r3
 8004cac:	f7fb ff94 	bl	8000bd8 <__aeabi_d2f>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	607b      	str	r3, [r7, #4]

    return number;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	ee07 3a90 	vmov	s15, r3
}
 8004cba:	eeb0 0a67 	vmov.f32	s0, s15
 8004cbe:	3710      	adds	r7, #16
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	f3af 8000 	nop.w
 8004cc8:	00000000 	.word	0x00000000
 8004ccc:	40240000 	.word	0x40240000

08004cd0 <__errno>:
 8004cd0:	4b01      	ldr	r3, [pc, #4]	; (8004cd8 <__errno+0x8>)
 8004cd2:	6818      	ldr	r0, [r3, #0]
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	20000008 	.word	0x20000008

08004cdc <__libc_init_array>:
 8004cdc:	b570      	push	{r4, r5, r6, lr}
 8004cde:	4d0d      	ldr	r5, [pc, #52]	; (8004d14 <__libc_init_array+0x38>)
 8004ce0:	4c0d      	ldr	r4, [pc, #52]	; (8004d18 <__libc_init_array+0x3c>)
 8004ce2:	1b64      	subs	r4, r4, r5
 8004ce4:	10a4      	asrs	r4, r4, #2
 8004ce6:	2600      	movs	r6, #0
 8004ce8:	42a6      	cmp	r6, r4
 8004cea:	d109      	bne.n	8004d00 <__libc_init_array+0x24>
 8004cec:	4d0b      	ldr	r5, [pc, #44]	; (8004d1c <__libc_init_array+0x40>)
 8004cee:	4c0c      	ldr	r4, [pc, #48]	; (8004d20 <__libc_init_array+0x44>)
 8004cf0:	f004 fb2a 	bl	8009348 <_init>
 8004cf4:	1b64      	subs	r4, r4, r5
 8004cf6:	10a4      	asrs	r4, r4, #2
 8004cf8:	2600      	movs	r6, #0
 8004cfa:	42a6      	cmp	r6, r4
 8004cfc:	d105      	bne.n	8004d0a <__libc_init_array+0x2e>
 8004cfe:	bd70      	pop	{r4, r5, r6, pc}
 8004d00:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d04:	4798      	blx	r3
 8004d06:	3601      	adds	r6, #1
 8004d08:	e7ee      	b.n	8004ce8 <__libc_init_array+0xc>
 8004d0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d0e:	4798      	blx	r3
 8004d10:	3601      	adds	r6, #1
 8004d12:	e7f2      	b.n	8004cfa <__libc_init_array+0x1e>
 8004d14:	08009a98 	.word	0x08009a98
 8004d18:	08009a98 	.word	0x08009a98
 8004d1c:	08009a98 	.word	0x08009a98
 8004d20:	08009a9c 	.word	0x08009a9c

08004d24 <malloc>:
 8004d24:	4b02      	ldr	r3, [pc, #8]	; (8004d30 <malloc+0xc>)
 8004d26:	4601      	mov	r1, r0
 8004d28:	6818      	ldr	r0, [r3, #0]
 8004d2a:	f000 b877 	b.w	8004e1c <_malloc_r>
 8004d2e:	bf00      	nop
 8004d30:	20000008 	.word	0x20000008

08004d34 <memset>:
 8004d34:	4402      	add	r2, r0
 8004d36:	4603      	mov	r3, r0
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d100      	bne.n	8004d3e <memset+0xa>
 8004d3c:	4770      	bx	lr
 8004d3e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d42:	e7f9      	b.n	8004d38 <memset+0x4>

08004d44 <_free_r>:
 8004d44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d46:	2900      	cmp	r1, #0
 8004d48:	d044      	beq.n	8004dd4 <_free_r+0x90>
 8004d4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d4e:	9001      	str	r0, [sp, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	f1a1 0404 	sub.w	r4, r1, #4
 8004d56:	bfb8      	it	lt
 8004d58:	18e4      	addlt	r4, r4, r3
 8004d5a:	f001 fc9f 	bl	800669c <__malloc_lock>
 8004d5e:	4a1e      	ldr	r2, [pc, #120]	; (8004dd8 <_free_r+0x94>)
 8004d60:	9801      	ldr	r0, [sp, #4]
 8004d62:	6813      	ldr	r3, [r2, #0]
 8004d64:	b933      	cbnz	r3, 8004d74 <_free_r+0x30>
 8004d66:	6063      	str	r3, [r4, #4]
 8004d68:	6014      	str	r4, [r2, #0]
 8004d6a:	b003      	add	sp, #12
 8004d6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d70:	f001 bc9a 	b.w	80066a8 <__malloc_unlock>
 8004d74:	42a3      	cmp	r3, r4
 8004d76:	d908      	bls.n	8004d8a <_free_r+0x46>
 8004d78:	6825      	ldr	r5, [r4, #0]
 8004d7a:	1961      	adds	r1, r4, r5
 8004d7c:	428b      	cmp	r3, r1
 8004d7e:	bf01      	itttt	eq
 8004d80:	6819      	ldreq	r1, [r3, #0]
 8004d82:	685b      	ldreq	r3, [r3, #4]
 8004d84:	1949      	addeq	r1, r1, r5
 8004d86:	6021      	streq	r1, [r4, #0]
 8004d88:	e7ed      	b.n	8004d66 <_free_r+0x22>
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	b10b      	cbz	r3, 8004d94 <_free_r+0x50>
 8004d90:	42a3      	cmp	r3, r4
 8004d92:	d9fa      	bls.n	8004d8a <_free_r+0x46>
 8004d94:	6811      	ldr	r1, [r2, #0]
 8004d96:	1855      	adds	r5, r2, r1
 8004d98:	42a5      	cmp	r5, r4
 8004d9a:	d10b      	bne.n	8004db4 <_free_r+0x70>
 8004d9c:	6824      	ldr	r4, [r4, #0]
 8004d9e:	4421      	add	r1, r4
 8004da0:	1854      	adds	r4, r2, r1
 8004da2:	42a3      	cmp	r3, r4
 8004da4:	6011      	str	r1, [r2, #0]
 8004da6:	d1e0      	bne.n	8004d6a <_free_r+0x26>
 8004da8:	681c      	ldr	r4, [r3, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	6053      	str	r3, [r2, #4]
 8004dae:	4421      	add	r1, r4
 8004db0:	6011      	str	r1, [r2, #0]
 8004db2:	e7da      	b.n	8004d6a <_free_r+0x26>
 8004db4:	d902      	bls.n	8004dbc <_free_r+0x78>
 8004db6:	230c      	movs	r3, #12
 8004db8:	6003      	str	r3, [r0, #0]
 8004dba:	e7d6      	b.n	8004d6a <_free_r+0x26>
 8004dbc:	6825      	ldr	r5, [r4, #0]
 8004dbe:	1961      	adds	r1, r4, r5
 8004dc0:	428b      	cmp	r3, r1
 8004dc2:	bf04      	itt	eq
 8004dc4:	6819      	ldreq	r1, [r3, #0]
 8004dc6:	685b      	ldreq	r3, [r3, #4]
 8004dc8:	6063      	str	r3, [r4, #4]
 8004dca:	bf04      	itt	eq
 8004dcc:	1949      	addeq	r1, r1, r5
 8004dce:	6021      	streq	r1, [r4, #0]
 8004dd0:	6054      	str	r4, [r2, #4]
 8004dd2:	e7ca      	b.n	8004d6a <_free_r+0x26>
 8004dd4:	b003      	add	sp, #12
 8004dd6:	bd30      	pop	{r4, r5, pc}
 8004dd8:	20011a8c 	.word	0x20011a8c

08004ddc <sbrk_aligned>:
 8004ddc:	b570      	push	{r4, r5, r6, lr}
 8004dde:	4e0e      	ldr	r6, [pc, #56]	; (8004e18 <sbrk_aligned+0x3c>)
 8004de0:	460c      	mov	r4, r1
 8004de2:	6831      	ldr	r1, [r6, #0]
 8004de4:	4605      	mov	r5, r0
 8004de6:	b911      	cbnz	r1, 8004dee <sbrk_aligned+0x12>
 8004de8:	f000 fcf6 	bl	80057d8 <_sbrk_r>
 8004dec:	6030      	str	r0, [r6, #0]
 8004dee:	4621      	mov	r1, r4
 8004df0:	4628      	mov	r0, r5
 8004df2:	f000 fcf1 	bl	80057d8 <_sbrk_r>
 8004df6:	1c43      	adds	r3, r0, #1
 8004df8:	d00a      	beq.n	8004e10 <sbrk_aligned+0x34>
 8004dfa:	1cc4      	adds	r4, r0, #3
 8004dfc:	f024 0403 	bic.w	r4, r4, #3
 8004e00:	42a0      	cmp	r0, r4
 8004e02:	d007      	beq.n	8004e14 <sbrk_aligned+0x38>
 8004e04:	1a21      	subs	r1, r4, r0
 8004e06:	4628      	mov	r0, r5
 8004e08:	f000 fce6 	bl	80057d8 <_sbrk_r>
 8004e0c:	3001      	adds	r0, #1
 8004e0e:	d101      	bne.n	8004e14 <sbrk_aligned+0x38>
 8004e10:	f04f 34ff 	mov.w	r4, #4294967295
 8004e14:	4620      	mov	r0, r4
 8004e16:	bd70      	pop	{r4, r5, r6, pc}
 8004e18:	20011a90 	.word	0x20011a90

08004e1c <_malloc_r>:
 8004e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e20:	1ccd      	adds	r5, r1, #3
 8004e22:	f025 0503 	bic.w	r5, r5, #3
 8004e26:	3508      	adds	r5, #8
 8004e28:	2d0c      	cmp	r5, #12
 8004e2a:	bf38      	it	cc
 8004e2c:	250c      	movcc	r5, #12
 8004e2e:	2d00      	cmp	r5, #0
 8004e30:	4607      	mov	r7, r0
 8004e32:	db01      	blt.n	8004e38 <_malloc_r+0x1c>
 8004e34:	42a9      	cmp	r1, r5
 8004e36:	d905      	bls.n	8004e44 <_malloc_r+0x28>
 8004e38:	230c      	movs	r3, #12
 8004e3a:	603b      	str	r3, [r7, #0]
 8004e3c:	2600      	movs	r6, #0
 8004e3e:	4630      	mov	r0, r6
 8004e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e44:	4e2e      	ldr	r6, [pc, #184]	; (8004f00 <_malloc_r+0xe4>)
 8004e46:	f001 fc29 	bl	800669c <__malloc_lock>
 8004e4a:	6833      	ldr	r3, [r6, #0]
 8004e4c:	461c      	mov	r4, r3
 8004e4e:	bb34      	cbnz	r4, 8004e9e <_malloc_r+0x82>
 8004e50:	4629      	mov	r1, r5
 8004e52:	4638      	mov	r0, r7
 8004e54:	f7ff ffc2 	bl	8004ddc <sbrk_aligned>
 8004e58:	1c43      	adds	r3, r0, #1
 8004e5a:	4604      	mov	r4, r0
 8004e5c:	d14d      	bne.n	8004efa <_malloc_r+0xde>
 8004e5e:	6834      	ldr	r4, [r6, #0]
 8004e60:	4626      	mov	r6, r4
 8004e62:	2e00      	cmp	r6, #0
 8004e64:	d140      	bne.n	8004ee8 <_malloc_r+0xcc>
 8004e66:	6823      	ldr	r3, [r4, #0]
 8004e68:	4631      	mov	r1, r6
 8004e6a:	4638      	mov	r0, r7
 8004e6c:	eb04 0803 	add.w	r8, r4, r3
 8004e70:	f000 fcb2 	bl	80057d8 <_sbrk_r>
 8004e74:	4580      	cmp	r8, r0
 8004e76:	d13a      	bne.n	8004eee <_malloc_r+0xd2>
 8004e78:	6821      	ldr	r1, [r4, #0]
 8004e7a:	3503      	adds	r5, #3
 8004e7c:	1a6d      	subs	r5, r5, r1
 8004e7e:	f025 0503 	bic.w	r5, r5, #3
 8004e82:	3508      	adds	r5, #8
 8004e84:	2d0c      	cmp	r5, #12
 8004e86:	bf38      	it	cc
 8004e88:	250c      	movcc	r5, #12
 8004e8a:	4629      	mov	r1, r5
 8004e8c:	4638      	mov	r0, r7
 8004e8e:	f7ff ffa5 	bl	8004ddc <sbrk_aligned>
 8004e92:	3001      	adds	r0, #1
 8004e94:	d02b      	beq.n	8004eee <_malloc_r+0xd2>
 8004e96:	6823      	ldr	r3, [r4, #0]
 8004e98:	442b      	add	r3, r5
 8004e9a:	6023      	str	r3, [r4, #0]
 8004e9c:	e00e      	b.n	8004ebc <_malloc_r+0xa0>
 8004e9e:	6822      	ldr	r2, [r4, #0]
 8004ea0:	1b52      	subs	r2, r2, r5
 8004ea2:	d41e      	bmi.n	8004ee2 <_malloc_r+0xc6>
 8004ea4:	2a0b      	cmp	r2, #11
 8004ea6:	d916      	bls.n	8004ed6 <_malloc_r+0xba>
 8004ea8:	1961      	adds	r1, r4, r5
 8004eaa:	42a3      	cmp	r3, r4
 8004eac:	6025      	str	r5, [r4, #0]
 8004eae:	bf18      	it	ne
 8004eb0:	6059      	strne	r1, [r3, #4]
 8004eb2:	6863      	ldr	r3, [r4, #4]
 8004eb4:	bf08      	it	eq
 8004eb6:	6031      	streq	r1, [r6, #0]
 8004eb8:	5162      	str	r2, [r4, r5]
 8004eba:	604b      	str	r3, [r1, #4]
 8004ebc:	4638      	mov	r0, r7
 8004ebe:	f104 060b 	add.w	r6, r4, #11
 8004ec2:	f001 fbf1 	bl	80066a8 <__malloc_unlock>
 8004ec6:	f026 0607 	bic.w	r6, r6, #7
 8004eca:	1d23      	adds	r3, r4, #4
 8004ecc:	1af2      	subs	r2, r6, r3
 8004ece:	d0b6      	beq.n	8004e3e <_malloc_r+0x22>
 8004ed0:	1b9b      	subs	r3, r3, r6
 8004ed2:	50a3      	str	r3, [r4, r2]
 8004ed4:	e7b3      	b.n	8004e3e <_malloc_r+0x22>
 8004ed6:	6862      	ldr	r2, [r4, #4]
 8004ed8:	42a3      	cmp	r3, r4
 8004eda:	bf0c      	ite	eq
 8004edc:	6032      	streq	r2, [r6, #0]
 8004ede:	605a      	strne	r2, [r3, #4]
 8004ee0:	e7ec      	b.n	8004ebc <_malloc_r+0xa0>
 8004ee2:	4623      	mov	r3, r4
 8004ee4:	6864      	ldr	r4, [r4, #4]
 8004ee6:	e7b2      	b.n	8004e4e <_malloc_r+0x32>
 8004ee8:	4634      	mov	r4, r6
 8004eea:	6876      	ldr	r6, [r6, #4]
 8004eec:	e7b9      	b.n	8004e62 <_malloc_r+0x46>
 8004eee:	230c      	movs	r3, #12
 8004ef0:	603b      	str	r3, [r7, #0]
 8004ef2:	4638      	mov	r0, r7
 8004ef4:	f001 fbd8 	bl	80066a8 <__malloc_unlock>
 8004ef8:	e7a1      	b.n	8004e3e <_malloc_r+0x22>
 8004efa:	6025      	str	r5, [r4, #0]
 8004efc:	e7de      	b.n	8004ebc <_malloc_r+0xa0>
 8004efe:	bf00      	nop
 8004f00:	20011a8c 	.word	0x20011a8c

08004f04 <__cvt>:
 8004f04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f08:	ec55 4b10 	vmov	r4, r5, d0
 8004f0c:	2d00      	cmp	r5, #0
 8004f0e:	460e      	mov	r6, r1
 8004f10:	4619      	mov	r1, r3
 8004f12:	462b      	mov	r3, r5
 8004f14:	bfbb      	ittet	lt
 8004f16:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004f1a:	461d      	movlt	r5, r3
 8004f1c:	2300      	movge	r3, #0
 8004f1e:	232d      	movlt	r3, #45	; 0x2d
 8004f20:	700b      	strb	r3, [r1, #0]
 8004f22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f24:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004f28:	4691      	mov	r9, r2
 8004f2a:	f023 0820 	bic.w	r8, r3, #32
 8004f2e:	bfbc      	itt	lt
 8004f30:	4622      	movlt	r2, r4
 8004f32:	4614      	movlt	r4, r2
 8004f34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f38:	d005      	beq.n	8004f46 <__cvt+0x42>
 8004f3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004f3e:	d100      	bne.n	8004f42 <__cvt+0x3e>
 8004f40:	3601      	adds	r6, #1
 8004f42:	2102      	movs	r1, #2
 8004f44:	e000      	b.n	8004f48 <__cvt+0x44>
 8004f46:	2103      	movs	r1, #3
 8004f48:	ab03      	add	r3, sp, #12
 8004f4a:	9301      	str	r3, [sp, #4]
 8004f4c:	ab02      	add	r3, sp, #8
 8004f4e:	9300      	str	r3, [sp, #0]
 8004f50:	ec45 4b10 	vmov	d0, r4, r5
 8004f54:	4653      	mov	r3, sl
 8004f56:	4632      	mov	r2, r6
 8004f58:	f000 fd8e 	bl	8005a78 <_dtoa_r>
 8004f5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004f60:	4607      	mov	r7, r0
 8004f62:	d102      	bne.n	8004f6a <__cvt+0x66>
 8004f64:	f019 0f01 	tst.w	r9, #1
 8004f68:	d022      	beq.n	8004fb0 <__cvt+0xac>
 8004f6a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f6e:	eb07 0906 	add.w	r9, r7, r6
 8004f72:	d110      	bne.n	8004f96 <__cvt+0x92>
 8004f74:	783b      	ldrb	r3, [r7, #0]
 8004f76:	2b30      	cmp	r3, #48	; 0x30
 8004f78:	d10a      	bne.n	8004f90 <__cvt+0x8c>
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	4620      	mov	r0, r4
 8004f80:	4629      	mov	r1, r5
 8004f82:	f7fb fdb9 	bl	8000af8 <__aeabi_dcmpeq>
 8004f86:	b918      	cbnz	r0, 8004f90 <__cvt+0x8c>
 8004f88:	f1c6 0601 	rsb	r6, r6, #1
 8004f8c:	f8ca 6000 	str.w	r6, [sl]
 8004f90:	f8da 3000 	ldr.w	r3, [sl]
 8004f94:	4499      	add	r9, r3
 8004f96:	2200      	movs	r2, #0
 8004f98:	2300      	movs	r3, #0
 8004f9a:	4620      	mov	r0, r4
 8004f9c:	4629      	mov	r1, r5
 8004f9e:	f7fb fdab 	bl	8000af8 <__aeabi_dcmpeq>
 8004fa2:	b108      	cbz	r0, 8004fa8 <__cvt+0xa4>
 8004fa4:	f8cd 900c 	str.w	r9, [sp, #12]
 8004fa8:	2230      	movs	r2, #48	; 0x30
 8004faa:	9b03      	ldr	r3, [sp, #12]
 8004fac:	454b      	cmp	r3, r9
 8004fae:	d307      	bcc.n	8004fc0 <__cvt+0xbc>
 8004fb0:	9b03      	ldr	r3, [sp, #12]
 8004fb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004fb4:	1bdb      	subs	r3, r3, r7
 8004fb6:	4638      	mov	r0, r7
 8004fb8:	6013      	str	r3, [r2, #0]
 8004fba:	b004      	add	sp, #16
 8004fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fc0:	1c59      	adds	r1, r3, #1
 8004fc2:	9103      	str	r1, [sp, #12]
 8004fc4:	701a      	strb	r2, [r3, #0]
 8004fc6:	e7f0      	b.n	8004faa <__cvt+0xa6>

08004fc8 <__exponent>:
 8004fc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2900      	cmp	r1, #0
 8004fce:	bfb8      	it	lt
 8004fd0:	4249      	neglt	r1, r1
 8004fd2:	f803 2b02 	strb.w	r2, [r3], #2
 8004fd6:	bfb4      	ite	lt
 8004fd8:	222d      	movlt	r2, #45	; 0x2d
 8004fda:	222b      	movge	r2, #43	; 0x2b
 8004fdc:	2909      	cmp	r1, #9
 8004fde:	7042      	strb	r2, [r0, #1]
 8004fe0:	dd2a      	ble.n	8005038 <__exponent+0x70>
 8004fe2:	f10d 0407 	add.w	r4, sp, #7
 8004fe6:	46a4      	mov	ip, r4
 8004fe8:	270a      	movs	r7, #10
 8004fea:	46a6      	mov	lr, r4
 8004fec:	460a      	mov	r2, r1
 8004fee:	fb91 f6f7 	sdiv	r6, r1, r7
 8004ff2:	fb07 1516 	mls	r5, r7, r6, r1
 8004ff6:	3530      	adds	r5, #48	; 0x30
 8004ff8:	2a63      	cmp	r2, #99	; 0x63
 8004ffa:	f104 34ff 	add.w	r4, r4, #4294967295
 8004ffe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005002:	4631      	mov	r1, r6
 8005004:	dcf1      	bgt.n	8004fea <__exponent+0x22>
 8005006:	3130      	adds	r1, #48	; 0x30
 8005008:	f1ae 0502 	sub.w	r5, lr, #2
 800500c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005010:	1c44      	adds	r4, r0, #1
 8005012:	4629      	mov	r1, r5
 8005014:	4561      	cmp	r1, ip
 8005016:	d30a      	bcc.n	800502e <__exponent+0x66>
 8005018:	f10d 0209 	add.w	r2, sp, #9
 800501c:	eba2 020e 	sub.w	r2, r2, lr
 8005020:	4565      	cmp	r5, ip
 8005022:	bf88      	it	hi
 8005024:	2200      	movhi	r2, #0
 8005026:	4413      	add	r3, r2
 8005028:	1a18      	subs	r0, r3, r0
 800502a:	b003      	add	sp, #12
 800502c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800502e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005032:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005036:	e7ed      	b.n	8005014 <__exponent+0x4c>
 8005038:	2330      	movs	r3, #48	; 0x30
 800503a:	3130      	adds	r1, #48	; 0x30
 800503c:	7083      	strb	r3, [r0, #2]
 800503e:	70c1      	strb	r1, [r0, #3]
 8005040:	1d03      	adds	r3, r0, #4
 8005042:	e7f1      	b.n	8005028 <__exponent+0x60>

08005044 <_printf_float>:
 8005044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005048:	ed2d 8b02 	vpush	{d8}
 800504c:	b08d      	sub	sp, #52	; 0x34
 800504e:	460c      	mov	r4, r1
 8005050:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005054:	4616      	mov	r6, r2
 8005056:	461f      	mov	r7, r3
 8005058:	4605      	mov	r5, r0
 800505a:	f001 fafb 	bl	8006654 <_localeconv_r>
 800505e:	f8d0 a000 	ldr.w	sl, [r0]
 8005062:	4650      	mov	r0, sl
 8005064:	f7fb f8c6 	bl	80001f4 <strlen>
 8005068:	2300      	movs	r3, #0
 800506a:	930a      	str	r3, [sp, #40]	; 0x28
 800506c:	6823      	ldr	r3, [r4, #0]
 800506e:	9305      	str	r3, [sp, #20]
 8005070:	f8d8 3000 	ldr.w	r3, [r8]
 8005074:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005078:	3307      	adds	r3, #7
 800507a:	f023 0307 	bic.w	r3, r3, #7
 800507e:	f103 0208 	add.w	r2, r3, #8
 8005082:	f8c8 2000 	str.w	r2, [r8]
 8005086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800508e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005092:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005096:	9307      	str	r3, [sp, #28]
 8005098:	f8cd 8018 	str.w	r8, [sp, #24]
 800509c:	ee08 0a10 	vmov	s16, r0
 80050a0:	4b9f      	ldr	r3, [pc, #636]	; (8005320 <_printf_float+0x2dc>)
 80050a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80050a6:	f04f 32ff 	mov.w	r2, #4294967295
 80050aa:	f7fb fd57 	bl	8000b5c <__aeabi_dcmpun>
 80050ae:	bb88      	cbnz	r0, 8005114 <_printf_float+0xd0>
 80050b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80050b4:	4b9a      	ldr	r3, [pc, #616]	; (8005320 <_printf_float+0x2dc>)
 80050b6:	f04f 32ff 	mov.w	r2, #4294967295
 80050ba:	f7fb fd31 	bl	8000b20 <__aeabi_dcmple>
 80050be:	bb48      	cbnz	r0, 8005114 <_printf_float+0xd0>
 80050c0:	2200      	movs	r2, #0
 80050c2:	2300      	movs	r3, #0
 80050c4:	4640      	mov	r0, r8
 80050c6:	4649      	mov	r1, r9
 80050c8:	f7fb fd20 	bl	8000b0c <__aeabi_dcmplt>
 80050cc:	b110      	cbz	r0, 80050d4 <_printf_float+0x90>
 80050ce:	232d      	movs	r3, #45	; 0x2d
 80050d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050d4:	4b93      	ldr	r3, [pc, #588]	; (8005324 <_printf_float+0x2e0>)
 80050d6:	4894      	ldr	r0, [pc, #592]	; (8005328 <_printf_float+0x2e4>)
 80050d8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80050dc:	bf94      	ite	ls
 80050de:	4698      	movls	r8, r3
 80050e0:	4680      	movhi	r8, r0
 80050e2:	2303      	movs	r3, #3
 80050e4:	6123      	str	r3, [r4, #16]
 80050e6:	9b05      	ldr	r3, [sp, #20]
 80050e8:	f023 0204 	bic.w	r2, r3, #4
 80050ec:	6022      	str	r2, [r4, #0]
 80050ee:	f04f 0900 	mov.w	r9, #0
 80050f2:	9700      	str	r7, [sp, #0]
 80050f4:	4633      	mov	r3, r6
 80050f6:	aa0b      	add	r2, sp, #44	; 0x2c
 80050f8:	4621      	mov	r1, r4
 80050fa:	4628      	mov	r0, r5
 80050fc:	f000 f9d8 	bl	80054b0 <_printf_common>
 8005100:	3001      	adds	r0, #1
 8005102:	f040 8090 	bne.w	8005226 <_printf_float+0x1e2>
 8005106:	f04f 30ff 	mov.w	r0, #4294967295
 800510a:	b00d      	add	sp, #52	; 0x34
 800510c:	ecbd 8b02 	vpop	{d8}
 8005110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005114:	4642      	mov	r2, r8
 8005116:	464b      	mov	r3, r9
 8005118:	4640      	mov	r0, r8
 800511a:	4649      	mov	r1, r9
 800511c:	f7fb fd1e 	bl	8000b5c <__aeabi_dcmpun>
 8005120:	b140      	cbz	r0, 8005134 <_printf_float+0xf0>
 8005122:	464b      	mov	r3, r9
 8005124:	2b00      	cmp	r3, #0
 8005126:	bfbc      	itt	lt
 8005128:	232d      	movlt	r3, #45	; 0x2d
 800512a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800512e:	487f      	ldr	r0, [pc, #508]	; (800532c <_printf_float+0x2e8>)
 8005130:	4b7f      	ldr	r3, [pc, #508]	; (8005330 <_printf_float+0x2ec>)
 8005132:	e7d1      	b.n	80050d8 <_printf_float+0x94>
 8005134:	6863      	ldr	r3, [r4, #4]
 8005136:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800513a:	9206      	str	r2, [sp, #24]
 800513c:	1c5a      	adds	r2, r3, #1
 800513e:	d13f      	bne.n	80051c0 <_printf_float+0x17c>
 8005140:	2306      	movs	r3, #6
 8005142:	6063      	str	r3, [r4, #4]
 8005144:	9b05      	ldr	r3, [sp, #20]
 8005146:	6861      	ldr	r1, [r4, #4]
 8005148:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800514c:	2300      	movs	r3, #0
 800514e:	9303      	str	r3, [sp, #12]
 8005150:	ab0a      	add	r3, sp, #40	; 0x28
 8005152:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005156:	ab09      	add	r3, sp, #36	; 0x24
 8005158:	ec49 8b10 	vmov	d0, r8, r9
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	6022      	str	r2, [r4, #0]
 8005160:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005164:	4628      	mov	r0, r5
 8005166:	f7ff fecd 	bl	8004f04 <__cvt>
 800516a:	9b06      	ldr	r3, [sp, #24]
 800516c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800516e:	2b47      	cmp	r3, #71	; 0x47
 8005170:	4680      	mov	r8, r0
 8005172:	d108      	bne.n	8005186 <_printf_float+0x142>
 8005174:	1cc8      	adds	r0, r1, #3
 8005176:	db02      	blt.n	800517e <_printf_float+0x13a>
 8005178:	6863      	ldr	r3, [r4, #4]
 800517a:	4299      	cmp	r1, r3
 800517c:	dd41      	ble.n	8005202 <_printf_float+0x1be>
 800517e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005182:	fa5f fb8b 	uxtb.w	fp, fp
 8005186:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800518a:	d820      	bhi.n	80051ce <_printf_float+0x18a>
 800518c:	3901      	subs	r1, #1
 800518e:	465a      	mov	r2, fp
 8005190:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005194:	9109      	str	r1, [sp, #36]	; 0x24
 8005196:	f7ff ff17 	bl	8004fc8 <__exponent>
 800519a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800519c:	1813      	adds	r3, r2, r0
 800519e:	2a01      	cmp	r2, #1
 80051a0:	4681      	mov	r9, r0
 80051a2:	6123      	str	r3, [r4, #16]
 80051a4:	dc02      	bgt.n	80051ac <_printf_float+0x168>
 80051a6:	6822      	ldr	r2, [r4, #0]
 80051a8:	07d2      	lsls	r2, r2, #31
 80051aa:	d501      	bpl.n	80051b0 <_printf_float+0x16c>
 80051ac:	3301      	adds	r3, #1
 80051ae:	6123      	str	r3, [r4, #16]
 80051b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d09c      	beq.n	80050f2 <_printf_float+0xae>
 80051b8:	232d      	movs	r3, #45	; 0x2d
 80051ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051be:	e798      	b.n	80050f2 <_printf_float+0xae>
 80051c0:	9a06      	ldr	r2, [sp, #24]
 80051c2:	2a47      	cmp	r2, #71	; 0x47
 80051c4:	d1be      	bne.n	8005144 <_printf_float+0x100>
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1bc      	bne.n	8005144 <_printf_float+0x100>
 80051ca:	2301      	movs	r3, #1
 80051cc:	e7b9      	b.n	8005142 <_printf_float+0xfe>
 80051ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80051d2:	d118      	bne.n	8005206 <_printf_float+0x1c2>
 80051d4:	2900      	cmp	r1, #0
 80051d6:	6863      	ldr	r3, [r4, #4]
 80051d8:	dd0b      	ble.n	80051f2 <_printf_float+0x1ae>
 80051da:	6121      	str	r1, [r4, #16]
 80051dc:	b913      	cbnz	r3, 80051e4 <_printf_float+0x1a0>
 80051de:	6822      	ldr	r2, [r4, #0]
 80051e0:	07d0      	lsls	r0, r2, #31
 80051e2:	d502      	bpl.n	80051ea <_printf_float+0x1a6>
 80051e4:	3301      	adds	r3, #1
 80051e6:	440b      	add	r3, r1
 80051e8:	6123      	str	r3, [r4, #16]
 80051ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80051ec:	f04f 0900 	mov.w	r9, #0
 80051f0:	e7de      	b.n	80051b0 <_printf_float+0x16c>
 80051f2:	b913      	cbnz	r3, 80051fa <_printf_float+0x1b6>
 80051f4:	6822      	ldr	r2, [r4, #0]
 80051f6:	07d2      	lsls	r2, r2, #31
 80051f8:	d501      	bpl.n	80051fe <_printf_float+0x1ba>
 80051fa:	3302      	adds	r3, #2
 80051fc:	e7f4      	b.n	80051e8 <_printf_float+0x1a4>
 80051fe:	2301      	movs	r3, #1
 8005200:	e7f2      	b.n	80051e8 <_printf_float+0x1a4>
 8005202:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005208:	4299      	cmp	r1, r3
 800520a:	db05      	blt.n	8005218 <_printf_float+0x1d4>
 800520c:	6823      	ldr	r3, [r4, #0]
 800520e:	6121      	str	r1, [r4, #16]
 8005210:	07d8      	lsls	r0, r3, #31
 8005212:	d5ea      	bpl.n	80051ea <_printf_float+0x1a6>
 8005214:	1c4b      	adds	r3, r1, #1
 8005216:	e7e7      	b.n	80051e8 <_printf_float+0x1a4>
 8005218:	2900      	cmp	r1, #0
 800521a:	bfd4      	ite	le
 800521c:	f1c1 0202 	rsble	r2, r1, #2
 8005220:	2201      	movgt	r2, #1
 8005222:	4413      	add	r3, r2
 8005224:	e7e0      	b.n	80051e8 <_printf_float+0x1a4>
 8005226:	6823      	ldr	r3, [r4, #0]
 8005228:	055a      	lsls	r2, r3, #21
 800522a:	d407      	bmi.n	800523c <_printf_float+0x1f8>
 800522c:	6923      	ldr	r3, [r4, #16]
 800522e:	4642      	mov	r2, r8
 8005230:	4631      	mov	r1, r6
 8005232:	4628      	mov	r0, r5
 8005234:	47b8      	blx	r7
 8005236:	3001      	adds	r0, #1
 8005238:	d12c      	bne.n	8005294 <_printf_float+0x250>
 800523a:	e764      	b.n	8005106 <_printf_float+0xc2>
 800523c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005240:	f240 80e0 	bls.w	8005404 <_printf_float+0x3c0>
 8005244:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005248:	2200      	movs	r2, #0
 800524a:	2300      	movs	r3, #0
 800524c:	f7fb fc54 	bl	8000af8 <__aeabi_dcmpeq>
 8005250:	2800      	cmp	r0, #0
 8005252:	d034      	beq.n	80052be <_printf_float+0x27a>
 8005254:	4a37      	ldr	r2, [pc, #220]	; (8005334 <_printf_float+0x2f0>)
 8005256:	2301      	movs	r3, #1
 8005258:	4631      	mov	r1, r6
 800525a:	4628      	mov	r0, r5
 800525c:	47b8      	blx	r7
 800525e:	3001      	adds	r0, #1
 8005260:	f43f af51 	beq.w	8005106 <_printf_float+0xc2>
 8005264:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005268:	429a      	cmp	r2, r3
 800526a:	db02      	blt.n	8005272 <_printf_float+0x22e>
 800526c:	6823      	ldr	r3, [r4, #0]
 800526e:	07d8      	lsls	r0, r3, #31
 8005270:	d510      	bpl.n	8005294 <_printf_float+0x250>
 8005272:	ee18 3a10 	vmov	r3, s16
 8005276:	4652      	mov	r2, sl
 8005278:	4631      	mov	r1, r6
 800527a:	4628      	mov	r0, r5
 800527c:	47b8      	blx	r7
 800527e:	3001      	adds	r0, #1
 8005280:	f43f af41 	beq.w	8005106 <_printf_float+0xc2>
 8005284:	f04f 0800 	mov.w	r8, #0
 8005288:	f104 091a 	add.w	r9, r4, #26
 800528c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800528e:	3b01      	subs	r3, #1
 8005290:	4543      	cmp	r3, r8
 8005292:	dc09      	bgt.n	80052a8 <_printf_float+0x264>
 8005294:	6823      	ldr	r3, [r4, #0]
 8005296:	079b      	lsls	r3, r3, #30
 8005298:	f100 8105 	bmi.w	80054a6 <_printf_float+0x462>
 800529c:	68e0      	ldr	r0, [r4, #12]
 800529e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052a0:	4298      	cmp	r0, r3
 80052a2:	bfb8      	it	lt
 80052a4:	4618      	movlt	r0, r3
 80052a6:	e730      	b.n	800510a <_printf_float+0xc6>
 80052a8:	2301      	movs	r3, #1
 80052aa:	464a      	mov	r2, r9
 80052ac:	4631      	mov	r1, r6
 80052ae:	4628      	mov	r0, r5
 80052b0:	47b8      	blx	r7
 80052b2:	3001      	adds	r0, #1
 80052b4:	f43f af27 	beq.w	8005106 <_printf_float+0xc2>
 80052b8:	f108 0801 	add.w	r8, r8, #1
 80052bc:	e7e6      	b.n	800528c <_printf_float+0x248>
 80052be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	dc39      	bgt.n	8005338 <_printf_float+0x2f4>
 80052c4:	4a1b      	ldr	r2, [pc, #108]	; (8005334 <_printf_float+0x2f0>)
 80052c6:	2301      	movs	r3, #1
 80052c8:	4631      	mov	r1, r6
 80052ca:	4628      	mov	r0, r5
 80052cc:	47b8      	blx	r7
 80052ce:	3001      	adds	r0, #1
 80052d0:	f43f af19 	beq.w	8005106 <_printf_float+0xc2>
 80052d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052d8:	4313      	orrs	r3, r2
 80052da:	d102      	bne.n	80052e2 <_printf_float+0x29e>
 80052dc:	6823      	ldr	r3, [r4, #0]
 80052de:	07d9      	lsls	r1, r3, #31
 80052e0:	d5d8      	bpl.n	8005294 <_printf_float+0x250>
 80052e2:	ee18 3a10 	vmov	r3, s16
 80052e6:	4652      	mov	r2, sl
 80052e8:	4631      	mov	r1, r6
 80052ea:	4628      	mov	r0, r5
 80052ec:	47b8      	blx	r7
 80052ee:	3001      	adds	r0, #1
 80052f0:	f43f af09 	beq.w	8005106 <_printf_float+0xc2>
 80052f4:	f04f 0900 	mov.w	r9, #0
 80052f8:	f104 0a1a 	add.w	sl, r4, #26
 80052fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052fe:	425b      	negs	r3, r3
 8005300:	454b      	cmp	r3, r9
 8005302:	dc01      	bgt.n	8005308 <_printf_float+0x2c4>
 8005304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005306:	e792      	b.n	800522e <_printf_float+0x1ea>
 8005308:	2301      	movs	r3, #1
 800530a:	4652      	mov	r2, sl
 800530c:	4631      	mov	r1, r6
 800530e:	4628      	mov	r0, r5
 8005310:	47b8      	blx	r7
 8005312:	3001      	adds	r0, #1
 8005314:	f43f aef7 	beq.w	8005106 <_printf_float+0xc2>
 8005318:	f109 0901 	add.w	r9, r9, #1
 800531c:	e7ee      	b.n	80052fc <_printf_float+0x2b8>
 800531e:	bf00      	nop
 8005320:	7fefffff 	.word	0x7fefffff
 8005324:	0800966c 	.word	0x0800966c
 8005328:	08009670 	.word	0x08009670
 800532c:	08009678 	.word	0x08009678
 8005330:	08009674 	.word	0x08009674
 8005334:	080098a1 	.word	0x080098a1
 8005338:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800533a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800533c:	429a      	cmp	r2, r3
 800533e:	bfa8      	it	ge
 8005340:	461a      	movge	r2, r3
 8005342:	2a00      	cmp	r2, #0
 8005344:	4691      	mov	r9, r2
 8005346:	dc37      	bgt.n	80053b8 <_printf_float+0x374>
 8005348:	f04f 0b00 	mov.w	fp, #0
 800534c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005350:	f104 021a 	add.w	r2, r4, #26
 8005354:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005356:	9305      	str	r3, [sp, #20]
 8005358:	eba3 0309 	sub.w	r3, r3, r9
 800535c:	455b      	cmp	r3, fp
 800535e:	dc33      	bgt.n	80053c8 <_printf_float+0x384>
 8005360:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005364:	429a      	cmp	r2, r3
 8005366:	db3b      	blt.n	80053e0 <_printf_float+0x39c>
 8005368:	6823      	ldr	r3, [r4, #0]
 800536a:	07da      	lsls	r2, r3, #31
 800536c:	d438      	bmi.n	80053e0 <_printf_float+0x39c>
 800536e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005370:	9a05      	ldr	r2, [sp, #20]
 8005372:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005374:	1a9a      	subs	r2, r3, r2
 8005376:	eba3 0901 	sub.w	r9, r3, r1
 800537a:	4591      	cmp	r9, r2
 800537c:	bfa8      	it	ge
 800537e:	4691      	movge	r9, r2
 8005380:	f1b9 0f00 	cmp.w	r9, #0
 8005384:	dc35      	bgt.n	80053f2 <_printf_float+0x3ae>
 8005386:	f04f 0800 	mov.w	r8, #0
 800538a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800538e:	f104 0a1a 	add.w	sl, r4, #26
 8005392:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005396:	1a9b      	subs	r3, r3, r2
 8005398:	eba3 0309 	sub.w	r3, r3, r9
 800539c:	4543      	cmp	r3, r8
 800539e:	f77f af79 	ble.w	8005294 <_printf_float+0x250>
 80053a2:	2301      	movs	r3, #1
 80053a4:	4652      	mov	r2, sl
 80053a6:	4631      	mov	r1, r6
 80053a8:	4628      	mov	r0, r5
 80053aa:	47b8      	blx	r7
 80053ac:	3001      	adds	r0, #1
 80053ae:	f43f aeaa 	beq.w	8005106 <_printf_float+0xc2>
 80053b2:	f108 0801 	add.w	r8, r8, #1
 80053b6:	e7ec      	b.n	8005392 <_printf_float+0x34e>
 80053b8:	4613      	mov	r3, r2
 80053ba:	4631      	mov	r1, r6
 80053bc:	4642      	mov	r2, r8
 80053be:	4628      	mov	r0, r5
 80053c0:	47b8      	blx	r7
 80053c2:	3001      	adds	r0, #1
 80053c4:	d1c0      	bne.n	8005348 <_printf_float+0x304>
 80053c6:	e69e      	b.n	8005106 <_printf_float+0xc2>
 80053c8:	2301      	movs	r3, #1
 80053ca:	4631      	mov	r1, r6
 80053cc:	4628      	mov	r0, r5
 80053ce:	9205      	str	r2, [sp, #20]
 80053d0:	47b8      	blx	r7
 80053d2:	3001      	adds	r0, #1
 80053d4:	f43f ae97 	beq.w	8005106 <_printf_float+0xc2>
 80053d8:	9a05      	ldr	r2, [sp, #20]
 80053da:	f10b 0b01 	add.w	fp, fp, #1
 80053de:	e7b9      	b.n	8005354 <_printf_float+0x310>
 80053e0:	ee18 3a10 	vmov	r3, s16
 80053e4:	4652      	mov	r2, sl
 80053e6:	4631      	mov	r1, r6
 80053e8:	4628      	mov	r0, r5
 80053ea:	47b8      	blx	r7
 80053ec:	3001      	adds	r0, #1
 80053ee:	d1be      	bne.n	800536e <_printf_float+0x32a>
 80053f0:	e689      	b.n	8005106 <_printf_float+0xc2>
 80053f2:	9a05      	ldr	r2, [sp, #20]
 80053f4:	464b      	mov	r3, r9
 80053f6:	4442      	add	r2, r8
 80053f8:	4631      	mov	r1, r6
 80053fa:	4628      	mov	r0, r5
 80053fc:	47b8      	blx	r7
 80053fe:	3001      	adds	r0, #1
 8005400:	d1c1      	bne.n	8005386 <_printf_float+0x342>
 8005402:	e680      	b.n	8005106 <_printf_float+0xc2>
 8005404:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005406:	2a01      	cmp	r2, #1
 8005408:	dc01      	bgt.n	800540e <_printf_float+0x3ca>
 800540a:	07db      	lsls	r3, r3, #31
 800540c:	d538      	bpl.n	8005480 <_printf_float+0x43c>
 800540e:	2301      	movs	r3, #1
 8005410:	4642      	mov	r2, r8
 8005412:	4631      	mov	r1, r6
 8005414:	4628      	mov	r0, r5
 8005416:	47b8      	blx	r7
 8005418:	3001      	adds	r0, #1
 800541a:	f43f ae74 	beq.w	8005106 <_printf_float+0xc2>
 800541e:	ee18 3a10 	vmov	r3, s16
 8005422:	4652      	mov	r2, sl
 8005424:	4631      	mov	r1, r6
 8005426:	4628      	mov	r0, r5
 8005428:	47b8      	blx	r7
 800542a:	3001      	adds	r0, #1
 800542c:	f43f ae6b 	beq.w	8005106 <_printf_float+0xc2>
 8005430:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005434:	2200      	movs	r2, #0
 8005436:	2300      	movs	r3, #0
 8005438:	f7fb fb5e 	bl	8000af8 <__aeabi_dcmpeq>
 800543c:	b9d8      	cbnz	r0, 8005476 <_printf_float+0x432>
 800543e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005440:	f108 0201 	add.w	r2, r8, #1
 8005444:	3b01      	subs	r3, #1
 8005446:	4631      	mov	r1, r6
 8005448:	4628      	mov	r0, r5
 800544a:	47b8      	blx	r7
 800544c:	3001      	adds	r0, #1
 800544e:	d10e      	bne.n	800546e <_printf_float+0x42a>
 8005450:	e659      	b.n	8005106 <_printf_float+0xc2>
 8005452:	2301      	movs	r3, #1
 8005454:	4652      	mov	r2, sl
 8005456:	4631      	mov	r1, r6
 8005458:	4628      	mov	r0, r5
 800545a:	47b8      	blx	r7
 800545c:	3001      	adds	r0, #1
 800545e:	f43f ae52 	beq.w	8005106 <_printf_float+0xc2>
 8005462:	f108 0801 	add.w	r8, r8, #1
 8005466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005468:	3b01      	subs	r3, #1
 800546a:	4543      	cmp	r3, r8
 800546c:	dcf1      	bgt.n	8005452 <_printf_float+0x40e>
 800546e:	464b      	mov	r3, r9
 8005470:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005474:	e6dc      	b.n	8005230 <_printf_float+0x1ec>
 8005476:	f04f 0800 	mov.w	r8, #0
 800547a:	f104 0a1a 	add.w	sl, r4, #26
 800547e:	e7f2      	b.n	8005466 <_printf_float+0x422>
 8005480:	2301      	movs	r3, #1
 8005482:	4642      	mov	r2, r8
 8005484:	e7df      	b.n	8005446 <_printf_float+0x402>
 8005486:	2301      	movs	r3, #1
 8005488:	464a      	mov	r2, r9
 800548a:	4631      	mov	r1, r6
 800548c:	4628      	mov	r0, r5
 800548e:	47b8      	blx	r7
 8005490:	3001      	adds	r0, #1
 8005492:	f43f ae38 	beq.w	8005106 <_printf_float+0xc2>
 8005496:	f108 0801 	add.w	r8, r8, #1
 800549a:	68e3      	ldr	r3, [r4, #12]
 800549c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800549e:	1a5b      	subs	r3, r3, r1
 80054a0:	4543      	cmp	r3, r8
 80054a2:	dcf0      	bgt.n	8005486 <_printf_float+0x442>
 80054a4:	e6fa      	b.n	800529c <_printf_float+0x258>
 80054a6:	f04f 0800 	mov.w	r8, #0
 80054aa:	f104 0919 	add.w	r9, r4, #25
 80054ae:	e7f4      	b.n	800549a <_printf_float+0x456>

080054b0 <_printf_common>:
 80054b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054b4:	4616      	mov	r6, r2
 80054b6:	4699      	mov	r9, r3
 80054b8:	688a      	ldr	r2, [r1, #8]
 80054ba:	690b      	ldr	r3, [r1, #16]
 80054bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054c0:	4293      	cmp	r3, r2
 80054c2:	bfb8      	it	lt
 80054c4:	4613      	movlt	r3, r2
 80054c6:	6033      	str	r3, [r6, #0]
 80054c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80054cc:	4607      	mov	r7, r0
 80054ce:	460c      	mov	r4, r1
 80054d0:	b10a      	cbz	r2, 80054d6 <_printf_common+0x26>
 80054d2:	3301      	adds	r3, #1
 80054d4:	6033      	str	r3, [r6, #0]
 80054d6:	6823      	ldr	r3, [r4, #0]
 80054d8:	0699      	lsls	r1, r3, #26
 80054da:	bf42      	ittt	mi
 80054dc:	6833      	ldrmi	r3, [r6, #0]
 80054de:	3302      	addmi	r3, #2
 80054e0:	6033      	strmi	r3, [r6, #0]
 80054e2:	6825      	ldr	r5, [r4, #0]
 80054e4:	f015 0506 	ands.w	r5, r5, #6
 80054e8:	d106      	bne.n	80054f8 <_printf_common+0x48>
 80054ea:	f104 0a19 	add.w	sl, r4, #25
 80054ee:	68e3      	ldr	r3, [r4, #12]
 80054f0:	6832      	ldr	r2, [r6, #0]
 80054f2:	1a9b      	subs	r3, r3, r2
 80054f4:	42ab      	cmp	r3, r5
 80054f6:	dc26      	bgt.n	8005546 <_printf_common+0x96>
 80054f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054fc:	1e13      	subs	r3, r2, #0
 80054fe:	6822      	ldr	r2, [r4, #0]
 8005500:	bf18      	it	ne
 8005502:	2301      	movne	r3, #1
 8005504:	0692      	lsls	r2, r2, #26
 8005506:	d42b      	bmi.n	8005560 <_printf_common+0xb0>
 8005508:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800550c:	4649      	mov	r1, r9
 800550e:	4638      	mov	r0, r7
 8005510:	47c0      	blx	r8
 8005512:	3001      	adds	r0, #1
 8005514:	d01e      	beq.n	8005554 <_printf_common+0xa4>
 8005516:	6823      	ldr	r3, [r4, #0]
 8005518:	68e5      	ldr	r5, [r4, #12]
 800551a:	6832      	ldr	r2, [r6, #0]
 800551c:	f003 0306 	and.w	r3, r3, #6
 8005520:	2b04      	cmp	r3, #4
 8005522:	bf08      	it	eq
 8005524:	1aad      	subeq	r5, r5, r2
 8005526:	68a3      	ldr	r3, [r4, #8]
 8005528:	6922      	ldr	r2, [r4, #16]
 800552a:	bf0c      	ite	eq
 800552c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005530:	2500      	movne	r5, #0
 8005532:	4293      	cmp	r3, r2
 8005534:	bfc4      	itt	gt
 8005536:	1a9b      	subgt	r3, r3, r2
 8005538:	18ed      	addgt	r5, r5, r3
 800553a:	2600      	movs	r6, #0
 800553c:	341a      	adds	r4, #26
 800553e:	42b5      	cmp	r5, r6
 8005540:	d11a      	bne.n	8005578 <_printf_common+0xc8>
 8005542:	2000      	movs	r0, #0
 8005544:	e008      	b.n	8005558 <_printf_common+0xa8>
 8005546:	2301      	movs	r3, #1
 8005548:	4652      	mov	r2, sl
 800554a:	4649      	mov	r1, r9
 800554c:	4638      	mov	r0, r7
 800554e:	47c0      	blx	r8
 8005550:	3001      	adds	r0, #1
 8005552:	d103      	bne.n	800555c <_printf_common+0xac>
 8005554:	f04f 30ff 	mov.w	r0, #4294967295
 8005558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800555c:	3501      	adds	r5, #1
 800555e:	e7c6      	b.n	80054ee <_printf_common+0x3e>
 8005560:	18e1      	adds	r1, r4, r3
 8005562:	1c5a      	adds	r2, r3, #1
 8005564:	2030      	movs	r0, #48	; 0x30
 8005566:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800556a:	4422      	add	r2, r4
 800556c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005570:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005574:	3302      	adds	r3, #2
 8005576:	e7c7      	b.n	8005508 <_printf_common+0x58>
 8005578:	2301      	movs	r3, #1
 800557a:	4622      	mov	r2, r4
 800557c:	4649      	mov	r1, r9
 800557e:	4638      	mov	r0, r7
 8005580:	47c0      	blx	r8
 8005582:	3001      	adds	r0, #1
 8005584:	d0e6      	beq.n	8005554 <_printf_common+0xa4>
 8005586:	3601      	adds	r6, #1
 8005588:	e7d9      	b.n	800553e <_printf_common+0x8e>
	...

0800558c <_printf_i>:
 800558c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005590:	7e0f      	ldrb	r7, [r1, #24]
 8005592:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005594:	2f78      	cmp	r7, #120	; 0x78
 8005596:	4691      	mov	r9, r2
 8005598:	4680      	mov	r8, r0
 800559a:	460c      	mov	r4, r1
 800559c:	469a      	mov	sl, r3
 800559e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80055a2:	d807      	bhi.n	80055b4 <_printf_i+0x28>
 80055a4:	2f62      	cmp	r7, #98	; 0x62
 80055a6:	d80a      	bhi.n	80055be <_printf_i+0x32>
 80055a8:	2f00      	cmp	r7, #0
 80055aa:	f000 80d8 	beq.w	800575e <_printf_i+0x1d2>
 80055ae:	2f58      	cmp	r7, #88	; 0x58
 80055b0:	f000 80a3 	beq.w	80056fa <_printf_i+0x16e>
 80055b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80055bc:	e03a      	b.n	8005634 <_printf_i+0xa8>
 80055be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80055c2:	2b15      	cmp	r3, #21
 80055c4:	d8f6      	bhi.n	80055b4 <_printf_i+0x28>
 80055c6:	a101      	add	r1, pc, #4	; (adr r1, 80055cc <_printf_i+0x40>)
 80055c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055cc:	08005625 	.word	0x08005625
 80055d0:	08005639 	.word	0x08005639
 80055d4:	080055b5 	.word	0x080055b5
 80055d8:	080055b5 	.word	0x080055b5
 80055dc:	080055b5 	.word	0x080055b5
 80055e0:	080055b5 	.word	0x080055b5
 80055e4:	08005639 	.word	0x08005639
 80055e8:	080055b5 	.word	0x080055b5
 80055ec:	080055b5 	.word	0x080055b5
 80055f0:	080055b5 	.word	0x080055b5
 80055f4:	080055b5 	.word	0x080055b5
 80055f8:	08005745 	.word	0x08005745
 80055fc:	08005669 	.word	0x08005669
 8005600:	08005727 	.word	0x08005727
 8005604:	080055b5 	.word	0x080055b5
 8005608:	080055b5 	.word	0x080055b5
 800560c:	08005767 	.word	0x08005767
 8005610:	080055b5 	.word	0x080055b5
 8005614:	08005669 	.word	0x08005669
 8005618:	080055b5 	.word	0x080055b5
 800561c:	080055b5 	.word	0x080055b5
 8005620:	0800572f 	.word	0x0800572f
 8005624:	682b      	ldr	r3, [r5, #0]
 8005626:	1d1a      	adds	r2, r3, #4
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	602a      	str	r2, [r5, #0]
 800562c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005630:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005634:	2301      	movs	r3, #1
 8005636:	e0a3      	b.n	8005780 <_printf_i+0x1f4>
 8005638:	6820      	ldr	r0, [r4, #0]
 800563a:	6829      	ldr	r1, [r5, #0]
 800563c:	0606      	lsls	r6, r0, #24
 800563e:	f101 0304 	add.w	r3, r1, #4
 8005642:	d50a      	bpl.n	800565a <_printf_i+0xce>
 8005644:	680e      	ldr	r6, [r1, #0]
 8005646:	602b      	str	r3, [r5, #0]
 8005648:	2e00      	cmp	r6, #0
 800564a:	da03      	bge.n	8005654 <_printf_i+0xc8>
 800564c:	232d      	movs	r3, #45	; 0x2d
 800564e:	4276      	negs	r6, r6
 8005650:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005654:	485e      	ldr	r0, [pc, #376]	; (80057d0 <_printf_i+0x244>)
 8005656:	230a      	movs	r3, #10
 8005658:	e019      	b.n	800568e <_printf_i+0x102>
 800565a:	680e      	ldr	r6, [r1, #0]
 800565c:	602b      	str	r3, [r5, #0]
 800565e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005662:	bf18      	it	ne
 8005664:	b236      	sxthne	r6, r6
 8005666:	e7ef      	b.n	8005648 <_printf_i+0xbc>
 8005668:	682b      	ldr	r3, [r5, #0]
 800566a:	6820      	ldr	r0, [r4, #0]
 800566c:	1d19      	adds	r1, r3, #4
 800566e:	6029      	str	r1, [r5, #0]
 8005670:	0601      	lsls	r1, r0, #24
 8005672:	d501      	bpl.n	8005678 <_printf_i+0xec>
 8005674:	681e      	ldr	r6, [r3, #0]
 8005676:	e002      	b.n	800567e <_printf_i+0xf2>
 8005678:	0646      	lsls	r6, r0, #25
 800567a:	d5fb      	bpl.n	8005674 <_printf_i+0xe8>
 800567c:	881e      	ldrh	r6, [r3, #0]
 800567e:	4854      	ldr	r0, [pc, #336]	; (80057d0 <_printf_i+0x244>)
 8005680:	2f6f      	cmp	r7, #111	; 0x6f
 8005682:	bf0c      	ite	eq
 8005684:	2308      	moveq	r3, #8
 8005686:	230a      	movne	r3, #10
 8005688:	2100      	movs	r1, #0
 800568a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800568e:	6865      	ldr	r5, [r4, #4]
 8005690:	60a5      	str	r5, [r4, #8]
 8005692:	2d00      	cmp	r5, #0
 8005694:	bfa2      	ittt	ge
 8005696:	6821      	ldrge	r1, [r4, #0]
 8005698:	f021 0104 	bicge.w	r1, r1, #4
 800569c:	6021      	strge	r1, [r4, #0]
 800569e:	b90e      	cbnz	r6, 80056a4 <_printf_i+0x118>
 80056a0:	2d00      	cmp	r5, #0
 80056a2:	d04d      	beq.n	8005740 <_printf_i+0x1b4>
 80056a4:	4615      	mov	r5, r2
 80056a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80056aa:	fb03 6711 	mls	r7, r3, r1, r6
 80056ae:	5dc7      	ldrb	r7, [r0, r7]
 80056b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80056b4:	4637      	mov	r7, r6
 80056b6:	42bb      	cmp	r3, r7
 80056b8:	460e      	mov	r6, r1
 80056ba:	d9f4      	bls.n	80056a6 <_printf_i+0x11a>
 80056bc:	2b08      	cmp	r3, #8
 80056be:	d10b      	bne.n	80056d8 <_printf_i+0x14c>
 80056c0:	6823      	ldr	r3, [r4, #0]
 80056c2:	07de      	lsls	r6, r3, #31
 80056c4:	d508      	bpl.n	80056d8 <_printf_i+0x14c>
 80056c6:	6923      	ldr	r3, [r4, #16]
 80056c8:	6861      	ldr	r1, [r4, #4]
 80056ca:	4299      	cmp	r1, r3
 80056cc:	bfde      	ittt	le
 80056ce:	2330      	movle	r3, #48	; 0x30
 80056d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80056d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80056d8:	1b52      	subs	r2, r2, r5
 80056da:	6122      	str	r2, [r4, #16]
 80056dc:	f8cd a000 	str.w	sl, [sp]
 80056e0:	464b      	mov	r3, r9
 80056e2:	aa03      	add	r2, sp, #12
 80056e4:	4621      	mov	r1, r4
 80056e6:	4640      	mov	r0, r8
 80056e8:	f7ff fee2 	bl	80054b0 <_printf_common>
 80056ec:	3001      	adds	r0, #1
 80056ee:	d14c      	bne.n	800578a <_printf_i+0x1fe>
 80056f0:	f04f 30ff 	mov.w	r0, #4294967295
 80056f4:	b004      	add	sp, #16
 80056f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056fa:	4835      	ldr	r0, [pc, #212]	; (80057d0 <_printf_i+0x244>)
 80056fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005700:	6829      	ldr	r1, [r5, #0]
 8005702:	6823      	ldr	r3, [r4, #0]
 8005704:	f851 6b04 	ldr.w	r6, [r1], #4
 8005708:	6029      	str	r1, [r5, #0]
 800570a:	061d      	lsls	r5, r3, #24
 800570c:	d514      	bpl.n	8005738 <_printf_i+0x1ac>
 800570e:	07df      	lsls	r7, r3, #31
 8005710:	bf44      	itt	mi
 8005712:	f043 0320 	orrmi.w	r3, r3, #32
 8005716:	6023      	strmi	r3, [r4, #0]
 8005718:	b91e      	cbnz	r6, 8005722 <_printf_i+0x196>
 800571a:	6823      	ldr	r3, [r4, #0]
 800571c:	f023 0320 	bic.w	r3, r3, #32
 8005720:	6023      	str	r3, [r4, #0]
 8005722:	2310      	movs	r3, #16
 8005724:	e7b0      	b.n	8005688 <_printf_i+0xfc>
 8005726:	6823      	ldr	r3, [r4, #0]
 8005728:	f043 0320 	orr.w	r3, r3, #32
 800572c:	6023      	str	r3, [r4, #0]
 800572e:	2378      	movs	r3, #120	; 0x78
 8005730:	4828      	ldr	r0, [pc, #160]	; (80057d4 <_printf_i+0x248>)
 8005732:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005736:	e7e3      	b.n	8005700 <_printf_i+0x174>
 8005738:	0659      	lsls	r1, r3, #25
 800573a:	bf48      	it	mi
 800573c:	b2b6      	uxthmi	r6, r6
 800573e:	e7e6      	b.n	800570e <_printf_i+0x182>
 8005740:	4615      	mov	r5, r2
 8005742:	e7bb      	b.n	80056bc <_printf_i+0x130>
 8005744:	682b      	ldr	r3, [r5, #0]
 8005746:	6826      	ldr	r6, [r4, #0]
 8005748:	6961      	ldr	r1, [r4, #20]
 800574a:	1d18      	adds	r0, r3, #4
 800574c:	6028      	str	r0, [r5, #0]
 800574e:	0635      	lsls	r5, r6, #24
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	d501      	bpl.n	8005758 <_printf_i+0x1cc>
 8005754:	6019      	str	r1, [r3, #0]
 8005756:	e002      	b.n	800575e <_printf_i+0x1d2>
 8005758:	0670      	lsls	r0, r6, #25
 800575a:	d5fb      	bpl.n	8005754 <_printf_i+0x1c8>
 800575c:	8019      	strh	r1, [r3, #0]
 800575e:	2300      	movs	r3, #0
 8005760:	6123      	str	r3, [r4, #16]
 8005762:	4615      	mov	r5, r2
 8005764:	e7ba      	b.n	80056dc <_printf_i+0x150>
 8005766:	682b      	ldr	r3, [r5, #0]
 8005768:	1d1a      	adds	r2, r3, #4
 800576a:	602a      	str	r2, [r5, #0]
 800576c:	681d      	ldr	r5, [r3, #0]
 800576e:	6862      	ldr	r2, [r4, #4]
 8005770:	2100      	movs	r1, #0
 8005772:	4628      	mov	r0, r5
 8005774:	f7fa fd4c 	bl	8000210 <memchr>
 8005778:	b108      	cbz	r0, 800577e <_printf_i+0x1f2>
 800577a:	1b40      	subs	r0, r0, r5
 800577c:	6060      	str	r0, [r4, #4]
 800577e:	6863      	ldr	r3, [r4, #4]
 8005780:	6123      	str	r3, [r4, #16]
 8005782:	2300      	movs	r3, #0
 8005784:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005788:	e7a8      	b.n	80056dc <_printf_i+0x150>
 800578a:	6923      	ldr	r3, [r4, #16]
 800578c:	462a      	mov	r2, r5
 800578e:	4649      	mov	r1, r9
 8005790:	4640      	mov	r0, r8
 8005792:	47d0      	blx	sl
 8005794:	3001      	adds	r0, #1
 8005796:	d0ab      	beq.n	80056f0 <_printf_i+0x164>
 8005798:	6823      	ldr	r3, [r4, #0]
 800579a:	079b      	lsls	r3, r3, #30
 800579c:	d413      	bmi.n	80057c6 <_printf_i+0x23a>
 800579e:	68e0      	ldr	r0, [r4, #12]
 80057a0:	9b03      	ldr	r3, [sp, #12]
 80057a2:	4298      	cmp	r0, r3
 80057a4:	bfb8      	it	lt
 80057a6:	4618      	movlt	r0, r3
 80057a8:	e7a4      	b.n	80056f4 <_printf_i+0x168>
 80057aa:	2301      	movs	r3, #1
 80057ac:	4632      	mov	r2, r6
 80057ae:	4649      	mov	r1, r9
 80057b0:	4640      	mov	r0, r8
 80057b2:	47d0      	blx	sl
 80057b4:	3001      	adds	r0, #1
 80057b6:	d09b      	beq.n	80056f0 <_printf_i+0x164>
 80057b8:	3501      	adds	r5, #1
 80057ba:	68e3      	ldr	r3, [r4, #12]
 80057bc:	9903      	ldr	r1, [sp, #12]
 80057be:	1a5b      	subs	r3, r3, r1
 80057c0:	42ab      	cmp	r3, r5
 80057c2:	dcf2      	bgt.n	80057aa <_printf_i+0x21e>
 80057c4:	e7eb      	b.n	800579e <_printf_i+0x212>
 80057c6:	2500      	movs	r5, #0
 80057c8:	f104 0619 	add.w	r6, r4, #25
 80057cc:	e7f5      	b.n	80057ba <_printf_i+0x22e>
 80057ce:	bf00      	nop
 80057d0:	0800967c 	.word	0x0800967c
 80057d4:	0800968d 	.word	0x0800968d

080057d8 <_sbrk_r>:
 80057d8:	b538      	push	{r3, r4, r5, lr}
 80057da:	4d06      	ldr	r5, [pc, #24]	; (80057f4 <_sbrk_r+0x1c>)
 80057dc:	2300      	movs	r3, #0
 80057de:	4604      	mov	r4, r0
 80057e0:	4608      	mov	r0, r1
 80057e2:	602b      	str	r3, [r5, #0]
 80057e4:	f003 fda2 	bl	800932c <_sbrk>
 80057e8:	1c43      	adds	r3, r0, #1
 80057ea:	d102      	bne.n	80057f2 <_sbrk_r+0x1a>
 80057ec:	682b      	ldr	r3, [r5, #0]
 80057ee:	b103      	cbz	r3, 80057f2 <_sbrk_r+0x1a>
 80057f0:	6023      	str	r3, [r4, #0]
 80057f2:	bd38      	pop	{r3, r4, r5, pc}
 80057f4:	20011a94 	.word	0x20011a94

080057f8 <siprintf>:
 80057f8:	b40e      	push	{r1, r2, r3}
 80057fa:	b500      	push	{lr}
 80057fc:	b09c      	sub	sp, #112	; 0x70
 80057fe:	ab1d      	add	r3, sp, #116	; 0x74
 8005800:	9002      	str	r0, [sp, #8]
 8005802:	9006      	str	r0, [sp, #24]
 8005804:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005808:	4809      	ldr	r0, [pc, #36]	; (8005830 <siprintf+0x38>)
 800580a:	9107      	str	r1, [sp, #28]
 800580c:	9104      	str	r1, [sp, #16]
 800580e:	4909      	ldr	r1, [pc, #36]	; (8005834 <siprintf+0x3c>)
 8005810:	f853 2b04 	ldr.w	r2, [r3], #4
 8005814:	9105      	str	r1, [sp, #20]
 8005816:	6800      	ldr	r0, [r0, #0]
 8005818:	9301      	str	r3, [sp, #4]
 800581a:	a902      	add	r1, sp, #8
 800581c:	f001 fb40 	bl	8006ea0 <_svfiprintf_r>
 8005820:	9b02      	ldr	r3, [sp, #8]
 8005822:	2200      	movs	r2, #0
 8005824:	701a      	strb	r2, [r3, #0]
 8005826:	b01c      	add	sp, #112	; 0x70
 8005828:	f85d eb04 	ldr.w	lr, [sp], #4
 800582c:	b003      	add	sp, #12
 800582e:	4770      	bx	lr
 8005830:	20000008 	.word	0x20000008
 8005834:	ffff0208 	.word	0xffff0208

08005838 <siscanf>:
 8005838:	b40e      	push	{r1, r2, r3}
 800583a:	b510      	push	{r4, lr}
 800583c:	b09f      	sub	sp, #124	; 0x7c
 800583e:	ac21      	add	r4, sp, #132	; 0x84
 8005840:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005844:	f854 2b04 	ldr.w	r2, [r4], #4
 8005848:	9201      	str	r2, [sp, #4]
 800584a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800584e:	9004      	str	r0, [sp, #16]
 8005850:	9008      	str	r0, [sp, #32]
 8005852:	f7fa fccf 	bl	80001f4 <strlen>
 8005856:	4b0c      	ldr	r3, [pc, #48]	; (8005888 <siscanf+0x50>)
 8005858:	9005      	str	r0, [sp, #20]
 800585a:	9009      	str	r0, [sp, #36]	; 0x24
 800585c:	930d      	str	r3, [sp, #52]	; 0x34
 800585e:	480b      	ldr	r0, [pc, #44]	; (800588c <siscanf+0x54>)
 8005860:	9a01      	ldr	r2, [sp, #4]
 8005862:	6800      	ldr	r0, [r0, #0]
 8005864:	9403      	str	r4, [sp, #12]
 8005866:	2300      	movs	r3, #0
 8005868:	9311      	str	r3, [sp, #68]	; 0x44
 800586a:	9316      	str	r3, [sp, #88]	; 0x58
 800586c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005870:	f8ad 301e 	strh.w	r3, [sp, #30]
 8005874:	a904      	add	r1, sp, #16
 8005876:	4623      	mov	r3, r4
 8005878:	f001 fc6c 	bl	8007154 <__ssvfiscanf_r>
 800587c:	b01f      	add	sp, #124	; 0x7c
 800587e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005882:	b003      	add	sp, #12
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	080058b3 	.word	0x080058b3
 800588c:	20000008 	.word	0x20000008

08005890 <__sread>:
 8005890:	b510      	push	{r4, lr}
 8005892:	460c      	mov	r4, r1
 8005894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005898:	f001 ff26 	bl	80076e8 <_read_r>
 800589c:	2800      	cmp	r0, #0
 800589e:	bfab      	itete	ge
 80058a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80058a2:	89a3      	ldrhlt	r3, [r4, #12]
 80058a4:	181b      	addge	r3, r3, r0
 80058a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80058aa:	bfac      	ite	ge
 80058ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80058ae:	81a3      	strhlt	r3, [r4, #12]
 80058b0:	bd10      	pop	{r4, pc}

080058b2 <__seofread>:
 80058b2:	2000      	movs	r0, #0
 80058b4:	4770      	bx	lr

080058b6 <__swrite>:
 80058b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058ba:	461f      	mov	r7, r3
 80058bc:	898b      	ldrh	r3, [r1, #12]
 80058be:	05db      	lsls	r3, r3, #23
 80058c0:	4605      	mov	r5, r0
 80058c2:	460c      	mov	r4, r1
 80058c4:	4616      	mov	r6, r2
 80058c6:	d505      	bpl.n	80058d4 <__swrite+0x1e>
 80058c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058cc:	2302      	movs	r3, #2
 80058ce:	2200      	movs	r2, #0
 80058d0:	f000 fec4 	bl	800665c <_lseek_r>
 80058d4:	89a3      	ldrh	r3, [r4, #12]
 80058d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80058de:	81a3      	strh	r3, [r4, #12]
 80058e0:	4632      	mov	r2, r6
 80058e2:	463b      	mov	r3, r7
 80058e4:	4628      	mov	r0, r5
 80058e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058ea:	f000 b817 	b.w	800591c <_write_r>

080058ee <__sseek>:
 80058ee:	b510      	push	{r4, lr}
 80058f0:	460c      	mov	r4, r1
 80058f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058f6:	f000 feb1 	bl	800665c <_lseek_r>
 80058fa:	1c43      	adds	r3, r0, #1
 80058fc:	89a3      	ldrh	r3, [r4, #12]
 80058fe:	bf15      	itete	ne
 8005900:	6560      	strne	r0, [r4, #84]	; 0x54
 8005902:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005906:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800590a:	81a3      	strheq	r3, [r4, #12]
 800590c:	bf18      	it	ne
 800590e:	81a3      	strhne	r3, [r4, #12]
 8005910:	bd10      	pop	{r4, pc}

08005912 <__sclose>:
 8005912:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005916:	f000 b813 	b.w	8005940 <_close_r>
	...

0800591c <_write_r>:
 800591c:	b538      	push	{r3, r4, r5, lr}
 800591e:	4d07      	ldr	r5, [pc, #28]	; (800593c <_write_r+0x20>)
 8005920:	4604      	mov	r4, r0
 8005922:	4608      	mov	r0, r1
 8005924:	4611      	mov	r1, r2
 8005926:	2200      	movs	r2, #0
 8005928:	602a      	str	r2, [r5, #0]
 800592a:	461a      	mov	r2, r3
 800592c:	f7fb fc51 	bl	80011d2 <_write>
 8005930:	1c43      	adds	r3, r0, #1
 8005932:	d102      	bne.n	800593a <_write_r+0x1e>
 8005934:	682b      	ldr	r3, [r5, #0]
 8005936:	b103      	cbz	r3, 800593a <_write_r+0x1e>
 8005938:	6023      	str	r3, [r4, #0]
 800593a:	bd38      	pop	{r3, r4, r5, pc}
 800593c:	20011a94 	.word	0x20011a94

08005940 <_close_r>:
 8005940:	b538      	push	{r3, r4, r5, lr}
 8005942:	4d06      	ldr	r5, [pc, #24]	; (800595c <_close_r+0x1c>)
 8005944:	2300      	movs	r3, #0
 8005946:	4604      	mov	r4, r0
 8005948:	4608      	mov	r0, r1
 800594a:	602b      	str	r3, [r5, #0]
 800594c:	f7fb fc5d 	bl	800120a <_close>
 8005950:	1c43      	adds	r3, r0, #1
 8005952:	d102      	bne.n	800595a <_close_r+0x1a>
 8005954:	682b      	ldr	r3, [r5, #0]
 8005956:	b103      	cbz	r3, 800595a <_close_r+0x1a>
 8005958:	6023      	str	r3, [r4, #0]
 800595a:	bd38      	pop	{r3, r4, r5, pc}
 800595c:	20011a94 	.word	0x20011a94

08005960 <quorem>:
 8005960:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005964:	6903      	ldr	r3, [r0, #16]
 8005966:	690c      	ldr	r4, [r1, #16]
 8005968:	42a3      	cmp	r3, r4
 800596a:	4607      	mov	r7, r0
 800596c:	f2c0 8081 	blt.w	8005a72 <quorem+0x112>
 8005970:	3c01      	subs	r4, #1
 8005972:	f101 0814 	add.w	r8, r1, #20
 8005976:	f100 0514 	add.w	r5, r0, #20
 800597a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800597e:	9301      	str	r3, [sp, #4]
 8005980:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005984:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005988:	3301      	adds	r3, #1
 800598a:	429a      	cmp	r2, r3
 800598c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005990:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005994:	fbb2 f6f3 	udiv	r6, r2, r3
 8005998:	d331      	bcc.n	80059fe <quorem+0x9e>
 800599a:	f04f 0e00 	mov.w	lr, #0
 800599e:	4640      	mov	r0, r8
 80059a0:	46ac      	mov	ip, r5
 80059a2:	46f2      	mov	sl, lr
 80059a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80059a8:	b293      	uxth	r3, r2
 80059aa:	fb06 e303 	mla	r3, r6, r3, lr
 80059ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	ebaa 0303 	sub.w	r3, sl, r3
 80059b8:	f8dc a000 	ldr.w	sl, [ip]
 80059bc:	0c12      	lsrs	r2, r2, #16
 80059be:	fa13 f38a 	uxtah	r3, r3, sl
 80059c2:	fb06 e202 	mla	r2, r6, r2, lr
 80059c6:	9300      	str	r3, [sp, #0]
 80059c8:	9b00      	ldr	r3, [sp, #0]
 80059ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80059ce:	b292      	uxth	r2, r2
 80059d0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80059d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059d8:	f8bd 3000 	ldrh.w	r3, [sp]
 80059dc:	4581      	cmp	r9, r0
 80059de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059e2:	f84c 3b04 	str.w	r3, [ip], #4
 80059e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80059ea:	d2db      	bcs.n	80059a4 <quorem+0x44>
 80059ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80059f0:	b92b      	cbnz	r3, 80059fe <quorem+0x9e>
 80059f2:	9b01      	ldr	r3, [sp, #4]
 80059f4:	3b04      	subs	r3, #4
 80059f6:	429d      	cmp	r5, r3
 80059f8:	461a      	mov	r2, r3
 80059fa:	d32e      	bcc.n	8005a5a <quorem+0xfa>
 80059fc:	613c      	str	r4, [r7, #16]
 80059fe:	4638      	mov	r0, r7
 8005a00:	f001 f8da 	bl	8006bb8 <__mcmp>
 8005a04:	2800      	cmp	r0, #0
 8005a06:	db24      	blt.n	8005a52 <quorem+0xf2>
 8005a08:	3601      	adds	r6, #1
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	f04f 0c00 	mov.w	ip, #0
 8005a10:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a14:	f8d0 e000 	ldr.w	lr, [r0]
 8005a18:	b293      	uxth	r3, r2
 8005a1a:	ebac 0303 	sub.w	r3, ip, r3
 8005a1e:	0c12      	lsrs	r2, r2, #16
 8005a20:	fa13 f38e 	uxtah	r3, r3, lr
 8005a24:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005a28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a32:	45c1      	cmp	r9, r8
 8005a34:	f840 3b04 	str.w	r3, [r0], #4
 8005a38:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005a3c:	d2e8      	bcs.n	8005a10 <quorem+0xb0>
 8005a3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a46:	b922      	cbnz	r2, 8005a52 <quorem+0xf2>
 8005a48:	3b04      	subs	r3, #4
 8005a4a:	429d      	cmp	r5, r3
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	d30a      	bcc.n	8005a66 <quorem+0x106>
 8005a50:	613c      	str	r4, [r7, #16]
 8005a52:	4630      	mov	r0, r6
 8005a54:	b003      	add	sp, #12
 8005a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a5a:	6812      	ldr	r2, [r2, #0]
 8005a5c:	3b04      	subs	r3, #4
 8005a5e:	2a00      	cmp	r2, #0
 8005a60:	d1cc      	bne.n	80059fc <quorem+0x9c>
 8005a62:	3c01      	subs	r4, #1
 8005a64:	e7c7      	b.n	80059f6 <quorem+0x96>
 8005a66:	6812      	ldr	r2, [r2, #0]
 8005a68:	3b04      	subs	r3, #4
 8005a6a:	2a00      	cmp	r2, #0
 8005a6c:	d1f0      	bne.n	8005a50 <quorem+0xf0>
 8005a6e:	3c01      	subs	r4, #1
 8005a70:	e7eb      	b.n	8005a4a <quorem+0xea>
 8005a72:	2000      	movs	r0, #0
 8005a74:	e7ee      	b.n	8005a54 <quorem+0xf4>
	...

08005a78 <_dtoa_r>:
 8005a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a7c:	ed2d 8b04 	vpush	{d8-d9}
 8005a80:	ec57 6b10 	vmov	r6, r7, d0
 8005a84:	b093      	sub	sp, #76	; 0x4c
 8005a86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005a88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005a8c:	9106      	str	r1, [sp, #24]
 8005a8e:	ee10 aa10 	vmov	sl, s0
 8005a92:	4604      	mov	r4, r0
 8005a94:	9209      	str	r2, [sp, #36]	; 0x24
 8005a96:	930c      	str	r3, [sp, #48]	; 0x30
 8005a98:	46bb      	mov	fp, r7
 8005a9a:	b975      	cbnz	r5, 8005aba <_dtoa_r+0x42>
 8005a9c:	2010      	movs	r0, #16
 8005a9e:	f7ff f941 	bl	8004d24 <malloc>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	6260      	str	r0, [r4, #36]	; 0x24
 8005aa6:	b920      	cbnz	r0, 8005ab2 <_dtoa_r+0x3a>
 8005aa8:	4ba7      	ldr	r3, [pc, #668]	; (8005d48 <_dtoa_r+0x2d0>)
 8005aaa:	21ea      	movs	r1, #234	; 0xea
 8005aac:	48a7      	ldr	r0, [pc, #668]	; (8005d4c <_dtoa_r+0x2d4>)
 8005aae:	f001 ff97 	bl	80079e0 <__assert_func>
 8005ab2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005ab6:	6005      	str	r5, [r0, #0]
 8005ab8:	60c5      	str	r5, [r0, #12]
 8005aba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005abc:	6819      	ldr	r1, [r3, #0]
 8005abe:	b151      	cbz	r1, 8005ad6 <_dtoa_r+0x5e>
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	604a      	str	r2, [r1, #4]
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	4093      	lsls	r3, r2
 8005ac8:	608b      	str	r3, [r1, #8]
 8005aca:	4620      	mov	r0, r4
 8005acc:	f000 fe32 	bl	8006734 <_Bfree>
 8005ad0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	601a      	str	r2, [r3, #0]
 8005ad6:	1e3b      	subs	r3, r7, #0
 8005ad8:	bfaa      	itet	ge
 8005ada:	2300      	movge	r3, #0
 8005adc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005ae0:	f8c8 3000 	strge.w	r3, [r8]
 8005ae4:	4b9a      	ldr	r3, [pc, #616]	; (8005d50 <_dtoa_r+0x2d8>)
 8005ae6:	bfbc      	itt	lt
 8005ae8:	2201      	movlt	r2, #1
 8005aea:	f8c8 2000 	strlt.w	r2, [r8]
 8005aee:	ea33 030b 	bics.w	r3, r3, fp
 8005af2:	d11b      	bne.n	8005b2c <_dtoa_r+0xb4>
 8005af4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005af6:	f242 730f 	movw	r3, #9999	; 0x270f
 8005afa:	6013      	str	r3, [r2, #0]
 8005afc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b00:	4333      	orrs	r3, r6
 8005b02:	f000 8592 	beq.w	800662a <_dtoa_r+0xbb2>
 8005b06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b08:	b963      	cbnz	r3, 8005b24 <_dtoa_r+0xac>
 8005b0a:	4b92      	ldr	r3, [pc, #584]	; (8005d54 <_dtoa_r+0x2dc>)
 8005b0c:	e022      	b.n	8005b54 <_dtoa_r+0xdc>
 8005b0e:	4b92      	ldr	r3, [pc, #584]	; (8005d58 <_dtoa_r+0x2e0>)
 8005b10:	9301      	str	r3, [sp, #4]
 8005b12:	3308      	adds	r3, #8
 8005b14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b16:	6013      	str	r3, [r2, #0]
 8005b18:	9801      	ldr	r0, [sp, #4]
 8005b1a:	b013      	add	sp, #76	; 0x4c
 8005b1c:	ecbd 8b04 	vpop	{d8-d9}
 8005b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b24:	4b8b      	ldr	r3, [pc, #556]	; (8005d54 <_dtoa_r+0x2dc>)
 8005b26:	9301      	str	r3, [sp, #4]
 8005b28:	3303      	adds	r3, #3
 8005b2a:	e7f3      	b.n	8005b14 <_dtoa_r+0x9c>
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	2300      	movs	r3, #0
 8005b30:	4650      	mov	r0, sl
 8005b32:	4659      	mov	r1, fp
 8005b34:	f7fa ffe0 	bl	8000af8 <__aeabi_dcmpeq>
 8005b38:	ec4b ab19 	vmov	d9, sl, fp
 8005b3c:	4680      	mov	r8, r0
 8005b3e:	b158      	cbz	r0, 8005b58 <_dtoa_r+0xe0>
 8005b40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b42:	2301      	movs	r3, #1
 8005b44:	6013      	str	r3, [r2, #0]
 8005b46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f000 856b 	beq.w	8006624 <_dtoa_r+0xbac>
 8005b4e:	4883      	ldr	r0, [pc, #524]	; (8005d5c <_dtoa_r+0x2e4>)
 8005b50:	6018      	str	r0, [r3, #0]
 8005b52:	1e43      	subs	r3, r0, #1
 8005b54:	9301      	str	r3, [sp, #4]
 8005b56:	e7df      	b.n	8005b18 <_dtoa_r+0xa0>
 8005b58:	ec4b ab10 	vmov	d0, sl, fp
 8005b5c:	aa10      	add	r2, sp, #64	; 0x40
 8005b5e:	a911      	add	r1, sp, #68	; 0x44
 8005b60:	4620      	mov	r0, r4
 8005b62:	f001 f8cf 	bl	8006d04 <__d2b>
 8005b66:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005b6a:	ee08 0a10 	vmov	s16, r0
 8005b6e:	2d00      	cmp	r5, #0
 8005b70:	f000 8084 	beq.w	8005c7c <_dtoa_r+0x204>
 8005b74:	ee19 3a90 	vmov	r3, s19
 8005b78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b7c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005b80:	4656      	mov	r6, sl
 8005b82:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005b86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005b8a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005b8e:	4b74      	ldr	r3, [pc, #464]	; (8005d60 <_dtoa_r+0x2e8>)
 8005b90:	2200      	movs	r2, #0
 8005b92:	4630      	mov	r0, r6
 8005b94:	4639      	mov	r1, r7
 8005b96:	f7fa fb8f 	bl	80002b8 <__aeabi_dsub>
 8005b9a:	a365      	add	r3, pc, #404	; (adr r3, 8005d30 <_dtoa_r+0x2b8>)
 8005b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba0:	f7fa fd42 	bl	8000628 <__aeabi_dmul>
 8005ba4:	a364      	add	r3, pc, #400	; (adr r3, 8005d38 <_dtoa_r+0x2c0>)
 8005ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005baa:	f7fa fb87 	bl	80002bc <__adddf3>
 8005bae:	4606      	mov	r6, r0
 8005bb0:	4628      	mov	r0, r5
 8005bb2:	460f      	mov	r7, r1
 8005bb4:	f7fa fcce 	bl	8000554 <__aeabi_i2d>
 8005bb8:	a361      	add	r3, pc, #388	; (adr r3, 8005d40 <_dtoa_r+0x2c8>)
 8005bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bbe:	f7fa fd33 	bl	8000628 <__aeabi_dmul>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	4630      	mov	r0, r6
 8005bc8:	4639      	mov	r1, r7
 8005bca:	f7fa fb77 	bl	80002bc <__adddf3>
 8005bce:	4606      	mov	r6, r0
 8005bd0:	460f      	mov	r7, r1
 8005bd2:	f7fa ffd9 	bl	8000b88 <__aeabi_d2iz>
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	9000      	str	r0, [sp, #0]
 8005bda:	2300      	movs	r3, #0
 8005bdc:	4630      	mov	r0, r6
 8005bde:	4639      	mov	r1, r7
 8005be0:	f7fa ff94 	bl	8000b0c <__aeabi_dcmplt>
 8005be4:	b150      	cbz	r0, 8005bfc <_dtoa_r+0x184>
 8005be6:	9800      	ldr	r0, [sp, #0]
 8005be8:	f7fa fcb4 	bl	8000554 <__aeabi_i2d>
 8005bec:	4632      	mov	r2, r6
 8005bee:	463b      	mov	r3, r7
 8005bf0:	f7fa ff82 	bl	8000af8 <__aeabi_dcmpeq>
 8005bf4:	b910      	cbnz	r0, 8005bfc <_dtoa_r+0x184>
 8005bf6:	9b00      	ldr	r3, [sp, #0]
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	9b00      	ldr	r3, [sp, #0]
 8005bfe:	2b16      	cmp	r3, #22
 8005c00:	d85a      	bhi.n	8005cb8 <_dtoa_r+0x240>
 8005c02:	9a00      	ldr	r2, [sp, #0]
 8005c04:	4b57      	ldr	r3, [pc, #348]	; (8005d64 <_dtoa_r+0x2ec>)
 8005c06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0e:	ec51 0b19 	vmov	r0, r1, d9
 8005c12:	f7fa ff7b 	bl	8000b0c <__aeabi_dcmplt>
 8005c16:	2800      	cmp	r0, #0
 8005c18:	d050      	beq.n	8005cbc <_dtoa_r+0x244>
 8005c1a:	9b00      	ldr	r3, [sp, #0]
 8005c1c:	3b01      	subs	r3, #1
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	2300      	movs	r3, #0
 8005c22:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c26:	1b5d      	subs	r5, r3, r5
 8005c28:	1e6b      	subs	r3, r5, #1
 8005c2a:	9305      	str	r3, [sp, #20]
 8005c2c:	bf45      	ittet	mi
 8005c2e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005c32:	9304      	strmi	r3, [sp, #16]
 8005c34:	2300      	movpl	r3, #0
 8005c36:	2300      	movmi	r3, #0
 8005c38:	bf4c      	ite	mi
 8005c3a:	9305      	strmi	r3, [sp, #20]
 8005c3c:	9304      	strpl	r3, [sp, #16]
 8005c3e:	9b00      	ldr	r3, [sp, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	db3d      	blt.n	8005cc0 <_dtoa_r+0x248>
 8005c44:	9b05      	ldr	r3, [sp, #20]
 8005c46:	9a00      	ldr	r2, [sp, #0]
 8005c48:	920a      	str	r2, [sp, #40]	; 0x28
 8005c4a:	4413      	add	r3, r2
 8005c4c:	9305      	str	r3, [sp, #20]
 8005c4e:	2300      	movs	r3, #0
 8005c50:	9307      	str	r3, [sp, #28]
 8005c52:	9b06      	ldr	r3, [sp, #24]
 8005c54:	2b09      	cmp	r3, #9
 8005c56:	f200 8089 	bhi.w	8005d6c <_dtoa_r+0x2f4>
 8005c5a:	2b05      	cmp	r3, #5
 8005c5c:	bfc4      	itt	gt
 8005c5e:	3b04      	subgt	r3, #4
 8005c60:	9306      	strgt	r3, [sp, #24]
 8005c62:	9b06      	ldr	r3, [sp, #24]
 8005c64:	f1a3 0302 	sub.w	r3, r3, #2
 8005c68:	bfcc      	ite	gt
 8005c6a:	2500      	movgt	r5, #0
 8005c6c:	2501      	movle	r5, #1
 8005c6e:	2b03      	cmp	r3, #3
 8005c70:	f200 8087 	bhi.w	8005d82 <_dtoa_r+0x30a>
 8005c74:	e8df f003 	tbb	[pc, r3]
 8005c78:	59383a2d 	.word	0x59383a2d
 8005c7c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005c80:	441d      	add	r5, r3
 8005c82:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005c86:	2b20      	cmp	r3, #32
 8005c88:	bfc1      	itttt	gt
 8005c8a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c8e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005c92:	fa0b f303 	lslgt.w	r3, fp, r3
 8005c96:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005c9a:	bfda      	itte	le
 8005c9c:	f1c3 0320 	rsble	r3, r3, #32
 8005ca0:	fa06 f003 	lslle.w	r0, r6, r3
 8005ca4:	4318      	orrgt	r0, r3
 8005ca6:	f7fa fc45 	bl	8000534 <__aeabi_ui2d>
 8005caa:	2301      	movs	r3, #1
 8005cac:	4606      	mov	r6, r0
 8005cae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005cb2:	3d01      	subs	r5, #1
 8005cb4:	930e      	str	r3, [sp, #56]	; 0x38
 8005cb6:	e76a      	b.n	8005b8e <_dtoa_r+0x116>
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e7b2      	b.n	8005c22 <_dtoa_r+0x1aa>
 8005cbc:	900b      	str	r0, [sp, #44]	; 0x2c
 8005cbe:	e7b1      	b.n	8005c24 <_dtoa_r+0x1ac>
 8005cc0:	9b04      	ldr	r3, [sp, #16]
 8005cc2:	9a00      	ldr	r2, [sp, #0]
 8005cc4:	1a9b      	subs	r3, r3, r2
 8005cc6:	9304      	str	r3, [sp, #16]
 8005cc8:	4253      	negs	r3, r2
 8005cca:	9307      	str	r3, [sp, #28]
 8005ccc:	2300      	movs	r3, #0
 8005cce:	930a      	str	r3, [sp, #40]	; 0x28
 8005cd0:	e7bf      	b.n	8005c52 <_dtoa_r+0x1da>
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	9308      	str	r3, [sp, #32]
 8005cd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	dc55      	bgt.n	8005d88 <_dtoa_r+0x310>
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	9209      	str	r2, [sp, #36]	; 0x24
 8005ce6:	e00c      	b.n	8005d02 <_dtoa_r+0x28a>
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e7f3      	b.n	8005cd4 <_dtoa_r+0x25c>
 8005cec:	2300      	movs	r3, #0
 8005cee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cf0:	9308      	str	r3, [sp, #32]
 8005cf2:	9b00      	ldr	r3, [sp, #0]
 8005cf4:	4413      	add	r3, r2
 8005cf6:	9302      	str	r3, [sp, #8]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	9303      	str	r3, [sp, #12]
 8005cfe:	bfb8      	it	lt
 8005d00:	2301      	movlt	r3, #1
 8005d02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005d04:	2200      	movs	r2, #0
 8005d06:	6042      	str	r2, [r0, #4]
 8005d08:	2204      	movs	r2, #4
 8005d0a:	f102 0614 	add.w	r6, r2, #20
 8005d0e:	429e      	cmp	r6, r3
 8005d10:	6841      	ldr	r1, [r0, #4]
 8005d12:	d93d      	bls.n	8005d90 <_dtoa_r+0x318>
 8005d14:	4620      	mov	r0, r4
 8005d16:	f000 fccd 	bl	80066b4 <_Balloc>
 8005d1a:	9001      	str	r0, [sp, #4]
 8005d1c:	2800      	cmp	r0, #0
 8005d1e:	d13b      	bne.n	8005d98 <_dtoa_r+0x320>
 8005d20:	4b11      	ldr	r3, [pc, #68]	; (8005d68 <_dtoa_r+0x2f0>)
 8005d22:	4602      	mov	r2, r0
 8005d24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005d28:	e6c0      	b.n	8005aac <_dtoa_r+0x34>
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e7df      	b.n	8005cee <_dtoa_r+0x276>
 8005d2e:	bf00      	nop
 8005d30:	636f4361 	.word	0x636f4361
 8005d34:	3fd287a7 	.word	0x3fd287a7
 8005d38:	8b60c8b3 	.word	0x8b60c8b3
 8005d3c:	3fc68a28 	.word	0x3fc68a28
 8005d40:	509f79fb 	.word	0x509f79fb
 8005d44:	3fd34413 	.word	0x3fd34413
 8005d48:	080096ab 	.word	0x080096ab
 8005d4c:	080096c2 	.word	0x080096c2
 8005d50:	7ff00000 	.word	0x7ff00000
 8005d54:	080096a7 	.word	0x080096a7
 8005d58:	0800969e 	.word	0x0800969e
 8005d5c:	080098a2 	.word	0x080098a2
 8005d60:	3ff80000 	.word	0x3ff80000
 8005d64:	080097b8 	.word	0x080097b8
 8005d68:	0800971d 	.word	0x0800971d
 8005d6c:	2501      	movs	r5, #1
 8005d6e:	2300      	movs	r3, #0
 8005d70:	9306      	str	r3, [sp, #24]
 8005d72:	9508      	str	r5, [sp, #32]
 8005d74:	f04f 33ff 	mov.w	r3, #4294967295
 8005d78:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	2312      	movs	r3, #18
 8005d80:	e7b0      	b.n	8005ce4 <_dtoa_r+0x26c>
 8005d82:	2301      	movs	r3, #1
 8005d84:	9308      	str	r3, [sp, #32]
 8005d86:	e7f5      	b.n	8005d74 <_dtoa_r+0x2fc>
 8005d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d8a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005d8e:	e7b8      	b.n	8005d02 <_dtoa_r+0x28a>
 8005d90:	3101      	adds	r1, #1
 8005d92:	6041      	str	r1, [r0, #4]
 8005d94:	0052      	lsls	r2, r2, #1
 8005d96:	e7b8      	b.n	8005d0a <_dtoa_r+0x292>
 8005d98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d9a:	9a01      	ldr	r2, [sp, #4]
 8005d9c:	601a      	str	r2, [r3, #0]
 8005d9e:	9b03      	ldr	r3, [sp, #12]
 8005da0:	2b0e      	cmp	r3, #14
 8005da2:	f200 809d 	bhi.w	8005ee0 <_dtoa_r+0x468>
 8005da6:	2d00      	cmp	r5, #0
 8005da8:	f000 809a 	beq.w	8005ee0 <_dtoa_r+0x468>
 8005dac:	9b00      	ldr	r3, [sp, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	dd32      	ble.n	8005e18 <_dtoa_r+0x3a0>
 8005db2:	4ab7      	ldr	r2, [pc, #732]	; (8006090 <_dtoa_r+0x618>)
 8005db4:	f003 030f 	and.w	r3, r3, #15
 8005db8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005dbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005dc0:	9b00      	ldr	r3, [sp, #0]
 8005dc2:	05d8      	lsls	r0, r3, #23
 8005dc4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005dc8:	d516      	bpl.n	8005df8 <_dtoa_r+0x380>
 8005dca:	4bb2      	ldr	r3, [pc, #712]	; (8006094 <_dtoa_r+0x61c>)
 8005dcc:	ec51 0b19 	vmov	r0, r1, d9
 8005dd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005dd4:	f7fa fd52 	bl	800087c <__aeabi_ddiv>
 8005dd8:	f007 070f 	and.w	r7, r7, #15
 8005ddc:	4682      	mov	sl, r0
 8005dde:	468b      	mov	fp, r1
 8005de0:	2503      	movs	r5, #3
 8005de2:	4eac      	ldr	r6, [pc, #688]	; (8006094 <_dtoa_r+0x61c>)
 8005de4:	b957      	cbnz	r7, 8005dfc <_dtoa_r+0x384>
 8005de6:	4642      	mov	r2, r8
 8005de8:	464b      	mov	r3, r9
 8005dea:	4650      	mov	r0, sl
 8005dec:	4659      	mov	r1, fp
 8005dee:	f7fa fd45 	bl	800087c <__aeabi_ddiv>
 8005df2:	4682      	mov	sl, r0
 8005df4:	468b      	mov	fp, r1
 8005df6:	e028      	b.n	8005e4a <_dtoa_r+0x3d2>
 8005df8:	2502      	movs	r5, #2
 8005dfa:	e7f2      	b.n	8005de2 <_dtoa_r+0x36a>
 8005dfc:	07f9      	lsls	r1, r7, #31
 8005dfe:	d508      	bpl.n	8005e12 <_dtoa_r+0x39a>
 8005e00:	4640      	mov	r0, r8
 8005e02:	4649      	mov	r1, r9
 8005e04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e08:	f7fa fc0e 	bl	8000628 <__aeabi_dmul>
 8005e0c:	3501      	adds	r5, #1
 8005e0e:	4680      	mov	r8, r0
 8005e10:	4689      	mov	r9, r1
 8005e12:	107f      	asrs	r7, r7, #1
 8005e14:	3608      	adds	r6, #8
 8005e16:	e7e5      	b.n	8005de4 <_dtoa_r+0x36c>
 8005e18:	f000 809b 	beq.w	8005f52 <_dtoa_r+0x4da>
 8005e1c:	9b00      	ldr	r3, [sp, #0]
 8005e1e:	4f9d      	ldr	r7, [pc, #628]	; (8006094 <_dtoa_r+0x61c>)
 8005e20:	425e      	negs	r6, r3
 8005e22:	4b9b      	ldr	r3, [pc, #620]	; (8006090 <_dtoa_r+0x618>)
 8005e24:	f006 020f 	and.w	r2, r6, #15
 8005e28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e30:	ec51 0b19 	vmov	r0, r1, d9
 8005e34:	f7fa fbf8 	bl	8000628 <__aeabi_dmul>
 8005e38:	1136      	asrs	r6, r6, #4
 8005e3a:	4682      	mov	sl, r0
 8005e3c:	468b      	mov	fp, r1
 8005e3e:	2300      	movs	r3, #0
 8005e40:	2502      	movs	r5, #2
 8005e42:	2e00      	cmp	r6, #0
 8005e44:	d17a      	bne.n	8005f3c <_dtoa_r+0x4c4>
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1d3      	bne.n	8005df2 <_dtoa_r+0x37a>
 8005e4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	f000 8082 	beq.w	8005f56 <_dtoa_r+0x4de>
 8005e52:	4b91      	ldr	r3, [pc, #580]	; (8006098 <_dtoa_r+0x620>)
 8005e54:	2200      	movs	r2, #0
 8005e56:	4650      	mov	r0, sl
 8005e58:	4659      	mov	r1, fp
 8005e5a:	f7fa fe57 	bl	8000b0c <__aeabi_dcmplt>
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	d079      	beq.n	8005f56 <_dtoa_r+0x4de>
 8005e62:	9b03      	ldr	r3, [sp, #12]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d076      	beq.n	8005f56 <_dtoa_r+0x4de>
 8005e68:	9b02      	ldr	r3, [sp, #8]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	dd36      	ble.n	8005edc <_dtoa_r+0x464>
 8005e6e:	9b00      	ldr	r3, [sp, #0]
 8005e70:	4650      	mov	r0, sl
 8005e72:	4659      	mov	r1, fp
 8005e74:	1e5f      	subs	r7, r3, #1
 8005e76:	2200      	movs	r2, #0
 8005e78:	4b88      	ldr	r3, [pc, #544]	; (800609c <_dtoa_r+0x624>)
 8005e7a:	f7fa fbd5 	bl	8000628 <__aeabi_dmul>
 8005e7e:	9e02      	ldr	r6, [sp, #8]
 8005e80:	4682      	mov	sl, r0
 8005e82:	468b      	mov	fp, r1
 8005e84:	3501      	adds	r5, #1
 8005e86:	4628      	mov	r0, r5
 8005e88:	f7fa fb64 	bl	8000554 <__aeabi_i2d>
 8005e8c:	4652      	mov	r2, sl
 8005e8e:	465b      	mov	r3, fp
 8005e90:	f7fa fbca 	bl	8000628 <__aeabi_dmul>
 8005e94:	4b82      	ldr	r3, [pc, #520]	; (80060a0 <_dtoa_r+0x628>)
 8005e96:	2200      	movs	r2, #0
 8005e98:	f7fa fa10 	bl	80002bc <__adddf3>
 8005e9c:	46d0      	mov	r8, sl
 8005e9e:	46d9      	mov	r9, fp
 8005ea0:	4682      	mov	sl, r0
 8005ea2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005ea6:	2e00      	cmp	r6, #0
 8005ea8:	d158      	bne.n	8005f5c <_dtoa_r+0x4e4>
 8005eaa:	4b7e      	ldr	r3, [pc, #504]	; (80060a4 <_dtoa_r+0x62c>)
 8005eac:	2200      	movs	r2, #0
 8005eae:	4640      	mov	r0, r8
 8005eb0:	4649      	mov	r1, r9
 8005eb2:	f7fa fa01 	bl	80002b8 <__aeabi_dsub>
 8005eb6:	4652      	mov	r2, sl
 8005eb8:	465b      	mov	r3, fp
 8005eba:	4680      	mov	r8, r0
 8005ebc:	4689      	mov	r9, r1
 8005ebe:	f7fa fe43 	bl	8000b48 <__aeabi_dcmpgt>
 8005ec2:	2800      	cmp	r0, #0
 8005ec4:	f040 8295 	bne.w	80063f2 <_dtoa_r+0x97a>
 8005ec8:	4652      	mov	r2, sl
 8005eca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005ece:	4640      	mov	r0, r8
 8005ed0:	4649      	mov	r1, r9
 8005ed2:	f7fa fe1b 	bl	8000b0c <__aeabi_dcmplt>
 8005ed6:	2800      	cmp	r0, #0
 8005ed8:	f040 8289 	bne.w	80063ee <_dtoa_r+0x976>
 8005edc:	ec5b ab19 	vmov	sl, fp, d9
 8005ee0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	f2c0 8148 	blt.w	8006178 <_dtoa_r+0x700>
 8005ee8:	9a00      	ldr	r2, [sp, #0]
 8005eea:	2a0e      	cmp	r2, #14
 8005eec:	f300 8144 	bgt.w	8006178 <_dtoa_r+0x700>
 8005ef0:	4b67      	ldr	r3, [pc, #412]	; (8006090 <_dtoa_r+0x618>)
 8005ef2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ef6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005efa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f280 80d5 	bge.w	80060ac <_dtoa_r+0x634>
 8005f02:	9b03      	ldr	r3, [sp, #12]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f300 80d1 	bgt.w	80060ac <_dtoa_r+0x634>
 8005f0a:	f040 826f 	bne.w	80063ec <_dtoa_r+0x974>
 8005f0e:	4b65      	ldr	r3, [pc, #404]	; (80060a4 <_dtoa_r+0x62c>)
 8005f10:	2200      	movs	r2, #0
 8005f12:	4640      	mov	r0, r8
 8005f14:	4649      	mov	r1, r9
 8005f16:	f7fa fb87 	bl	8000628 <__aeabi_dmul>
 8005f1a:	4652      	mov	r2, sl
 8005f1c:	465b      	mov	r3, fp
 8005f1e:	f7fa fe09 	bl	8000b34 <__aeabi_dcmpge>
 8005f22:	9e03      	ldr	r6, [sp, #12]
 8005f24:	4637      	mov	r7, r6
 8005f26:	2800      	cmp	r0, #0
 8005f28:	f040 8245 	bne.w	80063b6 <_dtoa_r+0x93e>
 8005f2c:	9d01      	ldr	r5, [sp, #4]
 8005f2e:	2331      	movs	r3, #49	; 0x31
 8005f30:	f805 3b01 	strb.w	r3, [r5], #1
 8005f34:	9b00      	ldr	r3, [sp, #0]
 8005f36:	3301      	adds	r3, #1
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	e240      	b.n	80063be <_dtoa_r+0x946>
 8005f3c:	07f2      	lsls	r2, r6, #31
 8005f3e:	d505      	bpl.n	8005f4c <_dtoa_r+0x4d4>
 8005f40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f44:	f7fa fb70 	bl	8000628 <__aeabi_dmul>
 8005f48:	3501      	adds	r5, #1
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	1076      	asrs	r6, r6, #1
 8005f4e:	3708      	adds	r7, #8
 8005f50:	e777      	b.n	8005e42 <_dtoa_r+0x3ca>
 8005f52:	2502      	movs	r5, #2
 8005f54:	e779      	b.n	8005e4a <_dtoa_r+0x3d2>
 8005f56:	9f00      	ldr	r7, [sp, #0]
 8005f58:	9e03      	ldr	r6, [sp, #12]
 8005f5a:	e794      	b.n	8005e86 <_dtoa_r+0x40e>
 8005f5c:	9901      	ldr	r1, [sp, #4]
 8005f5e:	4b4c      	ldr	r3, [pc, #304]	; (8006090 <_dtoa_r+0x618>)
 8005f60:	4431      	add	r1, r6
 8005f62:	910d      	str	r1, [sp, #52]	; 0x34
 8005f64:	9908      	ldr	r1, [sp, #32]
 8005f66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005f6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f6e:	2900      	cmp	r1, #0
 8005f70:	d043      	beq.n	8005ffa <_dtoa_r+0x582>
 8005f72:	494d      	ldr	r1, [pc, #308]	; (80060a8 <_dtoa_r+0x630>)
 8005f74:	2000      	movs	r0, #0
 8005f76:	f7fa fc81 	bl	800087c <__aeabi_ddiv>
 8005f7a:	4652      	mov	r2, sl
 8005f7c:	465b      	mov	r3, fp
 8005f7e:	f7fa f99b 	bl	80002b8 <__aeabi_dsub>
 8005f82:	9d01      	ldr	r5, [sp, #4]
 8005f84:	4682      	mov	sl, r0
 8005f86:	468b      	mov	fp, r1
 8005f88:	4649      	mov	r1, r9
 8005f8a:	4640      	mov	r0, r8
 8005f8c:	f7fa fdfc 	bl	8000b88 <__aeabi_d2iz>
 8005f90:	4606      	mov	r6, r0
 8005f92:	f7fa fadf 	bl	8000554 <__aeabi_i2d>
 8005f96:	4602      	mov	r2, r0
 8005f98:	460b      	mov	r3, r1
 8005f9a:	4640      	mov	r0, r8
 8005f9c:	4649      	mov	r1, r9
 8005f9e:	f7fa f98b 	bl	80002b8 <__aeabi_dsub>
 8005fa2:	3630      	adds	r6, #48	; 0x30
 8005fa4:	f805 6b01 	strb.w	r6, [r5], #1
 8005fa8:	4652      	mov	r2, sl
 8005faa:	465b      	mov	r3, fp
 8005fac:	4680      	mov	r8, r0
 8005fae:	4689      	mov	r9, r1
 8005fb0:	f7fa fdac 	bl	8000b0c <__aeabi_dcmplt>
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	d163      	bne.n	8006080 <_dtoa_r+0x608>
 8005fb8:	4642      	mov	r2, r8
 8005fba:	464b      	mov	r3, r9
 8005fbc:	4936      	ldr	r1, [pc, #216]	; (8006098 <_dtoa_r+0x620>)
 8005fbe:	2000      	movs	r0, #0
 8005fc0:	f7fa f97a 	bl	80002b8 <__aeabi_dsub>
 8005fc4:	4652      	mov	r2, sl
 8005fc6:	465b      	mov	r3, fp
 8005fc8:	f7fa fda0 	bl	8000b0c <__aeabi_dcmplt>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	f040 80b5 	bne.w	800613c <_dtoa_r+0x6c4>
 8005fd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fd4:	429d      	cmp	r5, r3
 8005fd6:	d081      	beq.n	8005edc <_dtoa_r+0x464>
 8005fd8:	4b30      	ldr	r3, [pc, #192]	; (800609c <_dtoa_r+0x624>)
 8005fda:	2200      	movs	r2, #0
 8005fdc:	4650      	mov	r0, sl
 8005fde:	4659      	mov	r1, fp
 8005fe0:	f7fa fb22 	bl	8000628 <__aeabi_dmul>
 8005fe4:	4b2d      	ldr	r3, [pc, #180]	; (800609c <_dtoa_r+0x624>)
 8005fe6:	4682      	mov	sl, r0
 8005fe8:	468b      	mov	fp, r1
 8005fea:	4640      	mov	r0, r8
 8005fec:	4649      	mov	r1, r9
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f7fa fb1a 	bl	8000628 <__aeabi_dmul>
 8005ff4:	4680      	mov	r8, r0
 8005ff6:	4689      	mov	r9, r1
 8005ff8:	e7c6      	b.n	8005f88 <_dtoa_r+0x510>
 8005ffa:	4650      	mov	r0, sl
 8005ffc:	4659      	mov	r1, fp
 8005ffe:	f7fa fb13 	bl	8000628 <__aeabi_dmul>
 8006002:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006004:	9d01      	ldr	r5, [sp, #4]
 8006006:	930f      	str	r3, [sp, #60]	; 0x3c
 8006008:	4682      	mov	sl, r0
 800600a:	468b      	mov	fp, r1
 800600c:	4649      	mov	r1, r9
 800600e:	4640      	mov	r0, r8
 8006010:	f7fa fdba 	bl	8000b88 <__aeabi_d2iz>
 8006014:	4606      	mov	r6, r0
 8006016:	f7fa fa9d 	bl	8000554 <__aeabi_i2d>
 800601a:	3630      	adds	r6, #48	; 0x30
 800601c:	4602      	mov	r2, r0
 800601e:	460b      	mov	r3, r1
 8006020:	4640      	mov	r0, r8
 8006022:	4649      	mov	r1, r9
 8006024:	f7fa f948 	bl	80002b8 <__aeabi_dsub>
 8006028:	f805 6b01 	strb.w	r6, [r5], #1
 800602c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800602e:	429d      	cmp	r5, r3
 8006030:	4680      	mov	r8, r0
 8006032:	4689      	mov	r9, r1
 8006034:	f04f 0200 	mov.w	r2, #0
 8006038:	d124      	bne.n	8006084 <_dtoa_r+0x60c>
 800603a:	4b1b      	ldr	r3, [pc, #108]	; (80060a8 <_dtoa_r+0x630>)
 800603c:	4650      	mov	r0, sl
 800603e:	4659      	mov	r1, fp
 8006040:	f7fa f93c 	bl	80002bc <__adddf3>
 8006044:	4602      	mov	r2, r0
 8006046:	460b      	mov	r3, r1
 8006048:	4640      	mov	r0, r8
 800604a:	4649      	mov	r1, r9
 800604c:	f7fa fd7c 	bl	8000b48 <__aeabi_dcmpgt>
 8006050:	2800      	cmp	r0, #0
 8006052:	d173      	bne.n	800613c <_dtoa_r+0x6c4>
 8006054:	4652      	mov	r2, sl
 8006056:	465b      	mov	r3, fp
 8006058:	4913      	ldr	r1, [pc, #76]	; (80060a8 <_dtoa_r+0x630>)
 800605a:	2000      	movs	r0, #0
 800605c:	f7fa f92c 	bl	80002b8 <__aeabi_dsub>
 8006060:	4602      	mov	r2, r0
 8006062:	460b      	mov	r3, r1
 8006064:	4640      	mov	r0, r8
 8006066:	4649      	mov	r1, r9
 8006068:	f7fa fd50 	bl	8000b0c <__aeabi_dcmplt>
 800606c:	2800      	cmp	r0, #0
 800606e:	f43f af35 	beq.w	8005edc <_dtoa_r+0x464>
 8006072:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006074:	1e6b      	subs	r3, r5, #1
 8006076:	930f      	str	r3, [sp, #60]	; 0x3c
 8006078:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800607c:	2b30      	cmp	r3, #48	; 0x30
 800607e:	d0f8      	beq.n	8006072 <_dtoa_r+0x5fa>
 8006080:	9700      	str	r7, [sp, #0]
 8006082:	e049      	b.n	8006118 <_dtoa_r+0x6a0>
 8006084:	4b05      	ldr	r3, [pc, #20]	; (800609c <_dtoa_r+0x624>)
 8006086:	f7fa facf 	bl	8000628 <__aeabi_dmul>
 800608a:	4680      	mov	r8, r0
 800608c:	4689      	mov	r9, r1
 800608e:	e7bd      	b.n	800600c <_dtoa_r+0x594>
 8006090:	080097b8 	.word	0x080097b8
 8006094:	08009790 	.word	0x08009790
 8006098:	3ff00000 	.word	0x3ff00000
 800609c:	40240000 	.word	0x40240000
 80060a0:	401c0000 	.word	0x401c0000
 80060a4:	40140000 	.word	0x40140000
 80060a8:	3fe00000 	.word	0x3fe00000
 80060ac:	9d01      	ldr	r5, [sp, #4]
 80060ae:	4656      	mov	r6, sl
 80060b0:	465f      	mov	r7, fp
 80060b2:	4642      	mov	r2, r8
 80060b4:	464b      	mov	r3, r9
 80060b6:	4630      	mov	r0, r6
 80060b8:	4639      	mov	r1, r7
 80060ba:	f7fa fbdf 	bl	800087c <__aeabi_ddiv>
 80060be:	f7fa fd63 	bl	8000b88 <__aeabi_d2iz>
 80060c2:	4682      	mov	sl, r0
 80060c4:	f7fa fa46 	bl	8000554 <__aeabi_i2d>
 80060c8:	4642      	mov	r2, r8
 80060ca:	464b      	mov	r3, r9
 80060cc:	f7fa faac 	bl	8000628 <__aeabi_dmul>
 80060d0:	4602      	mov	r2, r0
 80060d2:	460b      	mov	r3, r1
 80060d4:	4630      	mov	r0, r6
 80060d6:	4639      	mov	r1, r7
 80060d8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80060dc:	f7fa f8ec 	bl	80002b8 <__aeabi_dsub>
 80060e0:	f805 6b01 	strb.w	r6, [r5], #1
 80060e4:	9e01      	ldr	r6, [sp, #4]
 80060e6:	9f03      	ldr	r7, [sp, #12]
 80060e8:	1bae      	subs	r6, r5, r6
 80060ea:	42b7      	cmp	r7, r6
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	d135      	bne.n	800615e <_dtoa_r+0x6e6>
 80060f2:	f7fa f8e3 	bl	80002bc <__adddf3>
 80060f6:	4642      	mov	r2, r8
 80060f8:	464b      	mov	r3, r9
 80060fa:	4606      	mov	r6, r0
 80060fc:	460f      	mov	r7, r1
 80060fe:	f7fa fd23 	bl	8000b48 <__aeabi_dcmpgt>
 8006102:	b9d0      	cbnz	r0, 800613a <_dtoa_r+0x6c2>
 8006104:	4642      	mov	r2, r8
 8006106:	464b      	mov	r3, r9
 8006108:	4630      	mov	r0, r6
 800610a:	4639      	mov	r1, r7
 800610c:	f7fa fcf4 	bl	8000af8 <__aeabi_dcmpeq>
 8006110:	b110      	cbz	r0, 8006118 <_dtoa_r+0x6a0>
 8006112:	f01a 0f01 	tst.w	sl, #1
 8006116:	d110      	bne.n	800613a <_dtoa_r+0x6c2>
 8006118:	4620      	mov	r0, r4
 800611a:	ee18 1a10 	vmov	r1, s16
 800611e:	f000 fb09 	bl	8006734 <_Bfree>
 8006122:	2300      	movs	r3, #0
 8006124:	9800      	ldr	r0, [sp, #0]
 8006126:	702b      	strb	r3, [r5, #0]
 8006128:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800612a:	3001      	adds	r0, #1
 800612c:	6018      	str	r0, [r3, #0]
 800612e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006130:	2b00      	cmp	r3, #0
 8006132:	f43f acf1 	beq.w	8005b18 <_dtoa_r+0xa0>
 8006136:	601d      	str	r5, [r3, #0]
 8006138:	e4ee      	b.n	8005b18 <_dtoa_r+0xa0>
 800613a:	9f00      	ldr	r7, [sp, #0]
 800613c:	462b      	mov	r3, r5
 800613e:	461d      	mov	r5, r3
 8006140:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006144:	2a39      	cmp	r2, #57	; 0x39
 8006146:	d106      	bne.n	8006156 <_dtoa_r+0x6de>
 8006148:	9a01      	ldr	r2, [sp, #4]
 800614a:	429a      	cmp	r2, r3
 800614c:	d1f7      	bne.n	800613e <_dtoa_r+0x6c6>
 800614e:	9901      	ldr	r1, [sp, #4]
 8006150:	2230      	movs	r2, #48	; 0x30
 8006152:	3701      	adds	r7, #1
 8006154:	700a      	strb	r2, [r1, #0]
 8006156:	781a      	ldrb	r2, [r3, #0]
 8006158:	3201      	adds	r2, #1
 800615a:	701a      	strb	r2, [r3, #0]
 800615c:	e790      	b.n	8006080 <_dtoa_r+0x608>
 800615e:	4ba6      	ldr	r3, [pc, #664]	; (80063f8 <_dtoa_r+0x980>)
 8006160:	2200      	movs	r2, #0
 8006162:	f7fa fa61 	bl	8000628 <__aeabi_dmul>
 8006166:	2200      	movs	r2, #0
 8006168:	2300      	movs	r3, #0
 800616a:	4606      	mov	r6, r0
 800616c:	460f      	mov	r7, r1
 800616e:	f7fa fcc3 	bl	8000af8 <__aeabi_dcmpeq>
 8006172:	2800      	cmp	r0, #0
 8006174:	d09d      	beq.n	80060b2 <_dtoa_r+0x63a>
 8006176:	e7cf      	b.n	8006118 <_dtoa_r+0x6a0>
 8006178:	9a08      	ldr	r2, [sp, #32]
 800617a:	2a00      	cmp	r2, #0
 800617c:	f000 80d7 	beq.w	800632e <_dtoa_r+0x8b6>
 8006180:	9a06      	ldr	r2, [sp, #24]
 8006182:	2a01      	cmp	r2, #1
 8006184:	f300 80ba 	bgt.w	80062fc <_dtoa_r+0x884>
 8006188:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800618a:	2a00      	cmp	r2, #0
 800618c:	f000 80b2 	beq.w	80062f4 <_dtoa_r+0x87c>
 8006190:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006194:	9e07      	ldr	r6, [sp, #28]
 8006196:	9d04      	ldr	r5, [sp, #16]
 8006198:	9a04      	ldr	r2, [sp, #16]
 800619a:	441a      	add	r2, r3
 800619c:	9204      	str	r2, [sp, #16]
 800619e:	9a05      	ldr	r2, [sp, #20]
 80061a0:	2101      	movs	r1, #1
 80061a2:	441a      	add	r2, r3
 80061a4:	4620      	mov	r0, r4
 80061a6:	9205      	str	r2, [sp, #20]
 80061a8:	f000 fb7c 	bl	80068a4 <__i2b>
 80061ac:	4607      	mov	r7, r0
 80061ae:	2d00      	cmp	r5, #0
 80061b0:	dd0c      	ble.n	80061cc <_dtoa_r+0x754>
 80061b2:	9b05      	ldr	r3, [sp, #20]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	dd09      	ble.n	80061cc <_dtoa_r+0x754>
 80061b8:	42ab      	cmp	r3, r5
 80061ba:	9a04      	ldr	r2, [sp, #16]
 80061bc:	bfa8      	it	ge
 80061be:	462b      	movge	r3, r5
 80061c0:	1ad2      	subs	r2, r2, r3
 80061c2:	9204      	str	r2, [sp, #16]
 80061c4:	9a05      	ldr	r2, [sp, #20]
 80061c6:	1aed      	subs	r5, r5, r3
 80061c8:	1ad3      	subs	r3, r2, r3
 80061ca:	9305      	str	r3, [sp, #20]
 80061cc:	9b07      	ldr	r3, [sp, #28]
 80061ce:	b31b      	cbz	r3, 8006218 <_dtoa_r+0x7a0>
 80061d0:	9b08      	ldr	r3, [sp, #32]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	f000 80af 	beq.w	8006336 <_dtoa_r+0x8be>
 80061d8:	2e00      	cmp	r6, #0
 80061da:	dd13      	ble.n	8006204 <_dtoa_r+0x78c>
 80061dc:	4639      	mov	r1, r7
 80061de:	4632      	mov	r2, r6
 80061e0:	4620      	mov	r0, r4
 80061e2:	f000 fc1f 	bl	8006a24 <__pow5mult>
 80061e6:	ee18 2a10 	vmov	r2, s16
 80061ea:	4601      	mov	r1, r0
 80061ec:	4607      	mov	r7, r0
 80061ee:	4620      	mov	r0, r4
 80061f0:	f000 fb6e 	bl	80068d0 <__multiply>
 80061f4:	ee18 1a10 	vmov	r1, s16
 80061f8:	4680      	mov	r8, r0
 80061fa:	4620      	mov	r0, r4
 80061fc:	f000 fa9a 	bl	8006734 <_Bfree>
 8006200:	ee08 8a10 	vmov	s16, r8
 8006204:	9b07      	ldr	r3, [sp, #28]
 8006206:	1b9a      	subs	r2, r3, r6
 8006208:	d006      	beq.n	8006218 <_dtoa_r+0x7a0>
 800620a:	ee18 1a10 	vmov	r1, s16
 800620e:	4620      	mov	r0, r4
 8006210:	f000 fc08 	bl	8006a24 <__pow5mult>
 8006214:	ee08 0a10 	vmov	s16, r0
 8006218:	2101      	movs	r1, #1
 800621a:	4620      	mov	r0, r4
 800621c:	f000 fb42 	bl	80068a4 <__i2b>
 8006220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006222:	2b00      	cmp	r3, #0
 8006224:	4606      	mov	r6, r0
 8006226:	f340 8088 	ble.w	800633a <_dtoa_r+0x8c2>
 800622a:	461a      	mov	r2, r3
 800622c:	4601      	mov	r1, r0
 800622e:	4620      	mov	r0, r4
 8006230:	f000 fbf8 	bl	8006a24 <__pow5mult>
 8006234:	9b06      	ldr	r3, [sp, #24]
 8006236:	2b01      	cmp	r3, #1
 8006238:	4606      	mov	r6, r0
 800623a:	f340 8081 	ble.w	8006340 <_dtoa_r+0x8c8>
 800623e:	f04f 0800 	mov.w	r8, #0
 8006242:	6933      	ldr	r3, [r6, #16]
 8006244:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006248:	6918      	ldr	r0, [r3, #16]
 800624a:	f000 fadb 	bl	8006804 <__hi0bits>
 800624e:	f1c0 0020 	rsb	r0, r0, #32
 8006252:	9b05      	ldr	r3, [sp, #20]
 8006254:	4418      	add	r0, r3
 8006256:	f010 001f 	ands.w	r0, r0, #31
 800625a:	f000 8092 	beq.w	8006382 <_dtoa_r+0x90a>
 800625e:	f1c0 0320 	rsb	r3, r0, #32
 8006262:	2b04      	cmp	r3, #4
 8006264:	f340 808a 	ble.w	800637c <_dtoa_r+0x904>
 8006268:	f1c0 001c 	rsb	r0, r0, #28
 800626c:	9b04      	ldr	r3, [sp, #16]
 800626e:	4403      	add	r3, r0
 8006270:	9304      	str	r3, [sp, #16]
 8006272:	9b05      	ldr	r3, [sp, #20]
 8006274:	4403      	add	r3, r0
 8006276:	4405      	add	r5, r0
 8006278:	9305      	str	r3, [sp, #20]
 800627a:	9b04      	ldr	r3, [sp, #16]
 800627c:	2b00      	cmp	r3, #0
 800627e:	dd07      	ble.n	8006290 <_dtoa_r+0x818>
 8006280:	ee18 1a10 	vmov	r1, s16
 8006284:	461a      	mov	r2, r3
 8006286:	4620      	mov	r0, r4
 8006288:	f000 fc26 	bl	8006ad8 <__lshift>
 800628c:	ee08 0a10 	vmov	s16, r0
 8006290:	9b05      	ldr	r3, [sp, #20]
 8006292:	2b00      	cmp	r3, #0
 8006294:	dd05      	ble.n	80062a2 <_dtoa_r+0x82a>
 8006296:	4631      	mov	r1, r6
 8006298:	461a      	mov	r2, r3
 800629a:	4620      	mov	r0, r4
 800629c:	f000 fc1c 	bl	8006ad8 <__lshift>
 80062a0:	4606      	mov	r6, r0
 80062a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d06e      	beq.n	8006386 <_dtoa_r+0x90e>
 80062a8:	ee18 0a10 	vmov	r0, s16
 80062ac:	4631      	mov	r1, r6
 80062ae:	f000 fc83 	bl	8006bb8 <__mcmp>
 80062b2:	2800      	cmp	r0, #0
 80062b4:	da67      	bge.n	8006386 <_dtoa_r+0x90e>
 80062b6:	9b00      	ldr	r3, [sp, #0]
 80062b8:	3b01      	subs	r3, #1
 80062ba:	ee18 1a10 	vmov	r1, s16
 80062be:	9300      	str	r3, [sp, #0]
 80062c0:	220a      	movs	r2, #10
 80062c2:	2300      	movs	r3, #0
 80062c4:	4620      	mov	r0, r4
 80062c6:	f000 fa57 	bl	8006778 <__multadd>
 80062ca:	9b08      	ldr	r3, [sp, #32]
 80062cc:	ee08 0a10 	vmov	s16, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f000 81b1 	beq.w	8006638 <_dtoa_r+0xbc0>
 80062d6:	2300      	movs	r3, #0
 80062d8:	4639      	mov	r1, r7
 80062da:	220a      	movs	r2, #10
 80062dc:	4620      	mov	r0, r4
 80062de:	f000 fa4b 	bl	8006778 <__multadd>
 80062e2:	9b02      	ldr	r3, [sp, #8]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	4607      	mov	r7, r0
 80062e8:	f300 808e 	bgt.w	8006408 <_dtoa_r+0x990>
 80062ec:	9b06      	ldr	r3, [sp, #24]
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	dc51      	bgt.n	8006396 <_dtoa_r+0x91e>
 80062f2:	e089      	b.n	8006408 <_dtoa_r+0x990>
 80062f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80062f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80062fa:	e74b      	b.n	8006194 <_dtoa_r+0x71c>
 80062fc:	9b03      	ldr	r3, [sp, #12]
 80062fe:	1e5e      	subs	r6, r3, #1
 8006300:	9b07      	ldr	r3, [sp, #28]
 8006302:	42b3      	cmp	r3, r6
 8006304:	bfbf      	itttt	lt
 8006306:	9b07      	ldrlt	r3, [sp, #28]
 8006308:	9607      	strlt	r6, [sp, #28]
 800630a:	1af2      	sublt	r2, r6, r3
 800630c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800630e:	bfb6      	itet	lt
 8006310:	189b      	addlt	r3, r3, r2
 8006312:	1b9e      	subge	r6, r3, r6
 8006314:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006316:	9b03      	ldr	r3, [sp, #12]
 8006318:	bfb8      	it	lt
 800631a:	2600      	movlt	r6, #0
 800631c:	2b00      	cmp	r3, #0
 800631e:	bfb7      	itett	lt
 8006320:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006324:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006328:	1a9d      	sublt	r5, r3, r2
 800632a:	2300      	movlt	r3, #0
 800632c:	e734      	b.n	8006198 <_dtoa_r+0x720>
 800632e:	9e07      	ldr	r6, [sp, #28]
 8006330:	9d04      	ldr	r5, [sp, #16]
 8006332:	9f08      	ldr	r7, [sp, #32]
 8006334:	e73b      	b.n	80061ae <_dtoa_r+0x736>
 8006336:	9a07      	ldr	r2, [sp, #28]
 8006338:	e767      	b.n	800620a <_dtoa_r+0x792>
 800633a:	9b06      	ldr	r3, [sp, #24]
 800633c:	2b01      	cmp	r3, #1
 800633e:	dc18      	bgt.n	8006372 <_dtoa_r+0x8fa>
 8006340:	f1ba 0f00 	cmp.w	sl, #0
 8006344:	d115      	bne.n	8006372 <_dtoa_r+0x8fa>
 8006346:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800634a:	b993      	cbnz	r3, 8006372 <_dtoa_r+0x8fa>
 800634c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006350:	0d1b      	lsrs	r3, r3, #20
 8006352:	051b      	lsls	r3, r3, #20
 8006354:	b183      	cbz	r3, 8006378 <_dtoa_r+0x900>
 8006356:	9b04      	ldr	r3, [sp, #16]
 8006358:	3301      	adds	r3, #1
 800635a:	9304      	str	r3, [sp, #16]
 800635c:	9b05      	ldr	r3, [sp, #20]
 800635e:	3301      	adds	r3, #1
 8006360:	9305      	str	r3, [sp, #20]
 8006362:	f04f 0801 	mov.w	r8, #1
 8006366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006368:	2b00      	cmp	r3, #0
 800636a:	f47f af6a 	bne.w	8006242 <_dtoa_r+0x7ca>
 800636e:	2001      	movs	r0, #1
 8006370:	e76f      	b.n	8006252 <_dtoa_r+0x7da>
 8006372:	f04f 0800 	mov.w	r8, #0
 8006376:	e7f6      	b.n	8006366 <_dtoa_r+0x8ee>
 8006378:	4698      	mov	r8, r3
 800637a:	e7f4      	b.n	8006366 <_dtoa_r+0x8ee>
 800637c:	f43f af7d 	beq.w	800627a <_dtoa_r+0x802>
 8006380:	4618      	mov	r0, r3
 8006382:	301c      	adds	r0, #28
 8006384:	e772      	b.n	800626c <_dtoa_r+0x7f4>
 8006386:	9b03      	ldr	r3, [sp, #12]
 8006388:	2b00      	cmp	r3, #0
 800638a:	dc37      	bgt.n	80063fc <_dtoa_r+0x984>
 800638c:	9b06      	ldr	r3, [sp, #24]
 800638e:	2b02      	cmp	r3, #2
 8006390:	dd34      	ble.n	80063fc <_dtoa_r+0x984>
 8006392:	9b03      	ldr	r3, [sp, #12]
 8006394:	9302      	str	r3, [sp, #8]
 8006396:	9b02      	ldr	r3, [sp, #8]
 8006398:	b96b      	cbnz	r3, 80063b6 <_dtoa_r+0x93e>
 800639a:	4631      	mov	r1, r6
 800639c:	2205      	movs	r2, #5
 800639e:	4620      	mov	r0, r4
 80063a0:	f000 f9ea 	bl	8006778 <__multadd>
 80063a4:	4601      	mov	r1, r0
 80063a6:	4606      	mov	r6, r0
 80063a8:	ee18 0a10 	vmov	r0, s16
 80063ac:	f000 fc04 	bl	8006bb8 <__mcmp>
 80063b0:	2800      	cmp	r0, #0
 80063b2:	f73f adbb 	bgt.w	8005f2c <_dtoa_r+0x4b4>
 80063b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063b8:	9d01      	ldr	r5, [sp, #4]
 80063ba:	43db      	mvns	r3, r3
 80063bc:	9300      	str	r3, [sp, #0]
 80063be:	f04f 0800 	mov.w	r8, #0
 80063c2:	4631      	mov	r1, r6
 80063c4:	4620      	mov	r0, r4
 80063c6:	f000 f9b5 	bl	8006734 <_Bfree>
 80063ca:	2f00      	cmp	r7, #0
 80063cc:	f43f aea4 	beq.w	8006118 <_dtoa_r+0x6a0>
 80063d0:	f1b8 0f00 	cmp.w	r8, #0
 80063d4:	d005      	beq.n	80063e2 <_dtoa_r+0x96a>
 80063d6:	45b8      	cmp	r8, r7
 80063d8:	d003      	beq.n	80063e2 <_dtoa_r+0x96a>
 80063da:	4641      	mov	r1, r8
 80063dc:	4620      	mov	r0, r4
 80063de:	f000 f9a9 	bl	8006734 <_Bfree>
 80063e2:	4639      	mov	r1, r7
 80063e4:	4620      	mov	r0, r4
 80063e6:	f000 f9a5 	bl	8006734 <_Bfree>
 80063ea:	e695      	b.n	8006118 <_dtoa_r+0x6a0>
 80063ec:	2600      	movs	r6, #0
 80063ee:	4637      	mov	r7, r6
 80063f0:	e7e1      	b.n	80063b6 <_dtoa_r+0x93e>
 80063f2:	9700      	str	r7, [sp, #0]
 80063f4:	4637      	mov	r7, r6
 80063f6:	e599      	b.n	8005f2c <_dtoa_r+0x4b4>
 80063f8:	40240000 	.word	0x40240000
 80063fc:	9b08      	ldr	r3, [sp, #32]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	f000 80ca 	beq.w	8006598 <_dtoa_r+0xb20>
 8006404:	9b03      	ldr	r3, [sp, #12]
 8006406:	9302      	str	r3, [sp, #8]
 8006408:	2d00      	cmp	r5, #0
 800640a:	dd05      	ble.n	8006418 <_dtoa_r+0x9a0>
 800640c:	4639      	mov	r1, r7
 800640e:	462a      	mov	r2, r5
 8006410:	4620      	mov	r0, r4
 8006412:	f000 fb61 	bl	8006ad8 <__lshift>
 8006416:	4607      	mov	r7, r0
 8006418:	f1b8 0f00 	cmp.w	r8, #0
 800641c:	d05b      	beq.n	80064d6 <_dtoa_r+0xa5e>
 800641e:	6879      	ldr	r1, [r7, #4]
 8006420:	4620      	mov	r0, r4
 8006422:	f000 f947 	bl	80066b4 <_Balloc>
 8006426:	4605      	mov	r5, r0
 8006428:	b928      	cbnz	r0, 8006436 <_dtoa_r+0x9be>
 800642a:	4b87      	ldr	r3, [pc, #540]	; (8006648 <_dtoa_r+0xbd0>)
 800642c:	4602      	mov	r2, r0
 800642e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006432:	f7ff bb3b 	b.w	8005aac <_dtoa_r+0x34>
 8006436:	693a      	ldr	r2, [r7, #16]
 8006438:	3202      	adds	r2, #2
 800643a:	0092      	lsls	r2, r2, #2
 800643c:	f107 010c 	add.w	r1, r7, #12
 8006440:	300c      	adds	r0, #12
 8006442:	f000 f91d 	bl	8006680 <memcpy>
 8006446:	2201      	movs	r2, #1
 8006448:	4629      	mov	r1, r5
 800644a:	4620      	mov	r0, r4
 800644c:	f000 fb44 	bl	8006ad8 <__lshift>
 8006450:	9b01      	ldr	r3, [sp, #4]
 8006452:	f103 0901 	add.w	r9, r3, #1
 8006456:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800645a:	4413      	add	r3, r2
 800645c:	9305      	str	r3, [sp, #20]
 800645e:	f00a 0301 	and.w	r3, sl, #1
 8006462:	46b8      	mov	r8, r7
 8006464:	9304      	str	r3, [sp, #16]
 8006466:	4607      	mov	r7, r0
 8006468:	4631      	mov	r1, r6
 800646a:	ee18 0a10 	vmov	r0, s16
 800646e:	f7ff fa77 	bl	8005960 <quorem>
 8006472:	4641      	mov	r1, r8
 8006474:	9002      	str	r0, [sp, #8]
 8006476:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800647a:	ee18 0a10 	vmov	r0, s16
 800647e:	f000 fb9b 	bl	8006bb8 <__mcmp>
 8006482:	463a      	mov	r2, r7
 8006484:	9003      	str	r0, [sp, #12]
 8006486:	4631      	mov	r1, r6
 8006488:	4620      	mov	r0, r4
 800648a:	f000 fbb1 	bl	8006bf0 <__mdiff>
 800648e:	68c2      	ldr	r2, [r0, #12]
 8006490:	f109 3bff 	add.w	fp, r9, #4294967295
 8006494:	4605      	mov	r5, r0
 8006496:	bb02      	cbnz	r2, 80064da <_dtoa_r+0xa62>
 8006498:	4601      	mov	r1, r0
 800649a:	ee18 0a10 	vmov	r0, s16
 800649e:	f000 fb8b 	bl	8006bb8 <__mcmp>
 80064a2:	4602      	mov	r2, r0
 80064a4:	4629      	mov	r1, r5
 80064a6:	4620      	mov	r0, r4
 80064a8:	9207      	str	r2, [sp, #28]
 80064aa:	f000 f943 	bl	8006734 <_Bfree>
 80064ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80064b2:	ea43 0102 	orr.w	r1, r3, r2
 80064b6:	9b04      	ldr	r3, [sp, #16]
 80064b8:	430b      	orrs	r3, r1
 80064ba:	464d      	mov	r5, r9
 80064bc:	d10f      	bne.n	80064de <_dtoa_r+0xa66>
 80064be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80064c2:	d02a      	beq.n	800651a <_dtoa_r+0xaa2>
 80064c4:	9b03      	ldr	r3, [sp, #12]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	dd02      	ble.n	80064d0 <_dtoa_r+0xa58>
 80064ca:	9b02      	ldr	r3, [sp, #8]
 80064cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80064d0:	f88b a000 	strb.w	sl, [fp]
 80064d4:	e775      	b.n	80063c2 <_dtoa_r+0x94a>
 80064d6:	4638      	mov	r0, r7
 80064d8:	e7ba      	b.n	8006450 <_dtoa_r+0x9d8>
 80064da:	2201      	movs	r2, #1
 80064dc:	e7e2      	b.n	80064a4 <_dtoa_r+0xa2c>
 80064de:	9b03      	ldr	r3, [sp, #12]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	db04      	blt.n	80064ee <_dtoa_r+0xa76>
 80064e4:	9906      	ldr	r1, [sp, #24]
 80064e6:	430b      	orrs	r3, r1
 80064e8:	9904      	ldr	r1, [sp, #16]
 80064ea:	430b      	orrs	r3, r1
 80064ec:	d122      	bne.n	8006534 <_dtoa_r+0xabc>
 80064ee:	2a00      	cmp	r2, #0
 80064f0:	ddee      	ble.n	80064d0 <_dtoa_r+0xa58>
 80064f2:	ee18 1a10 	vmov	r1, s16
 80064f6:	2201      	movs	r2, #1
 80064f8:	4620      	mov	r0, r4
 80064fa:	f000 faed 	bl	8006ad8 <__lshift>
 80064fe:	4631      	mov	r1, r6
 8006500:	ee08 0a10 	vmov	s16, r0
 8006504:	f000 fb58 	bl	8006bb8 <__mcmp>
 8006508:	2800      	cmp	r0, #0
 800650a:	dc03      	bgt.n	8006514 <_dtoa_r+0xa9c>
 800650c:	d1e0      	bne.n	80064d0 <_dtoa_r+0xa58>
 800650e:	f01a 0f01 	tst.w	sl, #1
 8006512:	d0dd      	beq.n	80064d0 <_dtoa_r+0xa58>
 8006514:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006518:	d1d7      	bne.n	80064ca <_dtoa_r+0xa52>
 800651a:	2339      	movs	r3, #57	; 0x39
 800651c:	f88b 3000 	strb.w	r3, [fp]
 8006520:	462b      	mov	r3, r5
 8006522:	461d      	mov	r5, r3
 8006524:	3b01      	subs	r3, #1
 8006526:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800652a:	2a39      	cmp	r2, #57	; 0x39
 800652c:	d071      	beq.n	8006612 <_dtoa_r+0xb9a>
 800652e:	3201      	adds	r2, #1
 8006530:	701a      	strb	r2, [r3, #0]
 8006532:	e746      	b.n	80063c2 <_dtoa_r+0x94a>
 8006534:	2a00      	cmp	r2, #0
 8006536:	dd07      	ble.n	8006548 <_dtoa_r+0xad0>
 8006538:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800653c:	d0ed      	beq.n	800651a <_dtoa_r+0xaa2>
 800653e:	f10a 0301 	add.w	r3, sl, #1
 8006542:	f88b 3000 	strb.w	r3, [fp]
 8006546:	e73c      	b.n	80063c2 <_dtoa_r+0x94a>
 8006548:	9b05      	ldr	r3, [sp, #20]
 800654a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800654e:	4599      	cmp	r9, r3
 8006550:	d047      	beq.n	80065e2 <_dtoa_r+0xb6a>
 8006552:	ee18 1a10 	vmov	r1, s16
 8006556:	2300      	movs	r3, #0
 8006558:	220a      	movs	r2, #10
 800655a:	4620      	mov	r0, r4
 800655c:	f000 f90c 	bl	8006778 <__multadd>
 8006560:	45b8      	cmp	r8, r7
 8006562:	ee08 0a10 	vmov	s16, r0
 8006566:	f04f 0300 	mov.w	r3, #0
 800656a:	f04f 020a 	mov.w	r2, #10
 800656e:	4641      	mov	r1, r8
 8006570:	4620      	mov	r0, r4
 8006572:	d106      	bne.n	8006582 <_dtoa_r+0xb0a>
 8006574:	f000 f900 	bl	8006778 <__multadd>
 8006578:	4680      	mov	r8, r0
 800657a:	4607      	mov	r7, r0
 800657c:	f109 0901 	add.w	r9, r9, #1
 8006580:	e772      	b.n	8006468 <_dtoa_r+0x9f0>
 8006582:	f000 f8f9 	bl	8006778 <__multadd>
 8006586:	4639      	mov	r1, r7
 8006588:	4680      	mov	r8, r0
 800658a:	2300      	movs	r3, #0
 800658c:	220a      	movs	r2, #10
 800658e:	4620      	mov	r0, r4
 8006590:	f000 f8f2 	bl	8006778 <__multadd>
 8006594:	4607      	mov	r7, r0
 8006596:	e7f1      	b.n	800657c <_dtoa_r+0xb04>
 8006598:	9b03      	ldr	r3, [sp, #12]
 800659a:	9302      	str	r3, [sp, #8]
 800659c:	9d01      	ldr	r5, [sp, #4]
 800659e:	ee18 0a10 	vmov	r0, s16
 80065a2:	4631      	mov	r1, r6
 80065a4:	f7ff f9dc 	bl	8005960 <quorem>
 80065a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80065ac:	9b01      	ldr	r3, [sp, #4]
 80065ae:	f805 ab01 	strb.w	sl, [r5], #1
 80065b2:	1aea      	subs	r2, r5, r3
 80065b4:	9b02      	ldr	r3, [sp, #8]
 80065b6:	4293      	cmp	r3, r2
 80065b8:	dd09      	ble.n	80065ce <_dtoa_r+0xb56>
 80065ba:	ee18 1a10 	vmov	r1, s16
 80065be:	2300      	movs	r3, #0
 80065c0:	220a      	movs	r2, #10
 80065c2:	4620      	mov	r0, r4
 80065c4:	f000 f8d8 	bl	8006778 <__multadd>
 80065c8:	ee08 0a10 	vmov	s16, r0
 80065cc:	e7e7      	b.n	800659e <_dtoa_r+0xb26>
 80065ce:	9b02      	ldr	r3, [sp, #8]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	bfc8      	it	gt
 80065d4:	461d      	movgt	r5, r3
 80065d6:	9b01      	ldr	r3, [sp, #4]
 80065d8:	bfd8      	it	le
 80065da:	2501      	movle	r5, #1
 80065dc:	441d      	add	r5, r3
 80065de:	f04f 0800 	mov.w	r8, #0
 80065e2:	ee18 1a10 	vmov	r1, s16
 80065e6:	2201      	movs	r2, #1
 80065e8:	4620      	mov	r0, r4
 80065ea:	f000 fa75 	bl	8006ad8 <__lshift>
 80065ee:	4631      	mov	r1, r6
 80065f0:	ee08 0a10 	vmov	s16, r0
 80065f4:	f000 fae0 	bl	8006bb8 <__mcmp>
 80065f8:	2800      	cmp	r0, #0
 80065fa:	dc91      	bgt.n	8006520 <_dtoa_r+0xaa8>
 80065fc:	d102      	bne.n	8006604 <_dtoa_r+0xb8c>
 80065fe:	f01a 0f01 	tst.w	sl, #1
 8006602:	d18d      	bne.n	8006520 <_dtoa_r+0xaa8>
 8006604:	462b      	mov	r3, r5
 8006606:	461d      	mov	r5, r3
 8006608:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800660c:	2a30      	cmp	r2, #48	; 0x30
 800660e:	d0fa      	beq.n	8006606 <_dtoa_r+0xb8e>
 8006610:	e6d7      	b.n	80063c2 <_dtoa_r+0x94a>
 8006612:	9a01      	ldr	r2, [sp, #4]
 8006614:	429a      	cmp	r2, r3
 8006616:	d184      	bne.n	8006522 <_dtoa_r+0xaaa>
 8006618:	9b00      	ldr	r3, [sp, #0]
 800661a:	3301      	adds	r3, #1
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	2331      	movs	r3, #49	; 0x31
 8006620:	7013      	strb	r3, [r2, #0]
 8006622:	e6ce      	b.n	80063c2 <_dtoa_r+0x94a>
 8006624:	4b09      	ldr	r3, [pc, #36]	; (800664c <_dtoa_r+0xbd4>)
 8006626:	f7ff ba95 	b.w	8005b54 <_dtoa_r+0xdc>
 800662a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800662c:	2b00      	cmp	r3, #0
 800662e:	f47f aa6e 	bne.w	8005b0e <_dtoa_r+0x96>
 8006632:	4b07      	ldr	r3, [pc, #28]	; (8006650 <_dtoa_r+0xbd8>)
 8006634:	f7ff ba8e 	b.w	8005b54 <_dtoa_r+0xdc>
 8006638:	9b02      	ldr	r3, [sp, #8]
 800663a:	2b00      	cmp	r3, #0
 800663c:	dcae      	bgt.n	800659c <_dtoa_r+0xb24>
 800663e:	9b06      	ldr	r3, [sp, #24]
 8006640:	2b02      	cmp	r3, #2
 8006642:	f73f aea8 	bgt.w	8006396 <_dtoa_r+0x91e>
 8006646:	e7a9      	b.n	800659c <_dtoa_r+0xb24>
 8006648:	0800971d 	.word	0x0800971d
 800664c:	080098a1 	.word	0x080098a1
 8006650:	0800969e 	.word	0x0800969e

08006654 <_localeconv_r>:
 8006654:	4800      	ldr	r0, [pc, #0]	; (8006658 <_localeconv_r+0x4>)
 8006656:	4770      	bx	lr
 8006658:	2000015c 	.word	0x2000015c

0800665c <_lseek_r>:
 800665c:	b538      	push	{r3, r4, r5, lr}
 800665e:	4d07      	ldr	r5, [pc, #28]	; (800667c <_lseek_r+0x20>)
 8006660:	4604      	mov	r4, r0
 8006662:	4608      	mov	r0, r1
 8006664:	4611      	mov	r1, r2
 8006666:	2200      	movs	r2, #0
 8006668:	602a      	str	r2, [r5, #0]
 800666a:	461a      	mov	r2, r3
 800666c:	f7fa fdf4 	bl	8001258 <_lseek>
 8006670:	1c43      	adds	r3, r0, #1
 8006672:	d102      	bne.n	800667a <_lseek_r+0x1e>
 8006674:	682b      	ldr	r3, [r5, #0]
 8006676:	b103      	cbz	r3, 800667a <_lseek_r+0x1e>
 8006678:	6023      	str	r3, [r4, #0]
 800667a:	bd38      	pop	{r3, r4, r5, pc}
 800667c:	20011a94 	.word	0x20011a94

08006680 <memcpy>:
 8006680:	440a      	add	r2, r1
 8006682:	4291      	cmp	r1, r2
 8006684:	f100 33ff 	add.w	r3, r0, #4294967295
 8006688:	d100      	bne.n	800668c <memcpy+0xc>
 800668a:	4770      	bx	lr
 800668c:	b510      	push	{r4, lr}
 800668e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006692:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006696:	4291      	cmp	r1, r2
 8006698:	d1f9      	bne.n	800668e <memcpy+0xe>
 800669a:	bd10      	pop	{r4, pc}

0800669c <__malloc_lock>:
 800669c:	4801      	ldr	r0, [pc, #4]	; (80066a4 <__malloc_lock+0x8>)
 800669e:	f001 bb87 	b.w	8007db0 <__retarget_lock_acquire_recursive>
 80066a2:	bf00      	nop
 80066a4:	20011a98 	.word	0x20011a98

080066a8 <__malloc_unlock>:
 80066a8:	4801      	ldr	r0, [pc, #4]	; (80066b0 <__malloc_unlock+0x8>)
 80066aa:	f001 bb82 	b.w	8007db2 <__retarget_lock_release_recursive>
 80066ae:	bf00      	nop
 80066b0:	20011a98 	.word	0x20011a98

080066b4 <_Balloc>:
 80066b4:	b570      	push	{r4, r5, r6, lr}
 80066b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80066b8:	4604      	mov	r4, r0
 80066ba:	460d      	mov	r5, r1
 80066bc:	b976      	cbnz	r6, 80066dc <_Balloc+0x28>
 80066be:	2010      	movs	r0, #16
 80066c0:	f7fe fb30 	bl	8004d24 <malloc>
 80066c4:	4602      	mov	r2, r0
 80066c6:	6260      	str	r0, [r4, #36]	; 0x24
 80066c8:	b920      	cbnz	r0, 80066d4 <_Balloc+0x20>
 80066ca:	4b18      	ldr	r3, [pc, #96]	; (800672c <_Balloc+0x78>)
 80066cc:	4818      	ldr	r0, [pc, #96]	; (8006730 <_Balloc+0x7c>)
 80066ce:	2166      	movs	r1, #102	; 0x66
 80066d0:	f001 f986 	bl	80079e0 <__assert_func>
 80066d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066d8:	6006      	str	r6, [r0, #0]
 80066da:	60c6      	str	r6, [r0, #12]
 80066dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80066de:	68f3      	ldr	r3, [r6, #12]
 80066e0:	b183      	cbz	r3, 8006704 <_Balloc+0x50>
 80066e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066e4:	68db      	ldr	r3, [r3, #12]
 80066e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80066ea:	b9b8      	cbnz	r0, 800671c <_Balloc+0x68>
 80066ec:	2101      	movs	r1, #1
 80066ee:	fa01 f605 	lsl.w	r6, r1, r5
 80066f2:	1d72      	adds	r2, r6, #5
 80066f4:	0092      	lsls	r2, r2, #2
 80066f6:	4620      	mov	r0, r4
 80066f8:	f000 fb60 	bl	8006dbc <_calloc_r>
 80066fc:	b160      	cbz	r0, 8006718 <_Balloc+0x64>
 80066fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006702:	e00e      	b.n	8006722 <_Balloc+0x6e>
 8006704:	2221      	movs	r2, #33	; 0x21
 8006706:	2104      	movs	r1, #4
 8006708:	4620      	mov	r0, r4
 800670a:	f000 fb57 	bl	8006dbc <_calloc_r>
 800670e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006710:	60f0      	str	r0, [r6, #12]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1e4      	bne.n	80066e2 <_Balloc+0x2e>
 8006718:	2000      	movs	r0, #0
 800671a:	bd70      	pop	{r4, r5, r6, pc}
 800671c:	6802      	ldr	r2, [r0, #0]
 800671e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006722:	2300      	movs	r3, #0
 8006724:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006728:	e7f7      	b.n	800671a <_Balloc+0x66>
 800672a:	bf00      	nop
 800672c:	080096ab 	.word	0x080096ab
 8006730:	0800972e 	.word	0x0800972e

08006734 <_Bfree>:
 8006734:	b570      	push	{r4, r5, r6, lr}
 8006736:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006738:	4605      	mov	r5, r0
 800673a:	460c      	mov	r4, r1
 800673c:	b976      	cbnz	r6, 800675c <_Bfree+0x28>
 800673e:	2010      	movs	r0, #16
 8006740:	f7fe faf0 	bl	8004d24 <malloc>
 8006744:	4602      	mov	r2, r0
 8006746:	6268      	str	r0, [r5, #36]	; 0x24
 8006748:	b920      	cbnz	r0, 8006754 <_Bfree+0x20>
 800674a:	4b09      	ldr	r3, [pc, #36]	; (8006770 <_Bfree+0x3c>)
 800674c:	4809      	ldr	r0, [pc, #36]	; (8006774 <_Bfree+0x40>)
 800674e:	218a      	movs	r1, #138	; 0x8a
 8006750:	f001 f946 	bl	80079e0 <__assert_func>
 8006754:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006758:	6006      	str	r6, [r0, #0]
 800675a:	60c6      	str	r6, [r0, #12]
 800675c:	b13c      	cbz	r4, 800676e <_Bfree+0x3a>
 800675e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006760:	6862      	ldr	r2, [r4, #4]
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006768:	6021      	str	r1, [r4, #0]
 800676a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800676e:	bd70      	pop	{r4, r5, r6, pc}
 8006770:	080096ab 	.word	0x080096ab
 8006774:	0800972e 	.word	0x0800972e

08006778 <__multadd>:
 8006778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800677c:	690d      	ldr	r5, [r1, #16]
 800677e:	4607      	mov	r7, r0
 8006780:	460c      	mov	r4, r1
 8006782:	461e      	mov	r6, r3
 8006784:	f101 0c14 	add.w	ip, r1, #20
 8006788:	2000      	movs	r0, #0
 800678a:	f8dc 3000 	ldr.w	r3, [ip]
 800678e:	b299      	uxth	r1, r3
 8006790:	fb02 6101 	mla	r1, r2, r1, r6
 8006794:	0c1e      	lsrs	r6, r3, #16
 8006796:	0c0b      	lsrs	r3, r1, #16
 8006798:	fb02 3306 	mla	r3, r2, r6, r3
 800679c:	b289      	uxth	r1, r1
 800679e:	3001      	adds	r0, #1
 80067a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80067a4:	4285      	cmp	r5, r0
 80067a6:	f84c 1b04 	str.w	r1, [ip], #4
 80067aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80067ae:	dcec      	bgt.n	800678a <__multadd+0x12>
 80067b0:	b30e      	cbz	r6, 80067f6 <__multadd+0x7e>
 80067b2:	68a3      	ldr	r3, [r4, #8]
 80067b4:	42ab      	cmp	r3, r5
 80067b6:	dc19      	bgt.n	80067ec <__multadd+0x74>
 80067b8:	6861      	ldr	r1, [r4, #4]
 80067ba:	4638      	mov	r0, r7
 80067bc:	3101      	adds	r1, #1
 80067be:	f7ff ff79 	bl	80066b4 <_Balloc>
 80067c2:	4680      	mov	r8, r0
 80067c4:	b928      	cbnz	r0, 80067d2 <__multadd+0x5a>
 80067c6:	4602      	mov	r2, r0
 80067c8:	4b0c      	ldr	r3, [pc, #48]	; (80067fc <__multadd+0x84>)
 80067ca:	480d      	ldr	r0, [pc, #52]	; (8006800 <__multadd+0x88>)
 80067cc:	21b5      	movs	r1, #181	; 0xb5
 80067ce:	f001 f907 	bl	80079e0 <__assert_func>
 80067d2:	6922      	ldr	r2, [r4, #16]
 80067d4:	3202      	adds	r2, #2
 80067d6:	f104 010c 	add.w	r1, r4, #12
 80067da:	0092      	lsls	r2, r2, #2
 80067dc:	300c      	adds	r0, #12
 80067de:	f7ff ff4f 	bl	8006680 <memcpy>
 80067e2:	4621      	mov	r1, r4
 80067e4:	4638      	mov	r0, r7
 80067e6:	f7ff ffa5 	bl	8006734 <_Bfree>
 80067ea:	4644      	mov	r4, r8
 80067ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80067f0:	3501      	adds	r5, #1
 80067f2:	615e      	str	r6, [r3, #20]
 80067f4:	6125      	str	r5, [r4, #16]
 80067f6:	4620      	mov	r0, r4
 80067f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067fc:	0800971d 	.word	0x0800971d
 8006800:	0800972e 	.word	0x0800972e

08006804 <__hi0bits>:
 8006804:	0c03      	lsrs	r3, r0, #16
 8006806:	041b      	lsls	r3, r3, #16
 8006808:	b9d3      	cbnz	r3, 8006840 <__hi0bits+0x3c>
 800680a:	0400      	lsls	r0, r0, #16
 800680c:	2310      	movs	r3, #16
 800680e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006812:	bf04      	itt	eq
 8006814:	0200      	lsleq	r0, r0, #8
 8006816:	3308      	addeq	r3, #8
 8006818:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800681c:	bf04      	itt	eq
 800681e:	0100      	lsleq	r0, r0, #4
 8006820:	3304      	addeq	r3, #4
 8006822:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006826:	bf04      	itt	eq
 8006828:	0080      	lsleq	r0, r0, #2
 800682a:	3302      	addeq	r3, #2
 800682c:	2800      	cmp	r0, #0
 800682e:	db05      	blt.n	800683c <__hi0bits+0x38>
 8006830:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006834:	f103 0301 	add.w	r3, r3, #1
 8006838:	bf08      	it	eq
 800683a:	2320      	moveq	r3, #32
 800683c:	4618      	mov	r0, r3
 800683e:	4770      	bx	lr
 8006840:	2300      	movs	r3, #0
 8006842:	e7e4      	b.n	800680e <__hi0bits+0xa>

08006844 <__lo0bits>:
 8006844:	6803      	ldr	r3, [r0, #0]
 8006846:	f013 0207 	ands.w	r2, r3, #7
 800684a:	4601      	mov	r1, r0
 800684c:	d00b      	beq.n	8006866 <__lo0bits+0x22>
 800684e:	07da      	lsls	r2, r3, #31
 8006850:	d423      	bmi.n	800689a <__lo0bits+0x56>
 8006852:	0798      	lsls	r0, r3, #30
 8006854:	bf49      	itett	mi
 8006856:	085b      	lsrmi	r3, r3, #1
 8006858:	089b      	lsrpl	r3, r3, #2
 800685a:	2001      	movmi	r0, #1
 800685c:	600b      	strmi	r3, [r1, #0]
 800685e:	bf5c      	itt	pl
 8006860:	600b      	strpl	r3, [r1, #0]
 8006862:	2002      	movpl	r0, #2
 8006864:	4770      	bx	lr
 8006866:	b298      	uxth	r0, r3
 8006868:	b9a8      	cbnz	r0, 8006896 <__lo0bits+0x52>
 800686a:	0c1b      	lsrs	r3, r3, #16
 800686c:	2010      	movs	r0, #16
 800686e:	b2da      	uxtb	r2, r3
 8006870:	b90a      	cbnz	r2, 8006876 <__lo0bits+0x32>
 8006872:	3008      	adds	r0, #8
 8006874:	0a1b      	lsrs	r3, r3, #8
 8006876:	071a      	lsls	r2, r3, #28
 8006878:	bf04      	itt	eq
 800687a:	091b      	lsreq	r3, r3, #4
 800687c:	3004      	addeq	r0, #4
 800687e:	079a      	lsls	r2, r3, #30
 8006880:	bf04      	itt	eq
 8006882:	089b      	lsreq	r3, r3, #2
 8006884:	3002      	addeq	r0, #2
 8006886:	07da      	lsls	r2, r3, #31
 8006888:	d403      	bmi.n	8006892 <__lo0bits+0x4e>
 800688a:	085b      	lsrs	r3, r3, #1
 800688c:	f100 0001 	add.w	r0, r0, #1
 8006890:	d005      	beq.n	800689e <__lo0bits+0x5a>
 8006892:	600b      	str	r3, [r1, #0]
 8006894:	4770      	bx	lr
 8006896:	4610      	mov	r0, r2
 8006898:	e7e9      	b.n	800686e <__lo0bits+0x2a>
 800689a:	2000      	movs	r0, #0
 800689c:	4770      	bx	lr
 800689e:	2020      	movs	r0, #32
 80068a0:	4770      	bx	lr
	...

080068a4 <__i2b>:
 80068a4:	b510      	push	{r4, lr}
 80068a6:	460c      	mov	r4, r1
 80068a8:	2101      	movs	r1, #1
 80068aa:	f7ff ff03 	bl	80066b4 <_Balloc>
 80068ae:	4602      	mov	r2, r0
 80068b0:	b928      	cbnz	r0, 80068be <__i2b+0x1a>
 80068b2:	4b05      	ldr	r3, [pc, #20]	; (80068c8 <__i2b+0x24>)
 80068b4:	4805      	ldr	r0, [pc, #20]	; (80068cc <__i2b+0x28>)
 80068b6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80068ba:	f001 f891 	bl	80079e0 <__assert_func>
 80068be:	2301      	movs	r3, #1
 80068c0:	6144      	str	r4, [r0, #20]
 80068c2:	6103      	str	r3, [r0, #16]
 80068c4:	bd10      	pop	{r4, pc}
 80068c6:	bf00      	nop
 80068c8:	0800971d 	.word	0x0800971d
 80068cc:	0800972e 	.word	0x0800972e

080068d0 <__multiply>:
 80068d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068d4:	4691      	mov	r9, r2
 80068d6:	690a      	ldr	r2, [r1, #16]
 80068d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80068dc:	429a      	cmp	r2, r3
 80068de:	bfb8      	it	lt
 80068e0:	460b      	movlt	r3, r1
 80068e2:	460c      	mov	r4, r1
 80068e4:	bfbc      	itt	lt
 80068e6:	464c      	movlt	r4, r9
 80068e8:	4699      	movlt	r9, r3
 80068ea:	6927      	ldr	r7, [r4, #16]
 80068ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80068f0:	68a3      	ldr	r3, [r4, #8]
 80068f2:	6861      	ldr	r1, [r4, #4]
 80068f4:	eb07 060a 	add.w	r6, r7, sl
 80068f8:	42b3      	cmp	r3, r6
 80068fa:	b085      	sub	sp, #20
 80068fc:	bfb8      	it	lt
 80068fe:	3101      	addlt	r1, #1
 8006900:	f7ff fed8 	bl	80066b4 <_Balloc>
 8006904:	b930      	cbnz	r0, 8006914 <__multiply+0x44>
 8006906:	4602      	mov	r2, r0
 8006908:	4b44      	ldr	r3, [pc, #272]	; (8006a1c <__multiply+0x14c>)
 800690a:	4845      	ldr	r0, [pc, #276]	; (8006a20 <__multiply+0x150>)
 800690c:	f240 115d 	movw	r1, #349	; 0x15d
 8006910:	f001 f866 	bl	80079e0 <__assert_func>
 8006914:	f100 0514 	add.w	r5, r0, #20
 8006918:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800691c:	462b      	mov	r3, r5
 800691e:	2200      	movs	r2, #0
 8006920:	4543      	cmp	r3, r8
 8006922:	d321      	bcc.n	8006968 <__multiply+0x98>
 8006924:	f104 0314 	add.w	r3, r4, #20
 8006928:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800692c:	f109 0314 	add.w	r3, r9, #20
 8006930:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006934:	9202      	str	r2, [sp, #8]
 8006936:	1b3a      	subs	r2, r7, r4
 8006938:	3a15      	subs	r2, #21
 800693a:	f022 0203 	bic.w	r2, r2, #3
 800693e:	3204      	adds	r2, #4
 8006940:	f104 0115 	add.w	r1, r4, #21
 8006944:	428f      	cmp	r7, r1
 8006946:	bf38      	it	cc
 8006948:	2204      	movcc	r2, #4
 800694a:	9201      	str	r2, [sp, #4]
 800694c:	9a02      	ldr	r2, [sp, #8]
 800694e:	9303      	str	r3, [sp, #12]
 8006950:	429a      	cmp	r2, r3
 8006952:	d80c      	bhi.n	800696e <__multiply+0x9e>
 8006954:	2e00      	cmp	r6, #0
 8006956:	dd03      	ble.n	8006960 <__multiply+0x90>
 8006958:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800695c:	2b00      	cmp	r3, #0
 800695e:	d05a      	beq.n	8006a16 <__multiply+0x146>
 8006960:	6106      	str	r6, [r0, #16]
 8006962:	b005      	add	sp, #20
 8006964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006968:	f843 2b04 	str.w	r2, [r3], #4
 800696c:	e7d8      	b.n	8006920 <__multiply+0x50>
 800696e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006972:	f1ba 0f00 	cmp.w	sl, #0
 8006976:	d024      	beq.n	80069c2 <__multiply+0xf2>
 8006978:	f104 0e14 	add.w	lr, r4, #20
 800697c:	46a9      	mov	r9, r5
 800697e:	f04f 0c00 	mov.w	ip, #0
 8006982:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006986:	f8d9 1000 	ldr.w	r1, [r9]
 800698a:	fa1f fb82 	uxth.w	fp, r2
 800698e:	b289      	uxth	r1, r1
 8006990:	fb0a 110b 	mla	r1, sl, fp, r1
 8006994:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006998:	f8d9 2000 	ldr.w	r2, [r9]
 800699c:	4461      	add	r1, ip
 800699e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80069a2:	fb0a c20b 	mla	r2, sl, fp, ip
 80069a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80069aa:	b289      	uxth	r1, r1
 80069ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80069b0:	4577      	cmp	r7, lr
 80069b2:	f849 1b04 	str.w	r1, [r9], #4
 80069b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80069ba:	d8e2      	bhi.n	8006982 <__multiply+0xb2>
 80069bc:	9a01      	ldr	r2, [sp, #4]
 80069be:	f845 c002 	str.w	ip, [r5, r2]
 80069c2:	9a03      	ldr	r2, [sp, #12]
 80069c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80069c8:	3304      	adds	r3, #4
 80069ca:	f1b9 0f00 	cmp.w	r9, #0
 80069ce:	d020      	beq.n	8006a12 <__multiply+0x142>
 80069d0:	6829      	ldr	r1, [r5, #0]
 80069d2:	f104 0c14 	add.w	ip, r4, #20
 80069d6:	46ae      	mov	lr, r5
 80069d8:	f04f 0a00 	mov.w	sl, #0
 80069dc:	f8bc b000 	ldrh.w	fp, [ip]
 80069e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80069e4:	fb09 220b 	mla	r2, r9, fp, r2
 80069e8:	4492      	add	sl, r2
 80069ea:	b289      	uxth	r1, r1
 80069ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80069f0:	f84e 1b04 	str.w	r1, [lr], #4
 80069f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80069f8:	f8be 1000 	ldrh.w	r1, [lr]
 80069fc:	0c12      	lsrs	r2, r2, #16
 80069fe:	fb09 1102 	mla	r1, r9, r2, r1
 8006a02:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006a06:	4567      	cmp	r7, ip
 8006a08:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006a0c:	d8e6      	bhi.n	80069dc <__multiply+0x10c>
 8006a0e:	9a01      	ldr	r2, [sp, #4]
 8006a10:	50a9      	str	r1, [r5, r2]
 8006a12:	3504      	adds	r5, #4
 8006a14:	e79a      	b.n	800694c <__multiply+0x7c>
 8006a16:	3e01      	subs	r6, #1
 8006a18:	e79c      	b.n	8006954 <__multiply+0x84>
 8006a1a:	bf00      	nop
 8006a1c:	0800971d 	.word	0x0800971d
 8006a20:	0800972e 	.word	0x0800972e

08006a24 <__pow5mult>:
 8006a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a28:	4615      	mov	r5, r2
 8006a2a:	f012 0203 	ands.w	r2, r2, #3
 8006a2e:	4606      	mov	r6, r0
 8006a30:	460f      	mov	r7, r1
 8006a32:	d007      	beq.n	8006a44 <__pow5mult+0x20>
 8006a34:	4c25      	ldr	r4, [pc, #148]	; (8006acc <__pow5mult+0xa8>)
 8006a36:	3a01      	subs	r2, #1
 8006a38:	2300      	movs	r3, #0
 8006a3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a3e:	f7ff fe9b 	bl	8006778 <__multadd>
 8006a42:	4607      	mov	r7, r0
 8006a44:	10ad      	asrs	r5, r5, #2
 8006a46:	d03d      	beq.n	8006ac4 <__pow5mult+0xa0>
 8006a48:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006a4a:	b97c      	cbnz	r4, 8006a6c <__pow5mult+0x48>
 8006a4c:	2010      	movs	r0, #16
 8006a4e:	f7fe f969 	bl	8004d24 <malloc>
 8006a52:	4602      	mov	r2, r0
 8006a54:	6270      	str	r0, [r6, #36]	; 0x24
 8006a56:	b928      	cbnz	r0, 8006a64 <__pow5mult+0x40>
 8006a58:	4b1d      	ldr	r3, [pc, #116]	; (8006ad0 <__pow5mult+0xac>)
 8006a5a:	481e      	ldr	r0, [pc, #120]	; (8006ad4 <__pow5mult+0xb0>)
 8006a5c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006a60:	f000 ffbe 	bl	80079e0 <__assert_func>
 8006a64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a68:	6004      	str	r4, [r0, #0]
 8006a6a:	60c4      	str	r4, [r0, #12]
 8006a6c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006a70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a74:	b94c      	cbnz	r4, 8006a8a <__pow5mult+0x66>
 8006a76:	f240 2171 	movw	r1, #625	; 0x271
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	f7ff ff12 	bl	80068a4 <__i2b>
 8006a80:	2300      	movs	r3, #0
 8006a82:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a86:	4604      	mov	r4, r0
 8006a88:	6003      	str	r3, [r0, #0]
 8006a8a:	f04f 0900 	mov.w	r9, #0
 8006a8e:	07eb      	lsls	r3, r5, #31
 8006a90:	d50a      	bpl.n	8006aa8 <__pow5mult+0x84>
 8006a92:	4639      	mov	r1, r7
 8006a94:	4622      	mov	r2, r4
 8006a96:	4630      	mov	r0, r6
 8006a98:	f7ff ff1a 	bl	80068d0 <__multiply>
 8006a9c:	4639      	mov	r1, r7
 8006a9e:	4680      	mov	r8, r0
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	f7ff fe47 	bl	8006734 <_Bfree>
 8006aa6:	4647      	mov	r7, r8
 8006aa8:	106d      	asrs	r5, r5, #1
 8006aaa:	d00b      	beq.n	8006ac4 <__pow5mult+0xa0>
 8006aac:	6820      	ldr	r0, [r4, #0]
 8006aae:	b938      	cbnz	r0, 8006ac0 <__pow5mult+0x9c>
 8006ab0:	4622      	mov	r2, r4
 8006ab2:	4621      	mov	r1, r4
 8006ab4:	4630      	mov	r0, r6
 8006ab6:	f7ff ff0b 	bl	80068d0 <__multiply>
 8006aba:	6020      	str	r0, [r4, #0]
 8006abc:	f8c0 9000 	str.w	r9, [r0]
 8006ac0:	4604      	mov	r4, r0
 8006ac2:	e7e4      	b.n	8006a8e <__pow5mult+0x6a>
 8006ac4:	4638      	mov	r0, r7
 8006ac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aca:	bf00      	nop
 8006acc:	08009880 	.word	0x08009880
 8006ad0:	080096ab 	.word	0x080096ab
 8006ad4:	0800972e 	.word	0x0800972e

08006ad8 <__lshift>:
 8006ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006adc:	460c      	mov	r4, r1
 8006ade:	6849      	ldr	r1, [r1, #4]
 8006ae0:	6923      	ldr	r3, [r4, #16]
 8006ae2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ae6:	68a3      	ldr	r3, [r4, #8]
 8006ae8:	4607      	mov	r7, r0
 8006aea:	4691      	mov	r9, r2
 8006aec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006af0:	f108 0601 	add.w	r6, r8, #1
 8006af4:	42b3      	cmp	r3, r6
 8006af6:	db0b      	blt.n	8006b10 <__lshift+0x38>
 8006af8:	4638      	mov	r0, r7
 8006afa:	f7ff fddb 	bl	80066b4 <_Balloc>
 8006afe:	4605      	mov	r5, r0
 8006b00:	b948      	cbnz	r0, 8006b16 <__lshift+0x3e>
 8006b02:	4602      	mov	r2, r0
 8006b04:	4b2a      	ldr	r3, [pc, #168]	; (8006bb0 <__lshift+0xd8>)
 8006b06:	482b      	ldr	r0, [pc, #172]	; (8006bb4 <__lshift+0xdc>)
 8006b08:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006b0c:	f000 ff68 	bl	80079e0 <__assert_func>
 8006b10:	3101      	adds	r1, #1
 8006b12:	005b      	lsls	r3, r3, #1
 8006b14:	e7ee      	b.n	8006af4 <__lshift+0x1c>
 8006b16:	2300      	movs	r3, #0
 8006b18:	f100 0114 	add.w	r1, r0, #20
 8006b1c:	f100 0210 	add.w	r2, r0, #16
 8006b20:	4618      	mov	r0, r3
 8006b22:	4553      	cmp	r3, sl
 8006b24:	db37      	blt.n	8006b96 <__lshift+0xbe>
 8006b26:	6920      	ldr	r0, [r4, #16]
 8006b28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b2c:	f104 0314 	add.w	r3, r4, #20
 8006b30:	f019 091f 	ands.w	r9, r9, #31
 8006b34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b38:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006b3c:	d02f      	beq.n	8006b9e <__lshift+0xc6>
 8006b3e:	f1c9 0e20 	rsb	lr, r9, #32
 8006b42:	468a      	mov	sl, r1
 8006b44:	f04f 0c00 	mov.w	ip, #0
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	fa02 f209 	lsl.w	r2, r2, r9
 8006b4e:	ea42 020c 	orr.w	r2, r2, ip
 8006b52:	f84a 2b04 	str.w	r2, [sl], #4
 8006b56:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b5a:	4298      	cmp	r0, r3
 8006b5c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006b60:	d8f2      	bhi.n	8006b48 <__lshift+0x70>
 8006b62:	1b03      	subs	r3, r0, r4
 8006b64:	3b15      	subs	r3, #21
 8006b66:	f023 0303 	bic.w	r3, r3, #3
 8006b6a:	3304      	adds	r3, #4
 8006b6c:	f104 0215 	add.w	r2, r4, #21
 8006b70:	4290      	cmp	r0, r2
 8006b72:	bf38      	it	cc
 8006b74:	2304      	movcc	r3, #4
 8006b76:	f841 c003 	str.w	ip, [r1, r3]
 8006b7a:	f1bc 0f00 	cmp.w	ip, #0
 8006b7e:	d001      	beq.n	8006b84 <__lshift+0xac>
 8006b80:	f108 0602 	add.w	r6, r8, #2
 8006b84:	3e01      	subs	r6, #1
 8006b86:	4638      	mov	r0, r7
 8006b88:	612e      	str	r6, [r5, #16]
 8006b8a:	4621      	mov	r1, r4
 8006b8c:	f7ff fdd2 	bl	8006734 <_Bfree>
 8006b90:	4628      	mov	r0, r5
 8006b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b96:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	e7c1      	b.n	8006b22 <__lshift+0x4a>
 8006b9e:	3904      	subs	r1, #4
 8006ba0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ba4:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ba8:	4298      	cmp	r0, r3
 8006baa:	d8f9      	bhi.n	8006ba0 <__lshift+0xc8>
 8006bac:	e7ea      	b.n	8006b84 <__lshift+0xac>
 8006bae:	bf00      	nop
 8006bb0:	0800971d 	.word	0x0800971d
 8006bb4:	0800972e 	.word	0x0800972e

08006bb8 <__mcmp>:
 8006bb8:	b530      	push	{r4, r5, lr}
 8006bba:	6902      	ldr	r2, [r0, #16]
 8006bbc:	690c      	ldr	r4, [r1, #16]
 8006bbe:	1b12      	subs	r2, r2, r4
 8006bc0:	d10e      	bne.n	8006be0 <__mcmp+0x28>
 8006bc2:	f100 0314 	add.w	r3, r0, #20
 8006bc6:	3114      	adds	r1, #20
 8006bc8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006bcc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006bd0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006bd4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006bd8:	42a5      	cmp	r5, r4
 8006bda:	d003      	beq.n	8006be4 <__mcmp+0x2c>
 8006bdc:	d305      	bcc.n	8006bea <__mcmp+0x32>
 8006bde:	2201      	movs	r2, #1
 8006be0:	4610      	mov	r0, r2
 8006be2:	bd30      	pop	{r4, r5, pc}
 8006be4:	4283      	cmp	r3, r0
 8006be6:	d3f3      	bcc.n	8006bd0 <__mcmp+0x18>
 8006be8:	e7fa      	b.n	8006be0 <__mcmp+0x28>
 8006bea:	f04f 32ff 	mov.w	r2, #4294967295
 8006bee:	e7f7      	b.n	8006be0 <__mcmp+0x28>

08006bf0 <__mdiff>:
 8006bf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bf4:	460c      	mov	r4, r1
 8006bf6:	4606      	mov	r6, r0
 8006bf8:	4611      	mov	r1, r2
 8006bfa:	4620      	mov	r0, r4
 8006bfc:	4690      	mov	r8, r2
 8006bfe:	f7ff ffdb 	bl	8006bb8 <__mcmp>
 8006c02:	1e05      	subs	r5, r0, #0
 8006c04:	d110      	bne.n	8006c28 <__mdiff+0x38>
 8006c06:	4629      	mov	r1, r5
 8006c08:	4630      	mov	r0, r6
 8006c0a:	f7ff fd53 	bl	80066b4 <_Balloc>
 8006c0e:	b930      	cbnz	r0, 8006c1e <__mdiff+0x2e>
 8006c10:	4b3a      	ldr	r3, [pc, #232]	; (8006cfc <__mdiff+0x10c>)
 8006c12:	4602      	mov	r2, r0
 8006c14:	f240 2132 	movw	r1, #562	; 0x232
 8006c18:	4839      	ldr	r0, [pc, #228]	; (8006d00 <__mdiff+0x110>)
 8006c1a:	f000 fee1 	bl	80079e0 <__assert_func>
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c28:	bfa4      	itt	ge
 8006c2a:	4643      	movge	r3, r8
 8006c2c:	46a0      	movge	r8, r4
 8006c2e:	4630      	mov	r0, r6
 8006c30:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006c34:	bfa6      	itte	ge
 8006c36:	461c      	movge	r4, r3
 8006c38:	2500      	movge	r5, #0
 8006c3a:	2501      	movlt	r5, #1
 8006c3c:	f7ff fd3a 	bl	80066b4 <_Balloc>
 8006c40:	b920      	cbnz	r0, 8006c4c <__mdiff+0x5c>
 8006c42:	4b2e      	ldr	r3, [pc, #184]	; (8006cfc <__mdiff+0x10c>)
 8006c44:	4602      	mov	r2, r0
 8006c46:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006c4a:	e7e5      	b.n	8006c18 <__mdiff+0x28>
 8006c4c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006c50:	6926      	ldr	r6, [r4, #16]
 8006c52:	60c5      	str	r5, [r0, #12]
 8006c54:	f104 0914 	add.w	r9, r4, #20
 8006c58:	f108 0514 	add.w	r5, r8, #20
 8006c5c:	f100 0e14 	add.w	lr, r0, #20
 8006c60:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006c64:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006c68:	f108 0210 	add.w	r2, r8, #16
 8006c6c:	46f2      	mov	sl, lr
 8006c6e:	2100      	movs	r1, #0
 8006c70:	f859 3b04 	ldr.w	r3, [r9], #4
 8006c74:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006c78:	fa1f f883 	uxth.w	r8, r3
 8006c7c:	fa11 f18b 	uxtah	r1, r1, fp
 8006c80:	0c1b      	lsrs	r3, r3, #16
 8006c82:	eba1 0808 	sub.w	r8, r1, r8
 8006c86:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006c8a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006c8e:	fa1f f888 	uxth.w	r8, r8
 8006c92:	1419      	asrs	r1, r3, #16
 8006c94:	454e      	cmp	r6, r9
 8006c96:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006c9a:	f84a 3b04 	str.w	r3, [sl], #4
 8006c9e:	d8e7      	bhi.n	8006c70 <__mdiff+0x80>
 8006ca0:	1b33      	subs	r3, r6, r4
 8006ca2:	3b15      	subs	r3, #21
 8006ca4:	f023 0303 	bic.w	r3, r3, #3
 8006ca8:	3304      	adds	r3, #4
 8006caa:	3415      	adds	r4, #21
 8006cac:	42a6      	cmp	r6, r4
 8006cae:	bf38      	it	cc
 8006cb0:	2304      	movcc	r3, #4
 8006cb2:	441d      	add	r5, r3
 8006cb4:	4473      	add	r3, lr
 8006cb6:	469e      	mov	lr, r3
 8006cb8:	462e      	mov	r6, r5
 8006cba:	4566      	cmp	r6, ip
 8006cbc:	d30e      	bcc.n	8006cdc <__mdiff+0xec>
 8006cbe:	f10c 0203 	add.w	r2, ip, #3
 8006cc2:	1b52      	subs	r2, r2, r5
 8006cc4:	f022 0203 	bic.w	r2, r2, #3
 8006cc8:	3d03      	subs	r5, #3
 8006cca:	45ac      	cmp	ip, r5
 8006ccc:	bf38      	it	cc
 8006cce:	2200      	movcc	r2, #0
 8006cd0:	441a      	add	r2, r3
 8006cd2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006cd6:	b17b      	cbz	r3, 8006cf8 <__mdiff+0x108>
 8006cd8:	6107      	str	r7, [r0, #16]
 8006cda:	e7a3      	b.n	8006c24 <__mdiff+0x34>
 8006cdc:	f856 8b04 	ldr.w	r8, [r6], #4
 8006ce0:	fa11 f288 	uxtah	r2, r1, r8
 8006ce4:	1414      	asrs	r4, r2, #16
 8006ce6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006cea:	b292      	uxth	r2, r2
 8006cec:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006cf0:	f84e 2b04 	str.w	r2, [lr], #4
 8006cf4:	1421      	asrs	r1, r4, #16
 8006cf6:	e7e0      	b.n	8006cba <__mdiff+0xca>
 8006cf8:	3f01      	subs	r7, #1
 8006cfa:	e7ea      	b.n	8006cd2 <__mdiff+0xe2>
 8006cfc:	0800971d 	.word	0x0800971d
 8006d00:	0800972e 	.word	0x0800972e

08006d04 <__d2b>:
 8006d04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d08:	4689      	mov	r9, r1
 8006d0a:	2101      	movs	r1, #1
 8006d0c:	ec57 6b10 	vmov	r6, r7, d0
 8006d10:	4690      	mov	r8, r2
 8006d12:	f7ff fccf 	bl	80066b4 <_Balloc>
 8006d16:	4604      	mov	r4, r0
 8006d18:	b930      	cbnz	r0, 8006d28 <__d2b+0x24>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	4b25      	ldr	r3, [pc, #148]	; (8006db4 <__d2b+0xb0>)
 8006d1e:	4826      	ldr	r0, [pc, #152]	; (8006db8 <__d2b+0xb4>)
 8006d20:	f240 310a 	movw	r1, #778	; 0x30a
 8006d24:	f000 fe5c 	bl	80079e0 <__assert_func>
 8006d28:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006d2c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d30:	bb35      	cbnz	r5, 8006d80 <__d2b+0x7c>
 8006d32:	2e00      	cmp	r6, #0
 8006d34:	9301      	str	r3, [sp, #4]
 8006d36:	d028      	beq.n	8006d8a <__d2b+0x86>
 8006d38:	4668      	mov	r0, sp
 8006d3a:	9600      	str	r6, [sp, #0]
 8006d3c:	f7ff fd82 	bl	8006844 <__lo0bits>
 8006d40:	9900      	ldr	r1, [sp, #0]
 8006d42:	b300      	cbz	r0, 8006d86 <__d2b+0x82>
 8006d44:	9a01      	ldr	r2, [sp, #4]
 8006d46:	f1c0 0320 	rsb	r3, r0, #32
 8006d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d4e:	430b      	orrs	r3, r1
 8006d50:	40c2      	lsrs	r2, r0
 8006d52:	6163      	str	r3, [r4, #20]
 8006d54:	9201      	str	r2, [sp, #4]
 8006d56:	9b01      	ldr	r3, [sp, #4]
 8006d58:	61a3      	str	r3, [r4, #24]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	bf14      	ite	ne
 8006d5e:	2202      	movne	r2, #2
 8006d60:	2201      	moveq	r2, #1
 8006d62:	6122      	str	r2, [r4, #16]
 8006d64:	b1d5      	cbz	r5, 8006d9c <__d2b+0x98>
 8006d66:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006d6a:	4405      	add	r5, r0
 8006d6c:	f8c9 5000 	str.w	r5, [r9]
 8006d70:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006d74:	f8c8 0000 	str.w	r0, [r8]
 8006d78:	4620      	mov	r0, r4
 8006d7a:	b003      	add	sp, #12
 8006d7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d84:	e7d5      	b.n	8006d32 <__d2b+0x2e>
 8006d86:	6161      	str	r1, [r4, #20]
 8006d88:	e7e5      	b.n	8006d56 <__d2b+0x52>
 8006d8a:	a801      	add	r0, sp, #4
 8006d8c:	f7ff fd5a 	bl	8006844 <__lo0bits>
 8006d90:	9b01      	ldr	r3, [sp, #4]
 8006d92:	6163      	str	r3, [r4, #20]
 8006d94:	2201      	movs	r2, #1
 8006d96:	6122      	str	r2, [r4, #16]
 8006d98:	3020      	adds	r0, #32
 8006d9a:	e7e3      	b.n	8006d64 <__d2b+0x60>
 8006d9c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006da0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006da4:	f8c9 0000 	str.w	r0, [r9]
 8006da8:	6918      	ldr	r0, [r3, #16]
 8006daa:	f7ff fd2b 	bl	8006804 <__hi0bits>
 8006dae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006db2:	e7df      	b.n	8006d74 <__d2b+0x70>
 8006db4:	0800971d 	.word	0x0800971d
 8006db8:	0800972e 	.word	0x0800972e

08006dbc <_calloc_r>:
 8006dbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006dbe:	fba1 2402 	umull	r2, r4, r1, r2
 8006dc2:	b94c      	cbnz	r4, 8006dd8 <_calloc_r+0x1c>
 8006dc4:	4611      	mov	r1, r2
 8006dc6:	9201      	str	r2, [sp, #4]
 8006dc8:	f7fe f828 	bl	8004e1c <_malloc_r>
 8006dcc:	9a01      	ldr	r2, [sp, #4]
 8006dce:	4605      	mov	r5, r0
 8006dd0:	b930      	cbnz	r0, 8006de0 <_calloc_r+0x24>
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	b003      	add	sp, #12
 8006dd6:	bd30      	pop	{r4, r5, pc}
 8006dd8:	220c      	movs	r2, #12
 8006dda:	6002      	str	r2, [r0, #0]
 8006ddc:	2500      	movs	r5, #0
 8006dde:	e7f8      	b.n	8006dd2 <_calloc_r+0x16>
 8006de0:	4621      	mov	r1, r4
 8006de2:	f7fd ffa7 	bl	8004d34 <memset>
 8006de6:	e7f4      	b.n	8006dd2 <_calloc_r+0x16>

08006de8 <__ssputs_r>:
 8006de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dec:	688e      	ldr	r6, [r1, #8]
 8006dee:	429e      	cmp	r6, r3
 8006df0:	4682      	mov	sl, r0
 8006df2:	460c      	mov	r4, r1
 8006df4:	4690      	mov	r8, r2
 8006df6:	461f      	mov	r7, r3
 8006df8:	d838      	bhi.n	8006e6c <__ssputs_r+0x84>
 8006dfa:	898a      	ldrh	r2, [r1, #12]
 8006dfc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006e00:	d032      	beq.n	8006e68 <__ssputs_r+0x80>
 8006e02:	6825      	ldr	r5, [r4, #0]
 8006e04:	6909      	ldr	r1, [r1, #16]
 8006e06:	eba5 0901 	sub.w	r9, r5, r1
 8006e0a:	6965      	ldr	r5, [r4, #20]
 8006e0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e14:	3301      	adds	r3, #1
 8006e16:	444b      	add	r3, r9
 8006e18:	106d      	asrs	r5, r5, #1
 8006e1a:	429d      	cmp	r5, r3
 8006e1c:	bf38      	it	cc
 8006e1e:	461d      	movcc	r5, r3
 8006e20:	0553      	lsls	r3, r2, #21
 8006e22:	d531      	bpl.n	8006e88 <__ssputs_r+0xa0>
 8006e24:	4629      	mov	r1, r5
 8006e26:	f7fd fff9 	bl	8004e1c <_malloc_r>
 8006e2a:	4606      	mov	r6, r0
 8006e2c:	b950      	cbnz	r0, 8006e44 <__ssputs_r+0x5c>
 8006e2e:	230c      	movs	r3, #12
 8006e30:	f8ca 3000 	str.w	r3, [sl]
 8006e34:	89a3      	ldrh	r3, [r4, #12]
 8006e36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e3a:	81a3      	strh	r3, [r4, #12]
 8006e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e44:	6921      	ldr	r1, [r4, #16]
 8006e46:	464a      	mov	r2, r9
 8006e48:	f7ff fc1a 	bl	8006680 <memcpy>
 8006e4c:	89a3      	ldrh	r3, [r4, #12]
 8006e4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006e52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e56:	81a3      	strh	r3, [r4, #12]
 8006e58:	6126      	str	r6, [r4, #16]
 8006e5a:	6165      	str	r5, [r4, #20]
 8006e5c:	444e      	add	r6, r9
 8006e5e:	eba5 0509 	sub.w	r5, r5, r9
 8006e62:	6026      	str	r6, [r4, #0]
 8006e64:	60a5      	str	r5, [r4, #8]
 8006e66:	463e      	mov	r6, r7
 8006e68:	42be      	cmp	r6, r7
 8006e6a:	d900      	bls.n	8006e6e <__ssputs_r+0x86>
 8006e6c:	463e      	mov	r6, r7
 8006e6e:	6820      	ldr	r0, [r4, #0]
 8006e70:	4632      	mov	r2, r6
 8006e72:	4641      	mov	r1, r8
 8006e74:	f000 ffb0 	bl	8007dd8 <memmove>
 8006e78:	68a3      	ldr	r3, [r4, #8]
 8006e7a:	1b9b      	subs	r3, r3, r6
 8006e7c:	60a3      	str	r3, [r4, #8]
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	4433      	add	r3, r6
 8006e82:	6023      	str	r3, [r4, #0]
 8006e84:	2000      	movs	r0, #0
 8006e86:	e7db      	b.n	8006e40 <__ssputs_r+0x58>
 8006e88:	462a      	mov	r2, r5
 8006e8a:	f000 ffbf 	bl	8007e0c <_realloc_r>
 8006e8e:	4606      	mov	r6, r0
 8006e90:	2800      	cmp	r0, #0
 8006e92:	d1e1      	bne.n	8006e58 <__ssputs_r+0x70>
 8006e94:	6921      	ldr	r1, [r4, #16]
 8006e96:	4650      	mov	r0, sl
 8006e98:	f7fd ff54 	bl	8004d44 <_free_r>
 8006e9c:	e7c7      	b.n	8006e2e <__ssputs_r+0x46>
	...

08006ea0 <_svfiprintf_r>:
 8006ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea4:	4698      	mov	r8, r3
 8006ea6:	898b      	ldrh	r3, [r1, #12]
 8006ea8:	061b      	lsls	r3, r3, #24
 8006eaa:	b09d      	sub	sp, #116	; 0x74
 8006eac:	4607      	mov	r7, r0
 8006eae:	460d      	mov	r5, r1
 8006eb0:	4614      	mov	r4, r2
 8006eb2:	d50e      	bpl.n	8006ed2 <_svfiprintf_r+0x32>
 8006eb4:	690b      	ldr	r3, [r1, #16]
 8006eb6:	b963      	cbnz	r3, 8006ed2 <_svfiprintf_r+0x32>
 8006eb8:	2140      	movs	r1, #64	; 0x40
 8006eba:	f7fd ffaf 	bl	8004e1c <_malloc_r>
 8006ebe:	6028      	str	r0, [r5, #0]
 8006ec0:	6128      	str	r0, [r5, #16]
 8006ec2:	b920      	cbnz	r0, 8006ece <_svfiprintf_r+0x2e>
 8006ec4:	230c      	movs	r3, #12
 8006ec6:	603b      	str	r3, [r7, #0]
 8006ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8006ecc:	e0d1      	b.n	8007072 <_svfiprintf_r+0x1d2>
 8006ece:	2340      	movs	r3, #64	; 0x40
 8006ed0:	616b      	str	r3, [r5, #20]
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ed6:	2320      	movs	r3, #32
 8006ed8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006edc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ee0:	2330      	movs	r3, #48	; 0x30
 8006ee2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800708c <_svfiprintf_r+0x1ec>
 8006ee6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006eea:	f04f 0901 	mov.w	r9, #1
 8006eee:	4623      	mov	r3, r4
 8006ef0:	469a      	mov	sl, r3
 8006ef2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ef6:	b10a      	cbz	r2, 8006efc <_svfiprintf_r+0x5c>
 8006ef8:	2a25      	cmp	r2, #37	; 0x25
 8006efa:	d1f9      	bne.n	8006ef0 <_svfiprintf_r+0x50>
 8006efc:	ebba 0b04 	subs.w	fp, sl, r4
 8006f00:	d00b      	beq.n	8006f1a <_svfiprintf_r+0x7a>
 8006f02:	465b      	mov	r3, fp
 8006f04:	4622      	mov	r2, r4
 8006f06:	4629      	mov	r1, r5
 8006f08:	4638      	mov	r0, r7
 8006f0a:	f7ff ff6d 	bl	8006de8 <__ssputs_r>
 8006f0e:	3001      	adds	r0, #1
 8006f10:	f000 80aa 	beq.w	8007068 <_svfiprintf_r+0x1c8>
 8006f14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f16:	445a      	add	r2, fp
 8006f18:	9209      	str	r2, [sp, #36]	; 0x24
 8006f1a:	f89a 3000 	ldrb.w	r3, [sl]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	f000 80a2 	beq.w	8007068 <_svfiprintf_r+0x1c8>
 8006f24:	2300      	movs	r3, #0
 8006f26:	f04f 32ff 	mov.w	r2, #4294967295
 8006f2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f2e:	f10a 0a01 	add.w	sl, sl, #1
 8006f32:	9304      	str	r3, [sp, #16]
 8006f34:	9307      	str	r3, [sp, #28]
 8006f36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006f3a:	931a      	str	r3, [sp, #104]	; 0x68
 8006f3c:	4654      	mov	r4, sl
 8006f3e:	2205      	movs	r2, #5
 8006f40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f44:	4851      	ldr	r0, [pc, #324]	; (800708c <_svfiprintf_r+0x1ec>)
 8006f46:	f7f9 f963 	bl	8000210 <memchr>
 8006f4a:	9a04      	ldr	r2, [sp, #16]
 8006f4c:	b9d8      	cbnz	r0, 8006f86 <_svfiprintf_r+0xe6>
 8006f4e:	06d0      	lsls	r0, r2, #27
 8006f50:	bf44      	itt	mi
 8006f52:	2320      	movmi	r3, #32
 8006f54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f58:	0711      	lsls	r1, r2, #28
 8006f5a:	bf44      	itt	mi
 8006f5c:	232b      	movmi	r3, #43	; 0x2b
 8006f5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f62:	f89a 3000 	ldrb.w	r3, [sl]
 8006f66:	2b2a      	cmp	r3, #42	; 0x2a
 8006f68:	d015      	beq.n	8006f96 <_svfiprintf_r+0xf6>
 8006f6a:	9a07      	ldr	r2, [sp, #28]
 8006f6c:	4654      	mov	r4, sl
 8006f6e:	2000      	movs	r0, #0
 8006f70:	f04f 0c0a 	mov.w	ip, #10
 8006f74:	4621      	mov	r1, r4
 8006f76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f7a:	3b30      	subs	r3, #48	; 0x30
 8006f7c:	2b09      	cmp	r3, #9
 8006f7e:	d94e      	bls.n	800701e <_svfiprintf_r+0x17e>
 8006f80:	b1b0      	cbz	r0, 8006fb0 <_svfiprintf_r+0x110>
 8006f82:	9207      	str	r2, [sp, #28]
 8006f84:	e014      	b.n	8006fb0 <_svfiprintf_r+0x110>
 8006f86:	eba0 0308 	sub.w	r3, r0, r8
 8006f8a:	fa09 f303 	lsl.w	r3, r9, r3
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	9304      	str	r3, [sp, #16]
 8006f92:	46a2      	mov	sl, r4
 8006f94:	e7d2      	b.n	8006f3c <_svfiprintf_r+0x9c>
 8006f96:	9b03      	ldr	r3, [sp, #12]
 8006f98:	1d19      	adds	r1, r3, #4
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	9103      	str	r1, [sp, #12]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	bfbb      	ittet	lt
 8006fa2:	425b      	neglt	r3, r3
 8006fa4:	f042 0202 	orrlt.w	r2, r2, #2
 8006fa8:	9307      	strge	r3, [sp, #28]
 8006faa:	9307      	strlt	r3, [sp, #28]
 8006fac:	bfb8      	it	lt
 8006fae:	9204      	strlt	r2, [sp, #16]
 8006fb0:	7823      	ldrb	r3, [r4, #0]
 8006fb2:	2b2e      	cmp	r3, #46	; 0x2e
 8006fb4:	d10c      	bne.n	8006fd0 <_svfiprintf_r+0x130>
 8006fb6:	7863      	ldrb	r3, [r4, #1]
 8006fb8:	2b2a      	cmp	r3, #42	; 0x2a
 8006fba:	d135      	bne.n	8007028 <_svfiprintf_r+0x188>
 8006fbc:	9b03      	ldr	r3, [sp, #12]
 8006fbe:	1d1a      	adds	r2, r3, #4
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	9203      	str	r2, [sp, #12]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	bfb8      	it	lt
 8006fc8:	f04f 33ff 	movlt.w	r3, #4294967295
 8006fcc:	3402      	adds	r4, #2
 8006fce:	9305      	str	r3, [sp, #20]
 8006fd0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800709c <_svfiprintf_r+0x1fc>
 8006fd4:	7821      	ldrb	r1, [r4, #0]
 8006fd6:	2203      	movs	r2, #3
 8006fd8:	4650      	mov	r0, sl
 8006fda:	f7f9 f919 	bl	8000210 <memchr>
 8006fde:	b140      	cbz	r0, 8006ff2 <_svfiprintf_r+0x152>
 8006fe0:	2340      	movs	r3, #64	; 0x40
 8006fe2:	eba0 000a 	sub.w	r0, r0, sl
 8006fe6:	fa03 f000 	lsl.w	r0, r3, r0
 8006fea:	9b04      	ldr	r3, [sp, #16]
 8006fec:	4303      	orrs	r3, r0
 8006fee:	3401      	adds	r4, #1
 8006ff0:	9304      	str	r3, [sp, #16]
 8006ff2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ff6:	4826      	ldr	r0, [pc, #152]	; (8007090 <_svfiprintf_r+0x1f0>)
 8006ff8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ffc:	2206      	movs	r2, #6
 8006ffe:	f7f9 f907 	bl	8000210 <memchr>
 8007002:	2800      	cmp	r0, #0
 8007004:	d038      	beq.n	8007078 <_svfiprintf_r+0x1d8>
 8007006:	4b23      	ldr	r3, [pc, #140]	; (8007094 <_svfiprintf_r+0x1f4>)
 8007008:	bb1b      	cbnz	r3, 8007052 <_svfiprintf_r+0x1b2>
 800700a:	9b03      	ldr	r3, [sp, #12]
 800700c:	3307      	adds	r3, #7
 800700e:	f023 0307 	bic.w	r3, r3, #7
 8007012:	3308      	adds	r3, #8
 8007014:	9303      	str	r3, [sp, #12]
 8007016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007018:	4433      	add	r3, r6
 800701a:	9309      	str	r3, [sp, #36]	; 0x24
 800701c:	e767      	b.n	8006eee <_svfiprintf_r+0x4e>
 800701e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007022:	460c      	mov	r4, r1
 8007024:	2001      	movs	r0, #1
 8007026:	e7a5      	b.n	8006f74 <_svfiprintf_r+0xd4>
 8007028:	2300      	movs	r3, #0
 800702a:	3401      	adds	r4, #1
 800702c:	9305      	str	r3, [sp, #20]
 800702e:	4619      	mov	r1, r3
 8007030:	f04f 0c0a 	mov.w	ip, #10
 8007034:	4620      	mov	r0, r4
 8007036:	f810 2b01 	ldrb.w	r2, [r0], #1
 800703a:	3a30      	subs	r2, #48	; 0x30
 800703c:	2a09      	cmp	r2, #9
 800703e:	d903      	bls.n	8007048 <_svfiprintf_r+0x1a8>
 8007040:	2b00      	cmp	r3, #0
 8007042:	d0c5      	beq.n	8006fd0 <_svfiprintf_r+0x130>
 8007044:	9105      	str	r1, [sp, #20]
 8007046:	e7c3      	b.n	8006fd0 <_svfiprintf_r+0x130>
 8007048:	fb0c 2101 	mla	r1, ip, r1, r2
 800704c:	4604      	mov	r4, r0
 800704e:	2301      	movs	r3, #1
 8007050:	e7f0      	b.n	8007034 <_svfiprintf_r+0x194>
 8007052:	ab03      	add	r3, sp, #12
 8007054:	9300      	str	r3, [sp, #0]
 8007056:	462a      	mov	r2, r5
 8007058:	4b0f      	ldr	r3, [pc, #60]	; (8007098 <_svfiprintf_r+0x1f8>)
 800705a:	a904      	add	r1, sp, #16
 800705c:	4638      	mov	r0, r7
 800705e:	f7fd fff1 	bl	8005044 <_printf_float>
 8007062:	1c42      	adds	r2, r0, #1
 8007064:	4606      	mov	r6, r0
 8007066:	d1d6      	bne.n	8007016 <_svfiprintf_r+0x176>
 8007068:	89ab      	ldrh	r3, [r5, #12]
 800706a:	065b      	lsls	r3, r3, #25
 800706c:	f53f af2c 	bmi.w	8006ec8 <_svfiprintf_r+0x28>
 8007070:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007072:	b01d      	add	sp, #116	; 0x74
 8007074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007078:	ab03      	add	r3, sp, #12
 800707a:	9300      	str	r3, [sp, #0]
 800707c:	462a      	mov	r2, r5
 800707e:	4b06      	ldr	r3, [pc, #24]	; (8007098 <_svfiprintf_r+0x1f8>)
 8007080:	a904      	add	r1, sp, #16
 8007082:	4638      	mov	r0, r7
 8007084:	f7fe fa82 	bl	800558c <_printf_i>
 8007088:	e7eb      	b.n	8007062 <_svfiprintf_r+0x1c2>
 800708a:	bf00      	nop
 800708c:	0800988c 	.word	0x0800988c
 8007090:	08009896 	.word	0x08009896
 8007094:	08005045 	.word	0x08005045
 8007098:	08006de9 	.word	0x08006de9
 800709c:	08009892 	.word	0x08009892

080070a0 <_sungetc_r>:
 80070a0:	b538      	push	{r3, r4, r5, lr}
 80070a2:	1c4b      	adds	r3, r1, #1
 80070a4:	4614      	mov	r4, r2
 80070a6:	d103      	bne.n	80070b0 <_sungetc_r+0x10>
 80070a8:	f04f 35ff 	mov.w	r5, #4294967295
 80070ac:	4628      	mov	r0, r5
 80070ae:	bd38      	pop	{r3, r4, r5, pc}
 80070b0:	8993      	ldrh	r3, [r2, #12]
 80070b2:	f023 0320 	bic.w	r3, r3, #32
 80070b6:	8193      	strh	r3, [r2, #12]
 80070b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80070ba:	6852      	ldr	r2, [r2, #4]
 80070bc:	b2cd      	uxtb	r5, r1
 80070be:	b18b      	cbz	r3, 80070e4 <_sungetc_r+0x44>
 80070c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80070c2:	4293      	cmp	r3, r2
 80070c4:	dd08      	ble.n	80070d8 <_sungetc_r+0x38>
 80070c6:	6823      	ldr	r3, [r4, #0]
 80070c8:	1e5a      	subs	r2, r3, #1
 80070ca:	6022      	str	r2, [r4, #0]
 80070cc:	f803 5c01 	strb.w	r5, [r3, #-1]
 80070d0:	6863      	ldr	r3, [r4, #4]
 80070d2:	3301      	adds	r3, #1
 80070d4:	6063      	str	r3, [r4, #4]
 80070d6:	e7e9      	b.n	80070ac <_sungetc_r+0xc>
 80070d8:	4621      	mov	r1, r4
 80070da:	f000 fc47 	bl	800796c <__submore>
 80070de:	2800      	cmp	r0, #0
 80070e0:	d0f1      	beq.n	80070c6 <_sungetc_r+0x26>
 80070e2:	e7e1      	b.n	80070a8 <_sungetc_r+0x8>
 80070e4:	6921      	ldr	r1, [r4, #16]
 80070e6:	6823      	ldr	r3, [r4, #0]
 80070e8:	b151      	cbz	r1, 8007100 <_sungetc_r+0x60>
 80070ea:	4299      	cmp	r1, r3
 80070ec:	d208      	bcs.n	8007100 <_sungetc_r+0x60>
 80070ee:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80070f2:	42a9      	cmp	r1, r5
 80070f4:	d104      	bne.n	8007100 <_sungetc_r+0x60>
 80070f6:	3b01      	subs	r3, #1
 80070f8:	3201      	adds	r2, #1
 80070fa:	6023      	str	r3, [r4, #0]
 80070fc:	6062      	str	r2, [r4, #4]
 80070fe:	e7d5      	b.n	80070ac <_sungetc_r+0xc>
 8007100:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8007104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007108:	6363      	str	r3, [r4, #52]	; 0x34
 800710a:	2303      	movs	r3, #3
 800710c:	63a3      	str	r3, [r4, #56]	; 0x38
 800710e:	4623      	mov	r3, r4
 8007110:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007114:	6023      	str	r3, [r4, #0]
 8007116:	2301      	movs	r3, #1
 8007118:	e7dc      	b.n	80070d4 <_sungetc_r+0x34>

0800711a <__ssrefill_r>:
 800711a:	b510      	push	{r4, lr}
 800711c:	460c      	mov	r4, r1
 800711e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007120:	b169      	cbz	r1, 800713e <__ssrefill_r+0x24>
 8007122:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007126:	4299      	cmp	r1, r3
 8007128:	d001      	beq.n	800712e <__ssrefill_r+0x14>
 800712a:	f7fd fe0b 	bl	8004d44 <_free_r>
 800712e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007130:	6063      	str	r3, [r4, #4]
 8007132:	2000      	movs	r0, #0
 8007134:	6360      	str	r0, [r4, #52]	; 0x34
 8007136:	b113      	cbz	r3, 800713e <__ssrefill_r+0x24>
 8007138:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800713a:	6023      	str	r3, [r4, #0]
 800713c:	bd10      	pop	{r4, pc}
 800713e:	6923      	ldr	r3, [r4, #16]
 8007140:	6023      	str	r3, [r4, #0]
 8007142:	2300      	movs	r3, #0
 8007144:	6063      	str	r3, [r4, #4]
 8007146:	89a3      	ldrh	r3, [r4, #12]
 8007148:	f043 0320 	orr.w	r3, r3, #32
 800714c:	81a3      	strh	r3, [r4, #12]
 800714e:	f04f 30ff 	mov.w	r0, #4294967295
 8007152:	e7f3      	b.n	800713c <__ssrefill_r+0x22>

08007154 <__ssvfiscanf_r>:
 8007154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007158:	460c      	mov	r4, r1
 800715a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800715e:	2100      	movs	r1, #0
 8007160:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8007164:	49a6      	ldr	r1, [pc, #664]	; (8007400 <__ssvfiscanf_r+0x2ac>)
 8007166:	91a0      	str	r1, [sp, #640]	; 0x280
 8007168:	f10d 0804 	add.w	r8, sp, #4
 800716c:	49a5      	ldr	r1, [pc, #660]	; (8007404 <__ssvfiscanf_r+0x2b0>)
 800716e:	4fa6      	ldr	r7, [pc, #664]	; (8007408 <__ssvfiscanf_r+0x2b4>)
 8007170:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800740c <__ssvfiscanf_r+0x2b8>
 8007174:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007178:	4606      	mov	r6, r0
 800717a:	91a1      	str	r1, [sp, #644]	; 0x284
 800717c:	9300      	str	r3, [sp, #0]
 800717e:	7813      	ldrb	r3, [r2, #0]
 8007180:	2b00      	cmp	r3, #0
 8007182:	f000 815a 	beq.w	800743a <__ssvfiscanf_r+0x2e6>
 8007186:	5dd9      	ldrb	r1, [r3, r7]
 8007188:	f011 0108 	ands.w	r1, r1, #8
 800718c:	f102 0501 	add.w	r5, r2, #1
 8007190:	d019      	beq.n	80071c6 <__ssvfiscanf_r+0x72>
 8007192:	6863      	ldr	r3, [r4, #4]
 8007194:	2b00      	cmp	r3, #0
 8007196:	dd0f      	ble.n	80071b8 <__ssvfiscanf_r+0x64>
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	781a      	ldrb	r2, [r3, #0]
 800719c:	5cba      	ldrb	r2, [r7, r2]
 800719e:	0712      	lsls	r2, r2, #28
 80071a0:	d401      	bmi.n	80071a6 <__ssvfiscanf_r+0x52>
 80071a2:	462a      	mov	r2, r5
 80071a4:	e7eb      	b.n	800717e <__ssvfiscanf_r+0x2a>
 80071a6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80071a8:	3201      	adds	r2, #1
 80071aa:	9245      	str	r2, [sp, #276]	; 0x114
 80071ac:	6862      	ldr	r2, [r4, #4]
 80071ae:	3301      	adds	r3, #1
 80071b0:	3a01      	subs	r2, #1
 80071b2:	6062      	str	r2, [r4, #4]
 80071b4:	6023      	str	r3, [r4, #0]
 80071b6:	e7ec      	b.n	8007192 <__ssvfiscanf_r+0x3e>
 80071b8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80071ba:	4621      	mov	r1, r4
 80071bc:	4630      	mov	r0, r6
 80071be:	4798      	blx	r3
 80071c0:	2800      	cmp	r0, #0
 80071c2:	d0e9      	beq.n	8007198 <__ssvfiscanf_r+0x44>
 80071c4:	e7ed      	b.n	80071a2 <__ssvfiscanf_r+0x4e>
 80071c6:	2b25      	cmp	r3, #37	; 0x25
 80071c8:	d012      	beq.n	80071f0 <__ssvfiscanf_r+0x9c>
 80071ca:	469a      	mov	sl, r3
 80071cc:	6863      	ldr	r3, [r4, #4]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	f340 8091 	ble.w	80072f6 <__ssvfiscanf_r+0x1a2>
 80071d4:	6822      	ldr	r2, [r4, #0]
 80071d6:	7813      	ldrb	r3, [r2, #0]
 80071d8:	4553      	cmp	r3, sl
 80071da:	f040 812e 	bne.w	800743a <__ssvfiscanf_r+0x2e6>
 80071de:	6863      	ldr	r3, [r4, #4]
 80071e0:	3b01      	subs	r3, #1
 80071e2:	6063      	str	r3, [r4, #4]
 80071e4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80071e6:	3201      	adds	r2, #1
 80071e8:	3301      	adds	r3, #1
 80071ea:	6022      	str	r2, [r4, #0]
 80071ec:	9345      	str	r3, [sp, #276]	; 0x114
 80071ee:	e7d8      	b.n	80071a2 <__ssvfiscanf_r+0x4e>
 80071f0:	9141      	str	r1, [sp, #260]	; 0x104
 80071f2:	9143      	str	r1, [sp, #268]	; 0x10c
 80071f4:	7853      	ldrb	r3, [r2, #1]
 80071f6:	2b2a      	cmp	r3, #42	; 0x2a
 80071f8:	bf02      	ittt	eq
 80071fa:	2310      	moveq	r3, #16
 80071fc:	1c95      	addeq	r5, r2, #2
 80071fe:	9341      	streq	r3, [sp, #260]	; 0x104
 8007200:	220a      	movs	r2, #10
 8007202:	46aa      	mov	sl, r5
 8007204:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8007208:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800720c:	2b09      	cmp	r3, #9
 800720e:	d91d      	bls.n	800724c <__ssvfiscanf_r+0xf8>
 8007210:	487e      	ldr	r0, [pc, #504]	; (800740c <__ssvfiscanf_r+0x2b8>)
 8007212:	2203      	movs	r2, #3
 8007214:	f7f8 fffc 	bl	8000210 <memchr>
 8007218:	b140      	cbz	r0, 800722c <__ssvfiscanf_r+0xd8>
 800721a:	2301      	movs	r3, #1
 800721c:	eba0 0009 	sub.w	r0, r0, r9
 8007220:	fa03 f000 	lsl.w	r0, r3, r0
 8007224:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007226:	4318      	orrs	r0, r3
 8007228:	9041      	str	r0, [sp, #260]	; 0x104
 800722a:	4655      	mov	r5, sl
 800722c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007230:	2b78      	cmp	r3, #120	; 0x78
 8007232:	d806      	bhi.n	8007242 <__ssvfiscanf_r+0xee>
 8007234:	2b57      	cmp	r3, #87	; 0x57
 8007236:	d810      	bhi.n	800725a <__ssvfiscanf_r+0x106>
 8007238:	2b25      	cmp	r3, #37	; 0x25
 800723a:	d0c6      	beq.n	80071ca <__ssvfiscanf_r+0x76>
 800723c:	d856      	bhi.n	80072ec <__ssvfiscanf_r+0x198>
 800723e:	2b00      	cmp	r3, #0
 8007240:	d064      	beq.n	800730c <__ssvfiscanf_r+0x1b8>
 8007242:	2303      	movs	r3, #3
 8007244:	9347      	str	r3, [sp, #284]	; 0x11c
 8007246:	230a      	movs	r3, #10
 8007248:	9342      	str	r3, [sp, #264]	; 0x108
 800724a:	e071      	b.n	8007330 <__ssvfiscanf_r+0x1dc>
 800724c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800724e:	fb02 1103 	mla	r1, r2, r3, r1
 8007252:	3930      	subs	r1, #48	; 0x30
 8007254:	9143      	str	r1, [sp, #268]	; 0x10c
 8007256:	4655      	mov	r5, sl
 8007258:	e7d3      	b.n	8007202 <__ssvfiscanf_r+0xae>
 800725a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800725e:	2a20      	cmp	r2, #32
 8007260:	d8ef      	bhi.n	8007242 <__ssvfiscanf_r+0xee>
 8007262:	a101      	add	r1, pc, #4	; (adr r1, 8007268 <__ssvfiscanf_r+0x114>)
 8007264:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007268:	0800731b 	.word	0x0800731b
 800726c:	08007243 	.word	0x08007243
 8007270:	08007243 	.word	0x08007243
 8007274:	08007379 	.word	0x08007379
 8007278:	08007243 	.word	0x08007243
 800727c:	08007243 	.word	0x08007243
 8007280:	08007243 	.word	0x08007243
 8007284:	08007243 	.word	0x08007243
 8007288:	08007243 	.word	0x08007243
 800728c:	08007243 	.word	0x08007243
 8007290:	08007243 	.word	0x08007243
 8007294:	0800738f 	.word	0x0800738f
 8007298:	08007365 	.word	0x08007365
 800729c:	080072f3 	.word	0x080072f3
 80072a0:	080072f3 	.word	0x080072f3
 80072a4:	080072f3 	.word	0x080072f3
 80072a8:	08007243 	.word	0x08007243
 80072ac:	08007369 	.word	0x08007369
 80072b0:	08007243 	.word	0x08007243
 80072b4:	08007243 	.word	0x08007243
 80072b8:	08007243 	.word	0x08007243
 80072bc:	08007243 	.word	0x08007243
 80072c0:	0800739f 	.word	0x0800739f
 80072c4:	08007371 	.word	0x08007371
 80072c8:	08007313 	.word	0x08007313
 80072cc:	08007243 	.word	0x08007243
 80072d0:	08007243 	.word	0x08007243
 80072d4:	0800739b 	.word	0x0800739b
 80072d8:	08007243 	.word	0x08007243
 80072dc:	08007365 	.word	0x08007365
 80072e0:	08007243 	.word	0x08007243
 80072e4:	08007243 	.word	0x08007243
 80072e8:	0800731b 	.word	0x0800731b
 80072ec:	3b45      	subs	r3, #69	; 0x45
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	d8a7      	bhi.n	8007242 <__ssvfiscanf_r+0xee>
 80072f2:	2305      	movs	r3, #5
 80072f4:	e01b      	b.n	800732e <__ssvfiscanf_r+0x1da>
 80072f6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80072f8:	4621      	mov	r1, r4
 80072fa:	4630      	mov	r0, r6
 80072fc:	4798      	blx	r3
 80072fe:	2800      	cmp	r0, #0
 8007300:	f43f af68 	beq.w	80071d4 <__ssvfiscanf_r+0x80>
 8007304:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007306:	2800      	cmp	r0, #0
 8007308:	f040 808d 	bne.w	8007426 <__ssvfiscanf_r+0x2d2>
 800730c:	f04f 30ff 	mov.w	r0, #4294967295
 8007310:	e08f      	b.n	8007432 <__ssvfiscanf_r+0x2de>
 8007312:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007314:	f042 0220 	orr.w	r2, r2, #32
 8007318:	9241      	str	r2, [sp, #260]	; 0x104
 800731a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800731c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007320:	9241      	str	r2, [sp, #260]	; 0x104
 8007322:	2210      	movs	r2, #16
 8007324:	2b6f      	cmp	r3, #111	; 0x6f
 8007326:	9242      	str	r2, [sp, #264]	; 0x108
 8007328:	bf34      	ite	cc
 800732a:	2303      	movcc	r3, #3
 800732c:	2304      	movcs	r3, #4
 800732e:	9347      	str	r3, [sp, #284]	; 0x11c
 8007330:	6863      	ldr	r3, [r4, #4]
 8007332:	2b00      	cmp	r3, #0
 8007334:	dd42      	ble.n	80073bc <__ssvfiscanf_r+0x268>
 8007336:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007338:	0659      	lsls	r1, r3, #25
 800733a:	d404      	bmi.n	8007346 <__ssvfiscanf_r+0x1f2>
 800733c:	6823      	ldr	r3, [r4, #0]
 800733e:	781a      	ldrb	r2, [r3, #0]
 8007340:	5cba      	ldrb	r2, [r7, r2]
 8007342:	0712      	lsls	r2, r2, #28
 8007344:	d441      	bmi.n	80073ca <__ssvfiscanf_r+0x276>
 8007346:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007348:	2b02      	cmp	r3, #2
 800734a:	dc50      	bgt.n	80073ee <__ssvfiscanf_r+0x29a>
 800734c:	466b      	mov	r3, sp
 800734e:	4622      	mov	r2, r4
 8007350:	a941      	add	r1, sp, #260	; 0x104
 8007352:	4630      	mov	r0, r6
 8007354:	f000 f876 	bl	8007444 <_scanf_chars>
 8007358:	2801      	cmp	r0, #1
 800735a:	d06e      	beq.n	800743a <__ssvfiscanf_r+0x2e6>
 800735c:	2802      	cmp	r0, #2
 800735e:	f47f af20 	bne.w	80071a2 <__ssvfiscanf_r+0x4e>
 8007362:	e7cf      	b.n	8007304 <__ssvfiscanf_r+0x1b0>
 8007364:	220a      	movs	r2, #10
 8007366:	e7dd      	b.n	8007324 <__ssvfiscanf_r+0x1d0>
 8007368:	2300      	movs	r3, #0
 800736a:	9342      	str	r3, [sp, #264]	; 0x108
 800736c:	2303      	movs	r3, #3
 800736e:	e7de      	b.n	800732e <__ssvfiscanf_r+0x1da>
 8007370:	2308      	movs	r3, #8
 8007372:	9342      	str	r3, [sp, #264]	; 0x108
 8007374:	2304      	movs	r3, #4
 8007376:	e7da      	b.n	800732e <__ssvfiscanf_r+0x1da>
 8007378:	4629      	mov	r1, r5
 800737a:	4640      	mov	r0, r8
 800737c:	f000 f9c6 	bl	800770c <__sccl>
 8007380:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007382:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007386:	9341      	str	r3, [sp, #260]	; 0x104
 8007388:	4605      	mov	r5, r0
 800738a:	2301      	movs	r3, #1
 800738c:	e7cf      	b.n	800732e <__ssvfiscanf_r+0x1da>
 800738e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007390:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007394:	9341      	str	r3, [sp, #260]	; 0x104
 8007396:	2300      	movs	r3, #0
 8007398:	e7c9      	b.n	800732e <__ssvfiscanf_r+0x1da>
 800739a:	2302      	movs	r3, #2
 800739c:	e7c7      	b.n	800732e <__ssvfiscanf_r+0x1da>
 800739e:	9841      	ldr	r0, [sp, #260]	; 0x104
 80073a0:	06c3      	lsls	r3, r0, #27
 80073a2:	f53f aefe 	bmi.w	80071a2 <__ssvfiscanf_r+0x4e>
 80073a6:	9b00      	ldr	r3, [sp, #0]
 80073a8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80073aa:	1d19      	adds	r1, r3, #4
 80073ac:	9100      	str	r1, [sp, #0]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f010 0f01 	tst.w	r0, #1
 80073b4:	bf14      	ite	ne
 80073b6:	801a      	strhne	r2, [r3, #0]
 80073b8:	601a      	streq	r2, [r3, #0]
 80073ba:	e6f2      	b.n	80071a2 <__ssvfiscanf_r+0x4e>
 80073bc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80073be:	4621      	mov	r1, r4
 80073c0:	4630      	mov	r0, r6
 80073c2:	4798      	blx	r3
 80073c4:	2800      	cmp	r0, #0
 80073c6:	d0b6      	beq.n	8007336 <__ssvfiscanf_r+0x1e2>
 80073c8:	e79c      	b.n	8007304 <__ssvfiscanf_r+0x1b0>
 80073ca:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80073cc:	3201      	adds	r2, #1
 80073ce:	9245      	str	r2, [sp, #276]	; 0x114
 80073d0:	6862      	ldr	r2, [r4, #4]
 80073d2:	3a01      	subs	r2, #1
 80073d4:	2a00      	cmp	r2, #0
 80073d6:	6062      	str	r2, [r4, #4]
 80073d8:	dd02      	ble.n	80073e0 <__ssvfiscanf_r+0x28c>
 80073da:	3301      	adds	r3, #1
 80073dc:	6023      	str	r3, [r4, #0]
 80073de:	e7ad      	b.n	800733c <__ssvfiscanf_r+0x1e8>
 80073e0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80073e2:	4621      	mov	r1, r4
 80073e4:	4630      	mov	r0, r6
 80073e6:	4798      	blx	r3
 80073e8:	2800      	cmp	r0, #0
 80073ea:	d0a7      	beq.n	800733c <__ssvfiscanf_r+0x1e8>
 80073ec:	e78a      	b.n	8007304 <__ssvfiscanf_r+0x1b0>
 80073ee:	2b04      	cmp	r3, #4
 80073f0:	dc0e      	bgt.n	8007410 <__ssvfiscanf_r+0x2bc>
 80073f2:	466b      	mov	r3, sp
 80073f4:	4622      	mov	r2, r4
 80073f6:	a941      	add	r1, sp, #260	; 0x104
 80073f8:	4630      	mov	r0, r6
 80073fa:	f000 f87d 	bl	80074f8 <_scanf_i>
 80073fe:	e7ab      	b.n	8007358 <__ssvfiscanf_r+0x204>
 8007400:	080070a1 	.word	0x080070a1
 8007404:	0800711b 	.word	0x0800711b
 8007408:	080098f5 	.word	0x080098f5
 800740c:	08009892 	.word	0x08009892
 8007410:	4b0b      	ldr	r3, [pc, #44]	; (8007440 <__ssvfiscanf_r+0x2ec>)
 8007412:	2b00      	cmp	r3, #0
 8007414:	f43f aec5 	beq.w	80071a2 <__ssvfiscanf_r+0x4e>
 8007418:	466b      	mov	r3, sp
 800741a:	4622      	mov	r2, r4
 800741c:	a941      	add	r1, sp, #260	; 0x104
 800741e:	4630      	mov	r0, r6
 8007420:	f3af 8000 	nop.w
 8007424:	e798      	b.n	8007358 <__ssvfiscanf_r+0x204>
 8007426:	89a3      	ldrh	r3, [r4, #12]
 8007428:	f013 0f40 	tst.w	r3, #64	; 0x40
 800742c:	bf18      	it	ne
 800742e:	f04f 30ff 	movne.w	r0, #4294967295
 8007432:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8007436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800743a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800743c:	e7f9      	b.n	8007432 <__ssvfiscanf_r+0x2de>
 800743e:	bf00      	nop
 8007440:	00000000 	.word	0x00000000

08007444 <_scanf_chars>:
 8007444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007448:	4615      	mov	r5, r2
 800744a:	688a      	ldr	r2, [r1, #8]
 800744c:	4680      	mov	r8, r0
 800744e:	460c      	mov	r4, r1
 8007450:	b932      	cbnz	r2, 8007460 <_scanf_chars+0x1c>
 8007452:	698a      	ldr	r2, [r1, #24]
 8007454:	2a00      	cmp	r2, #0
 8007456:	bf0c      	ite	eq
 8007458:	2201      	moveq	r2, #1
 800745a:	f04f 32ff 	movne.w	r2, #4294967295
 800745e:	608a      	str	r2, [r1, #8]
 8007460:	6822      	ldr	r2, [r4, #0]
 8007462:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80074f4 <_scanf_chars+0xb0>
 8007466:	06d1      	lsls	r1, r2, #27
 8007468:	bf5f      	itttt	pl
 800746a:	681a      	ldrpl	r2, [r3, #0]
 800746c:	1d11      	addpl	r1, r2, #4
 800746e:	6019      	strpl	r1, [r3, #0]
 8007470:	6816      	ldrpl	r6, [r2, #0]
 8007472:	2700      	movs	r7, #0
 8007474:	69a0      	ldr	r0, [r4, #24]
 8007476:	b188      	cbz	r0, 800749c <_scanf_chars+0x58>
 8007478:	2801      	cmp	r0, #1
 800747a:	d107      	bne.n	800748c <_scanf_chars+0x48>
 800747c:	682a      	ldr	r2, [r5, #0]
 800747e:	7811      	ldrb	r1, [r2, #0]
 8007480:	6962      	ldr	r2, [r4, #20]
 8007482:	5c52      	ldrb	r2, [r2, r1]
 8007484:	b952      	cbnz	r2, 800749c <_scanf_chars+0x58>
 8007486:	2f00      	cmp	r7, #0
 8007488:	d031      	beq.n	80074ee <_scanf_chars+0xaa>
 800748a:	e022      	b.n	80074d2 <_scanf_chars+0x8e>
 800748c:	2802      	cmp	r0, #2
 800748e:	d120      	bne.n	80074d2 <_scanf_chars+0x8e>
 8007490:	682b      	ldr	r3, [r5, #0]
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	f813 3009 	ldrb.w	r3, [r3, r9]
 8007498:	071b      	lsls	r3, r3, #28
 800749a:	d41a      	bmi.n	80074d2 <_scanf_chars+0x8e>
 800749c:	6823      	ldr	r3, [r4, #0]
 800749e:	06da      	lsls	r2, r3, #27
 80074a0:	bf5e      	ittt	pl
 80074a2:	682b      	ldrpl	r3, [r5, #0]
 80074a4:	781b      	ldrbpl	r3, [r3, #0]
 80074a6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80074aa:	682a      	ldr	r2, [r5, #0]
 80074ac:	686b      	ldr	r3, [r5, #4]
 80074ae:	3201      	adds	r2, #1
 80074b0:	602a      	str	r2, [r5, #0]
 80074b2:	68a2      	ldr	r2, [r4, #8]
 80074b4:	3b01      	subs	r3, #1
 80074b6:	3a01      	subs	r2, #1
 80074b8:	606b      	str	r3, [r5, #4]
 80074ba:	3701      	adds	r7, #1
 80074bc:	60a2      	str	r2, [r4, #8]
 80074be:	b142      	cbz	r2, 80074d2 <_scanf_chars+0x8e>
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	dcd7      	bgt.n	8007474 <_scanf_chars+0x30>
 80074c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80074c8:	4629      	mov	r1, r5
 80074ca:	4640      	mov	r0, r8
 80074cc:	4798      	blx	r3
 80074ce:	2800      	cmp	r0, #0
 80074d0:	d0d0      	beq.n	8007474 <_scanf_chars+0x30>
 80074d2:	6823      	ldr	r3, [r4, #0]
 80074d4:	f013 0310 	ands.w	r3, r3, #16
 80074d8:	d105      	bne.n	80074e6 <_scanf_chars+0xa2>
 80074da:	68e2      	ldr	r2, [r4, #12]
 80074dc:	3201      	adds	r2, #1
 80074de:	60e2      	str	r2, [r4, #12]
 80074e0:	69a2      	ldr	r2, [r4, #24]
 80074e2:	b102      	cbz	r2, 80074e6 <_scanf_chars+0xa2>
 80074e4:	7033      	strb	r3, [r6, #0]
 80074e6:	6923      	ldr	r3, [r4, #16]
 80074e8:	443b      	add	r3, r7
 80074ea:	6123      	str	r3, [r4, #16]
 80074ec:	2000      	movs	r0, #0
 80074ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074f2:	bf00      	nop
 80074f4:	080098f5 	.word	0x080098f5

080074f8 <_scanf_i>:
 80074f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074fc:	4698      	mov	r8, r3
 80074fe:	4b76      	ldr	r3, [pc, #472]	; (80076d8 <_scanf_i+0x1e0>)
 8007500:	460c      	mov	r4, r1
 8007502:	4682      	mov	sl, r0
 8007504:	4616      	mov	r6, r2
 8007506:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800750a:	b087      	sub	sp, #28
 800750c:	ab03      	add	r3, sp, #12
 800750e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007512:	4b72      	ldr	r3, [pc, #456]	; (80076dc <_scanf_i+0x1e4>)
 8007514:	69a1      	ldr	r1, [r4, #24]
 8007516:	4a72      	ldr	r2, [pc, #456]	; (80076e0 <_scanf_i+0x1e8>)
 8007518:	2903      	cmp	r1, #3
 800751a:	bf18      	it	ne
 800751c:	461a      	movne	r2, r3
 800751e:	68a3      	ldr	r3, [r4, #8]
 8007520:	9201      	str	r2, [sp, #4]
 8007522:	1e5a      	subs	r2, r3, #1
 8007524:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007528:	bf88      	it	hi
 800752a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800752e:	4627      	mov	r7, r4
 8007530:	bf82      	ittt	hi
 8007532:	eb03 0905 	addhi.w	r9, r3, r5
 8007536:	f240 135d 	movwhi	r3, #349	; 0x15d
 800753a:	60a3      	strhi	r3, [r4, #8]
 800753c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007540:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8007544:	bf98      	it	ls
 8007546:	f04f 0900 	movls.w	r9, #0
 800754a:	6023      	str	r3, [r4, #0]
 800754c:	463d      	mov	r5, r7
 800754e:	f04f 0b00 	mov.w	fp, #0
 8007552:	6831      	ldr	r1, [r6, #0]
 8007554:	ab03      	add	r3, sp, #12
 8007556:	7809      	ldrb	r1, [r1, #0]
 8007558:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800755c:	2202      	movs	r2, #2
 800755e:	f7f8 fe57 	bl	8000210 <memchr>
 8007562:	b328      	cbz	r0, 80075b0 <_scanf_i+0xb8>
 8007564:	f1bb 0f01 	cmp.w	fp, #1
 8007568:	d159      	bne.n	800761e <_scanf_i+0x126>
 800756a:	6862      	ldr	r2, [r4, #4]
 800756c:	b92a      	cbnz	r2, 800757a <_scanf_i+0x82>
 800756e:	6822      	ldr	r2, [r4, #0]
 8007570:	2308      	movs	r3, #8
 8007572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007576:	6063      	str	r3, [r4, #4]
 8007578:	6022      	str	r2, [r4, #0]
 800757a:	6822      	ldr	r2, [r4, #0]
 800757c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8007580:	6022      	str	r2, [r4, #0]
 8007582:	68a2      	ldr	r2, [r4, #8]
 8007584:	1e51      	subs	r1, r2, #1
 8007586:	60a1      	str	r1, [r4, #8]
 8007588:	b192      	cbz	r2, 80075b0 <_scanf_i+0xb8>
 800758a:	6832      	ldr	r2, [r6, #0]
 800758c:	1c51      	adds	r1, r2, #1
 800758e:	6031      	str	r1, [r6, #0]
 8007590:	7812      	ldrb	r2, [r2, #0]
 8007592:	f805 2b01 	strb.w	r2, [r5], #1
 8007596:	6872      	ldr	r2, [r6, #4]
 8007598:	3a01      	subs	r2, #1
 800759a:	2a00      	cmp	r2, #0
 800759c:	6072      	str	r2, [r6, #4]
 800759e:	dc07      	bgt.n	80075b0 <_scanf_i+0xb8>
 80075a0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80075a4:	4631      	mov	r1, r6
 80075a6:	4650      	mov	r0, sl
 80075a8:	4790      	blx	r2
 80075aa:	2800      	cmp	r0, #0
 80075ac:	f040 8085 	bne.w	80076ba <_scanf_i+0x1c2>
 80075b0:	f10b 0b01 	add.w	fp, fp, #1
 80075b4:	f1bb 0f03 	cmp.w	fp, #3
 80075b8:	d1cb      	bne.n	8007552 <_scanf_i+0x5a>
 80075ba:	6863      	ldr	r3, [r4, #4]
 80075bc:	b90b      	cbnz	r3, 80075c2 <_scanf_i+0xca>
 80075be:	230a      	movs	r3, #10
 80075c0:	6063      	str	r3, [r4, #4]
 80075c2:	6863      	ldr	r3, [r4, #4]
 80075c4:	4947      	ldr	r1, [pc, #284]	; (80076e4 <_scanf_i+0x1ec>)
 80075c6:	6960      	ldr	r0, [r4, #20]
 80075c8:	1ac9      	subs	r1, r1, r3
 80075ca:	f000 f89f 	bl	800770c <__sccl>
 80075ce:	f04f 0b00 	mov.w	fp, #0
 80075d2:	68a3      	ldr	r3, [r4, #8]
 80075d4:	6822      	ldr	r2, [r4, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d03d      	beq.n	8007656 <_scanf_i+0x15e>
 80075da:	6831      	ldr	r1, [r6, #0]
 80075dc:	6960      	ldr	r0, [r4, #20]
 80075de:	f891 c000 	ldrb.w	ip, [r1]
 80075e2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80075e6:	2800      	cmp	r0, #0
 80075e8:	d035      	beq.n	8007656 <_scanf_i+0x15e>
 80075ea:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80075ee:	d124      	bne.n	800763a <_scanf_i+0x142>
 80075f0:	0510      	lsls	r0, r2, #20
 80075f2:	d522      	bpl.n	800763a <_scanf_i+0x142>
 80075f4:	f10b 0b01 	add.w	fp, fp, #1
 80075f8:	f1b9 0f00 	cmp.w	r9, #0
 80075fc:	d003      	beq.n	8007606 <_scanf_i+0x10e>
 80075fe:	3301      	adds	r3, #1
 8007600:	f109 39ff 	add.w	r9, r9, #4294967295
 8007604:	60a3      	str	r3, [r4, #8]
 8007606:	6873      	ldr	r3, [r6, #4]
 8007608:	3b01      	subs	r3, #1
 800760a:	2b00      	cmp	r3, #0
 800760c:	6073      	str	r3, [r6, #4]
 800760e:	dd1b      	ble.n	8007648 <_scanf_i+0x150>
 8007610:	6833      	ldr	r3, [r6, #0]
 8007612:	3301      	adds	r3, #1
 8007614:	6033      	str	r3, [r6, #0]
 8007616:	68a3      	ldr	r3, [r4, #8]
 8007618:	3b01      	subs	r3, #1
 800761a:	60a3      	str	r3, [r4, #8]
 800761c:	e7d9      	b.n	80075d2 <_scanf_i+0xda>
 800761e:	f1bb 0f02 	cmp.w	fp, #2
 8007622:	d1ae      	bne.n	8007582 <_scanf_i+0x8a>
 8007624:	6822      	ldr	r2, [r4, #0]
 8007626:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800762a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800762e:	d1bf      	bne.n	80075b0 <_scanf_i+0xb8>
 8007630:	2310      	movs	r3, #16
 8007632:	6063      	str	r3, [r4, #4]
 8007634:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007638:	e7a2      	b.n	8007580 <_scanf_i+0x88>
 800763a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800763e:	6022      	str	r2, [r4, #0]
 8007640:	780b      	ldrb	r3, [r1, #0]
 8007642:	f805 3b01 	strb.w	r3, [r5], #1
 8007646:	e7de      	b.n	8007606 <_scanf_i+0x10e>
 8007648:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800764c:	4631      	mov	r1, r6
 800764e:	4650      	mov	r0, sl
 8007650:	4798      	blx	r3
 8007652:	2800      	cmp	r0, #0
 8007654:	d0df      	beq.n	8007616 <_scanf_i+0x11e>
 8007656:	6823      	ldr	r3, [r4, #0]
 8007658:	05db      	lsls	r3, r3, #23
 800765a:	d50d      	bpl.n	8007678 <_scanf_i+0x180>
 800765c:	42bd      	cmp	r5, r7
 800765e:	d909      	bls.n	8007674 <_scanf_i+0x17c>
 8007660:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007664:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007668:	4632      	mov	r2, r6
 800766a:	4650      	mov	r0, sl
 800766c:	4798      	blx	r3
 800766e:	f105 39ff 	add.w	r9, r5, #4294967295
 8007672:	464d      	mov	r5, r9
 8007674:	42bd      	cmp	r5, r7
 8007676:	d02d      	beq.n	80076d4 <_scanf_i+0x1dc>
 8007678:	6822      	ldr	r2, [r4, #0]
 800767a:	f012 0210 	ands.w	r2, r2, #16
 800767e:	d113      	bne.n	80076a8 <_scanf_i+0x1b0>
 8007680:	702a      	strb	r2, [r5, #0]
 8007682:	6863      	ldr	r3, [r4, #4]
 8007684:	9e01      	ldr	r6, [sp, #4]
 8007686:	4639      	mov	r1, r7
 8007688:	4650      	mov	r0, sl
 800768a:	47b0      	blx	r6
 800768c:	6821      	ldr	r1, [r4, #0]
 800768e:	f8d8 3000 	ldr.w	r3, [r8]
 8007692:	f011 0f20 	tst.w	r1, #32
 8007696:	d013      	beq.n	80076c0 <_scanf_i+0x1c8>
 8007698:	1d1a      	adds	r2, r3, #4
 800769a:	f8c8 2000 	str.w	r2, [r8]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	6018      	str	r0, [r3, #0]
 80076a2:	68e3      	ldr	r3, [r4, #12]
 80076a4:	3301      	adds	r3, #1
 80076a6:	60e3      	str	r3, [r4, #12]
 80076a8:	1bed      	subs	r5, r5, r7
 80076aa:	44ab      	add	fp, r5
 80076ac:	6925      	ldr	r5, [r4, #16]
 80076ae:	445d      	add	r5, fp
 80076b0:	6125      	str	r5, [r4, #16]
 80076b2:	2000      	movs	r0, #0
 80076b4:	b007      	add	sp, #28
 80076b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ba:	f04f 0b00 	mov.w	fp, #0
 80076be:	e7ca      	b.n	8007656 <_scanf_i+0x15e>
 80076c0:	1d1a      	adds	r2, r3, #4
 80076c2:	f8c8 2000 	str.w	r2, [r8]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f011 0f01 	tst.w	r1, #1
 80076cc:	bf14      	ite	ne
 80076ce:	8018      	strhne	r0, [r3, #0]
 80076d0:	6018      	streq	r0, [r3, #0]
 80076d2:	e7e6      	b.n	80076a2 <_scanf_i+0x1aa>
 80076d4:	2001      	movs	r0, #1
 80076d6:	e7ed      	b.n	80076b4 <_scanf_i+0x1bc>
 80076d8:	0800965c 	.word	0x0800965c
 80076dc:	08007969 	.word	0x08007969
 80076e0:	08007881 	.word	0x08007881
 80076e4:	080098b6 	.word	0x080098b6

080076e8 <_read_r>:
 80076e8:	b538      	push	{r3, r4, r5, lr}
 80076ea:	4d07      	ldr	r5, [pc, #28]	; (8007708 <_read_r+0x20>)
 80076ec:	4604      	mov	r4, r0
 80076ee:	4608      	mov	r0, r1
 80076f0:	4611      	mov	r1, r2
 80076f2:	2200      	movs	r2, #0
 80076f4:	602a      	str	r2, [r5, #0]
 80076f6:	461a      	mov	r2, r3
 80076f8:	f7f9 fd4e 	bl	8001198 <_read>
 80076fc:	1c43      	adds	r3, r0, #1
 80076fe:	d102      	bne.n	8007706 <_read_r+0x1e>
 8007700:	682b      	ldr	r3, [r5, #0]
 8007702:	b103      	cbz	r3, 8007706 <_read_r+0x1e>
 8007704:	6023      	str	r3, [r4, #0]
 8007706:	bd38      	pop	{r3, r4, r5, pc}
 8007708:	20011a94 	.word	0x20011a94

0800770c <__sccl>:
 800770c:	b570      	push	{r4, r5, r6, lr}
 800770e:	780b      	ldrb	r3, [r1, #0]
 8007710:	4604      	mov	r4, r0
 8007712:	2b5e      	cmp	r3, #94	; 0x5e
 8007714:	bf0b      	itete	eq
 8007716:	784b      	ldrbeq	r3, [r1, #1]
 8007718:	1c48      	addne	r0, r1, #1
 800771a:	1c88      	addeq	r0, r1, #2
 800771c:	2200      	movne	r2, #0
 800771e:	bf08      	it	eq
 8007720:	2201      	moveq	r2, #1
 8007722:	1e61      	subs	r1, r4, #1
 8007724:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8007728:	f801 2f01 	strb.w	r2, [r1, #1]!
 800772c:	42a9      	cmp	r1, r5
 800772e:	d1fb      	bne.n	8007728 <__sccl+0x1c>
 8007730:	b90b      	cbnz	r3, 8007736 <__sccl+0x2a>
 8007732:	3801      	subs	r0, #1
 8007734:	bd70      	pop	{r4, r5, r6, pc}
 8007736:	f082 0201 	eor.w	r2, r2, #1
 800773a:	54e2      	strb	r2, [r4, r3]
 800773c:	4605      	mov	r5, r0
 800773e:	4628      	mov	r0, r5
 8007740:	f810 1b01 	ldrb.w	r1, [r0], #1
 8007744:	292d      	cmp	r1, #45	; 0x2d
 8007746:	d006      	beq.n	8007756 <__sccl+0x4a>
 8007748:	295d      	cmp	r1, #93	; 0x5d
 800774a:	d0f3      	beq.n	8007734 <__sccl+0x28>
 800774c:	b909      	cbnz	r1, 8007752 <__sccl+0x46>
 800774e:	4628      	mov	r0, r5
 8007750:	e7f0      	b.n	8007734 <__sccl+0x28>
 8007752:	460b      	mov	r3, r1
 8007754:	e7f1      	b.n	800773a <__sccl+0x2e>
 8007756:	786e      	ldrb	r6, [r5, #1]
 8007758:	2e5d      	cmp	r6, #93	; 0x5d
 800775a:	d0fa      	beq.n	8007752 <__sccl+0x46>
 800775c:	42b3      	cmp	r3, r6
 800775e:	dcf8      	bgt.n	8007752 <__sccl+0x46>
 8007760:	3502      	adds	r5, #2
 8007762:	4619      	mov	r1, r3
 8007764:	3101      	adds	r1, #1
 8007766:	428e      	cmp	r6, r1
 8007768:	5462      	strb	r2, [r4, r1]
 800776a:	dcfb      	bgt.n	8007764 <__sccl+0x58>
 800776c:	1af1      	subs	r1, r6, r3
 800776e:	3901      	subs	r1, #1
 8007770:	1c58      	adds	r0, r3, #1
 8007772:	42b3      	cmp	r3, r6
 8007774:	bfa8      	it	ge
 8007776:	2100      	movge	r1, #0
 8007778:	1843      	adds	r3, r0, r1
 800777a:	e7e0      	b.n	800773e <__sccl+0x32>

0800777c <_strtol_l.constprop.0>:
 800777c:	2b01      	cmp	r3, #1
 800777e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007782:	d001      	beq.n	8007788 <_strtol_l.constprop.0+0xc>
 8007784:	2b24      	cmp	r3, #36	; 0x24
 8007786:	d906      	bls.n	8007796 <_strtol_l.constprop.0+0x1a>
 8007788:	f7fd faa2 	bl	8004cd0 <__errno>
 800778c:	2316      	movs	r3, #22
 800778e:	6003      	str	r3, [r0, #0]
 8007790:	2000      	movs	r0, #0
 8007792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007796:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800787c <_strtol_l.constprop.0+0x100>
 800779a:	460d      	mov	r5, r1
 800779c:	462e      	mov	r6, r5
 800779e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077a2:	f814 700c 	ldrb.w	r7, [r4, ip]
 80077a6:	f017 0708 	ands.w	r7, r7, #8
 80077aa:	d1f7      	bne.n	800779c <_strtol_l.constprop.0+0x20>
 80077ac:	2c2d      	cmp	r4, #45	; 0x2d
 80077ae:	d132      	bne.n	8007816 <_strtol_l.constprop.0+0x9a>
 80077b0:	782c      	ldrb	r4, [r5, #0]
 80077b2:	2701      	movs	r7, #1
 80077b4:	1cb5      	adds	r5, r6, #2
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d05b      	beq.n	8007872 <_strtol_l.constprop.0+0xf6>
 80077ba:	2b10      	cmp	r3, #16
 80077bc:	d109      	bne.n	80077d2 <_strtol_l.constprop.0+0x56>
 80077be:	2c30      	cmp	r4, #48	; 0x30
 80077c0:	d107      	bne.n	80077d2 <_strtol_l.constprop.0+0x56>
 80077c2:	782c      	ldrb	r4, [r5, #0]
 80077c4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80077c8:	2c58      	cmp	r4, #88	; 0x58
 80077ca:	d14d      	bne.n	8007868 <_strtol_l.constprop.0+0xec>
 80077cc:	786c      	ldrb	r4, [r5, #1]
 80077ce:	2310      	movs	r3, #16
 80077d0:	3502      	adds	r5, #2
 80077d2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80077d6:	f108 38ff 	add.w	r8, r8, #4294967295
 80077da:	f04f 0c00 	mov.w	ip, #0
 80077de:	fbb8 f9f3 	udiv	r9, r8, r3
 80077e2:	4666      	mov	r6, ip
 80077e4:	fb03 8a19 	mls	sl, r3, r9, r8
 80077e8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80077ec:	f1be 0f09 	cmp.w	lr, #9
 80077f0:	d816      	bhi.n	8007820 <_strtol_l.constprop.0+0xa4>
 80077f2:	4674      	mov	r4, lr
 80077f4:	42a3      	cmp	r3, r4
 80077f6:	dd24      	ble.n	8007842 <_strtol_l.constprop.0+0xc6>
 80077f8:	f1bc 0f00 	cmp.w	ip, #0
 80077fc:	db1e      	blt.n	800783c <_strtol_l.constprop.0+0xc0>
 80077fe:	45b1      	cmp	r9, r6
 8007800:	d31c      	bcc.n	800783c <_strtol_l.constprop.0+0xc0>
 8007802:	d101      	bne.n	8007808 <_strtol_l.constprop.0+0x8c>
 8007804:	45a2      	cmp	sl, r4
 8007806:	db19      	blt.n	800783c <_strtol_l.constprop.0+0xc0>
 8007808:	fb06 4603 	mla	r6, r6, r3, r4
 800780c:	f04f 0c01 	mov.w	ip, #1
 8007810:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007814:	e7e8      	b.n	80077e8 <_strtol_l.constprop.0+0x6c>
 8007816:	2c2b      	cmp	r4, #43	; 0x2b
 8007818:	bf04      	itt	eq
 800781a:	782c      	ldrbeq	r4, [r5, #0]
 800781c:	1cb5      	addeq	r5, r6, #2
 800781e:	e7ca      	b.n	80077b6 <_strtol_l.constprop.0+0x3a>
 8007820:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007824:	f1be 0f19 	cmp.w	lr, #25
 8007828:	d801      	bhi.n	800782e <_strtol_l.constprop.0+0xb2>
 800782a:	3c37      	subs	r4, #55	; 0x37
 800782c:	e7e2      	b.n	80077f4 <_strtol_l.constprop.0+0x78>
 800782e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007832:	f1be 0f19 	cmp.w	lr, #25
 8007836:	d804      	bhi.n	8007842 <_strtol_l.constprop.0+0xc6>
 8007838:	3c57      	subs	r4, #87	; 0x57
 800783a:	e7db      	b.n	80077f4 <_strtol_l.constprop.0+0x78>
 800783c:	f04f 3cff 	mov.w	ip, #4294967295
 8007840:	e7e6      	b.n	8007810 <_strtol_l.constprop.0+0x94>
 8007842:	f1bc 0f00 	cmp.w	ip, #0
 8007846:	da05      	bge.n	8007854 <_strtol_l.constprop.0+0xd8>
 8007848:	2322      	movs	r3, #34	; 0x22
 800784a:	6003      	str	r3, [r0, #0]
 800784c:	4646      	mov	r6, r8
 800784e:	b942      	cbnz	r2, 8007862 <_strtol_l.constprop.0+0xe6>
 8007850:	4630      	mov	r0, r6
 8007852:	e79e      	b.n	8007792 <_strtol_l.constprop.0+0x16>
 8007854:	b107      	cbz	r7, 8007858 <_strtol_l.constprop.0+0xdc>
 8007856:	4276      	negs	r6, r6
 8007858:	2a00      	cmp	r2, #0
 800785a:	d0f9      	beq.n	8007850 <_strtol_l.constprop.0+0xd4>
 800785c:	f1bc 0f00 	cmp.w	ip, #0
 8007860:	d000      	beq.n	8007864 <_strtol_l.constprop.0+0xe8>
 8007862:	1e69      	subs	r1, r5, #1
 8007864:	6011      	str	r1, [r2, #0]
 8007866:	e7f3      	b.n	8007850 <_strtol_l.constprop.0+0xd4>
 8007868:	2430      	movs	r4, #48	; 0x30
 800786a:	2b00      	cmp	r3, #0
 800786c:	d1b1      	bne.n	80077d2 <_strtol_l.constprop.0+0x56>
 800786e:	2308      	movs	r3, #8
 8007870:	e7af      	b.n	80077d2 <_strtol_l.constprop.0+0x56>
 8007872:	2c30      	cmp	r4, #48	; 0x30
 8007874:	d0a5      	beq.n	80077c2 <_strtol_l.constprop.0+0x46>
 8007876:	230a      	movs	r3, #10
 8007878:	e7ab      	b.n	80077d2 <_strtol_l.constprop.0+0x56>
 800787a:	bf00      	nop
 800787c:	080098f5 	.word	0x080098f5

08007880 <_strtol_r>:
 8007880:	f7ff bf7c 	b.w	800777c <_strtol_l.constprop.0>

08007884 <_strtoul_l.constprop.0>:
 8007884:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007888:	4f36      	ldr	r7, [pc, #216]	; (8007964 <_strtoul_l.constprop.0+0xe0>)
 800788a:	4686      	mov	lr, r0
 800788c:	460d      	mov	r5, r1
 800788e:	4628      	mov	r0, r5
 8007890:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007894:	5de6      	ldrb	r6, [r4, r7]
 8007896:	f016 0608 	ands.w	r6, r6, #8
 800789a:	d1f8      	bne.n	800788e <_strtoul_l.constprop.0+0xa>
 800789c:	2c2d      	cmp	r4, #45	; 0x2d
 800789e:	d12f      	bne.n	8007900 <_strtoul_l.constprop.0+0x7c>
 80078a0:	782c      	ldrb	r4, [r5, #0]
 80078a2:	2601      	movs	r6, #1
 80078a4:	1c85      	adds	r5, r0, #2
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d057      	beq.n	800795a <_strtoul_l.constprop.0+0xd6>
 80078aa:	2b10      	cmp	r3, #16
 80078ac:	d109      	bne.n	80078c2 <_strtoul_l.constprop.0+0x3e>
 80078ae:	2c30      	cmp	r4, #48	; 0x30
 80078b0:	d107      	bne.n	80078c2 <_strtoul_l.constprop.0+0x3e>
 80078b2:	7828      	ldrb	r0, [r5, #0]
 80078b4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80078b8:	2858      	cmp	r0, #88	; 0x58
 80078ba:	d149      	bne.n	8007950 <_strtoul_l.constprop.0+0xcc>
 80078bc:	786c      	ldrb	r4, [r5, #1]
 80078be:	2310      	movs	r3, #16
 80078c0:	3502      	adds	r5, #2
 80078c2:	f04f 38ff 	mov.w	r8, #4294967295
 80078c6:	2700      	movs	r7, #0
 80078c8:	fbb8 f8f3 	udiv	r8, r8, r3
 80078cc:	fb03 f908 	mul.w	r9, r3, r8
 80078d0:	ea6f 0909 	mvn.w	r9, r9
 80078d4:	4638      	mov	r0, r7
 80078d6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80078da:	f1bc 0f09 	cmp.w	ip, #9
 80078de:	d814      	bhi.n	800790a <_strtoul_l.constprop.0+0x86>
 80078e0:	4664      	mov	r4, ip
 80078e2:	42a3      	cmp	r3, r4
 80078e4:	dd22      	ble.n	800792c <_strtoul_l.constprop.0+0xa8>
 80078e6:	2f00      	cmp	r7, #0
 80078e8:	db1d      	blt.n	8007926 <_strtoul_l.constprop.0+0xa2>
 80078ea:	4580      	cmp	r8, r0
 80078ec:	d31b      	bcc.n	8007926 <_strtoul_l.constprop.0+0xa2>
 80078ee:	d101      	bne.n	80078f4 <_strtoul_l.constprop.0+0x70>
 80078f0:	45a1      	cmp	r9, r4
 80078f2:	db18      	blt.n	8007926 <_strtoul_l.constprop.0+0xa2>
 80078f4:	fb00 4003 	mla	r0, r0, r3, r4
 80078f8:	2701      	movs	r7, #1
 80078fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80078fe:	e7ea      	b.n	80078d6 <_strtoul_l.constprop.0+0x52>
 8007900:	2c2b      	cmp	r4, #43	; 0x2b
 8007902:	bf04      	itt	eq
 8007904:	782c      	ldrbeq	r4, [r5, #0]
 8007906:	1c85      	addeq	r5, r0, #2
 8007908:	e7cd      	b.n	80078a6 <_strtoul_l.constprop.0+0x22>
 800790a:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800790e:	f1bc 0f19 	cmp.w	ip, #25
 8007912:	d801      	bhi.n	8007918 <_strtoul_l.constprop.0+0x94>
 8007914:	3c37      	subs	r4, #55	; 0x37
 8007916:	e7e4      	b.n	80078e2 <_strtoul_l.constprop.0+0x5e>
 8007918:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800791c:	f1bc 0f19 	cmp.w	ip, #25
 8007920:	d804      	bhi.n	800792c <_strtoul_l.constprop.0+0xa8>
 8007922:	3c57      	subs	r4, #87	; 0x57
 8007924:	e7dd      	b.n	80078e2 <_strtoul_l.constprop.0+0x5e>
 8007926:	f04f 37ff 	mov.w	r7, #4294967295
 800792a:	e7e6      	b.n	80078fa <_strtoul_l.constprop.0+0x76>
 800792c:	2f00      	cmp	r7, #0
 800792e:	da07      	bge.n	8007940 <_strtoul_l.constprop.0+0xbc>
 8007930:	2322      	movs	r3, #34	; 0x22
 8007932:	f8ce 3000 	str.w	r3, [lr]
 8007936:	f04f 30ff 	mov.w	r0, #4294967295
 800793a:	b932      	cbnz	r2, 800794a <_strtoul_l.constprop.0+0xc6>
 800793c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007940:	b106      	cbz	r6, 8007944 <_strtoul_l.constprop.0+0xc0>
 8007942:	4240      	negs	r0, r0
 8007944:	2a00      	cmp	r2, #0
 8007946:	d0f9      	beq.n	800793c <_strtoul_l.constprop.0+0xb8>
 8007948:	b107      	cbz	r7, 800794c <_strtoul_l.constprop.0+0xc8>
 800794a:	1e69      	subs	r1, r5, #1
 800794c:	6011      	str	r1, [r2, #0]
 800794e:	e7f5      	b.n	800793c <_strtoul_l.constprop.0+0xb8>
 8007950:	2430      	movs	r4, #48	; 0x30
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1b5      	bne.n	80078c2 <_strtoul_l.constprop.0+0x3e>
 8007956:	2308      	movs	r3, #8
 8007958:	e7b3      	b.n	80078c2 <_strtoul_l.constprop.0+0x3e>
 800795a:	2c30      	cmp	r4, #48	; 0x30
 800795c:	d0a9      	beq.n	80078b2 <_strtoul_l.constprop.0+0x2e>
 800795e:	230a      	movs	r3, #10
 8007960:	e7af      	b.n	80078c2 <_strtoul_l.constprop.0+0x3e>
 8007962:	bf00      	nop
 8007964:	080098f5 	.word	0x080098f5

08007968 <_strtoul_r>:
 8007968:	f7ff bf8c 	b.w	8007884 <_strtoul_l.constprop.0>

0800796c <__submore>:
 800796c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007970:	460c      	mov	r4, r1
 8007972:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007974:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007978:	4299      	cmp	r1, r3
 800797a:	d11d      	bne.n	80079b8 <__submore+0x4c>
 800797c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007980:	f7fd fa4c 	bl	8004e1c <_malloc_r>
 8007984:	b918      	cbnz	r0, 800798e <__submore+0x22>
 8007986:	f04f 30ff 	mov.w	r0, #4294967295
 800798a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800798e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007992:	63a3      	str	r3, [r4, #56]	; 0x38
 8007994:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8007998:	6360      	str	r0, [r4, #52]	; 0x34
 800799a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800799e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80079a2:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80079a6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80079aa:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80079ae:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80079b2:	6020      	str	r0, [r4, #0]
 80079b4:	2000      	movs	r0, #0
 80079b6:	e7e8      	b.n	800798a <__submore+0x1e>
 80079b8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80079ba:	0077      	lsls	r7, r6, #1
 80079bc:	463a      	mov	r2, r7
 80079be:	f000 fa25 	bl	8007e0c <_realloc_r>
 80079c2:	4605      	mov	r5, r0
 80079c4:	2800      	cmp	r0, #0
 80079c6:	d0de      	beq.n	8007986 <__submore+0x1a>
 80079c8:	eb00 0806 	add.w	r8, r0, r6
 80079cc:	4601      	mov	r1, r0
 80079ce:	4632      	mov	r2, r6
 80079d0:	4640      	mov	r0, r8
 80079d2:	f7fe fe55 	bl	8006680 <memcpy>
 80079d6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80079da:	f8c4 8000 	str.w	r8, [r4]
 80079de:	e7e9      	b.n	80079b4 <__submore+0x48>

080079e0 <__assert_func>:
 80079e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079e2:	4614      	mov	r4, r2
 80079e4:	461a      	mov	r2, r3
 80079e6:	4b09      	ldr	r3, [pc, #36]	; (8007a0c <__assert_func+0x2c>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4605      	mov	r5, r0
 80079ec:	68d8      	ldr	r0, [r3, #12]
 80079ee:	b14c      	cbz	r4, 8007a04 <__assert_func+0x24>
 80079f0:	4b07      	ldr	r3, [pc, #28]	; (8007a10 <__assert_func+0x30>)
 80079f2:	9100      	str	r1, [sp, #0]
 80079f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80079f8:	4906      	ldr	r1, [pc, #24]	; (8007a14 <__assert_func+0x34>)
 80079fa:	462b      	mov	r3, r5
 80079fc:	f000 f9a6 	bl	8007d4c <fiprintf>
 8007a00:	f000 fc5a 	bl	80082b8 <abort>
 8007a04:	4b04      	ldr	r3, [pc, #16]	; (8007a18 <__assert_func+0x38>)
 8007a06:	461c      	mov	r4, r3
 8007a08:	e7f3      	b.n	80079f2 <__assert_func+0x12>
 8007a0a:	bf00      	nop
 8007a0c:	20000008 	.word	0x20000008
 8007a10:	080098b8 	.word	0x080098b8
 8007a14:	080098c5 	.word	0x080098c5
 8007a18:	080098f3 	.word	0x080098f3

08007a1c <__sflush_r>:
 8007a1c:	898a      	ldrh	r2, [r1, #12]
 8007a1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a22:	4605      	mov	r5, r0
 8007a24:	0710      	lsls	r0, r2, #28
 8007a26:	460c      	mov	r4, r1
 8007a28:	d458      	bmi.n	8007adc <__sflush_r+0xc0>
 8007a2a:	684b      	ldr	r3, [r1, #4]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	dc05      	bgt.n	8007a3c <__sflush_r+0x20>
 8007a30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	dc02      	bgt.n	8007a3c <__sflush_r+0x20>
 8007a36:	2000      	movs	r0, #0
 8007a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a3e:	2e00      	cmp	r6, #0
 8007a40:	d0f9      	beq.n	8007a36 <__sflush_r+0x1a>
 8007a42:	2300      	movs	r3, #0
 8007a44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007a48:	682f      	ldr	r7, [r5, #0]
 8007a4a:	602b      	str	r3, [r5, #0]
 8007a4c:	d032      	beq.n	8007ab4 <__sflush_r+0x98>
 8007a4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007a50:	89a3      	ldrh	r3, [r4, #12]
 8007a52:	075a      	lsls	r2, r3, #29
 8007a54:	d505      	bpl.n	8007a62 <__sflush_r+0x46>
 8007a56:	6863      	ldr	r3, [r4, #4]
 8007a58:	1ac0      	subs	r0, r0, r3
 8007a5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a5c:	b10b      	cbz	r3, 8007a62 <__sflush_r+0x46>
 8007a5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a60:	1ac0      	subs	r0, r0, r3
 8007a62:	2300      	movs	r3, #0
 8007a64:	4602      	mov	r2, r0
 8007a66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a68:	6a21      	ldr	r1, [r4, #32]
 8007a6a:	4628      	mov	r0, r5
 8007a6c:	47b0      	blx	r6
 8007a6e:	1c43      	adds	r3, r0, #1
 8007a70:	89a3      	ldrh	r3, [r4, #12]
 8007a72:	d106      	bne.n	8007a82 <__sflush_r+0x66>
 8007a74:	6829      	ldr	r1, [r5, #0]
 8007a76:	291d      	cmp	r1, #29
 8007a78:	d82c      	bhi.n	8007ad4 <__sflush_r+0xb8>
 8007a7a:	4a2a      	ldr	r2, [pc, #168]	; (8007b24 <__sflush_r+0x108>)
 8007a7c:	40ca      	lsrs	r2, r1
 8007a7e:	07d6      	lsls	r6, r2, #31
 8007a80:	d528      	bpl.n	8007ad4 <__sflush_r+0xb8>
 8007a82:	2200      	movs	r2, #0
 8007a84:	6062      	str	r2, [r4, #4]
 8007a86:	04d9      	lsls	r1, r3, #19
 8007a88:	6922      	ldr	r2, [r4, #16]
 8007a8a:	6022      	str	r2, [r4, #0]
 8007a8c:	d504      	bpl.n	8007a98 <__sflush_r+0x7c>
 8007a8e:	1c42      	adds	r2, r0, #1
 8007a90:	d101      	bne.n	8007a96 <__sflush_r+0x7a>
 8007a92:	682b      	ldr	r3, [r5, #0]
 8007a94:	b903      	cbnz	r3, 8007a98 <__sflush_r+0x7c>
 8007a96:	6560      	str	r0, [r4, #84]	; 0x54
 8007a98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a9a:	602f      	str	r7, [r5, #0]
 8007a9c:	2900      	cmp	r1, #0
 8007a9e:	d0ca      	beq.n	8007a36 <__sflush_r+0x1a>
 8007aa0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007aa4:	4299      	cmp	r1, r3
 8007aa6:	d002      	beq.n	8007aae <__sflush_r+0x92>
 8007aa8:	4628      	mov	r0, r5
 8007aaa:	f7fd f94b 	bl	8004d44 <_free_r>
 8007aae:	2000      	movs	r0, #0
 8007ab0:	6360      	str	r0, [r4, #52]	; 0x34
 8007ab2:	e7c1      	b.n	8007a38 <__sflush_r+0x1c>
 8007ab4:	6a21      	ldr	r1, [r4, #32]
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	4628      	mov	r0, r5
 8007aba:	47b0      	blx	r6
 8007abc:	1c41      	adds	r1, r0, #1
 8007abe:	d1c7      	bne.n	8007a50 <__sflush_r+0x34>
 8007ac0:	682b      	ldr	r3, [r5, #0]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d0c4      	beq.n	8007a50 <__sflush_r+0x34>
 8007ac6:	2b1d      	cmp	r3, #29
 8007ac8:	d001      	beq.n	8007ace <__sflush_r+0xb2>
 8007aca:	2b16      	cmp	r3, #22
 8007acc:	d101      	bne.n	8007ad2 <__sflush_r+0xb6>
 8007ace:	602f      	str	r7, [r5, #0]
 8007ad0:	e7b1      	b.n	8007a36 <__sflush_r+0x1a>
 8007ad2:	89a3      	ldrh	r3, [r4, #12]
 8007ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ad8:	81a3      	strh	r3, [r4, #12]
 8007ada:	e7ad      	b.n	8007a38 <__sflush_r+0x1c>
 8007adc:	690f      	ldr	r7, [r1, #16]
 8007ade:	2f00      	cmp	r7, #0
 8007ae0:	d0a9      	beq.n	8007a36 <__sflush_r+0x1a>
 8007ae2:	0793      	lsls	r3, r2, #30
 8007ae4:	680e      	ldr	r6, [r1, #0]
 8007ae6:	bf08      	it	eq
 8007ae8:	694b      	ldreq	r3, [r1, #20]
 8007aea:	600f      	str	r7, [r1, #0]
 8007aec:	bf18      	it	ne
 8007aee:	2300      	movne	r3, #0
 8007af0:	eba6 0807 	sub.w	r8, r6, r7
 8007af4:	608b      	str	r3, [r1, #8]
 8007af6:	f1b8 0f00 	cmp.w	r8, #0
 8007afa:	dd9c      	ble.n	8007a36 <__sflush_r+0x1a>
 8007afc:	6a21      	ldr	r1, [r4, #32]
 8007afe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007b00:	4643      	mov	r3, r8
 8007b02:	463a      	mov	r2, r7
 8007b04:	4628      	mov	r0, r5
 8007b06:	47b0      	blx	r6
 8007b08:	2800      	cmp	r0, #0
 8007b0a:	dc06      	bgt.n	8007b1a <__sflush_r+0xfe>
 8007b0c:	89a3      	ldrh	r3, [r4, #12]
 8007b0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b12:	81a3      	strh	r3, [r4, #12]
 8007b14:	f04f 30ff 	mov.w	r0, #4294967295
 8007b18:	e78e      	b.n	8007a38 <__sflush_r+0x1c>
 8007b1a:	4407      	add	r7, r0
 8007b1c:	eba8 0800 	sub.w	r8, r8, r0
 8007b20:	e7e9      	b.n	8007af6 <__sflush_r+0xda>
 8007b22:	bf00      	nop
 8007b24:	20400001 	.word	0x20400001

08007b28 <_fflush_r>:
 8007b28:	b538      	push	{r3, r4, r5, lr}
 8007b2a:	690b      	ldr	r3, [r1, #16]
 8007b2c:	4605      	mov	r5, r0
 8007b2e:	460c      	mov	r4, r1
 8007b30:	b913      	cbnz	r3, 8007b38 <_fflush_r+0x10>
 8007b32:	2500      	movs	r5, #0
 8007b34:	4628      	mov	r0, r5
 8007b36:	bd38      	pop	{r3, r4, r5, pc}
 8007b38:	b118      	cbz	r0, 8007b42 <_fflush_r+0x1a>
 8007b3a:	6983      	ldr	r3, [r0, #24]
 8007b3c:	b90b      	cbnz	r3, 8007b42 <_fflush_r+0x1a>
 8007b3e:	f000 f887 	bl	8007c50 <__sinit>
 8007b42:	4b14      	ldr	r3, [pc, #80]	; (8007b94 <_fflush_r+0x6c>)
 8007b44:	429c      	cmp	r4, r3
 8007b46:	d11b      	bne.n	8007b80 <_fflush_r+0x58>
 8007b48:	686c      	ldr	r4, [r5, #4]
 8007b4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d0ef      	beq.n	8007b32 <_fflush_r+0xa>
 8007b52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007b54:	07d0      	lsls	r0, r2, #31
 8007b56:	d404      	bmi.n	8007b62 <_fflush_r+0x3a>
 8007b58:	0599      	lsls	r1, r3, #22
 8007b5a:	d402      	bmi.n	8007b62 <_fflush_r+0x3a>
 8007b5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b5e:	f000 f927 	bl	8007db0 <__retarget_lock_acquire_recursive>
 8007b62:	4628      	mov	r0, r5
 8007b64:	4621      	mov	r1, r4
 8007b66:	f7ff ff59 	bl	8007a1c <__sflush_r>
 8007b6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b6c:	07da      	lsls	r2, r3, #31
 8007b6e:	4605      	mov	r5, r0
 8007b70:	d4e0      	bmi.n	8007b34 <_fflush_r+0xc>
 8007b72:	89a3      	ldrh	r3, [r4, #12]
 8007b74:	059b      	lsls	r3, r3, #22
 8007b76:	d4dd      	bmi.n	8007b34 <_fflush_r+0xc>
 8007b78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b7a:	f000 f91a 	bl	8007db2 <__retarget_lock_release_recursive>
 8007b7e:	e7d9      	b.n	8007b34 <_fflush_r+0xc>
 8007b80:	4b05      	ldr	r3, [pc, #20]	; (8007b98 <_fflush_r+0x70>)
 8007b82:	429c      	cmp	r4, r3
 8007b84:	d101      	bne.n	8007b8a <_fflush_r+0x62>
 8007b86:	68ac      	ldr	r4, [r5, #8]
 8007b88:	e7df      	b.n	8007b4a <_fflush_r+0x22>
 8007b8a:	4b04      	ldr	r3, [pc, #16]	; (8007b9c <_fflush_r+0x74>)
 8007b8c:	429c      	cmp	r4, r3
 8007b8e:	bf08      	it	eq
 8007b90:	68ec      	ldreq	r4, [r5, #12]
 8007b92:	e7da      	b.n	8007b4a <_fflush_r+0x22>
 8007b94:	08009a18 	.word	0x08009a18
 8007b98:	08009a38 	.word	0x08009a38
 8007b9c:	080099f8 	.word	0x080099f8

08007ba0 <std>:
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	b510      	push	{r4, lr}
 8007ba4:	4604      	mov	r4, r0
 8007ba6:	e9c0 3300 	strd	r3, r3, [r0]
 8007baa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007bae:	6083      	str	r3, [r0, #8]
 8007bb0:	8181      	strh	r1, [r0, #12]
 8007bb2:	6643      	str	r3, [r0, #100]	; 0x64
 8007bb4:	81c2      	strh	r2, [r0, #14]
 8007bb6:	6183      	str	r3, [r0, #24]
 8007bb8:	4619      	mov	r1, r3
 8007bba:	2208      	movs	r2, #8
 8007bbc:	305c      	adds	r0, #92	; 0x5c
 8007bbe:	f7fd f8b9 	bl	8004d34 <memset>
 8007bc2:	4b05      	ldr	r3, [pc, #20]	; (8007bd8 <std+0x38>)
 8007bc4:	6263      	str	r3, [r4, #36]	; 0x24
 8007bc6:	4b05      	ldr	r3, [pc, #20]	; (8007bdc <std+0x3c>)
 8007bc8:	62a3      	str	r3, [r4, #40]	; 0x28
 8007bca:	4b05      	ldr	r3, [pc, #20]	; (8007be0 <std+0x40>)
 8007bcc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007bce:	4b05      	ldr	r3, [pc, #20]	; (8007be4 <std+0x44>)
 8007bd0:	6224      	str	r4, [r4, #32]
 8007bd2:	6323      	str	r3, [r4, #48]	; 0x30
 8007bd4:	bd10      	pop	{r4, pc}
 8007bd6:	bf00      	nop
 8007bd8:	08005891 	.word	0x08005891
 8007bdc:	080058b7 	.word	0x080058b7
 8007be0:	080058ef 	.word	0x080058ef
 8007be4:	08005913 	.word	0x08005913

08007be8 <_cleanup_r>:
 8007be8:	4901      	ldr	r1, [pc, #4]	; (8007bf0 <_cleanup_r+0x8>)
 8007bea:	f000 b8c1 	b.w	8007d70 <_fwalk_reent>
 8007bee:	bf00      	nop
 8007bf0:	08007b29 	.word	0x08007b29

08007bf4 <__sfmoreglue>:
 8007bf4:	b570      	push	{r4, r5, r6, lr}
 8007bf6:	2268      	movs	r2, #104	; 0x68
 8007bf8:	1e4d      	subs	r5, r1, #1
 8007bfa:	4355      	muls	r5, r2
 8007bfc:	460e      	mov	r6, r1
 8007bfe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007c02:	f7fd f90b 	bl	8004e1c <_malloc_r>
 8007c06:	4604      	mov	r4, r0
 8007c08:	b140      	cbz	r0, 8007c1c <__sfmoreglue+0x28>
 8007c0a:	2100      	movs	r1, #0
 8007c0c:	e9c0 1600 	strd	r1, r6, [r0]
 8007c10:	300c      	adds	r0, #12
 8007c12:	60a0      	str	r0, [r4, #8]
 8007c14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007c18:	f7fd f88c 	bl	8004d34 <memset>
 8007c1c:	4620      	mov	r0, r4
 8007c1e:	bd70      	pop	{r4, r5, r6, pc}

08007c20 <__sfp_lock_acquire>:
 8007c20:	4801      	ldr	r0, [pc, #4]	; (8007c28 <__sfp_lock_acquire+0x8>)
 8007c22:	f000 b8c5 	b.w	8007db0 <__retarget_lock_acquire_recursive>
 8007c26:	bf00      	nop
 8007c28:	20011a99 	.word	0x20011a99

08007c2c <__sfp_lock_release>:
 8007c2c:	4801      	ldr	r0, [pc, #4]	; (8007c34 <__sfp_lock_release+0x8>)
 8007c2e:	f000 b8c0 	b.w	8007db2 <__retarget_lock_release_recursive>
 8007c32:	bf00      	nop
 8007c34:	20011a99 	.word	0x20011a99

08007c38 <__sinit_lock_acquire>:
 8007c38:	4801      	ldr	r0, [pc, #4]	; (8007c40 <__sinit_lock_acquire+0x8>)
 8007c3a:	f000 b8b9 	b.w	8007db0 <__retarget_lock_acquire_recursive>
 8007c3e:	bf00      	nop
 8007c40:	20011a9a 	.word	0x20011a9a

08007c44 <__sinit_lock_release>:
 8007c44:	4801      	ldr	r0, [pc, #4]	; (8007c4c <__sinit_lock_release+0x8>)
 8007c46:	f000 b8b4 	b.w	8007db2 <__retarget_lock_release_recursive>
 8007c4a:	bf00      	nop
 8007c4c:	20011a9a 	.word	0x20011a9a

08007c50 <__sinit>:
 8007c50:	b510      	push	{r4, lr}
 8007c52:	4604      	mov	r4, r0
 8007c54:	f7ff fff0 	bl	8007c38 <__sinit_lock_acquire>
 8007c58:	69a3      	ldr	r3, [r4, #24]
 8007c5a:	b11b      	cbz	r3, 8007c64 <__sinit+0x14>
 8007c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c60:	f7ff bff0 	b.w	8007c44 <__sinit_lock_release>
 8007c64:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007c68:	6523      	str	r3, [r4, #80]	; 0x50
 8007c6a:	4b13      	ldr	r3, [pc, #76]	; (8007cb8 <__sinit+0x68>)
 8007c6c:	4a13      	ldr	r2, [pc, #76]	; (8007cbc <__sinit+0x6c>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	62a2      	str	r2, [r4, #40]	; 0x28
 8007c72:	42a3      	cmp	r3, r4
 8007c74:	bf04      	itt	eq
 8007c76:	2301      	moveq	r3, #1
 8007c78:	61a3      	streq	r3, [r4, #24]
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	f000 f820 	bl	8007cc0 <__sfp>
 8007c80:	6060      	str	r0, [r4, #4]
 8007c82:	4620      	mov	r0, r4
 8007c84:	f000 f81c 	bl	8007cc0 <__sfp>
 8007c88:	60a0      	str	r0, [r4, #8]
 8007c8a:	4620      	mov	r0, r4
 8007c8c:	f000 f818 	bl	8007cc0 <__sfp>
 8007c90:	2200      	movs	r2, #0
 8007c92:	60e0      	str	r0, [r4, #12]
 8007c94:	2104      	movs	r1, #4
 8007c96:	6860      	ldr	r0, [r4, #4]
 8007c98:	f7ff ff82 	bl	8007ba0 <std>
 8007c9c:	68a0      	ldr	r0, [r4, #8]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	2109      	movs	r1, #9
 8007ca2:	f7ff ff7d 	bl	8007ba0 <std>
 8007ca6:	68e0      	ldr	r0, [r4, #12]
 8007ca8:	2202      	movs	r2, #2
 8007caa:	2112      	movs	r1, #18
 8007cac:	f7ff ff78 	bl	8007ba0 <std>
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	61a3      	str	r3, [r4, #24]
 8007cb4:	e7d2      	b.n	8007c5c <__sinit+0xc>
 8007cb6:	bf00      	nop
 8007cb8:	08009668 	.word	0x08009668
 8007cbc:	08007be9 	.word	0x08007be9

08007cc0 <__sfp>:
 8007cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cc2:	4607      	mov	r7, r0
 8007cc4:	f7ff ffac 	bl	8007c20 <__sfp_lock_acquire>
 8007cc8:	4b1e      	ldr	r3, [pc, #120]	; (8007d44 <__sfp+0x84>)
 8007cca:	681e      	ldr	r6, [r3, #0]
 8007ccc:	69b3      	ldr	r3, [r6, #24]
 8007cce:	b913      	cbnz	r3, 8007cd6 <__sfp+0x16>
 8007cd0:	4630      	mov	r0, r6
 8007cd2:	f7ff ffbd 	bl	8007c50 <__sinit>
 8007cd6:	3648      	adds	r6, #72	; 0x48
 8007cd8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007cdc:	3b01      	subs	r3, #1
 8007cde:	d503      	bpl.n	8007ce8 <__sfp+0x28>
 8007ce0:	6833      	ldr	r3, [r6, #0]
 8007ce2:	b30b      	cbz	r3, 8007d28 <__sfp+0x68>
 8007ce4:	6836      	ldr	r6, [r6, #0]
 8007ce6:	e7f7      	b.n	8007cd8 <__sfp+0x18>
 8007ce8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007cec:	b9d5      	cbnz	r5, 8007d24 <__sfp+0x64>
 8007cee:	4b16      	ldr	r3, [pc, #88]	; (8007d48 <__sfp+0x88>)
 8007cf0:	60e3      	str	r3, [r4, #12]
 8007cf2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007cf6:	6665      	str	r5, [r4, #100]	; 0x64
 8007cf8:	f000 f859 	bl	8007dae <__retarget_lock_init_recursive>
 8007cfc:	f7ff ff96 	bl	8007c2c <__sfp_lock_release>
 8007d00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007d04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007d08:	6025      	str	r5, [r4, #0]
 8007d0a:	61a5      	str	r5, [r4, #24]
 8007d0c:	2208      	movs	r2, #8
 8007d0e:	4629      	mov	r1, r5
 8007d10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007d14:	f7fd f80e 	bl	8004d34 <memset>
 8007d18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007d1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007d20:	4620      	mov	r0, r4
 8007d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d24:	3468      	adds	r4, #104	; 0x68
 8007d26:	e7d9      	b.n	8007cdc <__sfp+0x1c>
 8007d28:	2104      	movs	r1, #4
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	f7ff ff62 	bl	8007bf4 <__sfmoreglue>
 8007d30:	4604      	mov	r4, r0
 8007d32:	6030      	str	r0, [r6, #0]
 8007d34:	2800      	cmp	r0, #0
 8007d36:	d1d5      	bne.n	8007ce4 <__sfp+0x24>
 8007d38:	f7ff ff78 	bl	8007c2c <__sfp_lock_release>
 8007d3c:	230c      	movs	r3, #12
 8007d3e:	603b      	str	r3, [r7, #0]
 8007d40:	e7ee      	b.n	8007d20 <__sfp+0x60>
 8007d42:	bf00      	nop
 8007d44:	08009668 	.word	0x08009668
 8007d48:	ffff0001 	.word	0xffff0001

08007d4c <fiprintf>:
 8007d4c:	b40e      	push	{r1, r2, r3}
 8007d4e:	b503      	push	{r0, r1, lr}
 8007d50:	4601      	mov	r1, r0
 8007d52:	ab03      	add	r3, sp, #12
 8007d54:	4805      	ldr	r0, [pc, #20]	; (8007d6c <fiprintf+0x20>)
 8007d56:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d5a:	6800      	ldr	r0, [r0, #0]
 8007d5c:	9301      	str	r3, [sp, #4]
 8007d5e:	f000 f8ad 	bl	8007ebc <_vfiprintf_r>
 8007d62:	b002      	add	sp, #8
 8007d64:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d68:	b003      	add	sp, #12
 8007d6a:	4770      	bx	lr
 8007d6c:	20000008 	.word	0x20000008

08007d70 <_fwalk_reent>:
 8007d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d74:	4606      	mov	r6, r0
 8007d76:	4688      	mov	r8, r1
 8007d78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007d7c:	2700      	movs	r7, #0
 8007d7e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d82:	f1b9 0901 	subs.w	r9, r9, #1
 8007d86:	d505      	bpl.n	8007d94 <_fwalk_reent+0x24>
 8007d88:	6824      	ldr	r4, [r4, #0]
 8007d8a:	2c00      	cmp	r4, #0
 8007d8c:	d1f7      	bne.n	8007d7e <_fwalk_reent+0xe>
 8007d8e:	4638      	mov	r0, r7
 8007d90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d94:	89ab      	ldrh	r3, [r5, #12]
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	d907      	bls.n	8007daa <_fwalk_reent+0x3a>
 8007d9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d9e:	3301      	adds	r3, #1
 8007da0:	d003      	beq.n	8007daa <_fwalk_reent+0x3a>
 8007da2:	4629      	mov	r1, r5
 8007da4:	4630      	mov	r0, r6
 8007da6:	47c0      	blx	r8
 8007da8:	4307      	orrs	r7, r0
 8007daa:	3568      	adds	r5, #104	; 0x68
 8007dac:	e7e9      	b.n	8007d82 <_fwalk_reent+0x12>

08007dae <__retarget_lock_init_recursive>:
 8007dae:	4770      	bx	lr

08007db0 <__retarget_lock_acquire_recursive>:
 8007db0:	4770      	bx	lr

08007db2 <__retarget_lock_release_recursive>:
 8007db2:	4770      	bx	lr

08007db4 <__ascii_mbtowc>:
 8007db4:	b082      	sub	sp, #8
 8007db6:	b901      	cbnz	r1, 8007dba <__ascii_mbtowc+0x6>
 8007db8:	a901      	add	r1, sp, #4
 8007dba:	b142      	cbz	r2, 8007dce <__ascii_mbtowc+0x1a>
 8007dbc:	b14b      	cbz	r3, 8007dd2 <__ascii_mbtowc+0x1e>
 8007dbe:	7813      	ldrb	r3, [r2, #0]
 8007dc0:	600b      	str	r3, [r1, #0]
 8007dc2:	7812      	ldrb	r2, [r2, #0]
 8007dc4:	1e10      	subs	r0, r2, #0
 8007dc6:	bf18      	it	ne
 8007dc8:	2001      	movne	r0, #1
 8007dca:	b002      	add	sp, #8
 8007dcc:	4770      	bx	lr
 8007dce:	4610      	mov	r0, r2
 8007dd0:	e7fb      	b.n	8007dca <__ascii_mbtowc+0x16>
 8007dd2:	f06f 0001 	mvn.w	r0, #1
 8007dd6:	e7f8      	b.n	8007dca <__ascii_mbtowc+0x16>

08007dd8 <memmove>:
 8007dd8:	4288      	cmp	r0, r1
 8007dda:	b510      	push	{r4, lr}
 8007ddc:	eb01 0402 	add.w	r4, r1, r2
 8007de0:	d902      	bls.n	8007de8 <memmove+0x10>
 8007de2:	4284      	cmp	r4, r0
 8007de4:	4623      	mov	r3, r4
 8007de6:	d807      	bhi.n	8007df8 <memmove+0x20>
 8007de8:	1e43      	subs	r3, r0, #1
 8007dea:	42a1      	cmp	r1, r4
 8007dec:	d008      	beq.n	8007e00 <memmove+0x28>
 8007dee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007df2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007df6:	e7f8      	b.n	8007dea <memmove+0x12>
 8007df8:	4402      	add	r2, r0
 8007dfa:	4601      	mov	r1, r0
 8007dfc:	428a      	cmp	r2, r1
 8007dfe:	d100      	bne.n	8007e02 <memmove+0x2a>
 8007e00:	bd10      	pop	{r4, pc}
 8007e02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e0a:	e7f7      	b.n	8007dfc <memmove+0x24>

08007e0c <_realloc_r>:
 8007e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e10:	4680      	mov	r8, r0
 8007e12:	4614      	mov	r4, r2
 8007e14:	460e      	mov	r6, r1
 8007e16:	b921      	cbnz	r1, 8007e22 <_realloc_r+0x16>
 8007e18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e1c:	4611      	mov	r1, r2
 8007e1e:	f7fc bffd 	b.w	8004e1c <_malloc_r>
 8007e22:	b92a      	cbnz	r2, 8007e30 <_realloc_r+0x24>
 8007e24:	f7fc ff8e 	bl	8004d44 <_free_r>
 8007e28:	4625      	mov	r5, r4
 8007e2a:	4628      	mov	r0, r5
 8007e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e30:	f000 faae 	bl	8008390 <_malloc_usable_size_r>
 8007e34:	4284      	cmp	r4, r0
 8007e36:	4607      	mov	r7, r0
 8007e38:	d802      	bhi.n	8007e40 <_realloc_r+0x34>
 8007e3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007e3e:	d812      	bhi.n	8007e66 <_realloc_r+0x5a>
 8007e40:	4621      	mov	r1, r4
 8007e42:	4640      	mov	r0, r8
 8007e44:	f7fc ffea 	bl	8004e1c <_malloc_r>
 8007e48:	4605      	mov	r5, r0
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	d0ed      	beq.n	8007e2a <_realloc_r+0x1e>
 8007e4e:	42bc      	cmp	r4, r7
 8007e50:	4622      	mov	r2, r4
 8007e52:	4631      	mov	r1, r6
 8007e54:	bf28      	it	cs
 8007e56:	463a      	movcs	r2, r7
 8007e58:	f7fe fc12 	bl	8006680 <memcpy>
 8007e5c:	4631      	mov	r1, r6
 8007e5e:	4640      	mov	r0, r8
 8007e60:	f7fc ff70 	bl	8004d44 <_free_r>
 8007e64:	e7e1      	b.n	8007e2a <_realloc_r+0x1e>
 8007e66:	4635      	mov	r5, r6
 8007e68:	e7df      	b.n	8007e2a <_realloc_r+0x1e>

08007e6a <__sfputc_r>:
 8007e6a:	6893      	ldr	r3, [r2, #8]
 8007e6c:	3b01      	subs	r3, #1
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	b410      	push	{r4}
 8007e72:	6093      	str	r3, [r2, #8]
 8007e74:	da08      	bge.n	8007e88 <__sfputc_r+0x1e>
 8007e76:	6994      	ldr	r4, [r2, #24]
 8007e78:	42a3      	cmp	r3, r4
 8007e7a:	db01      	blt.n	8007e80 <__sfputc_r+0x16>
 8007e7c:	290a      	cmp	r1, #10
 8007e7e:	d103      	bne.n	8007e88 <__sfputc_r+0x1e>
 8007e80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e84:	f000 b94a 	b.w	800811c <__swbuf_r>
 8007e88:	6813      	ldr	r3, [r2, #0]
 8007e8a:	1c58      	adds	r0, r3, #1
 8007e8c:	6010      	str	r0, [r2, #0]
 8007e8e:	7019      	strb	r1, [r3, #0]
 8007e90:	4608      	mov	r0, r1
 8007e92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <__sfputs_r>:
 8007e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e9a:	4606      	mov	r6, r0
 8007e9c:	460f      	mov	r7, r1
 8007e9e:	4614      	mov	r4, r2
 8007ea0:	18d5      	adds	r5, r2, r3
 8007ea2:	42ac      	cmp	r4, r5
 8007ea4:	d101      	bne.n	8007eaa <__sfputs_r+0x12>
 8007ea6:	2000      	movs	r0, #0
 8007ea8:	e007      	b.n	8007eba <__sfputs_r+0x22>
 8007eaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eae:	463a      	mov	r2, r7
 8007eb0:	4630      	mov	r0, r6
 8007eb2:	f7ff ffda 	bl	8007e6a <__sfputc_r>
 8007eb6:	1c43      	adds	r3, r0, #1
 8007eb8:	d1f3      	bne.n	8007ea2 <__sfputs_r+0xa>
 8007eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007ebc <_vfiprintf_r>:
 8007ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec0:	460d      	mov	r5, r1
 8007ec2:	b09d      	sub	sp, #116	; 0x74
 8007ec4:	4614      	mov	r4, r2
 8007ec6:	4698      	mov	r8, r3
 8007ec8:	4606      	mov	r6, r0
 8007eca:	b118      	cbz	r0, 8007ed4 <_vfiprintf_r+0x18>
 8007ecc:	6983      	ldr	r3, [r0, #24]
 8007ece:	b90b      	cbnz	r3, 8007ed4 <_vfiprintf_r+0x18>
 8007ed0:	f7ff febe 	bl	8007c50 <__sinit>
 8007ed4:	4b89      	ldr	r3, [pc, #548]	; (80080fc <_vfiprintf_r+0x240>)
 8007ed6:	429d      	cmp	r5, r3
 8007ed8:	d11b      	bne.n	8007f12 <_vfiprintf_r+0x56>
 8007eda:	6875      	ldr	r5, [r6, #4]
 8007edc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ede:	07d9      	lsls	r1, r3, #31
 8007ee0:	d405      	bmi.n	8007eee <_vfiprintf_r+0x32>
 8007ee2:	89ab      	ldrh	r3, [r5, #12]
 8007ee4:	059a      	lsls	r2, r3, #22
 8007ee6:	d402      	bmi.n	8007eee <_vfiprintf_r+0x32>
 8007ee8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007eea:	f7ff ff61 	bl	8007db0 <__retarget_lock_acquire_recursive>
 8007eee:	89ab      	ldrh	r3, [r5, #12]
 8007ef0:	071b      	lsls	r3, r3, #28
 8007ef2:	d501      	bpl.n	8007ef8 <_vfiprintf_r+0x3c>
 8007ef4:	692b      	ldr	r3, [r5, #16]
 8007ef6:	b9eb      	cbnz	r3, 8007f34 <_vfiprintf_r+0x78>
 8007ef8:	4629      	mov	r1, r5
 8007efa:	4630      	mov	r0, r6
 8007efc:	f000 f96e 	bl	80081dc <__swsetup_r>
 8007f00:	b1c0      	cbz	r0, 8007f34 <_vfiprintf_r+0x78>
 8007f02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f04:	07dc      	lsls	r4, r3, #31
 8007f06:	d50e      	bpl.n	8007f26 <_vfiprintf_r+0x6a>
 8007f08:	f04f 30ff 	mov.w	r0, #4294967295
 8007f0c:	b01d      	add	sp, #116	; 0x74
 8007f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f12:	4b7b      	ldr	r3, [pc, #492]	; (8008100 <_vfiprintf_r+0x244>)
 8007f14:	429d      	cmp	r5, r3
 8007f16:	d101      	bne.n	8007f1c <_vfiprintf_r+0x60>
 8007f18:	68b5      	ldr	r5, [r6, #8]
 8007f1a:	e7df      	b.n	8007edc <_vfiprintf_r+0x20>
 8007f1c:	4b79      	ldr	r3, [pc, #484]	; (8008104 <_vfiprintf_r+0x248>)
 8007f1e:	429d      	cmp	r5, r3
 8007f20:	bf08      	it	eq
 8007f22:	68f5      	ldreq	r5, [r6, #12]
 8007f24:	e7da      	b.n	8007edc <_vfiprintf_r+0x20>
 8007f26:	89ab      	ldrh	r3, [r5, #12]
 8007f28:	0598      	lsls	r0, r3, #22
 8007f2a:	d4ed      	bmi.n	8007f08 <_vfiprintf_r+0x4c>
 8007f2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f2e:	f7ff ff40 	bl	8007db2 <__retarget_lock_release_recursive>
 8007f32:	e7e9      	b.n	8007f08 <_vfiprintf_r+0x4c>
 8007f34:	2300      	movs	r3, #0
 8007f36:	9309      	str	r3, [sp, #36]	; 0x24
 8007f38:	2320      	movs	r3, #32
 8007f3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f42:	2330      	movs	r3, #48	; 0x30
 8007f44:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008108 <_vfiprintf_r+0x24c>
 8007f48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f4c:	f04f 0901 	mov.w	r9, #1
 8007f50:	4623      	mov	r3, r4
 8007f52:	469a      	mov	sl, r3
 8007f54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f58:	b10a      	cbz	r2, 8007f5e <_vfiprintf_r+0xa2>
 8007f5a:	2a25      	cmp	r2, #37	; 0x25
 8007f5c:	d1f9      	bne.n	8007f52 <_vfiprintf_r+0x96>
 8007f5e:	ebba 0b04 	subs.w	fp, sl, r4
 8007f62:	d00b      	beq.n	8007f7c <_vfiprintf_r+0xc0>
 8007f64:	465b      	mov	r3, fp
 8007f66:	4622      	mov	r2, r4
 8007f68:	4629      	mov	r1, r5
 8007f6a:	4630      	mov	r0, r6
 8007f6c:	f7ff ff94 	bl	8007e98 <__sfputs_r>
 8007f70:	3001      	adds	r0, #1
 8007f72:	f000 80aa 	beq.w	80080ca <_vfiprintf_r+0x20e>
 8007f76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f78:	445a      	add	r2, fp
 8007f7a:	9209      	str	r2, [sp, #36]	; 0x24
 8007f7c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	f000 80a2 	beq.w	80080ca <_vfiprintf_r+0x20e>
 8007f86:	2300      	movs	r3, #0
 8007f88:	f04f 32ff 	mov.w	r2, #4294967295
 8007f8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f90:	f10a 0a01 	add.w	sl, sl, #1
 8007f94:	9304      	str	r3, [sp, #16]
 8007f96:	9307      	str	r3, [sp, #28]
 8007f98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f9c:	931a      	str	r3, [sp, #104]	; 0x68
 8007f9e:	4654      	mov	r4, sl
 8007fa0:	2205      	movs	r2, #5
 8007fa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fa6:	4858      	ldr	r0, [pc, #352]	; (8008108 <_vfiprintf_r+0x24c>)
 8007fa8:	f7f8 f932 	bl	8000210 <memchr>
 8007fac:	9a04      	ldr	r2, [sp, #16]
 8007fae:	b9d8      	cbnz	r0, 8007fe8 <_vfiprintf_r+0x12c>
 8007fb0:	06d1      	lsls	r1, r2, #27
 8007fb2:	bf44      	itt	mi
 8007fb4:	2320      	movmi	r3, #32
 8007fb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fba:	0713      	lsls	r3, r2, #28
 8007fbc:	bf44      	itt	mi
 8007fbe:	232b      	movmi	r3, #43	; 0x2b
 8007fc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fc4:	f89a 3000 	ldrb.w	r3, [sl]
 8007fc8:	2b2a      	cmp	r3, #42	; 0x2a
 8007fca:	d015      	beq.n	8007ff8 <_vfiprintf_r+0x13c>
 8007fcc:	9a07      	ldr	r2, [sp, #28]
 8007fce:	4654      	mov	r4, sl
 8007fd0:	2000      	movs	r0, #0
 8007fd2:	f04f 0c0a 	mov.w	ip, #10
 8007fd6:	4621      	mov	r1, r4
 8007fd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fdc:	3b30      	subs	r3, #48	; 0x30
 8007fde:	2b09      	cmp	r3, #9
 8007fe0:	d94e      	bls.n	8008080 <_vfiprintf_r+0x1c4>
 8007fe2:	b1b0      	cbz	r0, 8008012 <_vfiprintf_r+0x156>
 8007fe4:	9207      	str	r2, [sp, #28]
 8007fe6:	e014      	b.n	8008012 <_vfiprintf_r+0x156>
 8007fe8:	eba0 0308 	sub.w	r3, r0, r8
 8007fec:	fa09 f303 	lsl.w	r3, r9, r3
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	9304      	str	r3, [sp, #16]
 8007ff4:	46a2      	mov	sl, r4
 8007ff6:	e7d2      	b.n	8007f9e <_vfiprintf_r+0xe2>
 8007ff8:	9b03      	ldr	r3, [sp, #12]
 8007ffa:	1d19      	adds	r1, r3, #4
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	9103      	str	r1, [sp, #12]
 8008000:	2b00      	cmp	r3, #0
 8008002:	bfbb      	ittet	lt
 8008004:	425b      	neglt	r3, r3
 8008006:	f042 0202 	orrlt.w	r2, r2, #2
 800800a:	9307      	strge	r3, [sp, #28]
 800800c:	9307      	strlt	r3, [sp, #28]
 800800e:	bfb8      	it	lt
 8008010:	9204      	strlt	r2, [sp, #16]
 8008012:	7823      	ldrb	r3, [r4, #0]
 8008014:	2b2e      	cmp	r3, #46	; 0x2e
 8008016:	d10c      	bne.n	8008032 <_vfiprintf_r+0x176>
 8008018:	7863      	ldrb	r3, [r4, #1]
 800801a:	2b2a      	cmp	r3, #42	; 0x2a
 800801c:	d135      	bne.n	800808a <_vfiprintf_r+0x1ce>
 800801e:	9b03      	ldr	r3, [sp, #12]
 8008020:	1d1a      	adds	r2, r3, #4
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	9203      	str	r2, [sp, #12]
 8008026:	2b00      	cmp	r3, #0
 8008028:	bfb8      	it	lt
 800802a:	f04f 33ff 	movlt.w	r3, #4294967295
 800802e:	3402      	adds	r4, #2
 8008030:	9305      	str	r3, [sp, #20]
 8008032:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008118 <_vfiprintf_r+0x25c>
 8008036:	7821      	ldrb	r1, [r4, #0]
 8008038:	2203      	movs	r2, #3
 800803a:	4650      	mov	r0, sl
 800803c:	f7f8 f8e8 	bl	8000210 <memchr>
 8008040:	b140      	cbz	r0, 8008054 <_vfiprintf_r+0x198>
 8008042:	2340      	movs	r3, #64	; 0x40
 8008044:	eba0 000a 	sub.w	r0, r0, sl
 8008048:	fa03 f000 	lsl.w	r0, r3, r0
 800804c:	9b04      	ldr	r3, [sp, #16]
 800804e:	4303      	orrs	r3, r0
 8008050:	3401      	adds	r4, #1
 8008052:	9304      	str	r3, [sp, #16]
 8008054:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008058:	482c      	ldr	r0, [pc, #176]	; (800810c <_vfiprintf_r+0x250>)
 800805a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800805e:	2206      	movs	r2, #6
 8008060:	f7f8 f8d6 	bl	8000210 <memchr>
 8008064:	2800      	cmp	r0, #0
 8008066:	d03f      	beq.n	80080e8 <_vfiprintf_r+0x22c>
 8008068:	4b29      	ldr	r3, [pc, #164]	; (8008110 <_vfiprintf_r+0x254>)
 800806a:	bb1b      	cbnz	r3, 80080b4 <_vfiprintf_r+0x1f8>
 800806c:	9b03      	ldr	r3, [sp, #12]
 800806e:	3307      	adds	r3, #7
 8008070:	f023 0307 	bic.w	r3, r3, #7
 8008074:	3308      	adds	r3, #8
 8008076:	9303      	str	r3, [sp, #12]
 8008078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800807a:	443b      	add	r3, r7
 800807c:	9309      	str	r3, [sp, #36]	; 0x24
 800807e:	e767      	b.n	8007f50 <_vfiprintf_r+0x94>
 8008080:	fb0c 3202 	mla	r2, ip, r2, r3
 8008084:	460c      	mov	r4, r1
 8008086:	2001      	movs	r0, #1
 8008088:	e7a5      	b.n	8007fd6 <_vfiprintf_r+0x11a>
 800808a:	2300      	movs	r3, #0
 800808c:	3401      	adds	r4, #1
 800808e:	9305      	str	r3, [sp, #20]
 8008090:	4619      	mov	r1, r3
 8008092:	f04f 0c0a 	mov.w	ip, #10
 8008096:	4620      	mov	r0, r4
 8008098:	f810 2b01 	ldrb.w	r2, [r0], #1
 800809c:	3a30      	subs	r2, #48	; 0x30
 800809e:	2a09      	cmp	r2, #9
 80080a0:	d903      	bls.n	80080aa <_vfiprintf_r+0x1ee>
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d0c5      	beq.n	8008032 <_vfiprintf_r+0x176>
 80080a6:	9105      	str	r1, [sp, #20]
 80080a8:	e7c3      	b.n	8008032 <_vfiprintf_r+0x176>
 80080aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80080ae:	4604      	mov	r4, r0
 80080b0:	2301      	movs	r3, #1
 80080b2:	e7f0      	b.n	8008096 <_vfiprintf_r+0x1da>
 80080b4:	ab03      	add	r3, sp, #12
 80080b6:	9300      	str	r3, [sp, #0]
 80080b8:	462a      	mov	r2, r5
 80080ba:	4b16      	ldr	r3, [pc, #88]	; (8008114 <_vfiprintf_r+0x258>)
 80080bc:	a904      	add	r1, sp, #16
 80080be:	4630      	mov	r0, r6
 80080c0:	f7fc ffc0 	bl	8005044 <_printf_float>
 80080c4:	4607      	mov	r7, r0
 80080c6:	1c78      	adds	r0, r7, #1
 80080c8:	d1d6      	bne.n	8008078 <_vfiprintf_r+0x1bc>
 80080ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080cc:	07d9      	lsls	r1, r3, #31
 80080ce:	d405      	bmi.n	80080dc <_vfiprintf_r+0x220>
 80080d0:	89ab      	ldrh	r3, [r5, #12]
 80080d2:	059a      	lsls	r2, r3, #22
 80080d4:	d402      	bmi.n	80080dc <_vfiprintf_r+0x220>
 80080d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080d8:	f7ff fe6b 	bl	8007db2 <__retarget_lock_release_recursive>
 80080dc:	89ab      	ldrh	r3, [r5, #12]
 80080de:	065b      	lsls	r3, r3, #25
 80080e0:	f53f af12 	bmi.w	8007f08 <_vfiprintf_r+0x4c>
 80080e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080e6:	e711      	b.n	8007f0c <_vfiprintf_r+0x50>
 80080e8:	ab03      	add	r3, sp, #12
 80080ea:	9300      	str	r3, [sp, #0]
 80080ec:	462a      	mov	r2, r5
 80080ee:	4b09      	ldr	r3, [pc, #36]	; (8008114 <_vfiprintf_r+0x258>)
 80080f0:	a904      	add	r1, sp, #16
 80080f2:	4630      	mov	r0, r6
 80080f4:	f7fd fa4a 	bl	800558c <_printf_i>
 80080f8:	e7e4      	b.n	80080c4 <_vfiprintf_r+0x208>
 80080fa:	bf00      	nop
 80080fc:	08009a18 	.word	0x08009a18
 8008100:	08009a38 	.word	0x08009a38
 8008104:	080099f8 	.word	0x080099f8
 8008108:	0800988c 	.word	0x0800988c
 800810c:	08009896 	.word	0x08009896
 8008110:	08005045 	.word	0x08005045
 8008114:	08007e99 	.word	0x08007e99
 8008118:	08009892 	.word	0x08009892

0800811c <__swbuf_r>:
 800811c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800811e:	460e      	mov	r6, r1
 8008120:	4614      	mov	r4, r2
 8008122:	4605      	mov	r5, r0
 8008124:	b118      	cbz	r0, 800812e <__swbuf_r+0x12>
 8008126:	6983      	ldr	r3, [r0, #24]
 8008128:	b90b      	cbnz	r3, 800812e <__swbuf_r+0x12>
 800812a:	f7ff fd91 	bl	8007c50 <__sinit>
 800812e:	4b21      	ldr	r3, [pc, #132]	; (80081b4 <__swbuf_r+0x98>)
 8008130:	429c      	cmp	r4, r3
 8008132:	d12b      	bne.n	800818c <__swbuf_r+0x70>
 8008134:	686c      	ldr	r4, [r5, #4]
 8008136:	69a3      	ldr	r3, [r4, #24]
 8008138:	60a3      	str	r3, [r4, #8]
 800813a:	89a3      	ldrh	r3, [r4, #12]
 800813c:	071a      	lsls	r2, r3, #28
 800813e:	d52f      	bpl.n	80081a0 <__swbuf_r+0x84>
 8008140:	6923      	ldr	r3, [r4, #16]
 8008142:	b36b      	cbz	r3, 80081a0 <__swbuf_r+0x84>
 8008144:	6923      	ldr	r3, [r4, #16]
 8008146:	6820      	ldr	r0, [r4, #0]
 8008148:	1ac0      	subs	r0, r0, r3
 800814a:	6963      	ldr	r3, [r4, #20]
 800814c:	b2f6      	uxtb	r6, r6
 800814e:	4283      	cmp	r3, r0
 8008150:	4637      	mov	r7, r6
 8008152:	dc04      	bgt.n	800815e <__swbuf_r+0x42>
 8008154:	4621      	mov	r1, r4
 8008156:	4628      	mov	r0, r5
 8008158:	f7ff fce6 	bl	8007b28 <_fflush_r>
 800815c:	bb30      	cbnz	r0, 80081ac <__swbuf_r+0x90>
 800815e:	68a3      	ldr	r3, [r4, #8]
 8008160:	3b01      	subs	r3, #1
 8008162:	60a3      	str	r3, [r4, #8]
 8008164:	6823      	ldr	r3, [r4, #0]
 8008166:	1c5a      	adds	r2, r3, #1
 8008168:	6022      	str	r2, [r4, #0]
 800816a:	701e      	strb	r6, [r3, #0]
 800816c:	6963      	ldr	r3, [r4, #20]
 800816e:	3001      	adds	r0, #1
 8008170:	4283      	cmp	r3, r0
 8008172:	d004      	beq.n	800817e <__swbuf_r+0x62>
 8008174:	89a3      	ldrh	r3, [r4, #12]
 8008176:	07db      	lsls	r3, r3, #31
 8008178:	d506      	bpl.n	8008188 <__swbuf_r+0x6c>
 800817a:	2e0a      	cmp	r6, #10
 800817c:	d104      	bne.n	8008188 <__swbuf_r+0x6c>
 800817e:	4621      	mov	r1, r4
 8008180:	4628      	mov	r0, r5
 8008182:	f7ff fcd1 	bl	8007b28 <_fflush_r>
 8008186:	b988      	cbnz	r0, 80081ac <__swbuf_r+0x90>
 8008188:	4638      	mov	r0, r7
 800818a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800818c:	4b0a      	ldr	r3, [pc, #40]	; (80081b8 <__swbuf_r+0x9c>)
 800818e:	429c      	cmp	r4, r3
 8008190:	d101      	bne.n	8008196 <__swbuf_r+0x7a>
 8008192:	68ac      	ldr	r4, [r5, #8]
 8008194:	e7cf      	b.n	8008136 <__swbuf_r+0x1a>
 8008196:	4b09      	ldr	r3, [pc, #36]	; (80081bc <__swbuf_r+0xa0>)
 8008198:	429c      	cmp	r4, r3
 800819a:	bf08      	it	eq
 800819c:	68ec      	ldreq	r4, [r5, #12]
 800819e:	e7ca      	b.n	8008136 <__swbuf_r+0x1a>
 80081a0:	4621      	mov	r1, r4
 80081a2:	4628      	mov	r0, r5
 80081a4:	f000 f81a 	bl	80081dc <__swsetup_r>
 80081a8:	2800      	cmp	r0, #0
 80081aa:	d0cb      	beq.n	8008144 <__swbuf_r+0x28>
 80081ac:	f04f 37ff 	mov.w	r7, #4294967295
 80081b0:	e7ea      	b.n	8008188 <__swbuf_r+0x6c>
 80081b2:	bf00      	nop
 80081b4:	08009a18 	.word	0x08009a18
 80081b8:	08009a38 	.word	0x08009a38
 80081bc:	080099f8 	.word	0x080099f8

080081c0 <__ascii_wctomb>:
 80081c0:	b149      	cbz	r1, 80081d6 <__ascii_wctomb+0x16>
 80081c2:	2aff      	cmp	r2, #255	; 0xff
 80081c4:	bf85      	ittet	hi
 80081c6:	238a      	movhi	r3, #138	; 0x8a
 80081c8:	6003      	strhi	r3, [r0, #0]
 80081ca:	700a      	strbls	r2, [r1, #0]
 80081cc:	f04f 30ff 	movhi.w	r0, #4294967295
 80081d0:	bf98      	it	ls
 80081d2:	2001      	movls	r0, #1
 80081d4:	4770      	bx	lr
 80081d6:	4608      	mov	r0, r1
 80081d8:	4770      	bx	lr
	...

080081dc <__swsetup_r>:
 80081dc:	4b32      	ldr	r3, [pc, #200]	; (80082a8 <__swsetup_r+0xcc>)
 80081de:	b570      	push	{r4, r5, r6, lr}
 80081e0:	681d      	ldr	r5, [r3, #0]
 80081e2:	4606      	mov	r6, r0
 80081e4:	460c      	mov	r4, r1
 80081e6:	b125      	cbz	r5, 80081f2 <__swsetup_r+0x16>
 80081e8:	69ab      	ldr	r3, [r5, #24]
 80081ea:	b913      	cbnz	r3, 80081f2 <__swsetup_r+0x16>
 80081ec:	4628      	mov	r0, r5
 80081ee:	f7ff fd2f 	bl	8007c50 <__sinit>
 80081f2:	4b2e      	ldr	r3, [pc, #184]	; (80082ac <__swsetup_r+0xd0>)
 80081f4:	429c      	cmp	r4, r3
 80081f6:	d10f      	bne.n	8008218 <__swsetup_r+0x3c>
 80081f8:	686c      	ldr	r4, [r5, #4]
 80081fa:	89a3      	ldrh	r3, [r4, #12]
 80081fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008200:	0719      	lsls	r1, r3, #28
 8008202:	d42c      	bmi.n	800825e <__swsetup_r+0x82>
 8008204:	06dd      	lsls	r5, r3, #27
 8008206:	d411      	bmi.n	800822c <__swsetup_r+0x50>
 8008208:	2309      	movs	r3, #9
 800820a:	6033      	str	r3, [r6, #0]
 800820c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008210:	81a3      	strh	r3, [r4, #12]
 8008212:	f04f 30ff 	mov.w	r0, #4294967295
 8008216:	e03e      	b.n	8008296 <__swsetup_r+0xba>
 8008218:	4b25      	ldr	r3, [pc, #148]	; (80082b0 <__swsetup_r+0xd4>)
 800821a:	429c      	cmp	r4, r3
 800821c:	d101      	bne.n	8008222 <__swsetup_r+0x46>
 800821e:	68ac      	ldr	r4, [r5, #8]
 8008220:	e7eb      	b.n	80081fa <__swsetup_r+0x1e>
 8008222:	4b24      	ldr	r3, [pc, #144]	; (80082b4 <__swsetup_r+0xd8>)
 8008224:	429c      	cmp	r4, r3
 8008226:	bf08      	it	eq
 8008228:	68ec      	ldreq	r4, [r5, #12]
 800822a:	e7e6      	b.n	80081fa <__swsetup_r+0x1e>
 800822c:	0758      	lsls	r0, r3, #29
 800822e:	d512      	bpl.n	8008256 <__swsetup_r+0x7a>
 8008230:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008232:	b141      	cbz	r1, 8008246 <__swsetup_r+0x6a>
 8008234:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008238:	4299      	cmp	r1, r3
 800823a:	d002      	beq.n	8008242 <__swsetup_r+0x66>
 800823c:	4630      	mov	r0, r6
 800823e:	f7fc fd81 	bl	8004d44 <_free_r>
 8008242:	2300      	movs	r3, #0
 8008244:	6363      	str	r3, [r4, #52]	; 0x34
 8008246:	89a3      	ldrh	r3, [r4, #12]
 8008248:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800824c:	81a3      	strh	r3, [r4, #12]
 800824e:	2300      	movs	r3, #0
 8008250:	6063      	str	r3, [r4, #4]
 8008252:	6923      	ldr	r3, [r4, #16]
 8008254:	6023      	str	r3, [r4, #0]
 8008256:	89a3      	ldrh	r3, [r4, #12]
 8008258:	f043 0308 	orr.w	r3, r3, #8
 800825c:	81a3      	strh	r3, [r4, #12]
 800825e:	6923      	ldr	r3, [r4, #16]
 8008260:	b94b      	cbnz	r3, 8008276 <__swsetup_r+0x9a>
 8008262:	89a3      	ldrh	r3, [r4, #12]
 8008264:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008268:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800826c:	d003      	beq.n	8008276 <__swsetup_r+0x9a>
 800826e:	4621      	mov	r1, r4
 8008270:	4630      	mov	r0, r6
 8008272:	f000 f84d 	bl	8008310 <__smakebuf_r>
 8008276:	89a0      	ldrh	r0, [r4, #12]
 8008278:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800827c:	f010 0301 	ands.w	r3, r0, #1
 8008280:	d00a      	beq.n	8008298 <__swsetup_r+0xbc>
 8008282:	2300      	movs	r3, #0
 8008284:	60a3      	str	r3, [r4, #8]
 8008286:	6963      	ldr	r3, [r4, #20]
 8008288:	425b      	negs	r3, r3
 800828a:	61a3      	str	r3, [r4, #24]
 800828c:	6923      	ldr	r3, [r4, #16]
 800828e:	b943      	cbnz	r3, 80082a2 <__swsetup_r+0xc6>
 8008290:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008294:	d1ba      	bne.n	800820c <__swsetup_r+0x30>
 8008296:	bd70      	pop	{r4, r5, r6, pc}
 8008298:	0781      	lsls	r1, r0, #30
 800829a:	bf58      	it	pl
 800829c:	6963      	ldrpl	r3, [r4, #20]
 800829e:	60a3      	str	r3, [r4, #8]
 80082a0:	e7f4      	b.n	800828c <__swsetup_r+0xb0>
 80082a2:	2000      	movs	r0, #0
 80082a4:	e7f7      	b.n	8008296 <__swsetup_r+0xba>
 80082a6:	bf00      	nop
 80082a8:	20000008 	.word	0x20000008
 80082ac:	08009a18 	.word	0x08009a18
 80082b0:	08009a38 	.word	0x08009a38
 80082b4:	080099f8 	.word	0x080099f8

080082b8 <abort>:
 80082b8:	b508      	push	{r3, lr}
 80082ba:	2006      	movs	r0, #6
 80082bc:	f000 f898 	bl	80083f0 <raise>
 80082c0:	2001      	movs	r0, #1
 80082c2:	f7f8 ff5f 	bl	8001184 <_exit>

080082c6 <__swhatbuf_r>:
 80082c6:	b570      	push	{r4, r5, r6, lr}
 80082c8:	460e      	mov	r6, r1
 80082ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082ce:	2900      	cmp	r1, #0
 80082d0:	b096      	sub	sp, #88	; 0x58
 80082d2:	4614      	mov	r4, r2
 80082d4:	461d      	mov	r5, r3
 80082d6:	da08      	bge.n	80082ea <__swhatbuf_r+0x24>
 80082d8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80082dc:	2200      	movs	r2, #0
 80082de:	602a      	str	r2, [r5, #0]
 80082e0:	061a      	lsls	r2, r3, #24
 80082e2:	d410      	bmi.n	8008306 <__swhatbuf_r+0x40>
 80082e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082e8:	e00e      	b.n	8008308 <__swhatbuf_r+0x42>
 80082ea:	466a      	mov	r2, sp
 80082ec:	f000 f89c 	bl	8008428 <_fstat_r>
 80082f0:	2800      	cmp	r0, #0
 80082f2:	dbf1      	blt.n	80082d8 <__swhatbuf_r+0x12>
 80082f4:	9a01      	ldr	r2, [sp, #4]
 80082f6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80082fa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80082fe:	425a      	negs	r2, r3
 8008300:	415a      	adcs	r2, r3
 8008302:	602a      	str	r2, [r5, #0]
 8008304:	e7ee      	b.n	80082e4 <__swhatbuf_r+0x1e>
 8008306:	2340      	movs	r3, #64	; 0x40
 8008308:	2000      	movs	r0, #0
 800830a:	6023      	str	r3, [r4, #0]
 800830c:	b016      	add	sp, #88	; 0x58
 800830e:	bd70      	pop	{r4, r5, r6, pc}

08008310 <__smakebuf_r>:
 8008310:	898b      	ldrh	r3, [r1, #12]
 8008312:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008314:	079d      	lsls	r5, r3, #30
 8008316:	4606      	mov	r6, r0
 8008318:	460c      	mov	r4, r1
 800831a:	d507      	bpl.n	800832c <__smakebuf_r+0x1c>
 800831c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008320:	6023      	str	r3, [r4, #0]
 8008322:	6123      	str	r3, [r4, #16]
 8008324:	2301      	movs	r3, #1
 8008326:	6163      	str	r3, [r4, #20]
 8008328:	b002      	add	sp, #8
 800832a:	bd70      	pop	{r4, r5, r6, pc}
 800832c:	ab01      	add	r3, sp, #4
 800832e:	466a      	mov	r2, sp
 8008330:	f7ff ffc9 	bl	80082c6 <__swhatbuf_r>
 8008334:	9900      	ldr	r1, [sp, #0]
 8008336:	4605      	mov	r5, r0
 8008338:	4630      	mov	r0, r6
 800833a:	f7fc fd6f 	bl	8004e1c <_malloc_r>
 800833e:	b948      	cbnz	r0, 8008354 <__smakebuf_r+0x44>
 8008340:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008344:	059a      	lsls	r2, r3, #22
 8008346:	d4ef      	bmi.n	8008328 <__smakebuf_r+0x18>
 8008348:	f023 0303 	bic.w	r3, r3, #3
 800834c:	f043 0302 	orr.w	r3, r3, #2
 8008350:	81a3      	strh	r3, [r4, #12]
 8008352:	e7e3      	b.n	800831c <__smakebuf_r+0xc>
 8008354:	4b0d      	ldr	r3, [pc, #52]	; (800838c <__smakebuf_r+0x7c>)
 8008356:	62b3      	str	r3, [r6, #40]	; 0x28
 8008358:	89a3      	ldrh	r3, [r4, #12]
 800835a:	6020      	str	r0, [r4, #0]
 800835c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008360:	81a3      	strh	r3, [r4, #12]
 8008362:	9b00      	ldr	r3, [sp, #0]
 8008364:	6163      	str	r3, [r4, #20]
 8008366:	9b01      	ldr	r3, [sp, #4]
 8008368:	6120      	str	r0, [r4, #16]
 800836a:	b15b      	cbz	r3, 8008384 <__smakebuf_r+0x74>
 800836c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008370:	4630      	mov	r0, r6
 8008372:	f000 f86b 	bl	800844c <_isatty_r>
 8008376:	b128      	cbz	r0, 8008384 <__smakebuf_r+0x74>
 8008378:	89a3      	ldrh	r3, [r4, #12]
 800837a:	f023 0303 	bic.w	r3, r3, #3
 800837e:	f043 0301 	orr.w	r3, r3, #1
 8008382:	81a3      	strh	r3, [r4, #12]
 8008384:	89a0      	ldrh	r0, [r4, #12]
 8008386:	4305      	orrs	r5, r0
 8008388:	81a5      	strh	r5, [r4, #12]
 800838a:	e7cd      	b.n	8008328 <__smakebuf_r+0x18>
 800838c:	08007be9 	.word	0x08007be9

08008390 <_malloc_usable_size_r>:
 8008390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008394:	1f18      	subs	r0, r3, #4
 8008396:	2b00      	cmp	r3, #0
 8008398:	bfbc      	itt	lt
 800839a:	580b      	ldrlt	r3, [r1, r0]
 800839c:	18c0      	addlt	r0, r0, r3
 800839e:	4770      	bx	lr

080083a0 <_raise_r>:
 80083a0:	291f      	cmp	r1, #31
 80083a2:	b538      	push	{r3, r4, r5, lr}
 80083a4:	4604      	mov	r4, r0
 80083a6:	460d      	mov	r5, r1
 80083a8:	d904      	bls.n	80083b4 <_raise_r+0x14>
 80083aa:	2316      	movs	r3, #22
 80083ac:	6003      	str	r3, [r0, #0]
 80083ae:	f04f 30ff 	mov.w	r0, #4294967295
 80083b2:	bd38      	pop	{r3, r4, r5, pc}
 80083b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80083b6:	b112      	cbz	r2, 80083be <_raise_r+0x1e>
 80083b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80083bc:	b94b      	cbnz	r3, 80083d2 <_raise_r+0x32>
 80083be:	4620      	mov	r0, r4
 80083c0:	f000 f830 	bl	8008424 <_getpid_r>
 80083c4:	462a      	mov	r2, r5
 80083c6:	4601      	mov	r1, r0
 80083c8:	4620      	mov	r0, r4
 80083ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083ce:	f000 b817 	b.w	8008400 <_kill_r>
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d00a      	beq.n	80083ec <_raise_r+0x4c>
 80083d6:	1c59      	adds	r1, r3, #1
 80083d8:	d103      	bne.n	80083e2 <_raise_r+0x42>
 80083da:	2316      	movs	r3, #22
 80083dc:	6003      	str	r3, [r0, #0]
 80083de:	2001      	movs	r0, #1
 80083e0:	e7e7      	b.n	80083b2 <_raise_r+0x12>
 80083e2:	2400      	movs	r4, #0
 80083e4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80083e8:	4628      	mov	r0, r5
 80083ea:	4798      	blx	r3
 80083ec:	2000      	movs	r0, #0
 80083ee:	e7e0      	b.n	80083b2 <_raise_r+0x12>

080083f0 <raise>:
 80083f0:	4b02      	ldr	r3, [pc, #8]	; (80083fc <raise+0xc>)
 80083f2:	4601      	mov	r1, r0
 80083f4:	6818      	ldr	r0, [r3, #0]
 80083f6:	f7ff bfd3 	b.w	80083a0 <_raise_r>
 80083fa:	bf00      	nop
 80083fc:	20000008 	.word	0x20000008

08008400 <_kill_r>:
 8008400:	b538      	push	{r3, r4, r5, lr}
 8008402:	4d07      	ldr	r5, [pc, #28]	; (8008420 <_kill_r+0x20>)
 8008404:	2300      	movs	r3, #0
 8008406:	4604      	mov	r4, r0
 8008408:	4608      	mov	r0, r1
 800840a:	4611      	mov	r1, r2
 800840c:	602b      	str	r3, [r5, #0]
 800840e:	f7f8 fea9 	bl	8001164 <_kill>
 8008412:	1c43      	adds	r3, r0, #1
 8008414:	d102      	bne.n	800841c <_kill_r+0x1c>
 8008416:	682b      	ldr	r3, [r5, #0]
 8008418:	b103      	cbz	r3, 800841c <_kill_r+0x1c>
 800841a:	6023      	str	r3, [r4, #0]
 800841c:	bd38      	pop	{r3, r4, r5, pc}
 800841e:	bf00      	nop
 8008420:	20011a94 	.word	0x20011a94

08008424 <_getpid_r>:
 8008424:	f7f8 be96 	b.w	8001154 <_getpid>

08008428 <_fstat_r>:
 8008428:	b538      	push	{r3, r4, r5, lr}
 800842a:	4d07      	ldr	r5, [pc, #28]	; (8008448 <_fstat_r+0x20>)
 800842c:	2300      	movs	r3, #0
 800842e:	4604      	mov	r4, r0
 8008430:	4608      	mov	r0, r1
 8008432:	4611      	mov	r1, r2
 8008434:	602b      	str	r3, [r5, #0]
 8008436:	f7f8 fef4 	bl	8001222 <_fstat>
 800843a:	1c43      	adds	r3, r0, #1
 800843c:	d102      	bne.n	8008444 <_fstat_r+0x1c>
 800843e:	682b      	ldr	r3, [r5, #0]
 8008440:	b103      	cbz	r3, 8008444 <_fstat_r+0x1c>
 8008442:	6023      	str	r3, [r4, #0]
 8008444:	bd38      	pop	{r3, r4, r5, pc}
 8008446:	bf00      	nop
 8008448:	20011a94 	.word	0x20011a94

0800844c <_isatty_r>:
 800844c:	b538      	push	{r3, r4, r5, lr}
 800844e:	4d06      	ldr	r5, [pc, #24]	; (8008468 <_isatty_r+0x1c>)
 8008450:	2300      	movs	r3, #0
 8008452:	4604      	mov	r4, r0
 8008454:	4608      	mov	r0, r1
 8008456:	602b      	str	r3, [r5, #0]
 8008458:	f7f8 fef3 	bl	8001242 <_isatty>
 800845c:	1c43      	adds	r3, r0, #1
 800845e:	d102      	bne.n	8008466 <_isatty_r+0x1a>
 8008460:	682b      	ldr	r3, [r5, #0]
 8008462:	b103      	cbz	r3, 8008466 <_isatty_r+0x1a>
 8008464:	6023      	str	r3, [r4, #0]
 8008466:	bd38      	pop	{r3, r4, r5, pc}
 8008468:	20011a94 	.word	0x20011a94

0800846c <round>:
 800846c:	ec51 0b10 	vmov	r0, r1, d0
 8008470:	b570      	push	{r4, r5, r6, lr}
 8008472:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8008476:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800847a:	2c13      	cmp	r4, #19
 800847c:	ee10 2a10 	vmov	r2, s0
 8008480:	460b      	mov	r3, r1
 8008482:	dc19      	bgt.n	80084b8 <round+0x4c>
 8008484:	2c00      	cmp	r4, #0
 8008486:	da09      	bge.n	800849c <round+0x30>
 8008488:	3401      	adds	r4, #1
 800848a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800848e:	d103      	bne.n	8008498 <round+0x2c>
 8008490:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008494:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008498:	2200      	movs	r2, #0
 800849a:	e028      	b.n	80084ee <round+0x82>
 800849c:	4d15      	ldr	r5, [pc, #84]	; (80084f4 <round+0x88>)
 800849e:	4125      	asrs	r5, r4
 80084a0:	ea01 0605 	and.w	r6, r1, r5
 80084a4:	4332      	orrs	r2, r6
 80084a6:	d00e      	beq.n	80084c6 <round+0x5a>
 80084a8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80084ac:	fa42 f404 	asr.w	r4, r2, r4
 80084b0:	4423      	add	r3, r4
 80084b2:	ea23 0305 	bic.w	r3, r3, r5
 80084b6:	e7ef      	b.n	8008498 <round+0x2c>
 80084b8:	2c33      	cmp	r4, #51	; 0x33
 80084ba:	dd07      	ble.n	80084cc <round+0x60>
 80084bc:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80084c0:	d101      	bne.n	80084c6 <round+0x5a>
 80084c2:	f7f7 fefb 	bl	80002bc <__adddf3>
 80084c6:	ec41 0b10 	vmov	d0, r0, r1
 80084ca:	bd70      	pop	{r4, r5, r6, pc}
 80084cc:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 80084d0:	f04f 35ff 	mov.w	r5, #4294967295
 80084d4:	40f5      	lsrs	r5, r6
 80084d6:	4228      	tst	r0, r5
 80084d8:	d0f5      	beq.n	80084c6 <round+0x5a>
 80084da:	2101      	movs	r1, #1
 80084dc:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80084e0:	fa01 f404 	lsl.w	r4, r1, r4
 80084e4:	1912      	adds	r2, r2, r4
 80084e6:	bf28      	it	cs
 80084e8:	185b      	addcs	r3, r3, r1
 80084ea:	ea22 0205 	bic.w	r2, r2, r5
 80084ee:	4619      	mov	r1, r3
 80084f0:	4610      	mov	r0, r2
 80084f2:	e7e8      	b.n	80084c6 <round+0x5a>
 80084f4:	000fffff 	.word	0x000fffff

080084f8 <pow>:
 80084f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084fa:	ed2d 8b02 	vpush	{d8}
 80084fe:	eeb0 8a40 	vmov.f32	s16, s0
 8008502:	eef0 8a60 	vmov.f32	s17, s1
 8008506:	ec55 4b11 	vmov	r4, r5, d1
 800850a:	f000 f865 	bl	80085d8 <__ieee754_pow>
 800850e:	4622      	mov	r2, r4
 8008510:	462b      	mov	r3, r5
 8008512:	4620      	mov	r0, r4
 8008514:	4629      	mov	r1, r5
 8008516:	ec57 6b10 	vmov	r6, r7, d0
 800851a:	f7f8 fb1f 	bl	8000b5c <__aeabi_dcmpun>
 800851e:	2800      	cmp	r0, #0
 8008520:	d13b      	bne.n	800859a <pow+0xa2>
 8008522:	ec51 0b18 	vmov	r0, r1, d8
 8008526:	2200      	movs	r2, #0
 8008528:	2300      	movs	r3, #0
 800852a:	f7f8 fae5 	bl	8000af8 <__aeabi_dcmpeq>
 800852e:	b1b8      	cbz	r0, 8008560 <pow+0x68>
 8008530:	2200      	movs	r2, #0
 8008532:	2300      	movs	r3, #0
 8008534:	4620      	mov	r0, r4
 8008536:	4629      	mov	r1, r5
 8008538:	f7f8 fade 	bl	8000af8 <__aeabi_dcmpeq>
 800853c:	2800      	cmp	r0, #0
 800853e:	d146      	bne.n	80085ce <pow+0xd6>
 8008540:	ec45 4b10 	vmov	d0, r4, r5
 8008544:	f000 fe61 	bl	800920a <finite>
 8008548:	b338      	cbz	r0, 800859a <pow+0xa2>
 800854a:	2200      	movs	r2, #0
 800854c:	2300      	movs	r3, #0
 800854e:	4620      	mov	r0, r4
 8008550:	4629      	mov	r1, r5
 8008552:	f7f8 fadb 	bl	8000b0c <__aeabi_dcmplt>
 8008556:	b300      	cbz	r0, 800859a <pow+0xa2>
 8008558:	f7fc fbba 	bl	8004cd0 <__errno>
 800855c:	2322      	movs	r3, #34	; 0x22
 800855e:	e01b      	b.n	8008598 <pow+0xa0>
 8008560:	ec47 6b10 	vmov	d0, r6, r7
 8008564:	f000 fe51 	bl	800920a <finite>
 8008568:	b9e0      	cbnz	r0, 80085a4 <pow+0xac>
 800856a:	eeb0 0a48 	vmov.f32	s0, s16
 800856e:	eef0 0a68 	vmov.f32	s1, s17
 8008572:	f000 fe4a 	bl	800920a <finite>
 8008576:	b1a8      	cbz	r0, 80085a4 <pow+0xac>
 8008578:	ec45 4b10 	vmov	d0, r4, r5
 800857c:	f000 fe45 	bl	800920a <finite>
 8008580:	b180      	cbz	r0, 80085a4 <pow+0xac>
 8008582:	4632      	mov	r2, r6
 8008584:	463b      	mov	r3, r7
 8008586:	4630      	mov	r0, r6
 8008588:	4639      	mov	r1, r7
 800858a:	f7f8 fae7 	bl	8000b5c <__aeabi_dcmpun>
 800858e:	2800      	cmp	r0, #0
 8008590:	d0e2      	beq.n	8008558 <pow+0x60>
 8008592:	f7fc fb9d 	bl	8004cd0 <__errno>
 8008596:	2321      	movs	r3, #33	; 0x21
 8008598:	6003      	str	r3, [r0, #0]
 800859a:	ecbd 8b02 	vpop	{d8}
 800859e:	ec47 6b10 	vmov	d0, r6, r7
 80085a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085a4:	2200      	movs	r2, #0
 80085a6:	2300      	movs	r3, #0
 80085a8:	4630      	mov	r0, r6
 80085aa:	4639      	mov	r1, r7
 80085ac:	f7f8 faa4 	bl	8000af8 <__aeabi_dcmpeq>
 80085b0:	2800      	cmp	r0, #0
 80085b2:	d0f2      	beq.n	800859a <pow+0xa2>
 80085b4:	eeb0 0a48 	vmov.f32	s0, s16
 80085b8:	eef0 0a68 	vmov.f32	s1, s17
 80085bc:	f000 fe25 	bl	800920a <finite>
 80085c0:	2800      	cmp	r0, #0
 80085c2:	d0ea      	beq.n	800859a <pow+0xa2>
 80085c4:	ec45 4b10 	vmov	d0, r4, r5
 80085c8:	f000 fe1f 	bl	800920a <finite>
 80085cc:	e7c3      	b.n	8008556 <pow+0x5e>
 80085ce:	4f01      	ldr	r7, [pc, #4]	; (80085d4 <pow+0xdc>)
 80085d0:	2600      	movs	r6, #0
 80085d2:	e7e2      	b.n	800859a <pow+0xa2>
 80085d4:	3ff00000 	.word	0x3ff00000

080085d8 <__ieee754_pow>:
 80085d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085dc:	ed2d 8b06 	vpush	{d8-d10}
 80085e0:	b089      	sub	sp, #36	; 0x24
 80085e2:	ed8d 1b00 	vstr	d1, [sp]
 80085e6:	e9dd 2900 	ldrd	r2, r9, [sp]
 80085ea:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80085ee:	ea58 0102 	orrs.w	r1, r8, r2
 80085f2:	ec57 6b10 	vmov	r6, r7, d0
 80085f6:	d115      	bne.n	8008624 <__ieee754_pow+0x4c>
 80085f8:	19b3      	adds	r3, r6, r6
 80085fa:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80085fe:	4152      	adcs	r2, r2
 8008600:	4299      	cmp	r1, r3
 8008602:	4b89      	ldr	r3, [pc, #548]	; (8008828 <__ieee754_pow+0x250>)
 8008604:	4193      	sbcs	r3, r2
 8008606:	f080 84d2 	bcs.w	8008fae <__ieee754_pow+0x9d6>
 800860a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800860e:	4630      	mov	r0, r6
 8008610:	4639      	mov	r1, r7
 8008612:	f7f7 fe53 	bl	80002bc <__adddf3>
 8008616:	ec41 0b10 	vmov	d0, r0, r1
 800861a:	b009      	add	sp, #36	; 0x24
 800861c:	ecbd 8b06 	vpop	{d8-d10}
 8008620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008624:	4b81      	ldr	r3, [pc, #516]	; (800882c <__ieee754_pow+0x254>)
 8008626:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800862a:	429c      	cmp	r4, r3
 800862c:	ee10 aa10 	vmov	sl, s0
 8008630:	463d      	mov	r5, r7
 8008632:	dc06      	bgt.n	8008642 <__ieee754_pow+0x6a>
 8008634:	d101      	bne.n	800863a <__ieee754_pow+0x62>
 8008636:	2e00      	cmp	r6, #0
 8008638:	d1e7      	bne.n	800860a <__ieee754_pow+0x32>
 800863a:	4598      	cmp	r8, r3
 800863c:	dc01      	bgt.n	8008642 <__ieee754_pow+0x6a>
 800863e:	d10f      	bne.n	8008660 <__ieee754_pow+0x88>
 8008640:	b172      	cbz	r2, 8008660 <__ieee754_pow+0x88>
 8008642:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8008646:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800864a:	ea55 050a 	orrs.w	r5, r5, sl
 800864e:	d1dc      	bne.n	800860a <__ieee754_pow+0x32>
 8008650:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008654:	18db      	adds	r3, r3, r3
 8008656:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800865a:	4152      	adcs	r2, r2
 800865c:	429d      	cmp	r5, r3
 800865e:	e7d0      	b.n	8008602 <__ieee754_pow+0x2a>
 8008660:	2d00      	cmp	r5, #0
 8008662:	da3b      	bge.n	80086dc <__ieee754_pow+0x104>
 8008664:	4b72      	ldr	r3, [pc, #456]	; (8008830 <__ieee754_pow+0x258>)
 8008666:	4598      	cmp	r8, r3
 8008668:	dc51      	bgt.n	800870e <__ieee754_pow+0x136>
 800866a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800866e:	4598      	cmp	r8, r3
 8008670:	f340 84ac 	ble.w	8008fcc <__ieee754_pow+0x9f4>
 8008674:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008678:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800867c:	2b14      	cmp	r3, #20
 800867e:	dd0f      	ble.n	80086a0 <__ieee754_pow+0xc8>
 8008680:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008684:	fa22 f103 	lsr.w	r1, r2, r3
 8008688:	fa01 f303 	lsl.w	r3, r1, r3
 800868c:	4293      	cmp	r3, r2
 800868e:	f040 849d 	bne.w	8008fcc <__ieee754_pow+0x9f4>
 8008692:	f001 0101 	and.w	r1, r1, #1
 8008696:	f1c1 0302 	rsb	r3, r1, #2
 800869a:	9304      	str	r3, [sp, #16]
 800869c:	b182      	cbz	r2, 80086c0 <__ieee754_pow+0xe8>
 800869e:	e05f      	b.n	8008760 <__ieee754_pow+0x188>
 80086a0:	2a00      	cmp	r2, #0
 80086a2:	d15b      	bne.n	800875c <__ieee754_pow+0x184>
 80086a4:	f1c3 0314 	rsb	r3, r3, #20
 80086a8:	fa48 f103 	asr.w	r1, r8, r3
 80086ac:	fa01 f303 	lsl.w	r3, r1, r3
 80086b0:	4543      	cmp	r3, r8
 80086b2:	f040 8488 	bne.w	8008fc6 <__ieee754_pow+0x9ee>
 80086b6:	f001 0101 	and.w	r1, r1, #1
 80086ba:	f1c1 0302 	rsb	r3, r1, #2
 80086be:	9304      	str	r3, [sp, #16]
 80086c0:	4b5c      	ldr	r3, [pc, #368]	; (8008834 <__ieee754_pow+0x25c>)
 80086c2:	4598      	cmp	r8, r3
 80086c4:	d132      	bne.n	800872c <__ieee754_pow+0x154>
 80086c6:	f1b9 0f00 	cmp.w	r9, #0
 80086ca:	f280 8478 	bge.w	8008fbe <__ieee754_pow+0x9e6>
 80086ce:	4959      	ldr	r1, [pc, #356]	; (8008834 <__ieee754_pow+0x25c>)
 80086d0:	4632      	mov	r2, r6
 80086d2:	463b      	mov	r3, r7
 80086d4:	2000      	movs	r0, #0
 80086d6:	f7f8 f8d1 	bl	800087c <__aeabi_ddiv>
 80086da:	e79c      	b.n	8008616 <__ieee754_pow+0x3e>
 80086dc:	2300      	movs	r3, #0
 80086de:	9304      	str	r3, [sp, #16]
 80086e0:	2a00      	cmp	r2, #0
 80086e2:	d13d      	bne.n	8008760 <__ieee754_pow+0x188>
 80086e4:	4b51      	ldr	r3, [pc, #324]	; (800882c <__ieee754_pow+0x254>)
 80086e6:	4598      	cmp	r8, r3
 80086e8:	d1ea      	bne.n	80086c0 <__ieee754_pow+0xe8>
 80086ea:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80086ee:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80086f2:	ea53 030a 	orrs.w	r3, r3, sl
 80086f6:	f000 845a 	beq.w	8008fae <__ieee754_pow+0x9d6>
 80086fa:	4b4f      	ldr	r3, [pc, #316]	; (8008838 <__ieee754_pow+0x260>)
 80086fc:	429c      	cmp	r4, r3
 80086fe:	dd08      	ble.n	8008712 <__ieee754_pow+0x13a>
 8008700:	f1b9 0f00 	cmp.w	r9, #0
 8008704:	f2c0 8457 	blt.w	8008fb6 <__ieee754_pow+0x9de>
 8008708:	e9dd 0100 	ldrd	r0, r1, [sp]
 800870c:	e783      	b.n	8008616 <__ieee754_pow+0x3e>
 800870e:	2302      	movs	r3, #2
 8008710:	e7e5      	b.n	80086de <__ieee754_pow+0x106>
 8008712:	f1b9 0f00 	cmp.w	r9, #0
 8008716:	f04f 0000 	mov.w	r0, #0
 800871a:	f04f 0100 	mov.w	r1, #0
 800871e:	f6bf af7a 	bge.w	8008616 <__ieee754_pow+0x3e>
 8008722:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008726:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800872a:	e774      	b.n	8008616 <__ieee754_pow+0x3e>
 800872c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008730:	d106      	bne.n	8008740 <__ieee754_pow+0x168>
 8008732:	4632      	mov	r2, r6
 8008734:	463b      	mov	r3, r7
 8008736:	4630      	mov	r0, r6
 8008738:	4639      	mov	r1, r7
 800873a:	f7f7 ff75 	bl	8000628 <__aeabi_dmul>
 800873e:	e76a      	b.n	8008616 <__ieee754_pow+0x3e>
 8008740:	4b3e      	ldr	r3, [pc, #248]	; (800883c <__ieee754_pow+0x264>)
 8008742:	4599      	cmp	r9, r3
 8008744:	d10c      	bne.n	8008760 <__ieee754_pow+0x188>
 8008746:	2d00      	cmp	r5, #0
 8008748:	db0a      	blt.n	8008760 <__ieee754_pow+0x188>
 800874a:	ec47 6b10 	vmov	d0, r6, r7
 800874e:	b009      	add	sp, #36	; 0x24
 8008750:	ecbd 8b06 	vpop	{d8-d10}
 8008754:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008758:	f000 bc6c 	b.w	8009034 <__ieee754_sqrt>
 800875c:	2300      	movs	r3, #0
 800875e:	9304      	str	r3, [sp, #16]
 8008760:	ec47 6b10 	vmov	d0, r6, r7
 8008764:	f000 fd48 	bl	80091f8 <fabs>
 8008768:	ec51 0b10 	vmov	r0, r1, d0
 800876c:	f1ba 0f00 	cmp.w	sl, #0
 8008770:	d129      	bne.n	80087c6 <__ieee754_pow+0x1ee>
 8008772:	b124      	cbz	r4, 800877e <__ieee754_pow+0x1a6>
 8008774:	4b2f      	ldr	r3, [pc, #188]	; (8008834 <__ieee754_pow+0x25c>)
 8008776:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800877a:	429a      	cmp	r2, r3
 800877c:	d123      	bne.n	80087c6 <__ieee754_pow+0x1ee>
 800877e:	f1b9 0f00 	cmp.w	r9, #0
 8008782:	da05      	bge.n	8008790 <__ieee754_pow+0x1b8>
 8008784:	4602      	mov	r2, r0
 8008786:	460b      	mov	r3, r1
 8008788:	2000      	movs	r0, #0
 800878a:	492a      	ldr	r1, [pc, #168]	; (8008834 <__ieee754_pow+0x25c>)
 800878c:	f7f8 f876 	bl	800087c <__aeabi_ddiv>
 8008790:	2d00      	cmp	r5, #0
 8008792:	f6bf af40 	bge.w	8008616 <__ieee754_pow+0x3e>
 8008796:	9b04      	ldr	r3, [sp, #16]
 8008798:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800879c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80087a0:	4323      	orrs	r3, r4
 80087a2:	d108      	bne.n	80087b6 <__ieee754_pow+0x1de>
 80087a4:	4602      	mov	r2, r0
 80087a6:	460b      	mov	r3, r1
 80087a8:	4610      	mov	r0, r2
 80087aa:	4619      	mov	r1, r3
 80087ac:	f7f7 fd84 	bl	80002b8 <__aeabi_dsub>
 80087b0:	4602      	mov	r2, r0
 80087b2:	460b      	mov	r3, r1
 80087b4:	e78f      	b.n	80086d6 <__ieee754_pow+0xfe>
 80087b6:	9b04      	ldr	r3, [sp, #16]
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	f47f af2c 	bne.w	8008616 <__ieee754_pow+0x3e>
 80087be:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80087c2:	4619      	mov	r1, r3
 80087c4:	e727      	b.n	8008616 <__ieee754_pow+0x3e>
 80087c6:	0feb      	lsrs	r3, r5, #31
 80087c8:	3b01      	subs	r3, #1
 80087ca:	9306      	str	r3, [sp, #24]
 80087cc:	9a06      	ldr	r2, [sp, #24]
 80087ce:	9b04      	ldr	r3, [sp, #16]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	d102      	bne.n	80087da <__ieee754_pow+0x202>
 80087d4:	4632      	mov	r2, r6
 80087d6:	463b      	mov	r3, r7
 80087d8:	e7e6      	b.n	80087a8 <__ieee754_pow+0x1d0>
 80087da:	4b19      	ldr	r3, [pc, #100]	; (8008840 <__ieee754_pow+0x268>)
 80087dc:	4598      	cmp	r8, r3
 80087de:	f340 80fb 	ble.w	80089d8 <__ieee754_pow+0x400>
 80087e2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80087e6:	4598      	cmp	r8, r3
 80087e8:	4b13      	ldr	r3, [pc, #76]	; (8008838 <__ieee754_pow+0x260>)
 80087ea:	dd0c      	ble.n	8008806 <__ieee754_pow+0x22e>
 80087ec:	429c      	cmp	r4, r3
 80087ee:	dc0f      	bgt.n	8008810 <__ieee754_pow+0x238>
 80087f0:	f1b9 0f00 	cmp.w	r9, #0
 80087f4:	da0f      	bge.n	8008816 <__ieee754_pow+0x23e>
 80087f6:	2000      	movs	r0, #0
 80087f8:	b009      	add	sp, #36	; 0x24
 80087fa:	ecbd 8b06 	vpop	{d8-d10}
 80087fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008802:	f000 bcf0 	b.w	80091e6 <__math_oflow>
 8008806:	429c      	cmp	r4, r3
 8008808:	dbf2      	blt.n	80087f0 <__ieee754_pow+0x218>
 800880a:	4b0a      	ldr	r3, [pc, #40]	; (8008834 <__ieee754_pow+0x25c>)
 800880c:	429c      	cmp	r4, r3
 800880e:	dd19      	ble.n	8008844 <__ieee754_pow+0x26c>
 8008810:	f1b9 0f00 	cmp.w	r9, #0
 8008814:	dcef      	bgt.n	80087f6 <__ieee754_pow+0x21e>
 8008816:	2000      	movs	r0, #0
 8008818:	b009      	add	sp, #36	; 0x24
 800881a:	ecbd 8b06 	vpop	{d8-d10}
 800881e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008822:	f000 bcd7 	b.w	80091d4 <__math_uflow>
 8008826:	bf00      	nop
 8008828:	fff00000 	.word	0xfff00000
 800882c:	7ff00000 	.word	0x7ff00000
 8008830:	433fffff 	.word	0x433fffff
 8008834:	3ff00000 	.word	0x3ff00000
 8008838:	3fefffff 	.word	0x3fefffff
 800883c:	3fe00000 	.word	0x3fe00000
 8008840:	41e00000 	.word	0x41e00000
 8008844:	4b60      	ldr	r3, [pc, #384]	; (80089c8 <__ieee754_pow+0x3f0>)
 8008846:	2200      	movs	r2, #0
 8008848:	f7f7 fd36 	bl	80002b8 <__aeabi_dsub>
 800884c:	a354      	add	r3, pc, #336	; (adr r3, 80089a0 <__ieee754_pow+0x3c8>)
 800884e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008852:	4604      	mov	r4, r0
 8008854:	460d      	mov	r5, r1
 8008856:	f7f7 fee7 	bl	8000628 <__aeabi_dmul>
 800885a:	a353      	add	r3, pc, #332	; (adr r3, 80089a8 <__ieee754_pow+0x3d0>)
 800885c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008860:	4606      	mov	r6, r0
 8008862:	460f      	mov	r7, r1
 8008864:	4620      	mov	r0, r4
 8008866:	4629      	mov	r1, r5
 8008868:	f7f7 fede 	bl	8000628 <__aeabi_dmul>
 800886c:	4b57      	ldr	r3, [pc, #348]	; (80089cc <__ieee754_pow+0x3f4>)
 800886e:	4682      	mov	sl, r0
 8008870:	468b      	mov	fp, r1
 8008872:	2200      	movs	r2, #0
 8008874:	4620      	mov	r0, r4
 8008876:	4629      	mov	r1, r5
 8008878:	f7f7 fed6 	bl	8000628 <__aeabi_dmul>
 800887c:	4602      	mov	r2, r0
 800887e:	460b      	mov	r3, r1
 8008880:	a14b      	add	r1, pc, #300	; (adr r1, 80089b0 <__ieee754_pow+0x3d8>)
 8008882:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008886:	f7f7 fd17 	bl	80002b8 <__aeabi_dsub>
 800888a:	4622      	mov	r2, r4
 800888c:	462b      	mov	r3, r5
 800888e:	f7f7 fecb 	bl	8000628 <__aeabi_dmul>
 8008892:	4602      	mov	r2, r0
 8008894:	460b      	mov	r3, r1
 8008896:	2000      	movs	r0, #0
 8008898:	494d      	ldr	r1, [pc, #308]	; (80089d0 <__ieee754_pow+0x3f8>)
 800889a:	f7f7 fd0d 	bl	80002b8 <__aeabi_dsub>
 800889e:	4622      	mov	r2, r4
 80088a0:	4680      	mov	r8, r0
 80088a2:	4689      	mov	r9, r1
 80088a4:	462b      	mov	r3, r5
 80088a6:	4620      	mov	r0, r4
 80088a8:	4629      	mov	r1, r5
 80088aa:	f7f7 febd 	bl	8000628 <__aeabi_dmul>
 80088ae:	4602      	mov	r2, r0
 80088b0:	460b      	mov	r3, r1
 80088b2:	4640      	mov	r0, r8
 80088b4:	4649      	mov	r1, r9
 80088b6:	f7f7 feb7 	bl	8000628 <__aeabi_dmul>
 80088ba:	a33f      	add	r3, pc, #252	; (adr r3, 80089b8 <__ieee754_pow+0x3e0>)
 80088bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c0:	f7f7 feb2 	bl	8000628 <__aeabi_dmul>
 80088c4:	4602      	mov	r2, r0
 80088c6:	460b      	mov	r3, r1
 80088c8:	4650      	mov	r0, sl
 80088ca:	4659      	mov	r1, fp
 80088cc:	f7f7 fcf4 	bl	80002b8 <__aeabi_dsub>
 80088d0:	4602      	mov	r2, r0
 80088d2:	460b      	mov	r3, r1
 80088d4:	4680      	mov	r8, r0
 80088d6:	4689      	mov	r9, r1
 80088d8:	4630      	mov	r0, r6
 80088da:	4639      	mov	r1, r7
 80088dc:	f7f7 fcee 	bl	80002bc <__adddf3>
 80088e0:	2000      	movs	r0, #0
 80088e2:	4632      	mov	r2, r6
 80088e4:	463b      	mov	r3, r7
 80088e6:	4604      	mov	r4, r0
 80088e8:	460d      	mov	r5, r1
 80088ea:	f7f7 fce5 	bl	80002b8 <__aeabi_dsub>
 80088ee:	4602      	mov	r2, r0
 80088f0:	460b      	mov	r3, r1
 80088f2:	4640      	mov	r0, r8
 80088f4:	4649      	mov	r1, r9
 80088f6:	f7f7 fcdf 	bl	80002b8 <__aeabi_dsub>
 80088fa:	9b04      	ldr	r3, [sp, #16]
 80088fc:	9a06      	ldr	r2, [sp, #24]
 80088fe:	3b01      	subs	r3, #1
 8008900:	4313      	orrs	r3, r2
 8008902:	4682      	mov	sl, r0
 8008904:	468b      	mov	fp, r1
 8008906:	f040 81e7 	bne.w	8008cd8 <__ieee754_pow+0x700>
 800890a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80089c0 <__ieee754_pow+0x3e8>
 800890e:	eeb0 8a47 	vmov.f32	s16, s14
 8008912:	eef0 8a67 	vmov.f32	s17, s15
 8008916:	e9dd 6700 	ldrd	r6, r7, [sp]
 800891a:	2600      	movs	r6, #0
 800891c:	4632      	mov	r2, r6
 800891e:	463b      	mov	r3, r7
 8008920:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008924:	f7f7 fcc8 	bl	80002b8 <__aeabi_dsub>
 8008928:	4622      	mov	r2, r4
 800892a:	462b      	mov	r3, r5
 800892c:	f7f7 fe7c 	bl	8000628 <__aeabi_dmul>
 8008930:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008934:	4680      	mov	r8, r0
 8008936:	4689      	mov	r9, r1
 8008938:	4650      	mov	r0, sl
 800893a:	4659      	mov	r1, fp
 800893c:	f7f7 fe74 	bl	8000628 <__aeabi_dmul>
 8008940:	4602      	mov	r2, r0
 8008942:	460b      	mov	r3, r1
 8008944:	4640      	mov	r0, r8
 8008946:	4649      	mov	r1, r9
 8008948:	f7f7 fcb8 	bl	80002bc <__adddf3>
 800894c:	4632      	mov	r2, r6
 800894e:	463b      	mov	r3, r7
 8008950:	4680      	mov	r8, r0
 8008952:	4689      	mov	r9, r1
 8008954:	4620      	mov	r0, r4
 8008956:	4629      	mov	r1, r5
 8008958:	f7f7 fe66 	bl	8000628 <__aeabi_dmul>
 800895c:	460b      	mov	r3, r1
 800895e:	4604      	mov	r4, r0
 8008960:	460d      	mov	r5, r1
 8008962:	4602      	mov	r2, r0
 8008964:	4649      	mov	r1, r9
 8008966:	4640      	mov	r0, r8
 8008968:	f7f7 fca8 	bl	80002bc <__adddf3>
 800896c:	4b19      	ldr	r3, [pc, #100]	; (80089d4 <__ieee754_pow+0x3fc>)
 800896e:	4299      	cmp	r1, r3
 8008970:	ec45 4b19 	vmov	d9, r4, r5
 8008974:	4606      	mov	r6, r0
 8008976:	460f      	mov	r7, r1
 8008978:	468b      	mov	fp, r1
 800897a:	f340 82f1 	ble.w	8008f60 <__ieee754_pow+0x988>
 800897e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008982:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008986:	4303      	orrs	r3, r0
 8008988:	f000 81e4 	beq.w	8008d54 <__ieee754_pow+0x77c>
 800898c:	ec51 0b18 	vmov	r0, r1, d8
 8008990:	2200      	movs	r2, #0
 8008992:	2300      	movs	r3, #0
 8008994:	f7f8 f8ba 	bl	8000b0c <__aeabi_dcmplt>
 8008998:	3800      	subs	r0, #0
 800899a:	bf18      	it	ne
 800899c:	2001      	movne	r0, #1
 800899e:	e72b      	b.n	80087f8 <__ieee754_pow+0x220>
 80089a0:	60000000 	.word	0x60000000
 80089a4:	3ff71547 	.word	0x3ff71547
 80089a8:	f85ddf44 	.word	0xf85ddf44
 80089ac:	3e54ae0b 	.word	0x3e54ae0b
 80089b0:	55555555 	.word	0x55555555
 80089b4:	3fd55555 	.word	0x3fd55555
 80089b8:	652b82fe 	.word	0x652b82fe
 80089bc:	3ff71547 	.word	0x3ff71547
 80089c0:	00000000 	.word	0x00000000
 80089c4:	bff00000 	.word	0xbff00000
 80089c8:	3ff00000 	.word	0x3ff00000
 80089cc:	3fd00000 	.word	0x3fd00000
 80089d0:	3fe00000 	.word	0x3fe00000
 80089d4:	408fffff 	.word	0x408fffff
 80089d8:	4bd5      	ldr	r3, [pc, #852]	; (8008d30 <__ieee754_pow+0x758>)
 80089da:	402b      	ands	r3, r5
 80089dc:	2200      	movs	r2, #0
 80089de:	b92b      	cbnz	r3, 80089ec <__ieee754_pow+0x414>
 80089e0:	4bd4      	ldr	r3, [pc, #848]	; (8008d34 <__ieee754_pow+0x75c>)
 80089e2:	f7f7 fe21 	bl	8000628 <__aeabi_dmul>
 80089e6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80089ea:	460c      	mov	r4, r1
 80089ec:	1523      	asrs	r3, r4, #20
 80089ee:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80089f2:	4413      	add	r3, r2
 80089f4:	9305      	str	r3, [sp, #20]
 80089f6:	4bd0      	ldr	r3, [pc, #832]	; (8008d38 <__ieee754_pow+0x760>)
 80089f8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80089fc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008a00:	429c      	cmp	r4, r3
 8008a02:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008a06:	dd08      	ble.n	8008a1a <__ieee754_pow+0x442>
 8008a08:	4bcc      	ldr	r3, [pc, #816]	; (8008d3c <__ieee754_pow+0x764>)
 8008a0a:	429c      	cmp	r4, r3
 8008a0c:	f340 8162 	ble.w	8008cd4 <__ieee754_pow+0x6fc>
 8008a10:	9b05      	ldr	r3, [sp, #20]
 8008a12:	3301      	adds	r3, #1
 8008a14:	9305      	str	r3, [sp, #20]
 8008a16:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008a1a:	2400      	movs	r4, #0
 8008a1c:	00e3      	lsls	r3, r4, #3
 8008a1e:	9307      	str	r3, [sp, #28]
 8008a20:	4bc7      	ldr	r3, [pc, #796]	; (8008d40 <__ieee754_pow+0x768>)
 8008a22:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008a26:	ed93 7b00 	vldr	d7, [r3]
 8008a2a:	4629      	mov	r1, r5
 8008a2c:	ec53 2b17 	vmov	r2, r3, d7
 8008a30:	eeb0 9a47 	vmov.f32	s18, s14
 8008a34:	eef0 9a67 	vmov.f32	s19, s15
 8008a38:	4682      	mov	sl, r0
 8008a3a:	f7f7 fc3d 	bl	80002b8 <__aeabi_dsub>
 8008a3e:	4652      	mov	r2, sl
 8008a40:	4606      	mov	r6, r0
 8008a42:	460f      	mov	r7, r1
 8008a44:	462b      	mov	r3, r5
 8008a46:	ec51 0b19 	vmov	r0, r1, d9
 8008a4a:	f7f7 fc37 	bl	80002bc <__adddf3>
 8008a4e:	4602      	mov	r2, r0
 8008a50:	460b      	mov	r3, r1
 8008a52:	2000      	movs	r0, #0
 8008a54:	49bb      	ldr	r1, [pc, #748]	; (8008d44 <__ieee754_pow+0x76c>)
 8008a56:	f7f7 ff11 	bl	800087c <__aeabi_ddiv>
 8008a5a:	ec41 0b1a 	vmov	d10, r0, r1
 8008a5e:	4602      	mov	r2, r0
 8008a60:	460b      	mov	r3, r1
 8008a62:	4630      	mov	r0, r6
 8008a64:	4639      	mov	r1, r7
 8008a66:	f7f7 fddf 	bl	8000628 <__aeabi_dmul>
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a70:	9302      	str	r3, [sp, #8]
 8008a72:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008a76:	46ab      	mov	fp, r5
 8008a78:	106d      	asrs	r5, r5, #1
 8008a7a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008a7e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8008a82:	ec41 0b18 	vmov	d8, r0, r1
 8008a86:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	4640      	mov	r0, r8
 8008a8e:	4649      	mov	r1, r9
 8008a90:	4614      	mov	r4, r2
 8008a92:	461d      	mov	r5, r3
 8008a94:	f7f7 fdc8 	bl	8000628 <__aeabi_dmul>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	4630      	mov	r0, r6
 8008a9e:	4639      	mov	r1, r7
 8008aa0:	f7f7 fc0a 	bl	80002b8 <__aeabi_dsub>
 8008aa4:	ec53 2b19 	vmov	r2, r3, d9
 8008aa8:	4606      	mov	r6, r0
 8008aaa:	460f      	mov	r7, r1
 8008aac:	4620      	mov	r0, r4
 8008aae:	4629      	mov	r1, r5
 8008ab0:	f7f7 fc02 	bl	80002b8 <__aeabi_dsub>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	460b      	mov	r3, r1
 8008ab8:	4650      	mov	r0, sl
 8008aba:	4659      	mov	r1, fp
 8008abc:	f7f7 fbfc 	bl	80002b8 <__aeabi_dsub>
 8008ac0:	4642      	mov	r2, r8
 8008ac2:	464b      	mov	r3, r9
 8008ac4:	f7f7 fdb0 	bl	8000628 <__aeabi_dmul>
 8008ac8:	4602      	mov	r2, r0
 8008aca:	460b      	mov	r3, r1
 8008acc:	4630      	mov	r0, r6
 8008ace:	4639      	mov	r1, r7
 8008ad0:	f7f7 fbf2 	bl	80002b8 <__aeabi_dsub>
 8008ad4:	ec53 2b1a 	vmov	r2, r3, d10
 8008ad8:	f7f7 fda6 	bl	8000628 <__aeabi_dmul>
 8008adc:	ec53 2b18 	vmov	r2, r3, d8
 8008ae0:	ec41 0b19 	vmov	d9, r0, r1
 8008ae4:	ec51 0b18 	vmov	r0, r1, d8
 8008ae8:	f7f7 fd9e 	bl	8000628 <__aeabi_dmul>
 8008aec:	a37c      	add	r3, pc, #496	; (adr r3, 8008ce0 <__ieee754_pow+0x708>)
 8008aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af2:	4604      	mov	r4, r0
 8008af4:	460d      	mov	r5, r1
 8008af6:	f7f7 fd97 	bl	8000628 <__aeabi_dmul>
 8008afa:	a37b      	add	r3, pc, #492	; (adr r3, 8008ce8 <__ieee754_pow+0x710>)
 8008afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b00:	f7f7 fbdc 	bl	80002bc <__adddf3>
 8008b04:	4622      	mov	r2, r4
 8008b06:	462b      	mov	r3, r5
 8008b08:	f7f7 fd8e 	bl	8000628 <__aeabi_dmul>
 8008b0c:	a378      	add	r3, pc, #480	; (adr r3, 8008cf0 <__ieee754_pow+0x718>)
 8008b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b12:	f7f7 fbd3 	bl	80002bc <__adddf3>
 8008b16:	4622      	mov	r2, r4
 8008b18:	462b      	mov	r3, r5
 8008b1a:	f7f7 fd85 	bl	8000628 <__aeabi_dmul>
 8008b1e:	a376      	add	r3, pc, #472	; (adr r3, 8008cf8 <__ieee754_pow+0x720>)
 8008b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b24:	f7f7 fbca 	bl	80002bc <__adddf3>
 8008b28:	4622      	mov	r2, r4
 8008b2a:	462b      	mov	r3, r5
 8008b2c:	f7f7 fd7c 	bl	8000628 <__aeabi_dmul>
 8008b30:	a373      	add	r3, pc, #460	; (adr r3, 8008d00 <__ieee754_pow+0x728>)
 8008b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b36:	f7f7 fbc1 	bl	80002bc <__adddf3>
 8008b3a:	4622      	mov	r2, r4
 8008b3c:	462b      	mov	r3, r5
 8008b3e:	f7f7 fd73 	bl	8000628 <__aeabi_dmul>
 8008b42:	a371      	add	r3, pc, #452	; (adr r3, 8008d08 <__ieee754_pow+0x730>)
 8008b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b48:	f7f7 fbb8 	bl	80002bc <__adddf3>
 8008b4c:	4622      	mov	r2, r4
 8008b4e:	4606      	mov	r6, r0
 8008b50:	460f      	mov	r7, r1
 8008b52:	462b      	mov	r3, r5
 8008b54:	4620      	mov	r0, r4
 8008b56:	4629      	mov	r1, r5
 8008b58:	f7f7 fd66 	bl	8000628 <__aeabi_dmul>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	460b      	mov	r3, r1
 8008b60:	4630      	mov	r0, r6
 8008b62:	4639      	mov	r1, r7
 8008b64:	f7f7 fd60 	bl	8000628 <__aeabi_dmul>
 8008b68:	4642      	mov	r2, r8
 8008b6a:	4604      	mov	r4, r0
 8008b6c:	460d      	mov	r5, r1
 8008b6e:	464b      	mov	r3, r9
 8008b70:	ec51 0b18 	vmov	r0, r1, d8
 8008b74:	f7f7 fba2 	bl	80002bc <__adddf3>
 8008b78:	ec53 2b19 	vmov	r2, r3, d9
 8008b7c:	f7f7 fd54 	bl	8000628 <__aeabi_dmul>
 8008b80:	4622      	mov	r2, r4
 8008b82:	462b      	mov	r3, r5
 8008b84:	f7f7 fb9a 	bl	80002bc <__adddf3>
 8008b88:	4642      	mov	r2, r8
 8008b8a:	4682      	mov	sl, r0
 8008b8c:	468b      	mov	fp, r1
 8008b8e:	464b      	mov	r3, r9
 8008b90:	4640      	mov	r0, r8
 8008b92:	4649      	mov	r1, r9
 8008b94:	f7f7 fd48 	bl	8000628 <__aeabi_dmul>
 8008b98:	4b6b      	ldr	r3, [pc, #428]	; (8008d48 <__ieee754_pow+0x770>)
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	4606      	mov	r6, r0
 8008b9e:	460f      	mov	r7, r1
 8008ba0:	f7f7 fb8c 	bl	80002bc <__adddf3>
 8008ba4:	4652      	mov	r2, sl
 8008ba6:	465b      	mov	r3, fp
 8008ba8:	f7f7 fb88 	bl	80002bc <__adddf3>
 8008bac:	2000      	movs	r0, #0
 8008bae:	4604      	mov	r4, r0
 8008bb0:	460d      	mov	r5, r1
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	460b      	mov	r3, r1
 8008bb6:	4640      	mov	r0, r8
 8008bb8:	4649      	mov	r1, r9
 8008bba:	f7f7 fd35 	bl	8000628 <__aeabi_dmul>
 8008bbe:	4b62      	ldr	r3, [pc, #392]	; (8008d48 <__ieee754_pow+0x770>)
 8008bc0:	4680      	mov	r8, r0
 8008bc2:	4689      	mov	r9, r1
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	4620      	mov	r0, r4
 8008bc8:	4629      	mov	r1, r5
 8008bca:	f7f7 fb75 	bl	80002b8 <__aeabi_dsub>
 8008bce:	4632      	mov	r2, r6
 8008bd0:	463b      	mov	r3, r7
 8008bd2:	f7f7 fb71 	bl	80002b8 <__aeabi_dsub>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	460b      	mov	r3, r1
 8008bda:	4650      	mov	r0, sl
 8008bdc:	4659      	mov	r1, fp
 8008bde:	f7f7 fb6b 	bl	80002b8 <__aeabi_dsub>
 8008be2:	ec53 2b18 	vmov	r2, r3, d8
 8008be6:	f7f7 fd1f 	bl	8000628 <__aeabi_dmul>
 8008bea:	4622      	mov	r2, r4
 8008bec:	4606      	mov	r6, r0
 8008bee:	460f      	mov	r7, r1
 8008bf0:	462b      	mov	r3, r5
 8008bf2:	ec51 0b19 	vmov	r0, r1, d9
 8008bf6:	f7f7 fd17 	bl	8000628 <__aeabi_dmul>
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	460b      	mov	r3, r1
 8008bfe:	4630      	mov	r0, r6
 8008c00:	4639      	mov	r1, r7
 8008c02:	f7f7 fb5b 	bl	80002bc <__adddf3>
 8008c06:	4606      	mov	r6, r0
 8008c08:	460f      	mov	r7, r1
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	460b      	mov	r3, r1
 8008c0e:	4640      	mov	r0, r8
 8008c10:	4649      	mov	r1, r9
 8008c12:	f7f7 fb53 	bl	80002bc <__adddf3>
 8008c16:	a33e      	add	r3, pc, #248	; (adr r3, 8008d10 <__ieee754_pow+0x738>)
 8008c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c1c:	2000      	movs	r0, #0
 8008c1e:	4604      	mov	r4, r0
 8008c20:	460d      	mov	r5, r1
 8008c22:	f7f7 fd01 	bl	8000628 <__aeabi_dmul>
 8008c26:	4642      	mov	r2, r8
 8008c28:	ec41 0b18 	vmov	d8, r0, r1
 8008c2c:	464b      	mov	r3, r9
 8008c2e:	4620      	mov	r0, r4
 8008c30:	4629      	mov	r1, r5
 8008c32:	f7f7 fb41 	bl	80002b8 <__aeabi_dsub>
 8008c36:	4602      	mov	r2, r0
 8008c38:	460b      	mov	r3, r1
 8008c3a:	4630      	mov	r0, r6
 8008c3c:	4639      	mov	r1, r7
 8008c3e:	f7f7 fb3b 	bl	80002b8 <__aeabi_dsub>
 8008c42:	a335      	add	r3, pc, #212	; (adr r3, 8008d18 <__ieee754_pow+0x740>)
 8008c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c48:	f7f7 fcee 	bl	8000628 <__aeabi_dmul>
 8008c4c:	a334      	add	r3, pc, #208	; (adr r3, 8008d20 <__ieee754_pow+0x748>)
 8008c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c52:	4606      	mov	r6, r0
 8008c54:	460f      	mov	r7, r1
 8008c56:	4620      	mov	r0, r4
 8008c58:	4629      	mov	r1, r5
 8008c5a:	f7f7 fce5 	bl	8000628 <__aeabi_dmul>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	460b      	mov	r3, r1
 8008c62:	4630      	mov	r0, r6
 8008c64:	4639      	mov	r1, r7
 8008c66:	f7f7 fb29 	bl	80002bc <__adddf3>
 8008c6a:	9a07      	ldr	r2, [sp, #28]
 8008c6c:	4b37      	ldr	r3, [pc, #220]	; (8008d4c <__ieee754_pow+0x774>)
 8008c6e:	4413      	add	r3, r2
 8008c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c74:	f7f7 fb22 	bl	80002bc <__adddf3>
 8008c78:	4682      	mov	sl, r0
 8008c7a:	9805      	ldr	r0, [sp, #20]
 8008c7c:	468b      	mov	fp, r1
 8008c7e:	f7f7 fc69 	bl	8000554 <__aeabi_i2d>
 8008c82:	9a07      	ldr	r2, [sp, #28]
 8008c84:	4b32      	ldr	r3, [pc, #200]	; (8008d50 <__ieee754_pow+0x778>)
 8008c86:	4413      	add	r3, r2
 8008c88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008c8c:	4606      	mov	r6, r0
 8008c8e:	460f      	mov	r7, r1
 8008c90:	4652      	mov	r2, sl
 8008c92:	465b      	mov	r3, fp
 8008c94:	ec51 0b18 	vmov	r0, r1, d8
 8008c98:	f7f7 fb10 	bl	80002bc <__adddf3>
 8008c9c:	4642      	mov	r2, r8
 8008c9e:	464b      	mov	r3, r9
 8008ca0:	f7f7 fb0c 	bl	80002bc <__adddf3>
 8008ca4:	4632      	mov	r2, r6
 8008ca6:	463b      	mov	r3, r7
 8008ca8:	f7f7 fb08 	bl	80002bc <__adddf3>
 8008cac:	2000      	movs	r0, #0
 8008cae:	4632      	mov	r2, r6
 8008cb0:	463b      	mov	r3, r7
 8008cb2:	4604      	mov	r4, r0
 8008cb4:	460d      	mov	r5, r1
 8008cb6:	f7f7 faff 	bl	80002b8 <__aeabi_dsub>
 8008cba:	4642      	mov	r2, r8
 8008cbc:	464b      	mov	r3, r9
 8008cbe:	f7f7 fafb 	bl	80002b8 <__aeabi_dsub>
 8008cc2:	ec53 2b18 	vmov	r2, r3, d8
 8008cc6:	f7f7 faf7 	bl	80002b8 <__aeabi_dsub>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	460b      	mov	r3, r1
 8008cce:	4650      	mov	r0, sl
 8008cd0:	4659      	mov	r1, fp
 8008cd2:	e610      	b.n	80088f6 <__ieee754_pow+0x31e>
 8008cd4:	2401      	movs	r4, #1
 8008cd6:	e6a1      	b.n	8008a1c <__ieee754_pow+0x444>
 8008cd8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8008d28 <__ieee754_pow+0x750>
 8008cdc:	e617      	b.n	800890e <__ieee754_pow+0x336>
 8008cde:	bf00      	nop
 8008ce0:	4a454eef 	.word	0x4a454eef
 8008ce4:	3fca7e28 	.word	0x3fca7e28
 8008ce8:	93c9db65 	.word	0x93c9db65
 8008cec:	3fcd864a 	.word	0x3fcd864a
 8008cf0:	a91d4101 	.word	0xa91d4101
 8008cf4:	3fd17460 	.word	0x3fd17460
 8008cf8:	518f264d 	.word	0x518f264d
 8008cfc:	3fd55555 	.word	0x3fd55555
 8008d00:	db6fabff 	.word	0xdb6fabff
 8008d04:	3fdb6db6 	.word	0x3fdb6db6
 8008d08:	33333303 	.word	0x33333303
 8008d0c:	3fe33333 	.word	0x3fe33333
 8008d10:	e0000000 	.word	0xe0000000
 8008d14:	3feec709 	.word	0x3feec709
 8008d18:	dc3a03fd 	.word	0xdc3a03fd
 8008d1c:	3feec709 	.word	0x3feec709
 8008d20:	145b01f5 	.word	0x145b01f5
 8008d24:	be3e2fe0 	.word	0xbe3e2fe0
 8008d28:	00000000 	.word	0x00000000
 8008d2c:	3ff00000 	.word	0x3ff00000
 8008d30:	7ff00000 	.word	0x7ff00000
 8008d34:	43400000 	.word	0x43400000
 8008d38:	0003988e 	.word	0x0003988e
 8008d3c:	000bb679 	.word	0x000bb679
 8008d40:	08009a68 	.word	0x08009a68
 8008d44:	3ff00000 	.word	0x3ff00000
 8008d48:	40080000 	.word	0x40080000
 8008d4c:	08009a88 	.word	0x08009a88
 8008d50:	08009a78 	.word	0x08009a78
 8008d54:	a3b5      	add	r3, pc, #724	; (adr r3, 800902c <__ieee754_pow+0xa54>)
 8008d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d5a:	4640      	mov	r0, r8
 8008d5c:	4649      	mov	r1, r9
 8008d5e:	f7f7 faad 	bl	80002bc <__adddf3>
 8008d62:	4622      	mov	r2, r4
 8008d64:	ec41 0b1a 	vmov	d10, r0, r1
 8008d68:	462b      	mov	r3, r5
 8008d6a:	4630      	mov	r0, r6
 8008d6c:	4639      	mov	r1, r7
 8008d6e:	f7f7 faa3 	bl	80002b8 <__aeabi_dsub>
 8008d72:	4602      	mov	r2, r0
 8008d74:	460b      	mov	r3, r1
 8008d76:	ec51 0b1a 	vmov	r0, r1, d10
 8008d7a:	f7f7 fee5 	bl	8000b48 <__aeabi_dcmpgt>
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	f47f ae04 	bne.w	800898c <__ieee754_pow+0x3b4>
 8008d84:	4aa4      	ldr	r2, [pc, #656]	; (8009018 <__ieee754_pow+0xa40>)
 8008d86:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	f340 8108 	ble.w	8008fa0 <__ieee754_pow+0x9c8>
 8008d90:	151b      	asrs	r3, r3, #20
 8008d92:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008d96:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008d9a:	fa4a f303 	asr.w	r3, sl, r3
 8008d9e:	445b      	add	r3, fp
 8008da0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008da4:	4e9d      	ldr	r6, [pc, #628]	; (800901c <__ieee754_pow+0xa44>)
 8008da6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8008daa:	4116      	asrs	r6, r2
 8008dac:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008db0:	2000      	movs	r0, #0
 8008db2:	ea23 0106 	bic.w	r1, r3, r6
 8008db6:	f1c2 0214 	rsb	r2, r2, #20
 8008dba:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008dbe:	fa4a fa02 	asr.w	sl, sl, r2
 8008dc2:	f1bb 0f00 	cmp.w	fp, #0
 8008dc6:	4602      	mov	r2, r0
 8008dc8:	460b      	mov	r3, r1
 8008dca:	4620      	mov	r0, r4
 8008dcc:	4629      	mov	r1, r5
 8008dce:	bfb8      	it	lt
 8008dd0:	f1ca 0a00 	rsblt	sl, sl, #0
 8008dd4:	f7f7 fa70 	bl	80002b8 <__aeabi_dsub>
 8008dd8:	ec41 0b19 	vmov	d9, r0, r1
 8008ddc:	4642      	mov	r2, r8
 8008dde:	464b      	mov	r3, r9
 8008de0:	ec51 0b19 	vmov	r0, r1, d9
 8008de4:	f7f7 fa6a 	bl	80002bc <__adddf3>
 8008de8:	a37b      	add	r3, pc, #492	; (adr r3, 8008fd8 <__ieee754_pow+0xa00>)
 8008dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dee:	2000      	movs	r0, #0
 8008df0:	4604      	mov	r4, r0
 8008df2:	460d      	mov	r5, r1
 8008df4:	f7f7 fc18 	bl	8000628 <__aeabi_dmul>
 8008df8:	ec53 2b19 	vmov	r2, r3, d9
 8008dfc:	4606      	mov	r6, r0
 8008dfe:	460f      	mov	r7, r1
 8008e00:	4620      	mov	r0, r4
 8008e02:	4629      	mov	r1, r5
 8008e04:	f7f7 fa58 	bl	80002b8 <__aeabi_dsub>
 8008e08:	4602      	mov	r2, r0
 8008e0a:	460b      	mov	r3, r1
 8008e0c:	4640      	mov	r0, r8
 8008e0e:	4649      	mov	r1, r9
 8008e10:	f7f7 fa52 	bl	80002b8 <__aeabi_dsub>
 8008e14:	a372      	add	r3, pc, #456	; (adr r3, 8008fe0 <__ieee754_pow+0xa08>)
 8008e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e1a:	f7f7 fc05 	bl	8000628 <__aeabi_dmul>
 8008e1e:	a372      	add	r3, pc, #456	; (adr r3, 8008fe8 <__ieee754_pow+0xa10>)
 8008e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e24:	4680      	mov	r8, r0
 8008e26:	4689      	mov	r9, r1
 8008e28:	4620      	mov	r0, r4
 8008e2a:	4629      	mov	r1, r5
 8008e2c:	f7f7 fbfc 	bl	8000628 <__aeabi_dmul>
 8008e30:	4602      	mov	r2, r0
 8008e32:	460b      	mov	r3, r1
 8008e34:	4640      	mov	r0, r8
 8008e36:	4649      	mov	r1, r9
 8008e38:	f7f7 fa40 	bl	80002bc <__adddf3>
 8008e3c:	4604      	mov	r4, r0
 8008e3e:	460d      	mov	r5, r1
 8008e40:	4602      	mov	r2, r0
 8008e42:	460b      	mov	r3, r1
 8008e44:	4630      	mov	r0, r6
 8008e46:	4639      	mov	r1, r7
 8008e48:	f7f7 fa38 	bl	80002bc <__adddf3>
 8008e4c:	4632      	mov	r2, r6
 8008e4e:	463b      	mov	r3, r7
 8008e50:	4680      	mov	r8, r0
 8008e52:	4689      	mov	r9, r1
 8008e54:	f7f7 fa30 	bl	80002b8 <__aeabi_dsub>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	460b      	mov	r3, r1
 8008e5c:	4620      	mov	r0, r4
 8008e5e:	4629      	mov	r1, r5
 8008e60:	f7f7 fa2a 	bl	80002b8 <__aeabi_dsub>
 8008e64:	4642      	mov	r2, r8
 8008e66:	4606      	mov	r6, r0
 8008e68:	460f      	mov	r7, r1
 8008e6a:	464b      	mov	r3, r9
 8008e6c:	4640      	mov	r0, r8
 8008e6e:	4649      	mov	r1, r9
 8008e70:	f7f7 fbda 	bl	8000628 <__aeabi_dmul>
 8008e74:	a35e      	add	r3, pc, #376	; (adr r3, 8008ff0 <__ieee754_pow+0xa18>)
 8008e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7a:	4604      	mov	r4, r0
 8008e7c:	460d      	mov	r5, r1
 8008e7e:	f7f7 fbd3 	bl	8000628 <__aeabi_dmul>
 8008e82:	a35d      	add	r3, pc, #372	; (adr r3, 8008ff8 <__ieee754_pow+0xa20>)
 8008e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e88:	f7f7 fa16 	bl	80002b8 <__aeabi_dsub>
 8008e8c:	4622      	mov	r2, r4
 8008e8e:	462b      	mov	r3, r5
 8008e90:	f7f7 fbca 	bl	8000628 <__aeabi_dmul>
 8008e94:	a35a      	add	r3, pc, #360	; (adr r3, 8009000 <__ieee754_pow+0xa28>)
 8008e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e9a:	f7f7 fa0f 	bl	80002bc <__adddf3>
 8008e9e:	4622      	mov	r2, r4
 8008ea0:	462b      	mov	r3, r5
 8008ea2:	f7f7 fbc1 	bl	8000628 <__aeabi_dmul>
 8008ea6:	a358      	add	r3, pc, #352	; (adr r3, 8009008 <__ieee754_pow+0xa30>)
 8008ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eac:	f7f7 fa04 	bl	80002b8 <__aeabi_dsub>
 8008eb0:	4622      	mov	r2, r4
 8008eb2:	462b      	mov	r3, r5
 8008eb4:	f7f7 fbb8 	bl	8000628 <__aeabi_dmul>
 8008eb8:	a355      	add	r3, pc, #340	; (adr r3, 8009010 <__ieee754_pow+0xa38>)
 8008eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ebe:	f7f7 f9fd 	bl	80002bc <__adddf3>
 8008ec2:	4622      	mov	r2, r4
 8008ec4:	462b      	mov	r3, r5
 8008ec6:	f7f7 fbaf 	bl	8000628 <__aeabi_dmul>
 8008eca:	4602      	mov	r2, r0
 8008ecc:	460b      	mov	r3, r1
 8008ece:	4640      	mov	r0, r8
 8008ed0:	4649      	mov	r1, r9
 8008ed2:	f7f7 f9f1 	bl	80002b8 <__aeabi_dsub>
 8008ed6:	4604      	mov	r4, r0
 8008ed8:	460d      	mov	r5, r1
 8008eda:	4602      	mov	r2, r0
 8008edc:	460b      	mov	r3, r1
 8008ede:	4640      	mov	r0, r8
 8008ee0:	4649      	mov	r1, r9
 8008ee2:	f7f7 fba1 	bl	8000628 <__aeabi_dmul>
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	ec41 0b19 	vmov	d9, r0, r1
 8008eec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	4629      	mov	r1, r5
 8008ef4:	f7f7 f9e0 	bl	80002b8 <__aeabi_dsub>
 8008ef8:	4602      	mov	r2, r0
 8008efa:	460b      	mov	r3, r1
 8008efc:	ec51 0b19 	vmov	r0, r1, d9
 8008f00:	f7f7 fcbc 	bl	800087c <__aeabi_ddiv>
 8008f04:	4632      	mov	r2, r6
 8008f06:	4604      	mov	r4, r0
 8008f08:	460d      	mov	r5, r1
 8008f0a:	463b      	mov	r3, r7
 8008f0c:	4640      	mov	r0, r8
 8008f0e:	4649      	mov	r1, r9
 8008f10:	f7f7 fb8a 	bl	8000628 <__aeabi_dmul>
 8008f14:	4632      	mov	r2, r6
 8008f16:	463b      	mov	r3, r7
 8008f18:	f7f7 f9d0 	bl	80002bc <__adddf3>
 8008f1c:	4602      	mov	r2, r0
 8008f1e:	460b      	mov	r3, r1
 8008f20:	4620      	mov	r0, r4
 8008f22:	4629      	mov	r1, r5
 8008f24:	f7f7 f9c8 	bl	80002b8 <__aeabi_dsub>
 8008f28:	4642      	mov	r2, r8
 8008f2a:	464b      	mov	r3, r9
 8008f2c:	f7f7 f9c4 	bl	80002b8 <__aeabi_dsub>
 8008f30:	460b      	mov	r3, r1
 8008f32:	4602      	mov	r2, r0
 8008f34:	493a      	ldr	r1, [pc, #232]	; (8009020 <__ieee754_pow+0xa48>)
 8008f36:	2000      	movs	r0, #0
 8008f38:	f7f7 f9be 	bl	80002b8 <__aeabi_dsub>
 8008f3c:	ec41 0b10 	vmov	d0, r0, r1
 8008f40:	ee10 3a90 	vmov	r3, s1
 8008f44:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008f48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f4c:	da2b      	bge.n	8008fa6 <__ieee754_pow+0x9ce>
 8008f4e:	4650      	mov	r0, sl
 8008f50:	f000 f966 	bl	8009220 <scalbn>
 8008f54:	ec51 0b10 	vmov	r0, r1, d0
 8008f58:	ec53 2b18 	vmov	r2, r3, d8
 8008f5c:	f7ff bbed 	b.w	800873a <__ieee754_pow+0x162>
 8008f60:	4b30      	ldr	r3, [pc, #192]	; (8009024 <__ieee754_pow+0xa4c>)
 8008f62:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008f66:	429e      	cmp	r6, r3
 8008f68:	f77f af0c 	ble.w	8008d84 <__ieee754_pow+0x7ac>
 8008f6c:	4b2e      	ldr	r3, [pc, #184]	; (8009028 <__ieee754_pow+0xa50>)
 8008f6e:	440b      	add	r3, r1
 8008f70:	4303      	orrs	r3, r0
 8008f72:	d009      	beq.n	8008f88 <__ieee754_pow+0x9b0>
 8008f74:	ec51 0b18 	vmov	r0, r1, d8
 8008f78:	2200      	movs	r2, #0
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	f7f7 fdc6 	bl	8000b0c <__aeabi_dcmplt>
 8008f80:	3800      	subs	r0, #0
 8008f82:	bf18      	it	ne
 8008f84:	2001      	movne	r0, #1
 8008f86:	e447      	b.n	8008818 <__ieee754_pow+0x240>
 8008f88:	4622      	mov	r2, r4
 8008f8a:	462b      	mov	r3, r5
 8008f8c:	f7f7 f994 	bl	80002b8 <__aeabi_dsub>
 8008f90:	4642      	mov	r2, r8
 8008f92:	464b      	mov	r3, r9
 8008f94:	f7f7 fdce 	bl	8000b34 <__aeabi_dcmpge>
 8008f98:	2800      	cmp	r0, #0
 8008f9a:	f43f aef3 	beq.w	8008d84 <__ieee754_pow+0x7ac>
 8008f9e:	e7e9      	b.n	8008f74 <__ieee754_pow+0x99c>
 8008fa0:	f04f 0a00 	mov.w	sl, #0
 8008fa4:	e71a      	b.n	8008ddc <__ieee754_pow+0x804>
 8008fa6:	ec51 0b10 	vmov	r0, r1, d0
 8008faa:	4619      	mov	r1, r3
 8008fac:	e7d4      	b.n	8008f58 <__ieee754_pow+0x980>
 8008fae:	491c      	ldr	r1, [pc, #112]	; (8009020 <__ieee754_pow+0xa48>)
 8008fb0:	2000      	movs	r0, #0
 8008fb2:	f7ff bb30 	b.w	8008616 <__ieee754_pow+0x3e>
 8008fb6:	2000      	movs	r0, #0
 8008fb8:	2100      	movs	r1, #0
 8008fba:	f7ff bb2c 	b.w	8008616 <__ieee754_pow+0x3e>
 8008fbe:	4630      	mov	r0, r6
 8008fc0:	4639      	mov	r1, r7
 8008fc2:	f7ff bb28 	b.w	8008616 <__ieee754_pow+0x3e>
 8008fc6:	9204      	str	r2, [sp, #16]
 8008fc8:	f7ff bb7a 	b.w	80086c0 <__ieee754_pow+0xe8>
 8008fcc:	2300      	movs	r3, #0
 8008fce:	f7ff bb64 	b.w	800869a <__ieee754_pow+0xc2>
 8008fd2:	bf00      	nop
 8008fd4:	f3af 8000 	nop.w
 8008fd8:	00000000 	.word	0x00000000
 8008fdc:	3fe62e43 	.word	0x3fe62e43
 8008fe0:	fefa39ef 	.word	0xfefa39ef
 8008fe4:	3fe62e42 	.word	0x3fe62e42
 8008fe8:	0ca86c39 	.word	0x0ca86c39
 8008fec:	be205c61 	.word	0xbe205c61
 8008ff0:	72bea4d0 	.word	0x72bea4d0
 8008ff4:	3e663769 	.word	0x3e663769
 8008ff8:	c5d26bf1 	.word	0xc5d26bf1
 8008ffc:	3ebbbd41 	.word	0x3ebbbd41
 8009000:	af25de2c 	.word	0xaf25de2c
 8009004:	3f11566a 	.word	0x3f11566a
 8009008:	16bebd93 	.word	0x16bebd93
 800900c:	3f66c16c 	.word	0x3f66c16c
 8009010:	5555553e 	.word	0x5555553e
 8009014:	3fc55555 	.word	0x3fc55555
 8009018:	3fe00000 	.word	0x3fe00000
 800901c:	000fffff 	.word	0x000fffff
 8009020:	3ff00000 	.word	0x3ff00000
 8009024:	4090cbff 	.word	0x4090cbff
 8009028:	3f6f3400 	.word	0x3f6f3400
 800902c:	652b82fe 	.word	0x652b82fe
 8009030:	3c971547 	.word	0x3c971547

08009034 <__ieee754_sqrt>:
 8009034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009038:	ec55 4b10 	vmov	r4, r5, d0
 800903c:	4e55      	ldr	r6, [pc, #340]	; (8009194 <__ieee754_sqrt+0x160>)
 800903e:	43ae      	bics	r6, r5
 8009040:	ee10 0a10 	vmov	r0, s0
 8009044:	ee10 3a10 	vmov	r3, s0
 8009048:	462a      	mov	r2, r5
 800904a:	4629      	mov	r1, r5
 800904c:	d110      	bne.n	8009070 <__ieee754_sqrt+0x3c>
 800904e:	ee10 2a10 	vmov	r2, s0
 8009052:	462b      	mov	r3, r5
 8009054:	f7f7 fae8 	bl	8000628 <__aeabi_dmul>
 8009058:	4602      	mov	r2, r0
 800905a:	460b      	mov	r3, r1
 800905c:	4620      	mov	r0, r4
 800905e:	4629      	mov	r1, r5
 8009060:	f7f7 f92c 	bl	80002bc <__adddf3>
 8009064:	4604      	mov	r4, r0
 8009066:	460d      	mov	r5, r1
 8009068:	ec45 4b10 	vmov	d0, r4, r5
 800906c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009070:	2d00      	cmp	r5, #0
 8009072:	dc10      	bgt.n	8009096 <__ieee754_sqrt+0x62>
 8009074:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009078:	4330      	orrs	r0, r6
 800907a:	d0f5      	beq.n	8009068 <__ieee754_sqrt+0x34>
 800907c:	b15d      	cbz	r5, 8009096 <__ieee754_sqrt+0x62>
 800907e:	ee10 2a10 	vmov	r2, s0
 8009082:	462b      	mov	r3, r5
 8009084:	ee10 0a10 	vmov	r0, s0
 8009088:	f7f7 f916 	bl	80002b8 <__aeabi_dsub>
 800908c:	4602      	mov	r2, r0
 800908e:	460b      	mov	r3, r1
 8009090:	f7f7 fbf4 	bl	800087c <__aeabi_ddiv>
 8009094:	e7e6      	b.n	8009064 <__ieee754_sqrt+0x30>
 8009096:	1512      	asrs	r2, r2, #20
 8009098:	d074      	beq.n	8009184 <__ieee754_sqrt+0x150>
 800909a:	07d4      	lsls	r4, r2, #31
 800909c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80090a0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80090a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80090a8:	bf5e      	ittt	pl
 80090aa:	0fda      	lsrpl	r2, r3, #31
 80090ac:	005b      	lslpl	r3, r3, #1
 80090ae:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80090b2:	2400      	movs	r4, #0
 80090b4:	0fda      	lsrs	r2, r3, #31
 80090b6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80090ba:	107f      	asrs	r7, r7, #1
 80090bc:	005b      	lsls	r3, r3, #1
 80090be:	2516      	movs	r5, #22
 80090c0:	4620      	mov	r0, r4
 80090c2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80090c6:	1886      	adds	r6, r0, r2
 80090c8:	428e      	cmp	r6, r1
 80090ca:	bfde      	ittt	le
 80090cc:	1b89      	suble	r1, r1, r6
 80090ce:	18b0      	addle	r0, r6, r2
 80090d0:	18a4      	addle	r4, r4, r2
 80090d2:	0049      	lsls	r1, r1, #1
 80090d4:	3d01      	subs	r5, #1
 80090d6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80090da:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80090de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80090e2:	d1f0      	bne.n	80090c6 <__ieee754_sqrt+0x92>
 80090e4:	462a      	mov	r2, r5
 80090e6:	f04f 0e20 	mov.w	lr, #32
 80090ea:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80090ee:	4281      	cmp	r1, r0
 80090f0:	eb06 0c05 	add.w	ip, r6, r5
 80090f4:	dc02      	bgt.n	80090fc <__ieee754_sqrt+0xc8>
 80090f6:	d113      	bne.n	8009120 <__ieee754_sqrt+0xec>
 80090f8:	459c      	cmp	ip, r3
 80090fa:	d811      	bhi.n	8009120 <__ieee754_sqrt+0xec>
 80090fc:	f1bc 0f00 	cmp.w	ip, #0
 8009100:	eb0c 0506 	add.w	r5, ip, r6
 8009104:	da43      	bge.n	800918e <__ieee754_sqrt+0x15a>
 8009106:	2d00      	cmp	r5, #0
 8009108:	db41      	blt.n	800918e <__ieee754_sqrt+0x15a>
 800910a:	f100 0801 	add.w	r8, r0, #1
 800910e:	1a09      	subs	r1, r1, r0
 8009110:	459c      	cmp	ip, r3
 8009112:	bf88      	it	hi
 8009114:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8009118:	eba3 030c 	sub.w	r3, r3, ip
 800911c:	4432      	add	r2, r6
 800911e:	4640      	mov	r0, r8
 8009120:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8009124:	f1be 0e01 	subs.w	lr, lr, #1
 8009128:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800912c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009130:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009134:	d1db      	bne.n	80090ee <__ieee754_sqrt+0xba>
 8009136:	430b      	orrs	r3, r1
 8009138:	d006      	beq.n	8009148 <__ieee754_sqrt+0x114>
 800913a:	1c50      	adds	r0, r2, #1
 800913c:	bf13      	iteet	ne
 800913e:	3201      	addne	r2, #1
 8009140:	3401      	addeq	r4, #1
 8009142:	4672      	moveq	r2, lr
 8009144:	f022 0201 	bicne.w	r2, r2, #1
 8009148:	1063      	asrs	r3, r4, #1
 800914a:	0852      	lsrs	r2, r2, #1
 800914c:	07e1      	lsls	r1, r4, #31
 800914e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009152:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009156:	bf48      	it	mi
 8009158:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800915c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8009160:	4614      	mov	r4, r2
 8009162:	e781      	b.n	8009068 <__ieee754_sqrt+0x34>
 8009164:	0ad9      	lsrs	r1, r3, #11
 8009166:	3815      	subs	r0, #21
 8009168:	055b      	lsls	r3, r3, #21
 800916a:	2900      	cmp	r1, #0
 800916c:	d0fa      	beq.n	8009164 <__ieee754_sqrt+0x130>
 800916e:	02cd      	lsls	r5, r1, #11
 8009170:	d50a      	bpl.n	8009188 <__ieee754_sqrt+0x154>
 8009172:	f1c2 0420 	rsb	r4, r2, #32
 8009176:	fa23 f404 	lsr.w	r4, r3, r4
 800917a:	1e55      	subs	r5, r2, #1
 800917c:	4093      	lsls	r3, r2
 800917e:	4321      	orrs	r1, r4
 8009180:	1b42      	subs	r2, r0, r5
 8009182:	e78a      	b.n	800909a <__ieee754_sqrt+0x66>
 8009184:	4610      	mov	r0, r2
 8009186:	e7f0      	b.n	800916a <__ieee754_sqrt+0x136>
 8009188:	0049      	lsls	r1, r1, #1
 800918a:	3201      	adds	r2, #1
 800918c:	e7ef      	b.n	800916e <__ieee754_sqrt+0x13a>
 800918e:	4680      	mov	r8, r0
 8009190:	e7bd      	b.n	800910e <__ieee754_sqrt+0xda>
 8009192:	bf00      	nop
 8009194:	7ff00000 	.word	0x7ff00000

08009198 <with_errno>:
 8009198:	b570      	push	{r4, r5, r6, lr}
 800919a:	4604      	mov	r4, r0
 800919c:	460d      	mov	r5, r1
 800919e:	4616      	mov	r6, r2
 80091a0:	f7fb fd96 	bl	8004cd0 <__errno>
 80091a4:	4629      	mov	r1, r5
 80091a6:	6006      	str	r6, [r0, #0]
 80091a8:	4620      	mov	r0, r4
 80091aa:	bd70      	pop	{r4, r5, r6, pc}

080091ac <xflow>:
 80091ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091ae:	4614      	mov	r4, r2
 80091b0:	461d      	mov	r5, r3
 80091b2:	b108      	cbz	r0, 80091b8 <xflow+0xc>
 80091b4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80091b8:	e9cd 2300 	strd	r2, r3, [sp]
 80091bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091c0:	4620      	mov	r0, r4
 80091c2:	4629      	mov	r1, r5
 80091c4:	f7f7 fa30 	bl	8000628 <__aeabi_dmul>
 80091c8:	2222      	movs	r2, #34	; 0x22
 80091ca:	b003      	add	sp, #12
 80091cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80091d0:	f7ff bfe2 	b.w	8009198 <with_errno>

080091d4 <__math_uflow>:
 80091d4:	b508      	push	{r3, lr}
 80091d6:	2200      	movs	r2, #0
 80091d8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80091dc:	f7ff ffe6 	bl	80091ac <xflow>
 80091e0:	ec41 0b10 	vmov	d0, r0, r1
 80091e4:	bd08      	pop	{r3, pc}

080091e6 <__math_oflow>:
 80091e6:	b508      	push	{r3, lr}
 80091e8:	2200      	movs	r2, #0
 80091ea:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80091ee:	f7ff ffdd 	bl	80091ac <xflow>
 80091f2:	ec41 0b10 	vmov	d0, r0, r1
 80091f6:	bd08      	pop	{r3, pc}

080091f8 <fabs>:
 80091f8:	ec51 0b10 	vmov	r0, r1, d0
 80091fc:	ee10 2a10 	vmov	r2, s0
 8009200:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009204:	ec43 2b10 	vmov	d0, r2, r3
 8009208:	4770      	bx	lr

0800920a <finite>:
 800920a:	b082      	sub	sp, #8
 800920c:	ed8d 0b00 	vstr	d0, [sp]
 8009210:	9801      	ldr	r0, [sp, #4]
 8009212:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8009216:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800921a:	0fc0      	lsrs	r0, r0, #31
 800921c:	b002      	add	sp, #8
 800921e:	4770      	bx	lr

08009220 <scalbn>:
 8009220:	b570      	push	{r4, r5, r6, lr}
 8009222:	ec55 4b10 	vmov	r4, r5, d0
 8009226:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800922a:	4606      	mov	r6, r0
 800922c:	462b      	mov	r3, r5
 800922e:	b99a      	cbnz	r2, 8009258 <scalbn+0x38>
 8009230:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009234:	4323      	orrs	r3, r4
 8009236:	d036      	beq.n	80092a6 <scalbn+0x86>
 8009238:	4b39      	ldr	r3, [pc, #228]	; (8009320 <scalbn+0x100>)
 800923a:	4629      	mov	r1, r5
 800923c:	ee10 0a10 	vmov	r0, s0
 8009240:	2200      	movs	r2, #0
 8009242:	f7f7 f9f1 	bl	8000628 <__aeabi_dmul>
 8009246:	4b37      	ldr	r3, [pc, #220]	; (8009324 <scalbn+0x104>)
 8009248:	429e      	cmp	r6, r3
 800924a:	4604      	mov	r4, r0
 800924c:	460d      	mov	r5, r1
 800924e:	da10      	bge.n	8009272 <scalbn+0x52>
 8009250:	a32b      	add	r3, pc, #172	; (adr r3, 8009300 <scalbn+0xe0>)
 8009252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009256:	e03a      	b.n	80092ce <scalbn+0xae>
 8009258:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800925c:	428a      	cmp	r2, r1
 800925e:	d10c      	bne.n	800927a <scalbn+0x5a>
 8009260:	ee10 2a10 	vmov	r2, s0
 8009264:	4620      	mov	r0, r4
 8009266:	4629      	mov	r1, r5
 8009268:	f7f7 f828 	bl	80002bc <__adddf3>
 800926c:	4604      	mov	r4, r0
 800926e:	460d      	mov	r5, r1
 8009270:	e019      	b.n	80092a6 <scalbn+0x86>
 8009272:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009276:	460b      	mov	r3, r1
 8009278:	3a36      	subs	r2, #54	; 0x36
 800927a:	4432      	add	r2, r6
 800927c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009280:	428a      	cmp	r2, r1
 8009282:	dd08      	ble.n	8009296 <scalbn+0x76>
 8009284:	2d00      	cmp	r5, #0
 8009286:	a120      	add	r1, pc, #128	; (adr r1, 8009308 <scalbn+0xe8>)
 8009288:	e9d1 0100 	ldrd	r0, r1, [r1]
 800928c:	da1c      	bge.n	80092c8 <scalbn+0xa8>
 800928e:	a120      	add	r1, pc, #128	; (adr r1, 8009310 <scalbn+0xf0>)
 8009290:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009294:	e018      	b.n	80092c8 <scalbn+0xa8>
 8009296:	2a00      	cmp	r2, #0
 8009298:	dd08      	ble.n	80092ac <scalbn+0x8c>
 800929a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800929e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80092a2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80092a6:	ec45 4b10 	vmov	d0, r4, r5
 80092aa:	bd70      	pop	{r4, r5, r6, pc}
 80092ac:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80092b0:	da19      	bge.n	80092e6 <scalbn+0xc6>
 80092b2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80092b6:	429e      	cmp	r6, r3
 80092b8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80092bc:	dd0a      	ble.n	80092d4 <scalbn+0xb4>
 80092be:	a112      	add	r1, pc, #72	; (adr r1, 8009308 <scalbn+0xe8>)
 80092c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d1e2      	bne.n	800928e <scalbn+0x6e>
 80092c8:	a30f      	add	r3, pc, #60	; (adr r3, 8009308 <scalbn+0xe8>)
 80092ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ce:	f7f7 f9ab 	bl	8000628 <__aeabi_dmul>
 80092d2:	e7cb      	b.n	800926c <scalbn+0x4c>
 80092d4:	a10a      	add	r1, pc, #40	; (adr r1, 8009300 <scalbn+0xe0>)
 80092d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d0b8      	beq.n	8009250 <scalbn+0x30>
 80092de:	a10e      	add	r1, pc, #56	; (adr r1, 8009318 <scalbn+0xf8>)
 80092e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092e4:	e7b4      	b.n	8009250 <scalbn+0x30>
 80092e6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80092ea:	3236      	adds	r2, #54	; 0x36
 80092ec:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80092f0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80092f4:	4620      	mov	r0, r4
 80092f6:	4b0c      	ldr	r3, [pc, #48]	; (8009328 <scalbn+0x108>)
 80092f8:	2200      	movs	r2, #0
 80092fa:	e7e8      	b.n	80092ce <scalbn+0xae>
 80092fc:	f3af 8000 	nop.w
 8009300:	c2f8f359 	.word	0xc2f8f359
 8009304:	01a56e1f 	.word	0x01a56e1f
 8009308:	8800759c 	.word	0x8800759c
 800930c:	7e37e43c 	.word	0x7e37e43c
 8009310:	8800759c 	.word	0x8800759c
 8009314:	fe37e43c 	.word	0xfe37e43c
 8009318:	c2f8f359 	.word	0xc2f8f359
 800931c:	81a56e1f 	.word	0x81a56e1f
 8009320:	43500000 	.word	0x43500000
 8009324:	ffff3cb0 	.word	0xffff3cb0
 8009328:	3c900000 	.word	0x3c900000

0800932c <_sbrk>:
 800932c:	4a04      	ldr	r2, [pc, #16]	; (8009340 <_sbrk+0x14>)
 800932e:	6811      	ldr	r1, [r2, #0]
 8009330:	4603      	mov	r3, r0
 8009332:	b909      	cbnz	r1, 8009338 <_sbrk+0xc>
 8009334:	4903      	ldr	r1, [pc, #12]	; (8009344 <_sbrk+0x18>)
 8009336:	6011      	str	r1, [r2, #0]
 8009338:	6810      	ldr	r0, [r2, #0]
 800933a:	4403      	add	r3, r0
 800933c:	6013      	str	r3, [r2, #0]
 800933e:	4770      	bx	lr
 8009340:	20011a9c 	.word	0x20011a9c
 8009344:	20011aa0 	.word	0x20011aa0

08009348 <_init>:
 8009348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800934a:	bf00      	nop
 800934c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800934e:	bc08      	pop	{r3}
 8009350:	469e      	mov	lr, r3
 8009352:	4770      	bx	lr

08009354 <_fini>:
 8009354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009356:	bf00      	nop
 8009358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800935a:	bc08      	pop	{r3}
 800935c:	469e      	mov	lr, r3
 800935e:	4770      	bx	lr
