# sk03870_cs330
Repository for all Computer Archicecture Lab submissions
Devloped using Verilog ModelSim
All of these labs will be combined to develop a single cycle RISC-V processor
