<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure 14.9 for a CMOS realization of a complex gate in the text book.</p> <p>Select individual <img src="images/715573-14-56P-i1.png" /> ratios for all transistors in a logic gate, so that the capacitor in the pull-down network should discharge at least equal to that of an NMOS transistor with<img src="images/715573-14-56P-i2.png" />, and the pull-up network should provide a charging current at least equal to that of a PMOS transistor with <img src="images/715573-14-56P-i3.png" />. </p> <p>In the pull-up network, the worst case occurs, when the transistor <img src="images/715573-14-56P-i4.png" /> is on and either of the transistors <img src="images/715573-14-56P-i5.png" /> or <img src="images/715573-14-56P-i6.png" />is on. That is, the two transistors <img src="images/715573-14-56P-i7.png" />, and <img src="images/715573-14-56P-i8.png" /> or <img src="images/715573-14-56P-i9.png" /> are in series. Therefore, select each of the transistors<img src="images/715573-14-56P-i10.png" />, <img src="images/715573-14-56P-i11.png" />, and <img src="images/715573-14-56P-i12.png" />, that have twice the width of the <img src="images/715573-14-56P-i13.png" />-channel device in the basic inverter. </p> <p>Thus, the <img src="images/715573-14-56P-i14.png" />ratios for transistors <img src="images/715573-14-56P-i15.png" />, <img src="images/715573-14-56P-i16.png" />and <img src="images/715573-14-56P-i17.png" /> in terms of the ratios <i>p</i> and <i>n</i> of the basic inverter are,</p> <p> <img src="images/715573-14-56P-i18.png" /> </p> <p>For transistor<img src="images/715573-14-56P-i19.png" />, select <img src="images/715573-14-56P-i20.png" />to be equal to that of <img src="images/715573-14-56P-i21.png" />-channel device in the basic inverter. </p> <p>Thus, the <img src="images/715573-14-56P-i22.png" />ratio for transistor <img src="images/715573-14-56P-i23.png" /> in terms of the ratios <i>p</i> and <i>n</i> of the basic inverter is, <img src="images/715573-14-56P-i24.png" />.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>In the pull-down network, the transistors <img src="images/715573-14-56P-i25.png" />, <img src="images/715573-14-56P-i26.png" /> , and <img src="images/715573-14-56P-i27.png" />are in series. Therefore, select the <img src="images/715573-14-56P-i28.png" /> ratio equal to the thrice of the <img src="images/715573-14-56P-i29.png" />-channel device in the basic inverter.</p> <p>Thus, the <img src="images/715573-14-56P-i30.png" />ratios for transistors <img src="images/715573-14-56P-i31.png" /> and <img src="images/715573-14-56P-i32.png" /> in terms of the ratios <i>p</i> and <i>n</i> of the basic inverter are,</p> <p> <img src="images/715573-14-56P-i33.png" /> </p> <p>In the pull-down network, the series combination of the transistors <img src="images/715573-14-56P-i34.png" /> and <img src="images/715573-14-56P-i35.png" /> are in series with <img src="images/715573-14-56P-i36.png" /> is in parallel with <img src="images/715573-14-56P-i37.png" />. Therefore, the <img src="images/715573-14-56P-i38.png" /> ratios of <img src="images/715573-14-56P-i39.png" /> is such that the equivalent of series of <img src="images/715573-14-56P-i40.png" />, <img src="images/715573-14-56P-i41.png" /> , and <img src="images/715573-14-56P-i42.png" />, and <img src="images/715573-14-56P-i43.png" /> is <i> n</i>.</p> <p>Hence, the <img src="images/715573-14-56P-i44.png" />ratios for transistor <img src="images/715573-14-56P-i45.png" /> is,</p> <p> <img src="images/715573-14-56P-i46.png" />Therefore, the <img src="images/715573-14-56P-i47.png" />ratio for transistors are, </p> <p> <img src="images/715573-14-56P-i48.png" /> </p> <p> <img src="images/715573-14-56P-i49.png" /> </p> <p> </p></div>