
---------- Begin Simulation Statistics ----------
final_tick                                81547367000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107773                       # Simulator instruction rate (inst/s)
host_mem_usage                                 798656                       # Number of bytes of host memory used
host_op_rate                                   177091                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   114.29                       # Real time elapsed on the host
host_tick_rate                              713513196                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12317404                       # Number of instructions simulated
sim_ops                                      20239698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081547                       # Number of seconds simulated
sim_ticks                                 81547367000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2267671                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               927                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2267520                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2265066                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2267671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2605                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2268175                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     223                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          506                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11323144                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13583525                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               934                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2263533                       # Number of branches committed
system.cpu.commit.bw_lim_events                746977                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           23856                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             12317404                       # Number of instructions committed
system.cpu.commit.committedOps               20239698                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     81530917                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.248246                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.108339                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     76342419     93.64%     93.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       844443      1.04%     94.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       968539      1.19%     95.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       861520      1.06%     96.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1047      0.00%     96.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1718294      2.11%     99.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        31603      0.04%     99.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16075      0.02%     99.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       746977      0.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     81530917                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    2125317                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   92                       # Number of function calls committed.
system.cpu.commit.int_insts                  18239373                       # Number of committed integer instructions.
system.cpu.commit.loads                        126836                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          218      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16412588     81.09%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1004      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          499996      2.47%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125048      0.62%     84.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125036      0.62%     84.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750040      3.71%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             6      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1806      0.01%     88.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2198750     10.86%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125030      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          153      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20239698                       # Class of committed instruction
system.cpu.commit.refs                        2325739                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    12317404                       # Number of Instructions Simulated
system.cpu.committedOps                      20239698                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.620500                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.620500                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              78110283                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20273003                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   863399                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    680648                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    942                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1879316                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      127917                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           471                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2199565                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         40993                       # TLB misses on write requests
system.cpu.fetch.Branches                     2268175                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    130435                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      81393357                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   412                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12341683                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            55                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1884                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.027814                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             140210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2265289                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.151344                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           81534588                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.248791                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.368084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 78763920     96.60%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   133690      0.16%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    53455      0.07%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    54937      0.07%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      266      0.00%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    17498      0.02%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    53553      0.07%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   188361      0.23%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2268908      2.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             81534588                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   4625601                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2125239                       # number of floating regfile writes
system.cpu.idleCycles                           12780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1105                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2264688                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.248398                       # Inst execution rate
system.cpu.iew.exec_refs                      2327487                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2199564                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1335899                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                128588                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                75                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2200054                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20262941                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                127923                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1589                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20256240                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     64                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              28293570                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    942                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              28293562                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               51                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1752                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1151                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          757                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            348                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17345520                       # num instructions consuming a value
system.cpu.iew.wb_count                      20255767                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.662720                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11495215                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.248393                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20255962                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 27192313                       # number of integer regfile reads
system.cpu.int_regfile_writes                13667424                       # number of integer regfile writes
system.cpu.ipc                               0.151046                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.151046                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               534      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16427716     81.09%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1466      0.01%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  26      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               499996      2.47%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               125108      0.62%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               125061      0.62%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750062      3.70%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 15      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3063      0.02%     88.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2199514     10.86%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125088      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            158      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20257829                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2375428                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4500956                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2125454                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2126115                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      260558                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012862                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   10629      4.08%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  93679     35.95%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  62499     23.99%     64.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 93718     35.97%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      4      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    23      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18142425                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          117809973                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18130313                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          18160075                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20262857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20257829                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  84                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           23242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               125                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             75                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        21528                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      81534588                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.248457                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.080106                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            76317266     93.60%     93.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              987206      1.21%     94.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              909520      1.12%     95.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              189281      0.23%     96.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              608797      0.75%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1005378      1.23%     98.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1292376      1.59%     99.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              130706      0.16%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               94058      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        81534588                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.248418                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      130446                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            44                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                45                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               42                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               128588                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2200054                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6858216                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         81547368                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                29678779                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              29354784                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  46843                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1296864                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                   120                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              50033146                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20268201                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            29391302                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2118564                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               47950903                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    942                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              48438570                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    36518                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           4626390                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         27211994                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            869                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  10113520                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    101047494                       # The number of ROB reads
system.cpu.rob.rob_writes                    40530814                       # The number of ROB writes
system.cpu.timesIdled                             192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       725172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1454644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       777676                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1556602                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            216                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15567                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       713937                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11235                       # Transaction distribution
system.membus.trans_dist::ReadExReq            713905                       # Transaction distribution
system.membus.trans_dist::ReadExResp           713905                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15567                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2184116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2184116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2184116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     92378176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     92378176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92378176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            729472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  729472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              729472                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4310392000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3844814000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16233                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1477199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          140                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           762692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          762692                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           366                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15868                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2334656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2335527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     98676608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               98708928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          725389                       # Total snoops (count)
system.tol2bus.snoopTraffic                  45691968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1504315                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000144                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012010                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1504098     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    217      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1504315                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3083406000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2335680000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1095000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49420                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49453                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data               49420                       # number of overall hits
system.l2.overall_hits::total                   49453                       # number of overall hits
system.l2.demand_misses::.cpu.inst                333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             729140                       # number of demand (read+write) misses
system.l2.demand_misses::total                 729473                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               333                       # number of overall misses
system.l2.overall_misses::.cpu.data            729140                       # number of overall misses
system.l2.overall_misses::total                729473                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34604000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  72867209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      72901813000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34604000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  72867209000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     72901813000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           778560                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               778926                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          778560                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              778926                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.909836                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.936524                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.936511                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.909836                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.936524                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.936511                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103915.915916                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99935.827139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99937.644025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103915.915916                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99935.827139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99937.644025                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              713937                       # number of writebacks
system.l2.writebacks::total                    713937                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        729140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            729473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       729140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           729473                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27964000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  58284409000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  58312373000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27964000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  58284409000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  58312373000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.909836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.936524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.936511                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.909836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.936524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.936511                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83975.975976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79935.827139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79937.671442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83975.975976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79935.827139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79937.671442                       # average overall mshr miss latency
system.l2.replacements                         725389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       763262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           763262                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       763262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       763262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          140                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             48787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48787                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          713905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              713905                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  71410093000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   71410093000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        762692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            762692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.936033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.936033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100027.444828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100027.444828                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       713905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         713905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  57131993000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  57131993000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.936033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.936033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80027.444828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80027.444828                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34604000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34604000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.909836                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.909836                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103915.915916                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103915.915916                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27964000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27964000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.909836                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909836                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83975.975976                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83975.975976                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1457116000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1457116000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.960108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.960108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95642.664916                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95642.664916                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1152416000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1152416000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.960108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.960108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75642.664916                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75642.664916                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4081.222024                       # Cycle average of tags in use
system.l2.tags.total_refs                     1556600                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    729485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.133834                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.007803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.277067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4078.937154                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.995834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996392                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3216                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13182293                       # Number of tag accesses
system.l2.tags.data_accesses                 13182293                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       46664960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46686208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     45691968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        45691968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          729140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              729472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       713937                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             713937                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            260560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         572243614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             572504174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       260560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           260560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      560311996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            560311996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      560311996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           260560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        572243614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1132816171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    713937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    729092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000199753250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44354                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44354                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2149029                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             670320                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      729472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     713937                       # Number of write requests accepted
system.mem_ctrls.readBursts                    729472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   713937                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             47768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             47641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             47920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             47877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             47666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            47862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             46794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             46875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            46702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            46873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7235597500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3647120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20912297500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9919.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28669.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   659569                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  540310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                729472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               713937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  729163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  44333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  44358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       243455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.419802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.032043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.410377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77661     31.90%     31.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        57905     23.78%     55.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19264      7.91%     63.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12679      5.21%     68.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9804      4.03%     72.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8544      3.51%     76.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6094      2.50%     78.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5387      2.21%     81.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46117     18.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       243455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.264801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.117499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.444773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         44353    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44354                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.095910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.090782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.421504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42005     94.70%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              555      1.25%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1684      3.80%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              109      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44354                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               46683136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                45690752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46686208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             45691968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       572.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       560.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    572.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    560.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81547224000                       # Total gap between requests
system.mem_ctrls.avgGap                      56496.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     46661888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     45690752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 260560.221398687223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 572205942.590396642685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 560297084.760566234589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       729140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       713937                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10915500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  20901382000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1973066618250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32878.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28665.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2763642.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            870737280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            462788865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2604993300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1864385640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6437124720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28167636990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7594073760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48001740555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        588.636302                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  19318644750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2722980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  59505742250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            867588540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            461122860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2603094060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1862266320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6437124720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28118931630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7635088800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47985216930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.433676                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19425724000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2722980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  59398663000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     81547367000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       129953                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           129953                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       129953                       # number of overall hits
system.cpu.icache.overall_hits::total          129953                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          482                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            482                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          482                       # number of overall misses
system.cpu.icache.overall_misses::total           482                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45530000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45530000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45530000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45530000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       130435                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       130435                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       130435                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       130435                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003695                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94460.580913                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94460.580913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94460.580913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94460.580913                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          140                       # number of writebacks
system.cpu.icache.writebacks::total               140                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          116                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          366                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          366                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36402000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36402000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36402000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36402000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002806                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002806                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002806                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002806                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99459.016393                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99459.016393                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99459.016393                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99459.016393                       # average overall mshr miss latency
system.cpu.icache.replacements                    140                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       129953                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          129953                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          482                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           482                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45530000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45530000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       130435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       130435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94460.580913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94460.580913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36402000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36402000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99459.016393                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99459.016393                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           212.680183                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              130318                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            357.035616                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   212.680183                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.830782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.830782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            261235                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           261235                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1500544                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1500544                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1500544                       # number of overall hits
system.cpu.dcache.overall_hits::total         1500544                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       826184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         826184                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       826184                       # number of overall misses
system.cpu.dcache.overall_misses::total        826184                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  82821273000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  82821273000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  82821273000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  82821273000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2326728                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2326728                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2326728                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2326728                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.355084                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.355084                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.355084                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.355084                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100245.554259                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100245.554259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100245.554259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100245.554259                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          366                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       763262                       # number of writebacks
system.cpu.dcache.writebacks::total            763262                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        47624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        47624                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47624                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       778560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       778560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       778560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       778560                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  76790759000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76790759000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  76790759000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76790759000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.334616                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.334616                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.334616                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.334616                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98631.780467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98631.780467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98631.780467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98631.780467                       # average overall mshr miss latency
system.cpu.dcache.replacements                 777536                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        64334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           64334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6023007000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6023007000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       127824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       127824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.496699                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.496699                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 94865.443377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 94865.443377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        47622                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47622                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1518019000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1518019000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.124139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.124139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95665.427275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95665.427275                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1436210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1436210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       762694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       762694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  76798266000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  76798266000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2198904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2198904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.346852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.346852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100693.418330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100693.418330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       762692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       762692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  75272740000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  75272740000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98693.496195                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98693.496195                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81547367000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.848604                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2279104                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            778560                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.927333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            236000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.848604                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5432016                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5432016                       # Number of data accesses

---------- End Simulation Statistics   ----------
