

================================================================
== Vitis HLS Report for 'coreConv'
================================================================
* Date:           Tue Dec 14 21:03:31 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        coreConv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.291 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_1  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 12 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_inner_cnt = alloca i32 1"   --->   Operation 13 'alloca' 'conv_inner_cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bias = alloca i32 1"   --->   Operation 14 'alloca' 'bias' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bias_1 = alloca i32 1"   --->   Operation 15 'alloca' 'bias_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%conv_loop_cnt_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %conv_loop_cnt"   --->   Operation 16 'read' 'conv_loop_cnt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%output_num_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %output_num"   --->   Operation 17 'read' 'output_num_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln101 = store i32 0, i32 %conv_inner_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 18 'store' 'store_ln101' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%frac_dout_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %frac_dout"   --->   Operation 19 'read' 'frac_dout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 20 [1/1] (1.00ns)   --->   "%frac_din_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %frac_din"   --->   Operation 20 'read' 'frac_din_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%frac_w_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %frac_w"   --->   Operation 21 'read' 'frac_w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 22 [2/2] (2.29ns)   --->   "%mul = mul i32 %conv_loop_cnt_read, i32 %output_num_read"   --->   Operation 22 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 23 [1/1] (1.00ns)   --->   "%contol_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %contol"   --->   Operation 23 'read' 'contol_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i32 %contol_read"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_num"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_num, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_num, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_loop_cnt"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_loop_cnt, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_1, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_loop_cnt, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %contol"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contol, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contol, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frac_w"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_w, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_w, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frac_din"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_din, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_din, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frac_dout"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_dout, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_11, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_dout, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_in_V_data_V, i2 %bias_in_V_keep_V, i2 %bias_in_V_strb_V, i1 %bias_in_V_last_V, void @empty_13, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_in_V_data_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %bias_in_V_keep_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %bias_in_V_strb_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %bias_in_V_last_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V_data_V, i8 %weight_in_V_keep_V, i8 %weight_in_V_strb_V, i1 %weight_in_V_last_V, void @empty_13, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V_data_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_in_V_keep_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_in_V_strb_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %weight_in_V_last_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, void @empty_13, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv_out_V_data_V, i2 %conv_out_V_keep_V, i2 %conv_out_V_strb_V, i1 %conv_out_V_last_V, void @empty_13, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %conv_out_V_data_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %conv_out_V_keep_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %conv_out_V_strb_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_last_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (2.29ns)   --->   "%mul = mul i32 %conv_loop_cnt_read, i32 %output_num_read"   --->   Operation 66 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.88ns)   --->   "%sub113 = add i32 %conv_loop_cnt_read, i32 4294967295"   --->   Operation 67 'add' 'sub113' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%frac_w_cast38 = sext i8 %frac_w_read"   --->   Operation 68 'sext' 'frac_w_cast38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%frac_w_cast = sext i8 %frac_w_read"   --->   Operation 69 'sext' 'frac_w_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%frac_din_cast = sext i8 %frac_din_read"   --->   Operation 70 'sext' 'frac_din_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%frac_dout_cast39 = sext i8 %frac_dout_read"   --->   Operation 71 'sext' 'frac_dout_cast39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%frac_dout_cast = sext i8 %frac_dout_read"   --->   Operation 72 'sext' 'frac_dout_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.70ns)   --->   "%tmp = add i9 %frac_din_cast, i9 511"   --->   Operation 73 'add' 'tmp' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_cast = sext i9 %tmp"   --->   Operation 74 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub150 = add i10 %tmp_cast, i10 %frac_w_cast"   --->   Operation 75 'add' 'sub150' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 76 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%sub151 = sub i10 %sub150, i10 %frac_dout_cast"   --->   Operation 76 'sub' 'sub151' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sub151_cast = sext i10 %sub151"   --->   Operation 77 'sext' 'sub151_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node neg)   --->   "%shr = lshr i32 4294967295, i32 %sub151_cast"   --->   Operation 78 'lshr' 'shr' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.74ns) (out node of the LUT)   --->   "%neg = xor i32 %shr, i32 4294967295"   --->   Operation 79 'xor' 'neg' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub174 = sub i9 %frac_w_cast38, i9 %frac_dout_cast39"   --->   Operation 80 'sub' 'sub174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 81 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sub175 = add i9 %sub174, i9 511"   --->   Operation 81 'add' 'sub175' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i9 %sub175" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 82 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln101 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 83 'br' 'br_ln101' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.36>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %.lr.ph, i32 %k_1, void"   --->   Operation 84 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.88ns)   --->   "%k_1 = add i32 %k, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 85 'add' 'k_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.85ns)   --->   "%icmp_ln101 = icmp_eq  i32 %k, i32 %mul" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 86 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split, void %._crit_edge.loopexit" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 87 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%conv_inner_cnt_load = load i32 %conv_inner_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:104]   --->   Operation 88 'load' 'conv_inner_cnt_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln104 = icmp_eq  i32 %conv_inner_cnt_load, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:104]   --->   Operation 89 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_37 = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %bias_in_V_data_V, i2 %bias_in_V_keep_V, i2 %bias_in_V_strb_V, i1 %bias_in_V_last_V"   --->   Operation 90 'read' 'empty_37' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%bias_in_tmp_data_V = extractvalue i21 %empty_37"   --->   Operation 91 'extractvalue' 'bias_in_tmp_data_V' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%bias_ch_out_lane = trunc i16 %bias_in_tmp_data_V"   --->   Operation 92 'trunc' 'bias_ch_out_lane' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%bias_ch_out_lane_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %bias_in_tmp_data_V, i32 8, i32 15"   --->   Operation 93 'partselect' 'bias_ch_out_lane_2' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln122 = store i8 %bias_ch_out_lane_2, i8 %bias_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:122]   --->   Operation 94 'store' 'store_ln122' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln122 = store i8 %bias_ch_out_lane, i8 %bias" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:122]   --->   Operation 95 'store' 'store_ln122' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln122 = br void %.split._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:122]   --->   Operation 96 'br' 'br_ln122' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.38>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%conv_inner_cnt_load_1 = load i32 %conv_inner_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:163]   --->   Operation 97 'load' 'conv_inner_cnt_load_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%empty_50 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V"   --->   Operation 98 'read' 'empty_50' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%data_in_tmp_data_V = extractvalue i81 %empty_50"   --->   Operation 99 'extractvalue' 'data_in_tmp_data_V' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%empty_51 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %weight_in_V_data_V, i8 %weight_in_V_keep_V, i8 %weight_in_V_strb_V, i1 %weight_in_V_last_V"   --->   Operation 100 'read' 'empty_51' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%weight_in_tmp_data_V = extractvalue i81 %empty_51"   --->   Operation 101 'extractvalue' 'weight_in_tmp_data_V' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%mac_data_lane = trunc i64 %data_in_tmp_data_V"   --->   Operation 102 'trunc' 'mac_data_lane' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%mac_weight_lane = trunc i64 %weight_in_tmp_data_V"   --->   Operation 103 'trunc' 'mac_weight_lane' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%mac_data_lane_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 8, i32 15"   --->   Operation 104 'partselect' 'mac_data_lane_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%mac_weight_lane_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 8, i32 15"   --->   Operation 105 'partselect' 'mac_weight_lane_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%mac_data_lane_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 16, i32 23"   --->   Operation 106 'partselect' 'mac_data_lane_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%mac_weight_lane_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 16, i32 23"   --->   Operation 107 'partselect' 'mac_weight_lane_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%mac_data_lane_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 24, i32 31"   --->   Operation 108 'partselect' 'mac_data_lane_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%mac_weight_lane_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 24, i32 31"   --->   Operation 109 'partselect' 'mac_weight_lane_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%mac_data_lane_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 32, i32 39"   --->   Operation 110 'partselect' 'mac_data_lane_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%mac_weight_lane_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 32, i32 39"   --->   Operation 111 'partselect' 'mac_weight_lane_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%mac_data_lane_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 40, i32 47"   --->   Operation 112 'partselect' 'mac_data_lane_5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%mac_weight_lane_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 40, i32 47"   --->   Operation 113 'partselect' 'mac_weight_lane_5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%mac_data_lane_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 48, i32 55"   --->   Operation 114 'partselect' 'mac_data_lane_6' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%mac_weight_lane_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 48, i32 55"   --->   Operation 115 'partselect' 'mac_weight_lane_6' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%mac_data_lane_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 56, i32 63"   --->   Operation 116 'partselect' 'mac_data_lane_7' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%mac_weight_lane_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 56, i32 63"   --->   Operation 117 'partselect' 'mac_weight_lane_7' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln55_5 = sext i8 %mac_data_lane_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 118 'sext' 'sext_ln55_5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln55_6 = sext i8 %mac_weight_lane_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 119 'sext' 'sext_ln55_6' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 120 [3/3] (0.99ns) (grouped into DSP with root node add_ln144)   --->   "%mul_ln55_1 = mul i16 %sext_ln55_6, i16 %sext_ln55_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 120 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln55_8 = sext i8 %mac_data_lane_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 121 'sext' 'sext_ln55_8' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln55_9 = sext i8 %mac_weight_lane_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 122 'sext' 'sext_ln55_9' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 123 [3/3] (0.99ns) (grouped into DSP with root node add_ln144_1)   --->   "%mul_ln55_2 = mul i16 %sext_ln55_9, i16 %sext_ln55_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 123 'mul' 'mul_ln55_2' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln55_15 = sext i8 %mac_data_lane_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 124 'sext' 'sext_ln55_15' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln55_16 = sext i8 %mac_weight_lane_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 125 'sext' 'sext_ln55_16' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 126 [3/3] (0.99ns) (grouped into DSP with root node add_ln144_4)   --->   "%mul_ln55_5 = mul i16 %sext_ln55_16, i16 %sext_ln55_15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 126 'mul' 'mul_ln55_5' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln55_18 = sext i8 %mac_data_lane_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 127 'sext' 'sext_ln55_18' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln55_19 = sext i8 %mac_weight_lane_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 128 'sext' 'sext_ln55_19' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 129 [3/3] (0.99ns) (grouped into DSP with root node add_ln144_5)   --->   "%mul_ln55_6 = mul i16 %sext_ln55_19, i16 %sext_ln55_18" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 129 'mul' 'mul_ln55_6' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.85ns)   --->   "%icmp_ln163 = icmp_eq  i32 %conv_inner_cnt_load_1, i32 %sub113" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:163]   --->   Operation 130 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln101)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void, void %_ifconv" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:163]   --->   Operation 131 'br' 'br_ln163' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.88ns)   --->   "%conv_inner_cnt_1 = add i32 %conv_inner_cnt_load_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:246]   --->   Operation 132 'add' 'conv_inner_cnt_1' <Predicate = (!icmp_ln101 & !icmp_ln163)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln246 = store i32 %conv_inner_cnt_1, i32 %conv_inner_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:246]   --->   Operation 133 'store' 'store_ln246' <Predicate = (!icmp_ln101 & !icmp_ln163)> <Delay = 0.38>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 134 'br' 'br_ln0' <Predicate = (!icmp_ln101 & !icmp_ln163)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln244 = store i32 0, i32 %conv_inner_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:244]   --->   Operation 135 'store' 'store_ln244' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.38>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 136 'br' 'br_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 137 [2/3] (0.99ns) (grouped into DSP with root node add_ln144)   --->   "%mul_ln55_1 = mul i16 %sext_ln55_6, i16 %sext_ln55_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 137 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [2/3] (0.99ns) (grouped into DSP with root node add_ln144_1)   --->   "%mul_ln55_2 = mul i16 %sext_ln55_9, i16 %sext_ln55_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 138 'mul' 'mul_ln55_2' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [2/3] (0.99ns) (grouped into DSP with root node add_ln144_4)   --->   "%mul_ln55_5 = mul i16 %sext_ln55_16, i16 %sext_ln55_15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 139 'mul' 'mul_ln55_5' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 140 [2/3] (0.99ns) (grouped into DSP with root node add_ln144_5)   --->   "%mul_ln55_6 = mul i16 %sext_ln55_19, i16 %sext_ln55_18" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 140 'mul' 'mul_ln55_6' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%bias_load = load i8 %bias" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 141 'load' 'bias_load' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%bias_1_load = load i8 %bias_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 142 'load' 'bias_1_load' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i8 %mac_data_lane" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 143 'sext' 'sext_ln55' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i8 %mac_weight_lane" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 144 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (1.55ns)   --->   "%output = mul i16 %sext_ln55_1, i16 %sext_ln55" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 145 'mul' 'output' <Predicate = (!icmp_ln101)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i16 %output" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:51]   --->   Operation 146 'sext' 'sext_ln51' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i8 %mac_data_lane_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 147 'sext' 'sext_ln55_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln55_3 = sext i8 %mac_weight_lane_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 148 'sext' 'sext_ln55_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (1.55ns)   --->   "%mul_ln55 = mul i16 %sext_ln55_3, i16 %sext_ln55_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 149 'mul' 'mul_ln55' <Predicate = (!icmp_ln101)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln55_4 = sext i16 %mul_ln55" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 150 'sext' 'sext_ln55_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node add_ln144)   --->   "%mul_ln55_1 = mul i16 %sext_ln55_6, i16 %sext_ln55_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 151 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into DSP with root node add_ln144)   --->   "%sext_ln55_7 = sext i16 %mul_ln55_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 152 'sext' 'sext_ln55_7' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node add_ln144_1)   --->   "%mul_ln55_2 = mul i16 %sext_ln55_9, i16 %sext_ln55_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 153 'mul' 'mul_ln55_2' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into DSP with root node add_ln144_1)   --->   "%sext_ln144 = sext i16 %mul_ln55_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 154 'sext' 'sext_ln144' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 155 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144 = add i17 %sext_ln55_4, i17 %sext_ln55_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 155 'add' 'add_ln144' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 156 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_1 = add i17 %sext_ln51, i17 %sext_ln144" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 156 'add' 'add_ln144_1' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln55_10 = sext i8 %mac_data_lane_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 157 'sext' 'sext_ln55_10' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln55_11 = sext i8 %mac_weight_lane_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 158 'sext' 'sext_ln55_11' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (1.55ns)   --->   "%output_1 = mul i16 %sext_ln55_11, i16 %sext_ln55_10" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 159 'mul' 'output_1' <Predicate = (!icmp_ln101)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i16 %output_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:51]   --->   Operation 160 'sext' 'sext_ln51_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln55_12 = sext i8 %mac_data_lane_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 161 'sext' 'sext_ln55_12' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln55_13 = sext i8 %mac_weight_lane_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 162 'sext' 'sext_ln55_13' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.55ns)   --->   "%mul_ln55_4 = mul i16 %sext_ln55_13, i16 %sext_ln55_12" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 163 'mul' 'mul_ln55_4' <Predicate = (!icmp_ln101)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln55_14 = sext i16 %mul_ln55_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 164 'sext' 'sext_ln55_14' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 165 [1/3] (0.00ns) (grouped into DSP with root node add_ln144_4)   --->   "%mul_ln55_5 = mul i16 %sext_ln55_16, i16 %sext_ln55_15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 165 'mul' 'mul_ln55_5' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into DSP with root node add_ln144_4)   --->   "%sext_ln55_17 = sext i16 %mul_ln55_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 166 'sext' 'sext_ln55_17' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 167 [1/3] (0.00ns) (grouped into DSP with root node add_ln144_5)   --->   "%mul_ln55_6 = mul i16 %sext_ln55_19, i16 %sext_ln55_18" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 167 'mul' 'mul_ln55_6' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into DSP with root node add_ln144_5)   --->   "%sext_ln144_3 = sext i16 %mul_ln55_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 168 'sext' 'sext_ln144_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 169 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_4 = add i17 %sext_ln55_14, i17 %sext_ln55_17" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 169 'add' 'add_ln144_4' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 170 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_5 = add i17 %sext_ln51_1, i17 %sext_ln144_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 170 'add' 'add_ln144_5' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%empty_25 = phi i32 0, void %.lr.ph, i32 %empty_39, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 171 'phi' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%empty_26 = phi i32 0, void %.lr.ph, i32 %empty_40, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 172 'phi' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%empty_27 = phi i32 0, void %.lr.ph, i32 %empty_41, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 173 'phi' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%empty_28 = phi i32 0, void %.lr.ph, i32 %empty_42, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 174 'phi' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%empty_29 = phi i32 0, void %.lr.ph, i32 %empty_43, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 175 'phi' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%empty_30 = phi i32 0, void %.lr.ph, i32 %conv_acc_2, void"   --->   Operation 176 'phi' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%empty_31 = phi i32 0, void %.lr.ph, i32 %empty_45, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 177 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%empty_32 = phi i32 0, void %.lr.ph, i32 %empty_46, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 178 'phi' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%empty_33 = phi i32 0, void %.lr.ph, i32 %empty_47, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 179 'phi' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%empty_34 = phi i32 0, void %.lr.ph, i32 %empty_48, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 180 'phi' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%empty_35 = phi i32 0, void %.lr.ph, i32 %empty_49, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 181 'phi' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%empty_36 = phi i32 0, void %.lr.ph, i32 %conv_acc, void"   --->   Operation 182 'phi' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:88]   --->   Operation 184 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.38ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split._crit_edge, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:104]   --->   Operation 185 'br' 'br_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.38>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%empty_38 = phi i32 0, void, i32 %empty_25, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 186 'phi' 'empty_38' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%empty_39 = phi i32 0, void, i32 %empty_26, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 187 'phi' 'empty_39' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%empty_40 = phi i32 0, void, i32 %empty_27, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 188 'phi' 'empty_40' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%empty_41 = phi i32 0, void, i32 %empty_28, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 189 'phi' 'empty_41' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%empty_42 = phi i32 0, void, i32 %empty_29, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 190 'phi' 'empty_42' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%empty_43 = phi i32 0, void, i32 %empty_30, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 191 'phi' 'empty_43' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%empty_44 = phi i32 0, void, i32 %empty_31, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 192 'phi' 'empty_44' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%empty_45 = phi i32 0, void, i32 %empty_32, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 193 'phi' 'empty_45' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%empty_46 = phi i32 0, void, i32 %empty_33, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 194 'phi' 'empty_46' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%empty_47 = phi i32 0, void, i32 %empty_34, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 195 'phi' 'empty_47' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%empty_48 = phi i32 0, void, i32 %empty_35, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 196 'phi' 'empty_48' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%empty_49 = phi i32 0, void, i32 %empty_36, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 197 'phi' 'empty_49' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 198 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144 = add i17 %sext_ln55_4, i17 %sext_ln55_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 198 'add' 'add_ln144' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln144_1 = sext i17 %add_ln144" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 199 'sext' 'sext_ln144_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 200 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_1 = add i17 %sext_ln51, i17 %sext_ln144" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 200 'add' 'add_ln144_1' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln144_2 = sext i17 %add_ln144_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 201 'sext' 'sext_ln144_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln144_2 = add i32 %sext_ln144_2, i32 %empty_44" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 202 'add' 'add_ln144_2' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 203 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%conv_acc = add i32 %add_ln144_2, i32 %sext_ln144_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 203 'add' 'conv_acc' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 204 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_4 = add i17 %sext_ln55_14, i17 %sext_ln55_17" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 204 'add' 'add_ln144_4' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln144_4 = sext i17 %add_ln144_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 205 'sext' 'sext_ln144_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 206 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_5 = add i17 %sext_ln51_1, i17 %sext_ln144_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 206 'add' 'add_ln144_5' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln144_5 = sext i17 %add_ln144_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 207 'sext' 'sext_ln144_5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln144_6 = add i32 %sext_ln144_5, i32 %empty_38" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 208 'add' 'add_ln144_6' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 209 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%conv_acc_2 = add i32 %add_ln144_6, i32 %sext_ln144_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 209 'add' 'conv_acc_2' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln170_2 = add i32 %empty_46, i32 %conv_acc" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 210 'add' 'add_ln170_2' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 211 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln170_3 = add i32 %add_ln170_2, i32 %empty_45" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 211 'add' 'add_ln170_3' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln170_7 = add i32 %empty_40, i32 %conv_acc_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 212 'add' 'add_ln170_7' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 213 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln170_8 = add i32 %add_ln170_7, i32 %empty_39" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 213 'add' 'add_ln170_8' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 8 <SV = 7> <Delay = 1.61>
ST_8 : Operation 214 [1/1] (0.88ns)   --->   "%add_ln170 = add i32 %empty_49, i32 %empty_47" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 214 'add' 'add_ln170' <Predicate = (icmp_ln163)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln170_1 = add i32 %add_ln170, i32 %empty_48" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 215 'add' 'add_ln170_1' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 216 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%conv_acc_1 = add i32 %add_ln170_3, i32 %add_ln170_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 216 'add' 'conv_acc_1' <Predicate = (icmp_ln163)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %conv_acc_1, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:175]   --->   Operation 217 'bitselect' 'tmp_1' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.88ns)   --->   "%add_ln170_5 = add i32 %empty_43, i32 %empty_41" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 218 'add' 'add_ln170_5' <Predicate = (icmp_ln163)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln170_6 = add i32 %add_ln170_5, i32 %empty_42" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 219 'add' 'add_ln170_6' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 220 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%conv_acc_3 = add i32 %add_ln170_8, i32 %add_ln170_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 220 'add' 'conv_acc_3' <Predicate = (icmp_ln163)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %conv_acc_3, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:175]   --->   Operation 221 'bitselect' 'tmp_4' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.93>
ST_9 : Operation 222 [1/1] (0.22ns)   --->   "%conv_sign_exten = select i1 %tmp_1, i32 %neg, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:176]   --->   Operation 222 'select' 'conv_sign_exten' <Predicate = (icmp_ln163)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 223 [1/1] (1.05ns)   --->   "%ashr_ln181 = ashr i32 %conv_acc_1, i32 %sub151_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 223 'ashr' 'ashr_ln181' <Predicate = (icmp_ln163)> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln94)   --->   "%trunc_ln181 = trunc i32 %ashr_ln181" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 224 'trunc' 'trunc_ln181' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln94)   --->   "%trunc_ln181_1 = trunc i32 %conv_sign_exten" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 225 'trunc' 'trunc_ln181_1' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node conv_with_rnd_bit)   --->   "%or_ln181 = or i32 %conv_sign_exten, i32 %ashr_ln181" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 226 'or' 'or_ln181' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln94)   --->   "%or_ln181_2 = or i9 %trunc_ln181_1, i9 %trunc_ln181" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 227 'or' 'or_ln181_2' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (0.88ns) (out node of the LUT)   --->   "%conv_with_rnd_bit = add i32 %or_ln181, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 228 'add' 'conv_with_rnd_bit' <Predicate = (icmp_ln163)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln94 = add i9 %or_ln181_2, i9 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:94]   --->   Operation 229 'add' 'add_ln94' <Predicate = (icmp_ln163)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %conv_with_rnd_bit, i32 8, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 230 'partselect' 'tmp_2' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.22ns)   --->   "%conv_sign_exten_1 = select i1 %tmp_4, i32 %neg, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:176]   --->   Operation 231 'select' 'conv_sign_exten_1' <Predicate = (icmp_ln163)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (1.05ns)   --->   "%ashr_ln181_1 = ashr i32 %conv_acc_3, i32 %sub151_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 232 'ashr' 'ashr_ln181_1' <Predicate = (icmp_ln163)> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_1)   --->   "%trunc_ln181_2 = trunc i32 %ashr_ln181_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 233 'trunc' 'trunc_ln181_2' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_1)   --->   "%trunc_ln181_3 = trunc i32 %conv_sign_exten_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 234 'trunc' 'trunc_ln181_3' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node conv_with_rnd_bit_1)   --->   "%or_ln181_1 = or i32 %conv_sign_exten_1, i32 %ashr_ln181_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 235 'or' 'or_ln181_1' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_1)   --->   "%or_ln181_3 = or i9 %trunc_ln181_3, i9 %trunc_ln181_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 236 'or' 'or_ln181_3' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.88ns) (out node of the LUT)   --->   "%conv_with_rnd_bit_1 = add i32 %or_ln181_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 237 'add' 'conv_with_rnd_bit_1' <Predicate = (icmp_ln163)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln94_1 = add i9 %or_ln181_3, i9 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:94]   --->   Operation 238 'add' 'add_ln94_1' <Predicate = (icmp_ln163)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %conv_with_rnd_bit_1, i32 8, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 239 'partselect' 'tmp_5' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.59>
ST_10 : Operation 240 [1/1] (0.76ns)   --->   "%icmp_ln184 = icmp_sgt  i24 %tmp_2, i24 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 240 'icmp' 'icmp_ln184' <Predicate = (icmp_ln163)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.85ns)   --->   "%icmp_ln186 = icmp_slt  i32 %conv_with_rnd_bit, i32 4294967040" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 241 'icmp' 'icmp_ln186' <Predicate = (icmp_ln163)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias)   --->   "%sext_ln101cast = trunc i32 %sext_ln101" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 242 'trunc' 'sext_ln101cast' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias)   --->   "%ashr_ln192 = ashr i8 %bias_load, i8 %sext_ln101cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 243 'ashr' 'ashr_ln192' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias)   --->   "%sext_ln192_2 = sext i8 %ashr_ln192" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 244 'sext' 'sext_ln192_2' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias)   --->   "%or_ln192 = or i9 %add_ln94, i9 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 245 'or' 'or_ln192' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.71ns) (out node of the LUT)   --->   "%conv_sum_bias = add i9 %or_ln192, i9 %sext_ln192_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 246 'add' 'conv_sum_bias' <Predicate = (icmp_ln163)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node conv_final)   --->   "%phitmp2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %conv_sum_bias, i32 1, i32 8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 247 'partselect' 'phitmp2' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln186)   --->   "%xor_ln184 = xor i1 %icmp_ln184, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 248 'xor' 'xor_ln184' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln186 = and i1 %icmp_ln186, i1 %xor_ln184" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 249 'and' 'and_ln186' <Predicate = (icmp_ln163)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node conv_final)   --->   "%select_ln186 = select i1 %and_ln186, i8 128, i8 127" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 250 'select' 'select_ln186' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node conv_final)   --->   "%or_ln186 = or i1 %and_ln186, i1 %icmp_ln184" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 251 'or' 'or_ln186' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.30ns) (out node of the LUT)   --->   "%conv_final = select i1 %or_ln186, i8 %select_ln186, i8 %phitmp2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 252 'select' 'conv_final' <Predicate = (icmp_ln163)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_1)   --->   "%trunc_ln96 = trunc i8 %conv_final" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:96]   --->   Operation 253 'trunc' 'trunc_ln96' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %conv_final, i32 7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:221]   --->   Operation 254 'bitselect' 'tmp_3' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_1)   --->   "%conv_ch_in_lane = select i1 %tmp_3, i7 0, i7 %trunc_ln96" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:222]   --->   Operation 255 'select' 'conv_ch_in_lane' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_1)   --->   "%zext_ln82 = zext i7 %conv_ch_in_lane" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:82]   --->   Operation 256 'zext' 'zext_ln82' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.30ns) (out node of the LUT)   --->   "%conv_ch_in_lane_1 = select i1 %empty, i8 %zext_ln82, i8 %conv_final" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:82]   --->   Operation 257 'select' 'conv_ch_in_lane_1' <Predicate = (icmp_ln163)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.76ns)   --->   "%icmp_ln184_1 = icmp_sgt  i24 %tmp_5, i24 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 258 'icmp' 'icmp_ln184_1' <Predicate = (icmp_ln163)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.85ns)   --->   "%icmp_ln186_1 = icmp_slt  i32 %conv_with_rnd_bit_1, i32 4294967040" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 259 'icmp' 'icmp_ln186_1' <Predicate = (icmp_ln163)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias_1)   --->   "%sext_ln101cast34 = trunc i32 %sext_ln101" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 260 'trunc' 'sext_ln101cast34' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias_1)   --->   "%ashr_ln192_1 = ashr i8 %bias_1_load, i8 %sext_ln101cast34" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 261 'ashr' 'ashr_ln192_1' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias_1)   --->   "%sext_ln192_3 = sext i8 %ashr_ln192_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 262 'sext' 'sext_ln192_3' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias_1)   --->   "%or_ln192_1 = or i9 %add_ln94_1, i9 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 263 'or' 'or_ln192_1' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.71ns) (out node of the LUT)   --->   "%conv_sum_bias_1 = add i9 %or_ln192_1, i9 %sext_ln192_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 264 'add' 'conv_sum_bias_1' <Predicate = (icmp_ln163)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node conv_final_1)   --->   "%phitmp3 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %conv_sum_bias_1, i32 1, i32 8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 265 'partselect' 'phitmp3' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln186_1)   --->   "%xor_ln184_1 = xor i1 %icmp_ln184_1, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 266 'xor' 'xor_ln184_1' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln186_1 = and i1 %icmp_ln186_1, i1 %xor_ln184_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 267 'and' 'and_ln186_1' <Predicate = (icmp_ln163)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node conv_final_1)   --->   "%select_ln186_2 = select i1 %and_ln186_1, i8 128, i8 127" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 268 'select' 'select_ln186_2' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node conv_final_1)   --->   "%or_ln186_1 = or i1 %and_ln186_1, i1 %icmp_ln184_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 269 'or' 'or_ln186_1' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.30ns) (out node of the LUT)   --->   "%conv_final_1 = select i1 %or_ln186_1, i8 %select_ln186_2, i8 %phitmp3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 270 'select' 'conv_final_1' <Predicate = (icmp_ln163)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_3)   --->   "%trunc_ln96_1 = trunc i8 %conv_final_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:96]   --->   Operation 271 'trunc' 'trunc_ln96_1' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %conv_final_1, i32 7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:221]   --->   Operation 272 'bitselect' 'tmp_6' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_3)   --->   "%conv_ch_in_lane_2 = select i1 %tmp_6, i7 0, i7 %trunc_ln96_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:222]   --->   Operation 273 'select' 'conv_ch_in_lane_2' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_3)   --->   "%zext_ln82_1 = zext i7 %conv_ch_in_lane_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:82]   --->   Operation 274 'zext' 'zext_ln82_1' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.30ns) (out node of the LUT)   --->   "%conv_ch_in_lane_3 = select i1 %empty, i8 %zext_ln82_1, i8 %conv_final_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:82]   --->   Operation 275 'select' 'conv_ch_in_lane_3' <Predicate = (icmp_ln163)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %conv_ch_in_lane_3, i8 %conv_ch_in_lane_1"   --->   Operation 276 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 277 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %conv_out_V_data_V, i2 %conv_out_V_keep_V, i2 %conv_out_V_strb_V, i1 %conv_out_V_last_V, i16 %p_Result_s, i2 0, i2 0, i1 0"   --->   Operation 277 'write' 'write_ln304' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 278 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %conv_out_V_data_V, i2 %conv_out_V_keep_V, i2 %conv_out_V_strb_V, i1 %conv_out_V_last_V, i16 %p_Result_s, i2 0, i2 0, i1 0"   --->   Operation 278 'write' 'write_ln304' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln244 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:244]   --->   Operation 279 'br' 'br_ln244' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%ret_ln251 = ret" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:251]   --->   Operation 280 'ret' 'ret_ln251' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ output_num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_loop_cnt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ contol]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frac_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frac_din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frac_dout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ bias_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ bias_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ bias_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv_inner_cnt        (alloca        ) [ 0111111111110]
bias                  (alloca        ) [ 0011111111110]
bias_1                (alloca        ) [ 0011111111110]
conv_loop_cnt_read    (read          ) [ 0011000000000]
output_num_read       (read          ) [ 0011000000000]
store_ln101           (store         ) [ 0000000000000]
frac_dout_read        (read          ) [ 0001000000000]
frac_din_read         (read          ) [ 0001000000000]
frac_w_read           (read          ) [ 0001000000000]
contol_read           (read          ) [ 0000000000000]
empty                 (trunc         ) [ 0000111111110]
spectopmodule_ln0     (spectopmodule ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000]
mul                   (mul           ) [ 0000111111110]
sub113                (add           ) [ 0000111111110]
frac_w_cast38         (sext          ) [ 0000000000000]
frac_w_cast           (sext          ) [ 0000000000000]
frac_din_cast         (sext          ) [ 0000000000000]
frac_dout_cast39      (sext          ) [ 0000000000000]
frac_dout_cast        (sext          ) [ 0000000000000]
tmp                   (add           ) [ 0000000000000]
tmp_cast              (sext          ) [ 0000000000000]
sub150                (add           ) [ 0000000000000]
sub151                (sub           ) [ 0000000000000]
sub151_cast           (sext          ) [ 0000111111110]
shr                   (lshr          ) [ 0000000000000]
neg                   (xor           ) [ 0000111111110]
sub174                (sub           ) [ 0000000000000]
sub175                (add           ) [ 0000000000000]
sext_ln101            (sext          ) [ 0000111111110]
br_ln101              (br            ) [ 0001111111110]
k                     (phi           ) [ 0000111111110]
k_1                   (add           ) [ 0001111111110]
icmp_ln101            (icmp          ) [ 0000111111110]
br_ln101              (br            ) [ 0000000000000]
conv_inner_cnt_load   (load          ) [ 0000000000000]
icmp_ln104            (icmp          ) [ 0000111111110]
empty_37              (read          ) [ 0000000000000]
bias_in_tmp_data_V    (extractvalue  ) [ 0000000000000]
bias_ch_out_lane      (trunc         ) [ 0000000000000]
bias_ch_out_lane_2    (partselect    ) [ 0000000000000]
store_ln122           (store         ) [ 0000000000000]
store_ln122           (store         ) [ 0000000000000]
br_ln122              (br            ) [ 0000111111110]
conv_inner_cnt_load_1 (load          ) [ 0000000000000]
empty_50              (read          ) [ 0000000000000]
data_in_tmp_data_V    (extractvalue  ) [ 0000000000000]
empty_51              (read          ) [ 0000000000000]
weight_in_tmp_data_V  (extractvalue  ) [ 0000000000000]
mac_data_lane         (trunc         ) [ 0000111000000]
mac_weight_lane       (trunc         ) [ 0000111000000]
mac_data_lane_1       (partselect    ) [ 0000111000000]
mac_weight_lane_1     (partselect    ) [ 0000111000000]
mac_data_lane_2       (partselect    ) [ 0000000000000]
mac_weight_lane_2     (partselect    ) [ 0000000000000]
mac_data_lane_3       (partselect    ) [ 0000000000000]
mac_weight_lane_3     (partselect    ) [ 0000000000000]
mac_data_lane_4       (partselect    ) [ 0000111000000]
mac_weight_lane_4     (partselect    ) [ 0000111000000]
mac_data_lane_5       (partselect    ) [ 0000111000000]
mac_weight_lane_5     (partselect    ) [ 0000111000000]
mac_data_lane_6       (partselect    ) [ 0000000000000]
mac_weight_lane_6     (partselect    ) [ 0000000000000]
mac_data_lane_7       (partselect    ) [ 0000000000000]
mac_weight_lane_7     (partselect    ) [ 0000000000000]
sext_ln55_5           (sext          ) [ 0000111000000]
sext_ln55_6           (sext          ) [ 0000111000000]
sext_ln55_8           (sext          ) [ 0000111000000]
sext_ln55_9           (sext          ) [ 0000111000000]
sext_ln55_15          (sext          ) [ 0000111000000]
sext_ln55_16          (sext          ) [ 0000111000000]
sext_ln55_18          (sext          ) [ 0000111000000]
sext_ln55_19          (sext          ) [ 0000111000000]
icmp_ln163            (icmp          ) [ 0000111111110]
br_ln163              (br            ) [ 0000000000000]
conv_inner_cnt_1      (add           ) [ 0000000000000]
store_ln246           (store         ) [ 0000000000000]
br_ln0                (br            ) [ 0000000000000]
store_ln244           (store         ) [ 0000000000000]
br_ln0                (br            ) [ 0001111111110]
bias_load             (load          ) [ 0000101111100]
bias_1_load           (load          ) [ 0000101111100]
sext_ln55             (sext          ) [ 0000000000000]
sext_ln55_1           (sext          ) [ 0000000000000]
output                (mul           ) [ 0000000000000]
sext_ln51             (sext          ) [ 0000100100000]
sext_ln55_2           (sext          ) [ 0000000000000]
sext_ln55_3           (sext          ) [ 0000000000000]
mul_ln55              (mul           ) [ 0000000000000]
sext_ln55_4           (sext          ) [ 0000100100000]
mul_ln55_1            (mul           ) [ 0000000000000]
sext_ln55_7           (sext          ) [ 0000100100000]
mul_ln55_2            (mul           ) [ 0000000000000]
sext_ln144            (sext          ) [ 0000100100000]
sext_ln55_10          (sext          ) [ 0000000000000]
sext_ln55_11          (sext          ) [ 0000000000000]
output_1              (mul           ) [ 0000000000000]
sext_ln51_1           (sext          ) [ 0000100100000]
sext_ln55_12          (sext          ) [ 0000000000000]
sext_ln55_13          (sext          ) [ 0000000000000]
mul_ln55_4            (mul           ) [ 0000000000000]
sext_ln55_14          (sext          ) [ 0000100100000]
mul_ln55_5            (mul           ) [ 0000000000000]
sext_ln55_17          (sext          ) [ 0000100100000]
mul_ln55_6            (mul           ) [ 0000000000000]
sext_ln144_3          (sext          ) [ 0000100100000]
empty_25              (phi           ) [ 0000111100000]
empty_26              (phi           ) [ 0000111100000]
empty_27              (phi           ) [ 0000111100000]
empty_28              (phi           ) [ 0000111100000]
empty_29              (phi           ) [ 0000111100000]
empty_30              (phi           ) [ 0000111100000]
empty_31              (phi           ) [ 0000111100000]
empty_32              (phi           ) [ 0000111100000]
empty_33              (phi           ) [ 0000111100000]
empty_34              (phi           ) [ 0000111100000]
empty_35              (phi           ) [ 0000111100000]
empty_36              (phi           ) [ 0000111100000]
specpipeline_ln0      (specpipeline  ) [ 0000000000000]
specloopname_ln88     (specloopname  ) [ 0000000000000]
br_ln104              (br            ) [ 0000000000000]
empty_38              (phi           ) [ 0000111100000]
empty_39              (phi           ) [ 0001111111110]
empty_40              (phi           ) [ 0001111111110]
empty_41              (phi           ) [ 0001111111110]
empty_42              (phi           ) [ 0001111111110]
empty_43              (phi           ) [ 0001111111110]
empty_44              (phi           ) [ 0000111100000]
empty_45              (phi           ) [ 0001111111110]
empty_46              (phi           ) [ 0001111111110]
empty_47              (phi           ) [ 0001111111110]
empty_48              (phi           ) [ 0001111111110]
empty_49              (phi           ) [ 0001111111110]
add_ln144             (add           ) [ 0000000000000]
sext_ln144_1          (sext          ) [ 0000000000000]
add_ln144_1           (add           ) [ 0000000000000]
sext_ln144_2          (sext          ) [ 0000000000000]
add_ln144_2           (add           ) [ 0000000000000]
conv_acc              (add           ) [ 0001111111110]
add_ln144_4           (add           ) [ 0000000000000]
sext_ln144_4          (sext          ) [ 0000000000000]
add_ln144_5           (add           ) [ 0000000000000]
sext_ln144_5          (sext          ) [ 0000000000000]
add_ln144_6           (add           ) [ 0000000000000]
conv_acc_2            (add           ) [ 0001111111110]
add_ln170_2           (add           ) [ 0000000000000]
add_ln170_3           (add           ) [ 0000100010000]
add_ln170_7           (add           ) [ 0000000000000]
add_ln170_8           (add           ) [ 0000100010000]
add_ln170             (add           ) [ 0000000000000]
add_ln170_1           (add           ) [ 0000000000000]
conv_acc_1            (add           ) [ 0000100001000]
tmp_1                 (bitselect     ) [ 0000100001000]
add_ln170_5           (add           ) [ 0000000000000]
add_ln170_6           (add           ) [ 0000000000000]
conv_acc_3            (add           ) [ 0000100001000]
tmp_4                 (bitselect     ) [ 0000100001000]
conv_sign_exten       (select        ) [ 0000000000000]
ashr_ln181            (ashr          ) [ 0000000000000]
trunc_ln181           (trunc         ) [ 0000000000000]
trunc_ln181_1         (trunc         ) [ 0000000000000]
or_ln181              (or            ) [ 0000000000000]
or_ln181_2            (or            ) [ 0000000000000]
conv_with_rnd_bit     (add           ) [ 0000100000100]
add_ln94              (add           ) [ 0000100000100]
tmp_2                 (partselect    ) [ 0000100000100]
conv_sign_exten_1     (select        ) [ 0000000000000]
ashr_ln181_1          (ashr          ) [ 0000000000000]
trunc_ln181_2         (trunc         ) [ 0000000000000]
trunc_ln181_3         (trunc         ) [ 0000000000000]
or_ln181_1            (or            ) [ 0000000000000]
or_ln181_3            (or            ) [ 0000000000000]
conv_with_rnd_bit_1   (add           ) [ 0000100000100]
add_ln94_1            (add           ) [ 0000100000100]
tmp_5                 (partselect    ) [ 0000100000100]
icmp_ln184            (icmp          ) [ 0000000000000]
icmp_ln186            (icmp          ) [ 0000000000000]
sext_ln101cast        (trunc         ) [ 0000000000000]
ashr_ln192            (ashr          ) [ 0000000000000]
sext_ln192_2          (sext          ) [ 0000000000000]
or_ln192              (or            ) [ 0000000000000]
conv_sum_bias         (add           ) [ 0000000000000]
phitmp2               (partselect    ) [ 0000000000000]
xor_ln184             (xor           ) [ 0000000000000]
and_ln186             (and           ) [ 0000000000000]
select_ln186          (select        ) [ 0000000000000]
or_ln186              (or            ) [ 0000000000000]
conv_final            (select        ) [ 0000000000000]
trunc_ln96            (trunc         ) [ 0000000000000]
tmp_3                 (bitselect     ) [ 0000000000000]
conv_ch_in_lane       (select        ) [ 0000000000000]
zext_ln82             (zext          ) [ 0000000000000]
conv_ch_in_lane_1     (select        ) [ 0000000000000]
icmp_ln184_1          (icmp          ) [ 0000000000000]
icmp_ln186_1          (icmp          ) [ 0000000000000]
sext_ln101cast34      (trunc         ) [ 0000000000000]
ashr_ln192_1          (ashr          ) [ 0000000000000]
sext_ln192_3          (sext          ) [ 0000000000000]
or_ln192_1            (or            ) [ 0000000000000]
conv_sum_bias_1       (add           ) [ 0000000000000]
phitmp3               (partselect    ) [ 0000000000000]
xor_ln184_1           (xor           ) [ 0000000000000]
and_ln186_1           (and           ) [ 0000000000000]
select_ln186_2        (select        ) [ 0000000000000]
or_ln186_1            (or            ) [ 0000000000000]
conv_final_1          (select        ) [ 0000000000000]
trunc_ln96_1          (trunc         ) [ 0000000000000]
tmp_6                 (bitselect     ) [ 0000000000000]
conv_ch_in_lane_2     (select        ) [ 0000000000000]
zext_ln82_1           (zext          ) [ 0000000000000]
conv_ch_in_lane_3     (select        ) [ 0000000000000]
p_Result_s            (bitconcatenate) [ 0000100000010]
write_ln304           (write         ) [ 0000000000000]
br_ln244              (br            ) [ 0000000000000]
ret_ln251             (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_num">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_num"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_loop_cnt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_loop_cnt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="contol">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contol"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frac_w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frac_w"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frac_din">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frac_din"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frac_dout">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frac_dout"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_in_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias_in_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bias_in_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bias_in_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_in_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_in_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_in_V_strb_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_in_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_out_V_data_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_out_V_keep_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_out_V_strb_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_out_V_last_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="conv_inner_cnt_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_inner_cnt/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="bias_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="bias_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv_loop_cnt_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_loop_cnt_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="output_num_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_num_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="frac_dout_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frac_dout_read/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="frac_din_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frac_din_read/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="frac_w_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frac_w_read/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="contol_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="contol_read/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="empty_37_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="21" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="2" slack="0"/>
<pin id="220" dir="0" index="3" bw="2" slack="0"/>
<pin id="221" dir="0" index="4" bw="1" slack="0"/>
<pin id="222" dir="1" index="5" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_37/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="empty_50_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="81" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="0" index="3" bw="8" slack="0"/>
<pin id="233" dir="0" index="4" bw="1" slack="0"/>
<pin id="234" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_50/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_51_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="81" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="0" index="3" bw="8" slack="0"/>
<pin id="245" dir="0" index="4" bw="1" slack="0"/>
<pin id="246" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_51/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="0" index="2" bw="2" slack="0"/>
<pin id="256" dir="0" index="3" bw="2" slack="0"/>
<pin id="257" dir="0" index="4" bw="1" slack="0"/>
<pin id="258" dir="0" index="5" bw="16" slack="0"/>
<pin id="259" dir="0" index="6" bw="1" slack="0"/>
<pin id="260" dir="0" index="7" bw="1" slack="0"/>
<pin id="261" dir="0" index="8" bw="1" slack="0"/>
<pin id="262" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/10 "/>
</bind>
</comp>

<comp id="271" class="1005" name="k_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="k_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="282" class="1005" name="empty_25_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="4"/>
<pin id="284" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_25 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="empty_25_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="4"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_25/7 "/>
</bind>
</comp>

<comp id="293" class="1005" name="empty_26_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="4"/>
<pin id="295" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_26 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="empty_26_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="4"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_26/7 "/>
</bind>
</comp>

<comp id="304" class="1005" name="empty_27_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="4"/>
<pin id="306" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_27 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="empty_27_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="4"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_27/7 "/>
</bind>
</comp>

<comp id="315" class="1005" name="empty_28_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="4"/>
<pin id="317" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_28 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="empty_28_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="4"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="32" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_28/7 "/>
</bind>
</comp>

<comp id="326" class="1005" name="empty_29_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="4"/>
<pin id="328" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_29 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="empty_29_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="4"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_29/7 "/>
</bind>
</comp>

<comp id="337" class="1005" name="empty_30_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="4"/>
<pin id="339" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_30 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="empty_30_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="4"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="32" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_30/7 "/>
</bind>
</comp>

<comp id="348" class="1005" name="empty_31_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="4"/>
<pin id="350" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_31 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_31_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="4"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="32" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_31/7 "/>
</bind>
</comp>

<comp id="359" class="1005" name="empty_32_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="4"/>
<pin id="361" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_32 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="empty_32_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="4"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_32/7 "/>
</bind>
</comp>

<comp id="370" class="1005" name="empty_33_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="4"/>
<pin id="372" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_33 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="empty_33_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="4"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="32" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_33/7 "/>
</bind>
</comp>

<comp id="381" class="1005" name="empty_34_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="4"/>
<pin id="383" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_34 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="empty_34_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="4"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_34/7 "/>
</bind>
</comp>

<comp id="392" class="1005" name="empty_35_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="4"/>
<pin id="394" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_35 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="empty_35_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="4"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="0"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_35/7 "/>
</bind>
</comp>

<comp id="403" class="1005" name="empty_36_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="4"/>
<pin id="405" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_36 (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="empty_36_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="4"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="32" slack="0"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_36/7 "/>
</bind>
</comp>

<comp id="414" class="1005" name="empty_38_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="3"/>
<pin id="416" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_38 (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="empty_38_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="3"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_38/7 "/>
</bind>
</comp>

<comp id="426" class="1005" name="empty_39_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_39 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="empty_39_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="3"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="32" slack="0"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_39/7 "/>
</bind>
</comp>

<comp id="440" class="1005" name="empty_40_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_40 (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="empty_40_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="3"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="32" slack="0"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_40/7 "/>
</bind>
</comp>

<comp id="454" class="1005" name="empty_41_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_41 (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="empty_41_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="3"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="32" slack="0"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_41/7 "/>
</bind>
</comp>

<comp id="468" class="1005" name="empty_42_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_42 (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="empty_42_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="3"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_42/7 "/>
</bind>
</comp>

<comp id="482" class="1005" name="empty_43_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_43 (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="empty_43_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="3"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="32" slack="0"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_43/7 "/>
</bind>
</comp>

<comp id="496" class="1005" name="empty_44_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="3"/>
<pin id="498" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_44 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="empty_44_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="3"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_44/7 "/>
</bind>
</comp>

<comp id="508" class="1005" name="empty_45_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_45 (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="empty_45_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="3"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_45/7 "/>
</bind>
</comp>

<comp id="522" class="1005" name="empty_46_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_46 (phireg) "/>
</bind>
</comp>

<comp id="527" class="1004" name="empty_46_phi_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="3"/>
<pin id="529" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="32" slack="0"/>
<pin id="531" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_46/7 "/>
</bind>
</comp>

<comp id="536" class="1005" name="empty_47_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_47 (phireg) "/>
</bind>
</comp>

<comp id="541" class="1004" name="empty_47_phi_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="3"/>
<pin id="543" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="2" bw="32" slack="0"/>
<pin id="545" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_47/7 "/>
</bind>
</comp>

<comp id="550" class="1005" name="empty_48_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_48 (phireg) "/>
</bind>
</comp>

<comp id="555" class="1004" name="empty_48_phi_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="3"/>
<pin id="557" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="32" slack="0"/>
<pin id="559" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_48/7 "/>
</bind>
</comp>

<comp id="564" class="1005" name="empty_49_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_49 (phireg) "/>
</bind>
</comp>

<comp id="569" class="1004" name="empty_49_phi_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="3"/>
<pin id="571" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="2" bw="32" slack="0"/>
<pin id="573" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_49/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 store_ln244/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="grp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="0" index="1" bw="32" slack="1"/>
<pin id="586" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="empty_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sub113_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="2"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub113/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="frac_w_cast38_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="1"/>
<pin id="598" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="frac_w_cast38/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="frac_w_cast_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="1"/>
<pin id="601" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="frac_w_cast/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="frac_din_cast_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="1"/>
<pin id="604" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="frac_din_cast/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="frac_dout_cast39_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="frac_dout_cast39/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="frac_dout_cast_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="frac_dout_cast/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub150_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub150/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sub151_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub151/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sub151_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub151_cast/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="shr_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="10" slack="0"/>
<pin id="640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="shr/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="neg_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="neg/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sub174_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="0" index="1" bw="8" slack="0"/>
<pin id="652" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub174/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sub175_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="9" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub175/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln101_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="9" slack="0"/>
<pin id="663" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="k_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln101_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="1"/>
<pin id="674" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="conv_inner_cnt_load_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="3"/>
<pin id="678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_inner_cnt_load/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln104_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="bias_in_tmp_data_V_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="21" slack="0"/>
<pin id="687" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="bias_in_tmp_data_V/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="bias_ch_out_lane_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="0"/>
<pin id="691" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bias_ch_out_lane/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="bias_ch_out_lane_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="0"/>
<pin id="696" dir="0" index="2" bw="5" slack="0"/>
<pin id="697" dir="0" index="3" bw="5" slack="0"/>
<pin id="698" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_ch_out_lane_2/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="store_ln122_store_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="3"/>
<pin id="706" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln122_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="3"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="conv_inner_cnt_load_1_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="3"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_inner_cnt_load_1/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="data_in_tmp_data_V_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="81" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_in_tmp_data_V/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="weight_in_tmp_data_V_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="81" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_in_tmp_data_V/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="mac_data_lane_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="0"/>
<pin id="726" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="mac_data_lane/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="mac_weight_lane_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="0"/>
<pin id="730" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="mac_weight_lane/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="mac_data_lane_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="0" index="1" bw="64" slack="0"/>
<pin id="735" dir="0" index="2" bw="5" slack="0"/>
<pin id="736" dir="0" index="3" bw="5" slack="0"/>
<pin id="737" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_data_lane_1/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="mac_weight_lane_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="0" index="1" bw="64" slack="0"/>
<pin id="745" dir="0" index="2" bw="5" slack="0"/>
<pin id="746" dir="0" index="3" bw="5" slack="0"/>
<pin id="747" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_weight_lane_1/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="mac_data_lane_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="0" index="1" bw="64" slack="0"/>
<pin id="755" dir="0" index="2" bw="6" slack="0"/>
<pin id="756" dir="0" index="3" bw="6" slack="0"/>
<pin id="757" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_data_lane_2/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="mac_weight_lane_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="0" index="1" bw="64" slack="0"/>
<pin id="765" dir="0" index="2" bw="6" slack="0"/>
<pin id="766" dir="0" index="3" bw="6" slack="0"/>
<pin id="767" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_weight_lane_2/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="mac_data_lane_3_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="64" slack="0"/>
<pin id="775" dir="0" index="2" bw="6" slack="0"/>
<pin id="776" dir="0" index="3" bw="6" slack="0"/>
<pin id="777" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_data_lane_3/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="mac_weight_lane_3_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="0" index="1" bw="64" slack="0"/>
<pin id="785" dir="0" index="2" bw="6" slack="0"/>
<pin id="786" dir="0" index="3" bw="6" slack="0"/>
<pin id="787" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_weight_lane_3/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="mac_data_lane_4_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="0" index="1" bw="64" slack="0"/>
<pin id="795" dir="0" index="2" bw="7" slack="0"/>
<pin id="796" dir="0" index="3" bw="7" slack="0"/>
<pin id="797" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_data_lane_4/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="mac_weight_lane_4_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="0"/>
<pin id="804" dir="0" index="1" bw="64" slack="0"/>
<pin id="805" dir="0" index="2" bw="7" slack="0"/>
<pin id="806" dir="0" index="3" bw="7" slack="0"/>
<pin id="807" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_weight_lane_4/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="mac_data_lane_5_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="64" slack="0"/>
<pin id="815" dir="0" index="2" bw="7" slack="0"/>
<pin id="816" dir="0" index="3" bw="7" slack="0"/>
<pin id="817" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_data_lane_5/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="mac_weight_lane_5_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="0" index="1" bw="64" slack="0"/>
<pin id="825" dir="0" index="2" bw="7" slack="0"/>
<pin id="826" dir="0" index="3" bw="7" slack="0"/>
<pin id="827" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_weight_lane_5/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="mac_data_lane_6_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="0" index="1" bw="64" slack="0"/>
<pin id="835" dir="0" index="2" bw="7" slack="0"/>
<pin id="836" dir="0" index="3" bw="7" slack="0"/>
<pin id="837" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_data_lane_6/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="mac_weight_lane_6_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="64" slack="0"/>
<pin id="845" dir="0" index="2" bw="7" slack="0"/>
<pin id="846" dir="0" index="3" bw="7" slack="0"/>
<pin id="847" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_weight_lane_6/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="mac_data_lane_7_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="64" slack="0"/>
<pin id="855" dir="0" index="2" bw="7" slack="0"/>
<pin id="856" dir="0" index="3" bw="7" slack="0"/>
<pin id="857" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_data_lane_7/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="mac_weight_lane_7_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="0" index="1" bw="64" slack="0"/>
<pin id="865" dir="0" index="2" bw="7" slack="0"/>
<pin id="866" dir="0" index="3" bw="7" slack="0"/>
<pin id="867" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mac_weight_lane_7/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="sext_ln55_5_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_5/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sext_ln55_6_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_6/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sext_ln55_8_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_8/4 "/>
</bind>
</comp>

<comp id="884" class="1004" name="sext_ln55_9_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_9/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="sext_ln55_15_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_15/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln55_16_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="0"/>
<pin id="894" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_16/4 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sext_ln55_18_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_18/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sext_ln55_19_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_19/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="icmp_ln163_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="1"/>
<pin id="907" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/4 "/>
</bind>
</comp>

<comp id="909" class="1004" name="conv_inner_cnt_1_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv_inner_cnt_1/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="store_ln246_store_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="3"/>
<pin id="918" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/4 "/>
</bind>
</comp>

<comp id="920" class="1004" name="bias_load_load_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="4"/>
<pin id="922" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="bias_1_load_load_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="4"/>
<pin id="925" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_1_load/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sext_ln55_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="2"/>
<pin id="928" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln55_1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="2"/>
<pin id="931" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1/6 "/>
</bind>
</comp>

<comp id="932" class="1004" name="output_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="0"/>
<pin id="934" dir="0" index="1" bw="8" slack="0"/>
<pin id="935" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output/6 "/>
</bind>
</comp>

<comp id="938" class="1004" name="sext_ln51_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="0"/>
<pin id="940" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/6 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sext_ln55_2_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="2"/>
<pin id="944" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_2/6 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sext_ln55_3_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="2"/>
<pin id="947" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_3/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="mul_ln55_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="0"/>
<pin id="950" dir="0" index="1" bw="8" slack="0"/>
<pin id="951" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln55/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="sext_ln55_4_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="0"/>
<pin id="956" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_4/6 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sext_ln55_10_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="2"/>
<pin id="960" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_10/6 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln55_11_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="2"/>
<pin id="963" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_11/6 "/>
</bind>
</comp>

<comp id="964" class="1004" name="output_1_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="0" index="1" bw="8" slack="0"/>
<pin id="967" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_1/6 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sext_ln51_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51_1/6 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sext_ln55_12_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="2"/>
<pin id="976" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_12/6 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sext_ln55_13_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="2"/>
<pin id="979" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_13/6 "/>
</bind>
</comp>

<comp id="980" class="1004" name="mul_ln55_4_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="8" slack="0"/>
<pin id="983" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln55_4/6 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln55_14_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="0"/>
<pin id="988" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_14/6 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln144_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="17" slack="0"/>
<pin id="992" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144_1/7 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sext_ln144_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="17" slack="0"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144_2/7 "/>
</bind>
</comp>

<comp id="996" class="1004" name="add_ln144_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="17" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_2/7 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="conv_acc_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="0" index="1" bw="17" slack="0"/>
<pin id="1005" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv_acc/7 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="sext_ln144_4_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="17" slack="0"/>
<pin id="1010" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144_4/7 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sext_ln144_5_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="17" slack="0"/>
<pin id="1013" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144_5/7 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="add_ln144_6_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="17" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="0"/>
<pin id="1017" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_6/7 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="conv_acc_2_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="0" index="1" bw="17" slack="0"/>
<pin id="1023" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv_acc_2/7 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="add_ln170_2_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="0"/>
<pin id="1028" dir="0" index="1" bw="32" slack="0"/>
<pin id="1029" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170_2/7 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="add_ln170_3_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="0"/>
<pin id="1034" dir="0" index="1" bw="32" slack="0"/>
<pin id="1035" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170_3/7 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="add_ln170_7_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="0"/>
<pin id="1040" dir="0" index="1" bw="32" slack="0"/>
<pin id="1041" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170_7/7 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="add_ln170_8_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="0"/>
<pin id="1046" dir="0" index="1" bw="32" slack="0"/>
<pin id="1047" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170_8/7 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="add_ln170_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="0" index="1" bw="32" slack="1"/>
<pin id="1053" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/8 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="add_ln170_1_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="0"/>
<pin id="1058" dir="0" index="1" bw="32" slack="1"/>
<pin id="1059" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170_1/8 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="conv_acc_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="1"/>
<pin id="1064" dir="0" index="1" bw="32" slack="0"/>
<pin id="1065" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv_acc_1/8 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="32" slack="0"/>
<pin id="1070" dir="0" index="2" bw="6" slack="0"/>
<pin id="1071" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="add_ln170_5_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="0" index="1" bw="32" slack="1"/>
<pin id="1078" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170_5/8 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="add_ln170_6_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="0"/>
<pin id="1083" dir="0" index="1" bw="32" slack="1"/>
<pin id="1084" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170_6/8 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="conv_acc_3_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="1"/>
<pin id="1089" dir="0" index="1" bw="32" slack="0"/>
<pin id="1090" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv_acc_3/8 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_4_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="32" slack="0"/>
<pin id="1095" dir="0" index="2" bw="6" slack="0"/>
<pin id="1096" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="conv_sign_exten_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="1"/>
<pin id="1102" dir="0" index="1" bw="32" slack="6"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv_sign_exten/9 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="ashr_ln181_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="0" index="1" bw="10" slack="6"/>
<pin id="1109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln181/9 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="trunc_ln181_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="0"/>
<pin id="1112" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln181/9 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="trunc_ln181_1_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="0"/>
<pin id="1116" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln181_1/9 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="or_ln181_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="0"/>
<pin id="1120" dir="0" index="1" bw="32" slack="0"/>
<pin id="1121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln181/9 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="or_ln181_2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="9" slack="0"/>
<pin id="1126" dir="0" index="1" bw="9" slack="0"/>
<pin id="1127" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln181_2/9 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="conv_with_rnd_bit_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv_with_rnd_bit/9 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="add_ln94_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="9" slack="0"/>
<pin id="1138" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/9 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_2_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="24" slack="0"/>
<pin id="1144" dir="0" index="1" bw="32" slack="0"/>
<pin id="1145" dir="0" index="2" bw="5" slack="0"/>
<pin id="1146" dir="0" index="3" bw="6" slack="0"/>
<pin id="1147" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="conv_sign_exten_1_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="1"/>
<pin id="1154" dir="0" index="1" bw="32" slack="6"/>
<pin id="1155" dir="0" index="2" bw="1" slack="0"/>
<pin id="1156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv_sign_exten_1/9 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="ashr_ln181_1_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="1"/>
<pin id="1160" dir="0" index="1" bw="10" slack="6"/>
<pin id="1161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln181_1/9 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="trunc_ln181_2_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="0"/>
<pin id="1164" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln181_2/9 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="trunc_ln181_3_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln181_3/9 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="or_ln181_1_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="0"/>
<pin id="1172" dir="0" index="1" bw="32" slack="0"/>
<pin id="1173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln181_1/9 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="or_ln181_3_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="9" slack="0"/>
<pin id="1178" dir="0" index="1" bw="9" slack="0"/>
<pin id="1179" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln181_3/9 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="conv_with_rnd_bit_1_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="0"/>
<pin id="1184" dir="0" index="1" bw="1" slack="0"/>
<pin id="1185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv_with_rnd_bit_1/9 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="add_ln94_1_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="9" slack="0"/>
<pin id="1190" dir="0" index="1" bw="1" slack="0"/>
<pin id="1191" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/9 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp_5_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="24" slack="0"/>
<pin id="1196" dir="0" index="1" bw="32" slack="0"/>
<pin id="1197" dir="0" index="2" bw="5" slack="0"/>
<pin id="1198" dir="0" index="3" bw="6" slack="0"/>
<pin id="1199" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="icmp_ln184_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="24" slack="1"/>
<pin id="1206" dir="0" index="1" bw="1" slack="0"/>
<pin id="1207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/10 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="icmp_ln186_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="0" index="1" bw="9" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/10 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="sext_ln101cast_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="9" slack="7"/>
<pin id="1216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln101cast/10 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="ashr_ln192_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="8" slack="5"/>
<pin id="1219" dir="0" index="1" bw="8" slack="0"/>
<pin id="1220" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln192/10 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="sext_ln192_2_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="8" slack="0"/>
<pin id="1224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln192_2/10 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="or_ln192_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="9" slack="1"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln192/10 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="conv_sum_bias_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="9" slack="0"/>
<pin id="1233" dir="0" index="1" bw="8" slack="0"/>
<pin id="1234" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv_sum_bias/10 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="phitmp2_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="0"/>
<pin id="1239" dir="0" index="1" bw="9" slack="0"/>
<pin id="1240" dir="0" index="2" bw="1" slack="0"/>
<pin id="1241" dir="0" index="3" bw="5" slack="0"/>
<pin id="1242" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/10 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="xor_ln184_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln184/10 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="and_ln186_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="0"/>
<pin id="1255" dir="0" index="1" bw="1" slack="0"/>
<pin id="1256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln186/10 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="select_ln186_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="0"/>
<pin id="1261" dir="0" index="1" bw="8" slack="0"/>
<pin id="1262" dir="0" index="2" bw="8" slack="0"/>
<pin id="1263" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186/10 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="or_ln186_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="0"/>
<pin id="1269" dir="0" index="1" bw="1" slack="0"/>
<pin id="1270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln186/10 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="conv_final_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1275" dir="0" index="1" bw="8" slack="0"/>
<pin id="1276" dir="0" index="2" bw="8" slack="0"/>
<pin id="1277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv_final/10 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="trunc_ln96_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="0"/>
<pin id="1283" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/10 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="tmp_3_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="8" slack="0"/>
<pin id="1288" dir="0" index="2" bw="4" slack="0"/>
<pin id="1289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="conv_ch_in_lane_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="0"/>
<pin id="1295" dir="0" index="1" bw="1" slack="0"/>
<pin id="1296" dir="0" index="2" bw="7" slack="0"/>
<pin id="1297" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv_ch_in_lane/10 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="zext_ln82_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="7" slack="0"/>
<pin id="1303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/10 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="conv_ch_in_lane_1_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="7"/>
<pin id="1307" dir="0" index="1" bw="7" slack="0"/>
<pin id="1308" dir="0" index="2" bw="8" slack="0"/>
<pin id="1309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv_ch_in_lane_1/10 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="icmp_ln184_1_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="24" slack="1"/>
<pin id="1314" dir="0" index="1" bw="1" slack="0"/>
<pin id="1315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184_1/10 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="icmp_ln186_1_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="1"/>
<pin id="1319" dir="0" index="1" bw="9" slack="0"/>
<pin id="1320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186_1/10 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="sext_ln101cast34_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="9" slack="7"/>
<pin id="1324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln101cast34/10 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="ashr_ln192_1_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="5"/>
<pin id="1327" dir="0" index="1" bw="8" slack="0"/>
<pin id="1328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln192_1/10 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="sext_ln192_3_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="0"/>
<pin id="1332" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln192_3/10 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="or_ln192_1_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="9" slack="1"/>
<pin id="1336" dir="0" index="1" bw="1" slack="0"/>
<pin id="1337" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln192_1/10 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="conv_sum_bias_1_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="9" slack="0"/>
<pin id="1341" dir="0" index="1" bw="8" slack="0"/>
<pin id="1342" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv_sum_bias_1/10 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="phitmp3_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="8" slack="0"/>
<pin id="1347" dir="0" index="1" bw="9" slack="0"/>
<pin id="1348" dir="0" index="2" bw="1" slack="0"/>
<pin id="1349" dir="0" index="3" bw="5" slack="0"/>
<pin id="1350" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp3/10 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="xor_ln184_1_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="0"/>
<pin id="1357" dir="0" index="1" bw="1" slack="0"/>
<pin id="1358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln184_1/10 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="and_ln186_1_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln186_1/10 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="select_ln186_2_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="0"/>
<pin id="1369" dir="0" index="1" bw="8" slack="0"/>
<pin id="1370" dir="0" index="2" bw="8" slack="0"/>
<pin id="1371" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_2/10 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="or_ln186_1_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="0"/>
<pin id="1377" dir="0" index="1" bw="1" slack="0"/>
<pin id="1378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln186_1/10 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="conv_final_1_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="0"/>
<pin id="1383" dir="0" index="1" bw="8" slack="0"/>
<pin id="1384" dir="0" index="2" bw="8" slack="0"/>
<pin id="1385" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv_final_1/10 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="trunc_ln96_1_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="0"/>
<pin id="1391" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_1/10 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="tmp_6_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="0"/>
<pin id="1395" dir="0" index="1" bw="8" slack="0"/>
<pin id="1396" dir="0" index="2" bw="4" slack="0"/>
<pin id="1397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="conv_ch_in_lane_2_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="0"/>
<pin id="1403" dir="0" index="1" bw="1" slack="0"/>
<pin id="1404" dir="0" index="2" bw="7" slack="0"/>
<pin id="1405" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv_ch_in_lane_2/10 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="zext_ln82_1_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="7" slack="0"/>
<pin id="1411" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/10 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="conv_ch_in_lane_3_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="7"/>
<pin id="1415" dir="0" index="1" bw="7" slack="0"/>
<pin id="1416" dir="0" index="2" bw="8" slack="0"/>
<pin id="1417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv_ch_in_lane_3/10 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="p_Result_s_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="16" slack="0"/>
<pin id="1422" dir="0" index="1" bw="8" slack="0"/>
<pin id="1423" dir="0" index="2" bw="8" slack="0"/>
<pin id="1424" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="1429" class="1007" name="grp_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="8" slack="0"/>
<pin id="1431" dir="0" index="1" bw="8" slack="0"/>
<pin id="1432" dir="0" index="2" bw="16" slack="0"/>
<pin id="1433" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_1/4 sext_ln55_7/6 add_ln144/6 "/>
</bind>
</comp>

<comp id="1438" class="1007" name="grp_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="8" slack="0"/>
<pin id="1440" dir="0" index="1" bw="8" slack="0"/>
<pin id="1441" dir="0" index="2" bw="16" slack="0"/>
<pin id="1442" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_2/4 sext_ln144/6 add_ln144_1/6 "/>
</bind>
</comp>

<comp id="1447" class="1007" name="grp_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="8" slack="0"/>
<pin id="1449" dir="0" index="1" bw="8" slack="0"/>
<pin id="1450" dir="0" index="2" bw="16" slack="0"/>
<pin id="1451" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_5/4 sext_ln55_17/6 add_ln144_4/6 "/>
</bind>
</comp>

<comp id="1456" class="1007" name="grp_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="8" slack="0"/>
<pin id="1458" dir="0" index="1" bw="8" slack="0"/>
<pin id="1459" dir="0" index="2" bw="16" slack="0"/>
<pin id="1460" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_6/4 sext_ln144_3/6 add_ln144_5/6 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="conv_inner_cnt_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="0"/>
<pin id="1467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_inner_cnt "/>
</bind>
</comp>

<comp id="1473" class="1005" name="bias_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="8" slack="3"/>
<pin id="1475" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="bias "/>
</bind>
</comp>

<comp id="1479" class="1005" name="bias_1_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="8" slack="3"/>
<pin id="1481" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="bias_1 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="conv_loop_cnt_read_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="32" slack="1"/>
<pin id="1487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_loop_cnt_read "/>
</bind>
</comp>

<comp id="1491" class="1005" name="output_num_read_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="1"/>
<pin id="1493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_num_read "/>
</bind>
</comp>

<comp id="1496" class="1005" name="frac_dout_read_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="8" slack="1"/>
<pin id="1498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="frac_dout_read "/>
</bind>
</comp>

<comp id="1502" class="1005" name="frac_din_read_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="8" slack="1"/>
<pin id="1504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="frac_din_read "/>
</bind>
</comp>

<comp id="1507" class="1005" name="frac_w_read_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="8" slack="1"/>
<pin id="1509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="frac_w_read "/>
</bind>
</comp>

<comp id="1513" class="1005" name="empty_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="7"/>
<pin id="1515" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1519" class="1005" name="mul_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="1"/>
<pin id="1521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1524" class="1005" name="sub113_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="1"/>
<pin id="1526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub113 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="sub151_cast_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="6"/>
<pin id="1531" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="sub151_cast "/>
</bind>
</comp>

<comp id="1535" class="1005" name="neg_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="6"/>
<pin id="1537" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="neg "/>
</bind>
</comp>

<comp id="1541" class="1005" name="sext_ln101_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="7"/>
<pin id="1543" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln101 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="k_1_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="32" slack="0"/>
<pin id="1549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="icmp_ln101_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="1" slack="1"/>
<pin id="1554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="icmp_ln104_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="1"/>
<pin id="1558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="mac_data_lane_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="8" slack="2"/>
<pin id="1562" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mac_data_lane "/>
</bind>
</comp>

<comp id="1565" class="1005" name="mac_weight_lane_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="8" slack="2"/>
<pin id="1567" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mac_weight_lane "/>
</bind>
</comp>

<comp id="1570" class="1005" name="mac_data_lane_1_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="8" slack="2"/>
<pin id="1572" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mac_data_lane_1 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="mac_weight_lane_1_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="8" slack="2"/>
<pin id="1577" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mac_weight_lane_1 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="mac_data_lane_4_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="8" slack="2"/>
<pin id="1582" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mac_data_lane_4 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="mac_weight_lane_4_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="8" slack="2"/>
<pin id="1587" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mac_weight_lane_4 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="mac_data_lane_5_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="8" slack="2"/>
<pin id="1592" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mac_data_lane_5 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="mac_weight_lane_5_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="8" slack="2"/>
<pin id="1597" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mac_weight_lane_5 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="sext_ln55_5_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="16" slack="1"/>
<pin id="1602" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_5 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="sext_ln55_6_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="16" slack="1"/>
<pin id="1607" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_6 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="sext_ln55_8_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="16" slack="1"/>
<pin id="1612" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_8 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="sext_ln55_9_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="16" slack="1"/>
<pin id="1617" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_9 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="sext_ln55_15_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="16" slack="1"/>
<pin id="1622" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_15 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="sext_ln55_16_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="16" slack="1"/>
<pin id="1627" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_16 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="sext_ln55_18_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="16" slack="1"/>
<pin id="1632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_18 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="sext_ln55_19_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="16" slack="1"/>
<pin id="1637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_19 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="icmp_ln163_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="1" slack="1"/>
<pin id="1642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln163 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="bias_load_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="8" slack="5"/>
<pin id="1646" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="1649" class="1005" name="bias_1_load_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="8" slack="5"/>
<pin id="1651" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="bias_1_load "/>
</bind>
</comp>

<comp id="1654" class="1005" name="sext_ln51_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="17" slack="1"/>
<pin id="1656" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln51 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="sext_ln55_4_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="17" slack="1"/>
<pin id="1661" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_4 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="sext_ln51_1_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="17" slack="1"/>
<pin id="1666" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln51_1 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="sext_ln55_14_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="17" slack="1"/>
<pin id="1671" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_14 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="conv_acc_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="32" slack="0"/>
<pin id="1676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_acc "/>
</bind>
</comp>

<comp id="1679" class="1005" name="conv_acc_2_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="32" slack="0"/>
<pin id="1681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_acc_2 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="add_ln170_3_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="32" slack="1"/>
<pin id="1686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln170_3 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="add_ln170_8_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="32" slack="1"/>
<pin id="1691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln170_8 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="conv_acc_1_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="32" slack="1"/>
<pin id="1696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_acc_1 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="tmp_1_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="1" slack="1"/>
<pin id="1701" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="conv_acc_3_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="32" slack="1"/>
<pin id="1706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_acc_3 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="tmp_4_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="1" slack="1"/>
<pin id="1711" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="conv_with_rnd_bit_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="32" slack="1"/>
<pin id="1716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_with_rnd_bit "/>
</bind>
</comp>

<comp id="1719" class="1005" name="add_ln94_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="9" slack="1"/>
<pin id="1721" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln94 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="tmp_2_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="24" slack="1"/>
<pin id="1726" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="conv_with_rnd_bit_1_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="1"/>
<pin id="1731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_with_rnd_bit_1 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="add_ln94_1_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="9" slack="1"/>
<pin id="1736" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln94_1 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="tmp_5_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="24" slack="1"/>
<pin id="1741" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="p_Result_s_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="16" slack="1"/>
<pin id="1746" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="44" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="223"><net_src comp="90" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="235"><net_src comp="98" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="247"><net_src comp="98" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="240" pin=4"/></net>

<net id="263"><net_src comp="162" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="252" pin=4"/></net>

<net id="268"><net_src comp="164" pin="0"/><net_sink comp="252" pin=6"/></net>

<net id="269"><net_src comp="164" pin="0"/><net_sink comp="252" pin=7"/></net>

<net id="270"><net_src comp="166" pin="0"/><net_sink comp="252" pin=8"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="126" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="126" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="126" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="126" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="126" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="126" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="126" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="126" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="126" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="126" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="126" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="126" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="286" pin="4"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="48" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="437"><net_src comp="426" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="297" pin="4"/><net_sink comp="431" pin=2"/></net>

<net id="439"><net_src comp="431" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="443"><net_src comp="48" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="451"><net_src comp="440" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="308" pin="4"/><net_sink comp="445" pin=2"/></net>

<net id="453"><net_src comp="445" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="457"><net_src comp="48" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="465"><net_src comp="454" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="319" pin="4"/><net_sink comp="459" pin=2"/></net>

<net id="467"><net_src comp="459" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="471"><net_src comp="48" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="479"><net_src comp="468" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="330" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="481"><net_src comp="473" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="485"><net_src comp="48" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="493"><net_src comp="482" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="341" pin="4"/><net_sink comp="487" pin=2"/></net>

<net id="495"><net_src comp="487" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="499"><net_src comp="48" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="352" pin="4"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="48" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="519"><net_src comp="508" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="363" pin="4"/><net_sink comp="513" pin=2"/></net>

<net id="521"><net_src comp="513" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="525"><net_src comp="48" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="533"><net_src comp="522" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="374" pin="4"/><net_sink comp="527" pin=2"/></net>

<net id="535"><net_src comp="527" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="539"><net_src comp="48" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="547"><net_src comp="536" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="385" pin="4"/><net_sink comp="541" pin=2"/></net>

<net id="549"><net_src comp="541" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="553"><net_src comp="48" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="561"><net_src comp="550" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="396" pin="4"/><net_sink comp="555" pin=2"/></net>

<net id="563"><net_src comp="555" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="567"><net_src comp="48" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="575"><net_src comp="564" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="407" pin="4"/><net_sink comp="569" pin=2"/></net>

<net id="577"><net_src comp="569" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="582"><net_src comp="48" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="590"><net_src comp="210" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="86" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="615"><net_src comp="602" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="88" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="599" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="608" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="86" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="86" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="596" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="605" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="88" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="275" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="44" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="275" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="683"><net_src comp="676" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="48" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="216" pin="5"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="685" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="699"><net_src comp="92" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="685" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="94" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="96" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="707"><net_src comp="693" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="689" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="719"><net_src comp="228" pin="5"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="240" pin="5"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="716" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="720" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="738"><net_src comp="100" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="716" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="94" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="96" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="748"><net_src comp="100" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="720" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="94" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="96" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="758"><net_src comp="100" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="716" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="102" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="761"><net_src comp="104" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="768"><net_src comp="100" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="720" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="102" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="104" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="778"><net_src comp="100" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="716" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="106" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="108" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="788"><net_src comp="100" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="720" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="790"><net_src comp="106" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="791"><net_src comp="108" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="798"><net_src comp="100" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="716" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="110" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="801"><net_src comp="112" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="808"><net_src comp="100" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="720" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="110" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="811"><net_src comp="112" pin="0"/><net_sink comp="802" pin=3"/></net>

<net id="818"><net_src comp="100" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="716" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="114" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="821"><net_src comp="116" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="828"><net_src comp="100" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="720" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="114" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="831"><net_src comp="116" pin="0"/><net_sink comp="822" pin=3"/></net>

<net id="838"><net_src comp="100" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="716" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="118" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="841"><net_src comp="120" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="848"><net_src comp="100" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="720" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="118" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="120" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="858"><net_src comp="100" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="716" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="122" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="861"><net_src comp="124" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="868"><net_src comp="100" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="720" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="870"><net_src comp="122" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="871"><net_src comp="124" pin="0"/><net_sink comp="862" pin=3"/></net>

<net id="875"><net_src comp="752" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="762" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="772" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="782" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="832" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="842" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="852" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="862" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="713" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="713" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="44" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="909" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="936"><net_src comp="929" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="926" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="952"><net_src comp="945" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="942" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="957"><net_src comp="948" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="968"><net_src comp="961" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="958" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="964" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="984"><net_src comp="977" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="974" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="989"><net_src comp="980" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="1000"><net_src comp="993" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="500" pin="4"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="990" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1018"><net_src comp="1011" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="418" pin="4"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1008" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="527" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1002" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="513" pin="4"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="445" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1020" pin="2"/><net_sink comp="1038" pin=1"/></net>

<net id="1048"><net_src comp="1038" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="431" pin="4"/><net_sink comp="1044" pin=1"/></net>

<net id="1054"><net_src comp="564" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="536" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="550" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="136" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="1062" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="108" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1079"><net_src comp="482" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="454" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1085"><net_src comp="1075" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="468" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="1081" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1097"><net_src comp="136" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="1087" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1099"><net_src comp="108" pin="0"/><net_sink comp="1092" pin=2"/></net>

<net id="1105"><net_src comp="48" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1113"><net_src comp="1106" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="1100" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1122"><net_src comp="1100" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1106" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1128"><net_src comp="1114" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1110" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1134"><net_src comp="1118" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="44" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1140"><net_src comp="1124" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="138" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1148"><net_src comp="140" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="1130" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1150"><net_src comp="94" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1151"><net_src comp="108" pin="0"/><net_sink comp="1142" pin=3"/></net>

<net id="1157"><net_src comp="48" pin="0"/><net_sink comp="1152" pin=2"/></net>

<net id="1165"><net_src comp="1158" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="1152" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1174"><net_src comp="1152" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1158" pin="2"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="1166" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="1162" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1186"><net_src comp="1170" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="44" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1192"><net_src comp="1176" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="138" pin="0"/><net_sink comp="1188" pin=1"/></net>

<net id="1200"><net_src comp="140" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="1182" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1202"><net_src comp="94" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1203"><net_src comp="108" pin="0"/><net_sink comp="1194" pin=3"/></net>

<net id="1208"><net_src comp="142" pin="0"/><net_sink comp="1204" pin=1"/></net>

<net id="1213"><net_src comp="144" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1221"><net_src comp="1214" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1225"><net_src comp="1217" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1230"><net_src comp="138" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1235"><net_src comp="1226" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1222" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1243"><net_src comp="146" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1244"><net_src comp="1231" pin="2"/><net_sink comp="1237" pin=1"/></net>

<net id="1245"><net_src comp="44" pin="0"/><net_sink comp="1237" pin=2"/></net>

<net id="1246"><net_src comp="94" pin="0"/><net_sink comp="1237" pin=3"/></net>

<net id="1251"><net_src comp="1204" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="148" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1257"><net_src comp="1209" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="1247" pin="2"/><net_sink comp="1253" pin=1"/></net>

<net id="1264"><net_src comp="1253" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1265"><net_src comp="150" pin="0"/><net_sink comp="1259" pin=1"/></net>

<net id="1266"><net_src comp="152" pin="0"/><net_sink comp="1259" pin=2"/></net>

<net id="1271"><net_src comp="1253" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="1204" pin="2"/><net_sink comp="1267" pin=1"/></net>

<net id="1278"><net_src comp="1267" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1279"><net_src comp="1259" pin="3"/><net_sink comp="1273" pin=1"/></net>

<net id="1280"><net_src comp="1237" pin="4"/><net_sink comp="1273" pin=2"/></net>

<net id="1284"><net_src comp="1273" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1290"><net_src comp="154" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="1273" pin="3"/><net_sink comp="1285" pin=1"/></net>

<net id="1292"><net_src comp="156" pin="0"/><net_sink comp="1285" pin=2"/></net>

<net id="1298"><net_src comp="1285" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1299"><net_src comp="158" pin="0"/><net_sink comp="1293" pin=1"/></net>

<net id="1300"><net_src comp="1281" pin="1"/><net_sink comp="1293" pin=2"/></net>

<net id="1304"><net_src comp="1293" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1310"><net_src comp="1301" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="1311"><net_src comp="1273" pin="3"/><net_sink comp="1305" pin=2"/></net>

<net id="1316"><net_src comp="142" pin="0"/><net_sink comp="1312" pin=1"/></net>

<net id="1321"><net_src comp="144" pin="0"/><net_sink comp="1317" pin=1"/></net>

<net id="1329"><net_src comp="1322" pin="1"/><net_sink comp="1325" pin=1"/></net>

<net id="1333"><net_src comp="1325" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1338"><net_src comp="138" pin="0"/><net_sink comp="1334" pin=1"/></net>

<net id="1343"><net_src comp="1334" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1344"><net_src comp="1330" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1351"><net_src comp="146" pin="0"/><net_sink comp="1345" pin=0"/></net>

<net id="1352"><net_src comp="1339" pin="2"/><net_sink comp="1345" pin=1"/></net>

<net id="1353"><net_src comp="44" pin="0"/><net_sink comp="1345" pin=2"/></net>

<net id="1354"><net_src comp="94" pin="0"/><net_sink comp="1345" pin=3"/></net>

<net id="1359"><net_src comp="1312" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="148" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1365"><net_src comp="1317" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="1355" pin="2"/><net_sink comp="1361" pin=1"/></net>

<net id="1372"><net_src comp="1361" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1373"><net_src comp="150" pin="0"/><net_sink comp="1367" pin=1"/></net>

<net id="1374"><net_src comp="152" pin="0"/><net_sink comp="1367" pin=2"/></net>

<net id="1379"><net_src comp="1361" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="1312" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1386"><net_src comp="1375" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1387"><net_src comp="1367" pin="3"/><net_sink comp="1381" pin=1"/></net>

<net id="1388"><net_src comp="1345" pin="4"/><net_sink comp="1381" pin=2"/></net>

<net id="1392"><net_src comp="1381" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1398"><net_src comp="154" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1399"><net_src comp="1381" pin="3"/><net_sink comp="1393" pin=1"/></net>

<net id="1400"><net_src comp="156" pin="0"/><net_sink comp="1393" pin=2"/></net>

<net id="1406"><net_src comp="1393" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1407"><net_src comp="158" pin="0"/><net_sink comp="1401" pin=1"/></net>

<net id="1408"><net_src comp="1389" pin="1"/><net_sink comp="1401" pin=2"/></net>

<net id="1412"><net_src comp="1401" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1418"><net_src comp="1409" pin="1"/><net_sink comp="1413" pin=1"/></net>

<net id="1419"><net_src comp="1381" pin="3"/><net_sink comp="1413" pin=2"/></net>

<net id="1425"><net_src comp="160" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1426"><net_src comp="1413" pin="3"/><net_sink comp="1420" pin=1"/></net>

<net id="1427"><net_src comp="1305" pin="3"/><net_sink comp="1420" pin=2"/></net>

<net id="1428"><net_src comp="1420" pin="3"/><net_sink comp="252" pin=5"/></net>

<net id="1434"><net_src comp="876" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1435"><net_src comp="872" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1436"><net_src comp="954" pin="1"/><net_sink comp="1429" pin=2"/></net>

<net id="1437"><net_src comp="1429" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="1443"><net_src comp="884" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1444"><net_src comp="880" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="1445"><net_src comp="938" pin="1"/><net_sink comp="1438" pin=2"/></net>

<net id="1446"><net_src comp="1438" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1452"><net_src comp="892" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1453"><net_src comp="888" pin="1"/><net_sink comp="1447" pin=1"/></net>

<net id="1454"><net_src comp="986" pin="1"/><net_sink comp="1447" pin=2"/></net>

<net id="1455"><net_src comp="1447" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1461"><net_src comp="900" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1462"><net_src comp="896" pin="1"/><net_sink comp="1456" pin=1"/></net>

<net id="1463"><net_src comp="970" pin="1"/><net_sink comp="1456" pin=2"/></net>

<net id="1464"><net_src comp="1456" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1468"><net_src comp="168" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1471"><net_src comp="1465" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1472"><net_src comp="1465" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1476"><net_src comp="172" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1478"><net_src comp="1473" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1482"><net_src comp="176" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1488"><net_src comp="180" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1494"><net_src comp="186" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1499"><net_src comp="192" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1505"><net_src comp="198" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1510"><net_src comp="204" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1512"><net_src comp="1507" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1516"><net_src comp="587" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1518"><net_src comp="1513" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1522"><net_src comp="583" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1527"><net_src comp="591" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1532"><net_src comp="633" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1534"><net_src comp="1529" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1538"><net_src comp="643" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1544"><net_src comp="661" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1550"><net_src comp="665" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1555"><net_src comp="671" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1559"><net_src comp="679" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1563"><net_src comp="724" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1568"><net_src comp="728" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1573"><net_src comp="732" pin="4"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1578"><net_src comp="742" pin="4"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1583"><net_src comp="792" pin="4"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1588"><net_src comp="802" pin="4"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1593"><net_src comp="812" pin="4"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1598"><net_src comp="822" pin="4"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1603"><net_src comp="872" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1608"><net_src comp="876" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1613"><net_src comp="880" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="1618"><net_src comp="884" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1623"><net_src comp="888" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="1447" pin=1"/></net>

<net id="1628"><net_src comp="892" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1633"><net_src comp="896" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1456" pin=1"/></net>

<net id="1638"><net_src comp="900" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1643"><net_src comp="904" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1647"><net_src comp="920" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1652"><net_src comp="923" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1657"><net_src comp="938" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1662"><net_src comp="954" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1667"><net_src comp="970" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1672"><net_src comp="986" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1677"><net_src comp="1002" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1682"><net_src comp="1020" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1687"><net_src comp="1032" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1692"><net_src comp="1044" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1697"><net_src comp="1062" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1702"><net_src comp="1067" pin="3"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1707"><net_src comp="1087" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1712"><net_src comp="1092" pin="3"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1717"><net_src comp="1130" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1722"><net_src comp="1136" pin="2"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1727"><net_src comp="1142" pin="4"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1732"><net_src comp="1182" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1737"><net_src comp="1188" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1742"><net_src comp="1194" pin="4"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1747"><net_src comp="1420" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="252" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V_data_V | {11 }
	Port: conv_out_V_keep_V | {11 }
	Port: conv_out_V_strb_V | {11 }
	Port: conv_out_V_last_V | {11 }
 - Input state : 
	Port: coreConv : output_num | {1 }
	Port: coreConv : conv_loop_cnt | {1 }
	Port: coreConv : contol | {3 }
	Port: coreConv : frac_w | {2 }
	Port: coreConv : frac_din | {2 }
	Port: coreConv : frac_dout | {2 }
	Port: coreConv : bias_in_V_data_V | {4 }
	Port: coreConv : bias_in_V_keep_V | {4 }
	Port: coreConv : bias_in_V_strb_V | {4 }
	Port: coreConv : bias_in_V_last_V | {4 }
	Port: coreConv : weight_in_V_data_V | {4 }
	Port: coreConv : weight_in_V_keep_V | {4 }
	Port: coreConv : weight_in_V_strb_V | {4 }
	Port: coreConv : weight_in_V_last_V | {4 }
	Port: coreConv : data_in_V_data_V | {4 }
	Port: coreConv : data_in_V_keep_V | {4 }
	Port: coreConv : data_in_V_strb_V | {4 }
	Port: coreConv : data_in_V_last_V | {4 }
  - Chain level:
	State 1
		store_ln101 : 1
	State 2
	State 3
		tmp : 1
		tmp_cast : 2
		sub150 : 3
		sub151 : 4
		sub151_cast : 5
		shr : 6
		neg : 7
		sub174 : 1
		sub175 : 2
		sext_ln101 : 3
	State 4
		k_1 : 1
		icmp_ln101 : 1
		br_ln101 : 2
		icmp_ln104 : 1
		bias_ch_out_lane : 1
		bias_ch_out_lane_2 : 1
		store_ln122 : 2
		store_ln122 : 2
		mac_data_lane : 1
		mac_weight_lane : 1
		mac_data_lane_1 : 1
		mac_weight_lane_1 : 1
		mac_data_lane_2 : 1
		mac_weight_lane_2 : 1
		mac_data_lane_3 : 1
		mac_weight_lane_3 : 1
		mac_data_lane_4 : 1
		mac_weight_lane_4 : 1
		mac_data_lane_5 : 1
		mac_weight_lane_5 : 1
		mac_data_lane_6 : 1
		mac_weight_lane_6 : 1
		mac_data_lane_7 : 1
		mac_weight_lane_7 : 1
		sext_ln55_5 : 2
		sext_ln55_6 : 2
		mul_ln55_1 : 3
		sext_ln55_8 : 2
		sext_ln55_9 : 2
		mul_ln55_2 : 3
		sext_ln55_15 : 2
		sext_ln55_16 : 2
		mul_ln55_5 : 3
		sext_ln55_18 : 2
		sext_ln55_19 : 2
		mul_ln55_6 : 3
		icmp_ln163 : 1
		br_ln163 : 2
		conv_inner_cnt_1 : 1
		store_ln246 : 2
	State 5
	State 6
		output : 1
		sext_ln51 : 2
		mul_ln55 : 1
		sext_ln55_4 : 2
		sext_ln55_7 : 1
		sext_ln144 : 1
		add_ln144 : 3
		add_ln144_1 : 3
		output_1 : 1
		sext_ln51_1 : 2
		mul_ln55_4 : 1
		sext_ln55_14 : 2
		sext_ln55_17 : 1
		sext_ln144_3 : 1
		add_ln144_4 : 3
		add_ln144_5 : 3
	State 7
		empty_38 : 1
		empty_39 : 1
		empty_40 : 1
		empty_41 : 1
		empty_42 : 1
		empty_43 : 1
		empty_44 : 1
		empty_45 : 1
		empty_46 : 1
		empty_47 : 1
		empty_48 : 1
		empty_49 : 1
		sext_ln144_1 : 1
		sext_ln144_2 : 1
		add_ln144_2 : 2
		conv_acc : 3
		sext_ln144_4 : 1
		sext_ln144_5 : 1
		add_ln144_6 : 2
		conv_acc_2 : 3
		add_ln170_2 : 4
		add_ln170_3 : 5
		add_ln170_7 : 4
		add_ln170_8 : 5
	State 8
		add_ln170_1 : 1
		conv_acc_1 : 2
		tmp_1 : 3
		add_ln170_6 : 1
		conv_acc_3 : 2
		tmp_4 : 3
	State 9
		trunc_ln181 : 1
		trunc_ln181_1 : 1
		or_ln181 : 1
		or_ln181_2 : 2
		conv_with_rnd_bit : 1
		add_ln94 : 2
		tmp_2 : 2
		trunc_ln181_2 : 1
		trunc_ln181_3 : 1
		or_ln181_1 : 1
		or_ln181_3 : 2
		conv_with_rnd_bit_1 : 1
		add_ln94_1 : 2
		tmp_5 : 2
	State 10
		ashr_ln192 : 1
		sext_ln192_2 : 2
		conv_sum_bias : 3
		phitmp2 : 4
		xor_ln184 : 1
		and_ln186 : 1
		select_ln186 : 1
		or_ln186 : 1
		conv_final : 5
		trunc_ln96 : 6
		tmp_3 : 6
		conv_ch_in_lane : 7
		zext_ln82 : 8
		conv_ch_in_lane_1 : 9
		ashr_ln192_1 : 1
		sext_ln192_3 : 2
		conv_sum_bias_1 : 3
		phitmp3 : 4
		xor_ln184_1 : 1
		and_ln186_1 : 1
		select_ln186_2 : 1
		or_ln186_1 : 1
		conv_final_1 : 5
		trunc_ln96_1 : 6
		tmp_6 : 6
		conv_ch_in_lane_2 : 7
		zext_ln82_1 : 8
		conv_ch_in_lane_3 : 9
		p_Result_s : 10
		write_ln304 : 11
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |          sub113_fu_591         |    0    |    0    |    39   |
|          |           tmp_fu_611           |    0    |    0    |    15   |
|          |          sub150_fu_621         |    0    |    0    |    18   |
|          |          sub175_fu_655         |    0    |    0    |    18   |
|          |           k_1_fu_665           |    0    |    0    |    39   |
|          |     conv_inner_cnt_1_fu_909    |    0    |    0    |    39   |
|          |       add_ln144_2_fu_996       |    0    |    0    |    18   |
|          |        conv_acc_fu_1002        |    0    |    0    |    18   |
|          |       add_ln144_6_fu_1014      |    0    |    0    |    18   |
|          |       conv_acc_2_fu_1020       |    0    |    0    |    18   |
|          |       add_ln170_2_fu_1026      |    0    |    0    |    18   |
|          |       add_ln170_3_fu_1032      |    0    |    0    |    18   |
|    add   |       add_ln170_7_fu_1038      |    0    |    0    |    18   |
|          |       add_ln170_8_fu_1044      |    0    |    0    |    18   |
|          |        add_ln170_fu_1050       |    0    |    0    |    39   |
|          |       add_ln170_1_fu_1056      |    0    |    0    |    18   |
|          |       conv_acc_1_fu_1062       |    0    |    0    |    18   |
|          |       add_ln170_5_fu_1075      |    0    |    0    |    39   |
|          |       add_ln170_6_fu_1081      |    0    |    0    |    18   |
|          |       conv_acc_3_fu_1087       |    0    |    0    |    18   |
|          |    conv_with_rnd_bit_fu_1130   |    0    |    0    |    39   |
|          |        add_ln94_fu_1136        |    0    |    0    |    16   |
|          |   conv_with_rnd_bit_1_fu_1182  |    0    |    0    |    39   |
|          |       add_ln94_1_fu_1188       |    0    |    0    |    16   |
|          |      conv_sum_bias_fu_1231     |    0    |    0    |    16   |
|          |     conv_sum_bias_1_fu_1339    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_583           |    0    |   165   |    49   |
|          |          output_fu_932         |    0    |    0    |    40   |
|    mul   |         mul_ln55_fu_948        |    0    |    0    |    40   |
|          |         output_1_fu_964        |    0    |    0    |    40   |
|          |        mul_ln55_4_fu_980       |    0    |    0    |    40   |
|----------|--------------------------------|---------|---------|---------|
|          |       ashr_ln181_fu_1106       |    0    |    0    |    92   |
|   ashr   |      ashr_ln181_1_fu_1158      |    0    |    0    |    92   |
|          |       ashr_ln192_fu_1217       |    0    |    0    |    16   |
|          |      ashr_ln192_1_fu_1325      |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln101_fu_671       |    0    |    0    |    20   |
|          |        icmp_ln104_fu_679       |    0    |    0    |    20   |
|          |        icmp_ln163_fu_904       |    0    |    0    |    20   |
|   icmp   |       icmp_ln184_fu_1204       |    0    |    0    |    16   |
|          |       icmp_ln186_fu_1209       |    0    |    0    |    20   |
|          |      icmp_ln184_1_fu_1312      |    0    |    0    |    16   |
|          |      icmp_ln186_1_fu_1317      |    0    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|          |     conv_sign_exten_fu_1100    |    0    |    0    |    32   |
|          |    conv_sign_exten_1_fu_1152   |    0    |    0    |    32   |
|          |      select_ln186_fu_1259      |    0    |    0    |    8    |
|          |       conv_final_fu_1273       |    0    |    0    |    8    |
|  select  |     conv_ch_in_lane_fu_1293    |    0    |    0    |    7    |
|          |    conv_ch_in_lane_1_fu_1305   |    0    |    0    |    8    |
|          |     select_ln186_2_fu_1367     |    0    |    0    |    8    |
|          |      conv_final_1_fu_1381      |    0    |    0    |    8    |
|          |    conv_ch_in_lane_2_fu_1401   |    0    |    0    |    7    |
|          |    conv_ch_in_lane_3_fu_1413   |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |        or_ln181_fu_1118        |    0    |    0    |    32   |
|          |       or_ln181_2_fu_1124       |    0    |    0    |    9    |
|          |       or_ln181_1_fu_1170       |    0    |    0    |    32   |
|    or    |       or_ln181_3_fu_1176       |    0    |    0    |    9    |
|          |        or_ln192_fu_1226        |    0    |    0    |    0    |
|          |        or_ln186_fu_1267        |    0    |    0    |    2    |
|          |       or_ln192_1_fu_1334       |    0    |    0    |    0    |
|          |       or_ln186_1_fu_1375       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    sub   |          sub151_fu_627         |    0    |    0    |    18   |
|          |          sub174_fu_649         |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|          |           neg_fu_643           |    0    |    0    |    32   |
|    xor   |        xor_ln184_fu_1247       |    0    |    0    |    2    |
|          |       xor_ln184_1_fu_1355      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|   lshr   |           shr_fu_637           |    0    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln186_fu_1253       |    0    |    0    |    2    |
|          |       and_ln186_1_fu_1361      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_1429          |    1    |    0    |    0    |
|  muladd  |           grp_fu_1438          |    1    |    0    |    0    |
|          |           grp_fu_1447          |    1    |    0    |    0    |
|          |           grp_fu_1456          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          | conv_loop_cnt_read_read_fu_180 |    0    |    0    |    0    |
|          |   output_num_read_read_fu_186  |    0    |    0    |    0    |
|          |   frac_dout_read_read_fu_192   |    0    |    0    |    0    |
|          |    frac_din_read_read_fu_198   |    0    |    0    |    0    |
|   read   |     frac_w_read_read_fu_204    |    0    |    0    |    0    |
|          |     contol_read_read_fu_210    |    0    |    0    |    0    |
|          |      empty_37_read_fu_216      |    0    |    0    |    0    |
|          |      empty_50_read_fu_228      |    0    |    0    |    0    |
|          |      empty_51_read_fu_240      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_252        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          empty_fu_587          |    0    |    0    |    0    |
|          |     bias_ch_out_lane_fu_689    |    0    |    0    |    0    |
|          |      mac_data_lane_fu_724      |    0    |    0    |    0    |
|          |     mac_weight_lane_fu_728     |    0    |    0    |    0    |
|          |       trunc_ln181_fu_1110      |    0    |    0    |    0    |
|   trunc  |      trunc_ln181_1_fu_1114     |    0    |    0    |    0    |
|          |      trunc_ln181_2_fu_1162     |    0    |    0    |    0    |
|          |      trunc_ln181_3_fu_1166     |    0    |    0    |    0    |
|          |     sext_ln101cast_fu_1214     |    0    |    0    |    0    |
|          |       trunc_ln96_fu_1281       |    0    |    0    |    0    |
|          |    sext_ln101cast34_fu_1322    |    0    |    0    |    0    |
|          |      trunc_ln96_1_fu_1389      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      frac_w_cast38_fu_596      |    0    |    0    |    0    |
|          |       frac_w_cast_fu_599       |    0    |    0    |    0    |
|          |      frac_din_cast_fu_602      |    0    |    0    |    0    |
|          |     frac_dout_cast39_fu_605    |    0    |    0    |    0    |
|          |      frac_dout_cast_fu_608     |    0    |    0    |    0    |
|          |         tmp_cast_fu_617        |    0    |    0    |    0    |
|          |       sub151_cast_fu_633       |    0    |    0    |    0    |
|          |        sext_ln101_fu_661       |    0    |    0    |    0    |
|          |       sext_ln55_5_fu_872       |    0    |    0    |    0    |
|          |       sext_ln55_6_fu_876       |    0    |    0    |    0    |
|          |       sext_ln55_8_fu_880       |    0    |    0    |    0    |
|          |       sext_ln55_9_fu_884       |    0    |    0    |    0    |
|          |       sext_ln55_15_fu_888      |    0    |    0    |    0    |
|          |       sext_ln55_16_fu_892      |    0    |    0    |    0    |
|          |       sext_ln55_18_fu_896      |    0    |    0    |    0    |
|          |       sext_ln55_19_fu_900      |    0    |    0    |    0    |
|   sext   |        sext_ln55_fu_926        |    0    |    0    |    0    |
|          |       sext_ln55_1_fu_929       |    0    |    0    |    0    |
|          |        sext_ln51_fu_938        |    0    |    0    |    0    |
|          |       sext_ln55_2_fu_942       |    0    |    0    |    0    |
|          |       sext_ln55_3_fu_945       |    0    |    0    |    0    |
|          |       sext_ln55_4_fu_954       |    0    |    0    |    0    |
|          |       sext_ln55_10_fu_958      |    0    |    0    |    0    |
|          |       sext_ln55_11_fu_961      |    0    |    0    |    0    |
|          |       sext_ln51_1_fu_970       |    0    |    0    |    0    |
|          |       sext_ln55_12_fu_974      |    0    |    0    |    0    |
|          |       sext_ln55_13_fu_977      |    0    |    0    |    0    |
|          |       sext_ln55_14_fu_986      |    0    |    0    |    0    |
|          |       sext_ln144_1_fu_990      |    0    |    0    |    0    |
|          |       sext_ln144_2_fu_993      |    0    |    0    |    0    |
|          |      sext_ln144_4_fu_1008      |    0    |    0    |    0    |
|          |      sext_ln144_5_fu_1011      |    0    |    0    |    0    |
|          |      sext_ln192_2_fu_1222      |    0    |    0    |    0    |
|          |      sext_ln192_3_fu_1330      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    bias_in_tmp_data_V_fu_685   |    0    |    0    |    0    |
|extractvalue|    data_in_tmp_data_V_fu_716   |    0    |    0    |    0    |
|          |   weight_in_tmp_data_V_fu_720  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    bias_ch_out_lane_2_fu_693   |    0    |    0    |    0    |
|          |     mac_data_lane_1_fu_732     |    0    |    0    |    0    |
|          |    mac_weight_lane_1_fu_742    |    0    |    0    |    0    |
|          |     mac_data_lane_2_fu_752     |    0    |    0    |    0    |
|          |    mac_weight_lane_2_fu_762    |    0    |    0    |    0    |
|          |     mac_data_lane_3_fu_772     |    0    |    0    |    0    |
|          |    mac_weight_lane_3_fu_782    |    0    |    0    |    0    |
|          |     mac_data_lane_4_fu_792     |    0    |    0    |    0    |
|          |    mac_weight_lane_4_fu_802    |    0    |    0    |    0    |
|partselect|     mac_data_lane_5_fu_812     |    0    |    0    |    0    |
|          |    mac_weight_lane_5_fu_822    |    0    |    0    |    0    |
|          |     mac_data_lane_6_fu_832     |    0    |    0    |    0    |
|          |    mac_weight_lane_6_fu_842    |    0    |    0    |    0    |
|          |     mac_data_lane_7_fu_852     |    0    |    0    |    0    |
|          |    mac_weight_lane_7_fu_862    |    0    |    0    |    0    |
|          |          tmp_2_fu_1142         |    0    |    0    |    0    |
|          |          tmp_5_fu_1194         |    0    |    0    |    0    |
|          |         phitmp2_fu_1237        |    0    |    0    |    0    |
|          |         phitmp3_fu_1345        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_1_fu_1067         |    0    |    0    |    0    |
| bitselect|          tmp_4_fu_1092         |    0    |    0    |    0    |
|          |          tmp_3_fu_1285         |    0    |    0    |    0    |
|          |          tmp_6_fu_1393         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |        zext_ln82_fu_1301       |    0    |    0    |    0    |
|          |       zext_ln82_1_fu_1409      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|       p_Result_s_fu_1420       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    4    |   165   |   1469  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    add_ln170_3_reg_1684    |   32   |
|    add_ln170_8_reg_1689    |   32   |
|     add_ln94_1_reg_1734    |    9   |
|      add_ln94_reg_1719     |    9   |
|    bias_1_load_reg_1649    |    8   |
|       bias_1_reg_1479      |    8   |
|     bias_load_reg_1644     |    8   |
|        bias_reg_1473       |    8   |
|     conv_acc_1_reg_1694    |   32   |
|     conv_acc_2_reg_1679    |   32   |
|     conv_acc_3_reg_1704    |   32   |
|      conv_acc_reg_1674     |   32   |
|   conv_inner_cnt_reg_1465  |   32   |
| conv_loop_cnt_read_reg_1485|   32   |
|conv_with_rnd_bit_1_reg_1729|   32   |
| conv_with_rnd_bit_reg_1714 |   32   |
|      empty_25_reg_282      |   32   |
|      empty_26_reg_293      |   32   |
|      empty_27_reg_304      |   32   |
|      empty_28_reg_315      |   32   |
|      empty_29_reg_326      |   32   |
|      empty_30_reg_337      |   32   |
|      empty_31_reg_348      |   32   |
|      empty_32_reg_359      |   32   |
|      empty_33_reg_370      |   32   |
|      empty_34_reg_381      |   32   |
|      empty_35_reg_392      |   32   |
|      empty_36_reg_403      |   32   |
|      empty_38_reg_414      |   32   |
|      empty_39_reg_426      |   32   |
|      empty_40_reg_440      |   32   |
|      empty_41_reg_454      |   32   |
|      empty_42_reg_468      |   32   |
|      empty_43_reg_482      |   32   |
|      empty_44_reg_496      |   32   |
|      empty_45_reg_508      |   32   |
|      empty_46_reg_522      |   32   |
|      empty_47_reg_536      |   32   |
|      empty_48_reg_550      |   32   |
|      empty_49_reg_564      |   32   |
|       empty_reg_1513       |    1   |
|   frac_din_read_reg_1502   |    8   |
|   frac_dout_read_reg_1496  |    8   |
|    frac_w_read_reg_1507    |    8   |
|     icmp_ln101_reg_1552    |    1   |
|     icmp_ln104_reg_1556    |    1   |
|     icmp_ln163_reg_1640    |    1   |
|        k_1_reg_1547        |   32   |
|          k_reg_271         |   32   |
|  mac_data_lane_1_reg_1570  |    8   |
|  mac_data_lane_4_reg_1580  |    8   |
|  mac_data_lane_5_reg_1590  |    8   |
|   mac_data_lane_reg_1560   |    8   |
| mac_weight_lane_1_reg_1575 |    8   |
| mac_weight_lane_4_reg_1585 |    8   |
| mac_weight_lane_5_reg_1595 |    8   |
|  mac_weight_lane_reg_1565  |    8   |
|        mul_reg_1519        |   32   |
|        neg_reg_1535        |   32   |
|  output_num_read_reg_1491  |   32   |
|     p_Result_s_reg_1744    |   16   |
|     sext_ln101_reg_1541    |   32   |
|    sext_ln51_1_reg_1664    |   17   |
|     sext_ln51_reg_1654     |   17   |
|    sext_ln55_14_reg_1669   |   17   |
|    sext_ln55_15_reg_1620   |   16   |
|    sext_ln55_16_reg_1625   |   16   |
|    sext_ln55_18_reg_1630   |   16   |
|    sext_ln55_19_reg_1635   |   16   |
|    sext_ln55_4_reg_1659    |   17   |
|    sext_ln55_5_reg_1600    |   16   |
|    sext_ln55_6_reg_1605    |   16   |
|    sext_ln55_8_reg_1610    |   16   |
|    sext_ln55_9_reg_1615    |   16   |
|       sub113_reg_1524      |   32   |
|    sub151_cast_reg_1529    |   32   |
|       tmp_1_reg_1699       |    1   |
|       tmp_2_reg_1724       |   24   |
|       tmp_4_reg_1709       |    1   |
|       tmp_5_reg_1739       |   24   |
+----------------------------+--------+
|            Total           |  1748  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_252 |  p5  |   2  |  16  |   32   ||    9    |
| empty_39_reg_426 |  p0  |   2  |  32  |   64   ||    9    |
| empty_40_reg_440 |  p0  |   2  |  32  |   64   ||    9    |
| empty_41_reg_454 |  p0  |   2  |  32  |   64   ||    9    |
| empty_42_reg_468 |  p0  |   2  |  32  |   64   ||    9    |
| empty_43_reg_482 |  p0  |   2  |  32  |   64   ||    9    |
| empty_45_reg_508 |  p0  |   2  |  32  |   64   ||    9    |
| empty_46_reg_522 |  p0  |   2  |  32  |   64   ||    9    |
| empty_47_reg_536 |  p0  |   2  |  32  |   64   ||    9    |
| empty_48_reg_550 |  p0  |   2  |  32  |   64   ||    9    |
| empty_49_reg_564 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1429   |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1429   |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1438   |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1438   |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1447   |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1447   |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1456   |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_1456   |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   832  || 7.48443 ||   191   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   165  |  1469  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   191  |
|  Register |    -   |    -   |  1748  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    7   |  1913  |  1660  |
+-----------+--------+--------+--------+--------+
