
---------- Begin Simulation Statistics ----------
final_tick                               1055895412500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105631                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   105940                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13641.11                       # Real time elapsed on the host
host_tick_rate                               77405399                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440929937                       # Number of instructions simulated
sim_ops                                    1445134956                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.055895                       # Number of seconds simulated
sim_ticks                                1055895412500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.987010                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168205250                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191170548                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14915906                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259363263                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21758628                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22400704                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          642076                       # Number of indirect misses.
system.cpu0.branchPred.lookups              329138275                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148292                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050450                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9111884                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313655085                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33871691                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160598                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46550134                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518616                       # Number of instructions committed
system.cpu0.commit.committedOps            1251572361                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1944328793                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.643704                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.401254                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1341608110     69.00%     69.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358445829     18.44%     87.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84070364      4.32%     91.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82605280      4.25%     96.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26127562      1.34%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8315708      0.43%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4882095      0.25%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4402154      0.23%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33871691      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1944328793                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112831                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818668                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697381                       # Number of loads committed
system.cpu0.commit.membars                    2104064                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104070      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530962     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747823     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256489     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251572361                       # Class of committed instruction
system.cpu0.commit.refs                     536004340                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518616                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251572361                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.680154                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.680154                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            291714222                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5826255                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166743515                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1317064331                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               742222794                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                910090188                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9120214                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13707391                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4369553                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  329138275                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232681544                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1217020242                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5679516                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340635518                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          249                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29848554                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.156653                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         725572054                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189963878                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.638074                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1957516971                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.685404                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912294                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1010524900     51.62%     51.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               703976332     35.96%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124192225      6.34%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97384540      4.97%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16603009      0.85%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2462420      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  268368      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     450      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104727      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1957516971                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      143547485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9186568                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319336291                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.615730                       # Inst execution rate
system.cpu0.iew.exec_refs                   563293751                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151678949                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              218947268                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408707683                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056743                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5266136                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152252892                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1298089135                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            411614802                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4930940                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1293688361                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1074890                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6619740                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9120214                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8949568                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       379018                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21904957                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        74138                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7256                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4941172                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20010302                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4945933                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7256                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       399936                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8786632                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                595170739                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1284300913                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838353                       # average fanout of values written-back
system.cpu0.iew.wb_producers                498963073                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.611262                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1284379861                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1587441258                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823510593                       # number of integer regfile writes
system.cpu0.ipc                              0.595183                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.595183                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106136      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717316614     55.24%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842136      0.91%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100415      0.16%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           414464331     31.92%     88.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150789617     11.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1298619301                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1857745                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001431                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 357229     19.23%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    30      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1208079     65.03%     84.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               292403     15.74%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1298370854                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4556746330                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1284300861                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1344612843                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294928190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1298619301                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160945                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46516771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           133120                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           347                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13568157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1957516971                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.663401                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870592                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1056808764     53.99%     53.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          605294481     30.92%     84.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208630599     10.66%     95.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75414178      3.85%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8993747      0.46%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1056789      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             851561      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             282027      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             184825      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1957516971                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.618077                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11297027                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2674401                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408707683                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152252892                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2058                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2101064456                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10726673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              236006745                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543817                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7386340                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               753419774                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16771338                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12994                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610340905                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1312291912                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846753252                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                902331055                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              31581183                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9120214                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56470548                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46209431                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610340861                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        168635                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6234                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 19269862                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6215                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3208553402                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2609448990                       # The number of ROB writes
system.cpu0.timesIdled                       22328647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2025                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.633647                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12612785                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13764360                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2111639                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19261113                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            669085                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         764181                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           95096                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22425850                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42121                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050213                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1519174                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228916                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2070767                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151384                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14213282                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67680314                       # Number of instructions committed
system.cpu1.commit.committedOps              68730742                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    306621317                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224155                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.938721                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    277876280     90.63%     90.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14458609      4.72%     95.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5257037      1.71%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4056066      1.32%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1115374      0.36%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       493191      0.16%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       961677      0.31%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       332316      0.11%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2070767      0.68%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    306621317                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074896                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65715309                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752058                       # Number of loads committed
system.cpu1.commit.membars                    2100515                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100515      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43602747     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802271     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225065      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68730742                       # Class of committed instruction
system.cpu1.commit.refs                      23027348                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67680314                       # Number of Instructions Simulated
system.cpu1.committedOps                     68730742                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.597796                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.597796                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            244341139                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               621339                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11819606                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              88716600                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17740681                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 43349262                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1520698                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1428753                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2497656                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22425850                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15533593                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    289361904                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               351023                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      96046204                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4226326                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072067                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17974366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13281870                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.308651                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         309449436                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.315320                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.753300                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               247516133     79.99%     79.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39375208     12.72%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13075915      4.23%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7369550      2.38%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1198998      0.39%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  339565      0.11%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  573210      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     846      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           309449436                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1730870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1585070                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18127668                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.247369                       # Inst execution rate
system.cpu1.iew.exec_refs                    25999976                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6635659                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              202343484                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20741862                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1197763                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1711954                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7274263                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           82919276                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19364317                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1335860                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76976427                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                835049                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3900346                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1520698                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5980725                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        98074                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          715119                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31568                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2076                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11028                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3989804                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       998973                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2076                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       545483                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1039587                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43967014                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75790208                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822121                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36146192                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.243557                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75841930                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97921202                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50649662                       # number of integer regfile writes
system.cpu1.ipc                              0.217495                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.217495                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100728      2.68%      2.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49802593     63.59%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20752495     26.50%     92.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5656314      7.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78312287                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1576670                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020133                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 334275     21.20%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                980127     62.16%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               262264     16.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77788213                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         467791406                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75790196                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97109320                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  79285477                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78312287                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3633799                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14188533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           140754                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        482415                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7536889                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    309449436                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.253070                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.727920                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          261281353     84.43%     84.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30741040      9.93%     94.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10509251      3.40%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3556366      1.15%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2072916      0.67%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             516946      0.17%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             504469      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             156321      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             110774      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      309449436                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.251662                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8457945                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1106730                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20741862                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7274263                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu1.numCycles                       311180306                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1800594082                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              214615130                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45688943                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6154220                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20035916                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3003621                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                26377                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            110279316                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              86550742                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57915875                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 42767152                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20980056                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1520698                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30479524                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12226932                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       110279304                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31016                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               874                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13916305                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           871                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   387493495                       # The number of ROB reads
system.cpu1.rob.rob_writes                  168722358                       # The number of ROB writes
system.cpu1.timesIdled                          68640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.608661                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11438832                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13519694                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1646957                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16745905                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            618789                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         631326                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           12537                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19494473                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31380                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050215                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1208362                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102041                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1921331                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151373                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10300997                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64191459                       # Number of instructions committed
system.cpu2.commit.committedOps              65241892                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    291528372                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.223793                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.939092                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    264403478     90.70%     90.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13532906      4.64%     95.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4961992      1.70%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3911116      1.34%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       978318      0.34%     98.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       462722      0.16%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1041439      0.36%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       315070      0.11%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1921331      0.66%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    291528372                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013746                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62342586                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862191                       # Number of loads committed
system.cpu2.commit.membars                    2100518                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100518      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41197549     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912406     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031275      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65241892                       # Class of committed instruction
system.cpu2.commit.refs                      21943693                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64191459                       # Number of Instructions Simulated
system.cpu2.committedOps                     65241892                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.595101                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.595101                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            237290511                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               462632                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10815238                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              79639722                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15502905                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37175767                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1209613                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1148656                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2453318                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19494473                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13926816                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    275916754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               300917                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83264996                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3296416                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.066091                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16067122                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12057621                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.282287                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         293632114                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.287150                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.708214                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               239578711     81.59%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34297267     11.68%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11341023      3.86%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6885024      2.34%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1129544      0.38%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  239764      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  160562      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     210      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           293632114                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1334126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1267822                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16576331                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.245531                       # Inst execution rate
system.cpu2.iew.exec_refs                    24685100                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6412518                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              193309292                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18570155                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051083                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1255195                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6758008                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           75521026                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18272582                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1230773                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72423384                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                990400                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3838834                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1209613                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6072271                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        97900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          622823                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        26841                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1804                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        13098                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2707964                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       676506                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1804                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       358756                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        909066                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41977499                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71341671                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.821724                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34493917                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.241864                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71389715                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92139842                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47943538                       # number of integer regfile writes
system.cpu2.ipc                              0.217623                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217623                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100729      2.85%      2.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46485826     63.11%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19628976     26.65%     92.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5438478      7.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73654157                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1546207                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020993                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 330590     21.38%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                955391     61.79%     83.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               260222     16.83%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73099619                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         442614033                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71341659                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85801381                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72369306                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73654157                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151720                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10279133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           127426                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           347                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4584666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    293632114                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.250838                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.726267                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          248295424     84.56%     84.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29175028      9.94%     94.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9552189      3.25%     97.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3360738      1.14%     98.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2034922      0.69%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             479130      0.16%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             486204      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             147857      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100622      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      293632114                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.249704                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7257003                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          957116                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18570155                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6758008                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu2.numCycles                       294966240                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1816808436                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              207016922                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43494878                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7157910                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17576681                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2766762                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                27229                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100118556                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78240028                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52471546                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37110749                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              20683455                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1209613                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             30684293                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8976668                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100118544                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         33856                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               845                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14048285                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           844                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   365148864                       # The number of ROB reads
system.cpu2.rob.rob_writes                  153194439                       # The number of ROB writes
system.cpu2.timesIdled                          69031                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.639389                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10085829                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11641159                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1331633                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14852421                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            515293                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         528043                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12750                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17100044                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18864                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050204                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           943555                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568206                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1888255                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151363                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8240918                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58539548                       # Number of instructions committed
system.cpu3.commit.committedOps              59589961                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    262465623                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.227039                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.960717                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    238230351     90.77%     90.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12088325      4.61%     95.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4314420      1.64%     97.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3376564      1.29%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       818297      0.31%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       423773      0.16%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1034455      0.39%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       291183      0.11%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1888255      0.72%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    262465623                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865362                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56838746                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731087                       # Number of loads committed
system.cpu3.commit.membars                    2100493                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100493      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37245488     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781291     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462545      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59589961                       # Class of committed instruction
system.cpu3.commit.refs                      20243848                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58539548                       # Number of Instructions Simulated
system.cpu3.committedOps                     59589961                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.527656                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.527656                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            215989249                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               407898                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9551776                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70987397                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12904510                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31891836                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                944478                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1031406                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2411879                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17100044                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12381141                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    248921229                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               233587                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      73936892                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2665112                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064517                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13888166                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10601122                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.278958                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         264141952                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.283896                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.699838                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               215580341     81.62%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31204463     11.81%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9962234      3.77%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6229408      2.36%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  807402      0.31%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  206823      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151078      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     194      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           264141952                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         904955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              991391                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14756352                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.246810                       # Inst execution rate
system.cpu3.iew.exec_refs                    22508020                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5729045                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171350701                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16911159                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051161                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           981641                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5966868                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67811466                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16778975                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           960560                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65416272                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                704895                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4171099                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                944478                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6196530                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        94132                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          525022                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22862                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1090                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11105                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2180072                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       454107                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1090                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       253907                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        737484                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38794885                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64513063                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824407                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31982781                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.243402                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64554675                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82968195                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43520798                       # number of integer regfile writes
system.cpu3.ipc                              0.220865                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.220865                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100715      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41480292     62.49%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18064512     27.22%     92.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4731165      7.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66376832                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1531785                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023077                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 332289     21.69%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                945012     61.69%     83.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               254480     16.61%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65807886                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         398546677                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64513051                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76033748                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64659712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66376832                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151754                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8221504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           119304                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           391                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3596042                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    264141952                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.251292                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.733984                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          223481305     84.61%     84.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26414885     10.00%     94.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8173081      3.09%     97.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2916556      1.10%     98.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1968107      0.75%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             465486      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             483391      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             147215      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              91926      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      264141952                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.250434                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6903670                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          772339                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16911159                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5966868                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu3.numCycles                       265046907                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1846727472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185266625                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39877454                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7268732                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14694632                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2433738                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                19471                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89089180                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69901964                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47081713                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31820450                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              21175143                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                944478                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             31378632                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7204259                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89089168                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         37135                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               941                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14955749                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           939                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   328407025                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137341588                       # The number of ROB writes
system.cpu3.timesIdled                          47007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5949266                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11810269                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1043456                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        99231                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52573064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4927328                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105909584                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5026559                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2362907                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3721351                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2139541                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              875                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            649                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3584871                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3584840                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2362907                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            62                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17758003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17758003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    618822272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               618822272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1394                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5949364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5949364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5949364                       # Request fanout histogram
system.membus.respLayer1.occupancy        32084950750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28342566262                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7039264387.596899                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   44425501277.809814                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 443784380000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147830306500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 908065106000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13839029                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13839029                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13839029                       # number of overall hits
system.cpu2.icache.overall_hits::total       13839029                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        87787                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         87787                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        87787                       # number of overall misses
system.cpu2.icache.overall_misses::total        87787                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1849807999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1849807999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1849807999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1849807999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13926816                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13926816                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13926816                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13926816                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006303                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006303                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006303                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006303                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21071.548168                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21071.548168                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21071.548168                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21071.548168                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    44.857143                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        79851                       # number of writebacks
system.cpu2.icache.writebacks::total            79851                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7904                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7904                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7904                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7904                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        79883                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        79883                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        79883                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        79883                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1649390499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1649390499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1649390499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1649390499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005736                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005736                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005736                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005736                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20647.578321                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20647.578321                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20647.578321                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20647.578321                       # average overall mshr miss latency
system.cpu2.icache.replacements                 79851                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13839029                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13839029                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        87787                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        87787                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1849807999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1849807999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13926816                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13926816                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006303                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006303                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21071.548168                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21071.548168                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7904                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7904                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        79883                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        79883                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1649390499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1649390499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005736                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005736                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20647.578321                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20647.578321                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989398                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13696973                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            79851                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           171.531640                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        347265000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989398                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999669                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999669                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27933515                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27933515                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17221691                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17221691                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17221691                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17221691                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5069039                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5069039                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5069039                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5069039                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 656627196923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 656627196923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 656627196923                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 656627196923                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22290730                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22290730                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22290730                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22290730                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.227406                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.227406                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.227406                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.227406                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 129536.820869                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129536.820869                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 129536.820869                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129536.820869                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9461208                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       316162                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           101434                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3648                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    93.274523                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.667215                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1376760                       # number of writebacks
system.cpu2.dcache.writebacks::total          1376760                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4105952                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4105952                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4105952                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4105952                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       963087                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       963087                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       963087                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       963087                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 118940094565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 118940094565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 118940094565                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 118940094565                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043206                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 123498.805991                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123498.805991                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 123498.805991                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123498.805991                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1376760                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14346648                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14346648                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2913224                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2913224                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 307033076500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 307033076500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17259872                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17259872                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.168786                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.168786                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105392.883108                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105392.883108                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2375212                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2375212                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       538012                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       538012                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60802476000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60802476000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031171                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031171                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 113013.233906                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 113013.233906                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2875043                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2875043                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2155815                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2155815                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 349594120423                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 349594120423                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030858                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030858                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.428518                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.428518                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 162163.321260                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 162163.321260                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1730740                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1730740                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       425075                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       425075                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58137618565                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58137618565                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084494                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084494                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 136770.260695                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 136770.260695                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          305                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          264                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          264                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6983000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6983000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.463972                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.463972                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26450.757576                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26450.757576                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          128                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3875500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3875500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.224956                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.224956                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 30277.343750                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30277.343750                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1014000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1014000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.448649                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.448649                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6108.433735                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6108.433735                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       875000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       875000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.435135                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.435135                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5434.782609                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5434.782609                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       363000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       363000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       341000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       341000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634811                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634811                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415404                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415404                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46850063500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46850063500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050215                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050215                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395542                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395542                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112781.926751                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112781.926751                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415404                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415404                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46434659500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46434659500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395542                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395542                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111781.926751                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111781.926751                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.709906                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19234715                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1378356                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.954824                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        347276500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.709906                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.865935                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.865935                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48062156                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48062156                       # Number of data accesses
system.cpu3.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7211077953.125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   44596855241.403137                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        42000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 443784446000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   132877434500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 923017978000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12323964                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12323964                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12323964                       # number of overall hits
system.cpu3.icache.overall_hits::total       12323964                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57177                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57177                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57177                       # number of overall misses
system.cpu3.icache.overall_misses::total        57177                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1217631000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1217631000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1217631000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1217631000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12381141                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12381141                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12381141                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12381141                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004618                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004618                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004618                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004618                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21295.818249                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21295.818249                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21295.818249                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21295.818249                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          303                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    37.875000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52599                       # number of writebacks
system.cpu3.icache.writebacks::total            52599                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4546                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4546                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4546                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4546                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52631                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52631                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52631                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52631                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1090458000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1090458000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1090458000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1090458000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004251                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004251                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004251                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004251                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20718.929908                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20718.929908                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20718.929908                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20718.929908                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52599                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12323964                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12323964                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57177                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57177                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1217631000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1217631000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12381141                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12381141                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004618                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004618                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21295.818249                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21295.818249                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4546                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4546                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52631                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52631                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1090458000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1090458000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004251                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004251                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20718.929908                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20718.929908                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989233                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11769312                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52599                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           223.755433                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        354059000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989233                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999664                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24814913                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24814913                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15425132                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15425132                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15425132                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15425132                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4918781                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4918781                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4918781                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4918781                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 651412202543                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 651412202543                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 651412202543                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 651412202543                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20343913                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20343913                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20343913                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20343913                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.241781                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.241781                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.241781                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.241781                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 132433.666501                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132433.666501                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 132433.666501                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132433.666501                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9415593                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       333531                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            97526                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3692                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    96.544439                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    90.338841                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1255838                       # number of writebacks
system.cpu3.dcache.writebacks::total          1255838                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4020382                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4020382                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4020382                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4020382                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       898399                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       898399                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       898399                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       898399                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 113479062598                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 113479062598                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 113479062598                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 113479062598                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044161                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044161                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044161                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044161                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 126312.543311                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 126312.543311                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 126312.543311                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 126312.543311                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1255838                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13035427                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13035427                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2846373                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2846373                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 299393351000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 299393351000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15881800                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15881800                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.179222                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.179222                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105184.159279                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105184.159279                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2334273                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2334273                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       512100                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       512100                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  59106111000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  59106111000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032244                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032244                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115419.080258                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115419.080258                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2389705                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2389705                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2072408                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2072408                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 352018851543                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 352018851543                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462113                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462113                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.464445                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.464445                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 169859.820819                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 169859.820819                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1686109                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1686109                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386299                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386299                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  54372951598                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  54372951598                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086573                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086573                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 140753.539611                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 140753.539611                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          326                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          255                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          255                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5949500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5949500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.438898                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.438898                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23331.372549                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23331.372549                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          128                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          127                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          127                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3554000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3554000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.218589                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.218589                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 27984.251969                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27984.251969                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       972500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       972500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.435115                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.435115                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5687.134503                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5687.134503                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       834500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       834500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.419847                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.419847                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5057.575758                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5057.575758                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       447500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       447500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       420500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       420500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691173                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691173                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359031                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359031                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39520132000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39520132000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050204                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050204                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341868                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341868                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110074.428113                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110074.428113                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359031                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359031                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39161101000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39161101000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341868                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341868                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109074.428113                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109074.428113                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.837708                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17373002                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1257280                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.817926                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        354070500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.837708                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.838678                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.838678                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44047487                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44047487                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    446945208.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   608485065.069146                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        45500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1721560000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1050532070000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5363342500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203155073                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203155073                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203155073                       # number of overall hits
system.cpu0.icache.overall_hits::total      203155073                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29526471                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29526471                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29526471                       # number of overall misses
system.cpu0.icache.overall_misses::total     29526471                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 376183595495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 376183595495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 376183595495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 376183595495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232681544                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232681544                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232681544                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232681544                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126896                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126896                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126896                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126896                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12740.553908                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12740.553908                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12740.553908                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12740.553908                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2182                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.620690                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26396253                       # number of writebacks
system.cpu0.icache.writebacks::total         26396253                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3130185                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3130185                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3130185                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3130185                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26396286                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26396286                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26396286                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26396286                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 323540094495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 323540094495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 323540094495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 323540094495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113444                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113444                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113444                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113444                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12257.030951                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12257.030951                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12257.030951                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12257.030951                       # average overall mshr miss latency
system.cpu0.icache.replacements              26396253                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203155073                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203155073                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29526471                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29526471                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 376183595495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 376183595495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232681544                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232681544                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126896                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126896                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12740.553908                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12740.553908                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3130185                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3130185                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26396286                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26396286                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 323540094495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 323540094495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113444                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113444                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12257.030951                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12257.030951                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229549906                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26396253                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.696306                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491759373                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491759373                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    495047276                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       495047276                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    495047276                       # number of overall hits
system.cpu0.dcache.overall_hits::total      495047276                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     34479778                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      34479778                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     34479778                       # number of overall misses
system.cpu0.dcache.overall_misses::total     34479778                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1411018058119                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1411018058119                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1411018058119                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1411018058119                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529527054                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529527054                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529527054                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529527054                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.065114                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065114                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.065114                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065114                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40923.060993                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40923.060993                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40923.060993                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40923.060993                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24077088                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       343600                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           401092                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3721                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.028841                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.340769                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22254988                       # number of writebacks
system.cpu0.dcache.writebacks::total         22254988                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12689303                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12689303                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12689303                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12689303                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21790475                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21790475                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21790475                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21790475                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 482678207625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 482678207625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 482678207625                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 482678207625                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041151                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041151                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041151                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041151                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22150.880494                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22150.880494                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22150.880494                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22150.880494                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22254988                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    356860182                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      356860182                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26414417                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26414417                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 852400975000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 852400975000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383274599                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383274599                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068918                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068918                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32270.292962                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32270.292962                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7200680                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7200680                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19213737                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19213737                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 363888345500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 363888345500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050130                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050130                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18938.967755                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18938.967755                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138187094                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138187094                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8065361                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8065361                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 558617083119                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 558617083119                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252455                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252455                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055147                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055147                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69261.262220                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69261.262220                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5488623                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5488623                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2576738                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2576738                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 118789862125                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 118789862125                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017618                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017618                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46100.869442                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46100.869442                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2379                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2379                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1770                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1770                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11424000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11424000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.426609                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.426609                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6454.237288                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6454.237288                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1695                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1695                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           75                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1496500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1496500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018077                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018077                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19953.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19953.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3751                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3751                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3168000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3168000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4051                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4051                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074056                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074056                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data        10560                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        10560                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          293                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          293                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2876000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2876000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.072328                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072328                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9815.699659                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9815.699659                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584713                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584713                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465737                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465737                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52845347500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52845347500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050450                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050450                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443369                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443369                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113466.070980                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113466.070980                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465736                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465736                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52379610500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52379610500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443368                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443368                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112466.312460                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112466.312460                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993311                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          517894734                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22256029                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.269862                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993311                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999791                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999791                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083427469                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083427469                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26333245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20065604                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               69960                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              141341                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               73025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              136711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48079                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              130270                       # number of demand (read+write) hits
system.l2.demand_hits::total                 46998235                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26333245                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20065604                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              69960                       # number of overall hits
system.l2.overall_hits::.cpu1.data             141341                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              73025                       # number of overall hits
system.l2.overall_hits::.cpu2.data             136711                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48079                       # number of overall hits
system.l2.overall_hits::.cpu3.data             130270                       # number of overall hits
system.l2.overall_hits::total                46998235                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63039                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2188998                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9471                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1314035                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1240216                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4552                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1125803                       # number of demand (read+write) misses
system.l2.demand_misses::total                5952972                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63039                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2188998                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9471                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1314035                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6858                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1240216                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4552                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1125803                       # number of overall misses
system.l2.overall_misses::total               5952972                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5583582500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 248229964500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    940769500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 169106234000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    695158500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 161133591500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    458751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 148681431000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     734829482500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5583582500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 248229964500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    940769500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 169106234000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    695158500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 161133591500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    458751000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 148681431000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    734829482500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26396284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22254602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           79431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1455376                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           79883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1376927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1256073                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52951207                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26396284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22254602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          79431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1455376                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          79883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1376927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1256073                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52951207                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.119236                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.902884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.085851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.900713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.086489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.896288                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112424                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.119236                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.902884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.085851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.900713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.086489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.896288                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112424                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88573.462460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113398.899634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99331.591173                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128692.336201                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101364.610674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 129923.812868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100780.096661                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 132067.005506                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123439.096052                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88573.462460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113398.899634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99331.591173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128692.336201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101364.610674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 129923.812868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100780.096661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 132067.005506                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123439.096052                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3721351                       # number of writebacks
system.l2.writebacks::total                   3721351                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            671                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            618                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            884                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            676                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            709                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            682                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            488                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            496                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5224                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           671                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           618                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           884                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           676                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           709                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           682                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           488                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           496                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5224                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2188380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1313359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1239534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1125307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5947748                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2188380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1313359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1239534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1125307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5947748                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4912523500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 226306192001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    794870000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 155928183500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    582132000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 148691632000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    384811000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 137395183500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 674995527501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4912523500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 226306192001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    794870000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 155928183500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    582132000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 148691632000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    384811000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 137395183500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 674995527501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.108106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.902419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.076975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.900218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.077217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.895893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112325                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.108106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.902419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.076975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.900218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.077217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.895893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112325                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78766.731337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103412.657766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92566.670549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118724.723019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94671.003415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 119957.687324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94687.746063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 122095.733431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113487.580089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78766.731337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103412.657766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92566.670549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118724.723019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94671.003415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 119957.687324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94687.746063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 122095.733431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113487.580089                       # average overall mshr miss latency
system.l2.replacements                       10884133                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5823390                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5823390                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5823390                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5823390                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46678595                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46678595                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46678595                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46678595                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  146                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 62                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       573500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       604000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              208                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.914286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.169231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.203390                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.298077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17921.875000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2541.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9741.935484                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       642000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       139000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       223000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       243000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1247000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.914286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.169231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.203390                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.298077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20062.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19857.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20272.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20112.903226                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               99                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            167                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.514286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.266667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.259259                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.592814                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1638.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   297.979798                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           66                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           99                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1319000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       365500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       158000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       144000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1986500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.880000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.514286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.266667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.259259                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.592814                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19984.848485                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20305.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20571.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20065.656566                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1796090                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            41257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            45539                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            49620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1932506                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1245378                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         850792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         793814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         694856                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3584840                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 146088041000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109012256500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102468744000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  91540609000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  449109650500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3041468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       892049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       839353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5517346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.409466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.953750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.945745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.933349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.649740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 117304.176724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128130.326214                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129084.072591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 131740.402328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125280.249746                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1245378                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       850792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       793814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       694856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3584840                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 133634261000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100504336500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94530604000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  84592049000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 413261250500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.409466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.953750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.945745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.933349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.649740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 107304.176724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118130.326214                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119084.072591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 121740.402328                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115280.249746                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26333245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         69960                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         73025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48079                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26524309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63039                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9471                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6858                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4552                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            83920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5583582500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    940769500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    695158500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    458751000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7678261500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26396284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        79431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        79883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26608229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.119236                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.085851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.086489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88573.462460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99331.591173                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101364.610674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100780.096661                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91495.013108                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          671                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          884                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          709                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          488                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2752                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62368                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8587                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6149                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4064                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4912523500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    794870000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    582132000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    384811000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6674336500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.108106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.076975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.077217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78766.731337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92566.670549                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94671.003415                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94687.746063                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82228.667702                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18269514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       100084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        91172                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        80650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18541420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       943620                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       463243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       446402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       430947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2284212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 102141923500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60093977500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58664847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57140822000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 278041570500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19213134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       563327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       537574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511597                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20825632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.822334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.830401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.842356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.109683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108244.763252                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 129724.523630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 131417.080345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 132593.618241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121723.189660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          618                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          676                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          682                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          496                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2472                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       943002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       462567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       445720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       430451                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2281740                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  92671931001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55423847000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  54161028000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  52803134500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 255059940501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.049081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.821134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.829132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.841387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.109564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98273.313313                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 119817.987448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 121513.569057                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 122669.327055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111783.086811                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              62                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            64                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.959184                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.968750                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           47                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       916500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       134500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       116000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1205000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.959184                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19214.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19435.483871                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999914                       # Cycle average of tags in use
system.l2.tags.total_refs                   105448140                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10884135                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.688243                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.774194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.103858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.160683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.041078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.419949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.284071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.023108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.162145                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.449597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.110998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.377511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.020064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3385400391                       # Number of tag accesses
system.l2.tags.data_accesses               3385400391                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3991488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     140056320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        549568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84054976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        393536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79330176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        260096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      72019648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          380655808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3991488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       549568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       393536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       260096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5194688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    238166464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       238166464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2188380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1313359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1239534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1125307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5947747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3721351                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3721351                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3780193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        132642228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           520476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79605399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           372704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         75130714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           246327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68207180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             360505220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3780193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       520476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       372704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       246327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4919699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225558764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225558764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225558764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3780193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       132642228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          520476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79605399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          372704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        75130714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          246327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68207180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            586063984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3719423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2183616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1310528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1236048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1121922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003985814750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230289                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230289                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12046290                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3503189                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5947747                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3721351                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5947747                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3721351                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14466                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1928                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            346635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            351626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            392366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            536260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            360454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            358331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            364510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            354740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            352163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            346198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           412783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           345772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           358663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           350129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           348901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           353750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232637                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 315751679250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29666405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            427000698000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53217.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71967.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2027335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1613521                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5947747                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3721351                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1684999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1529634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1038870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  515061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  183102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  142994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  159660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  180239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  173759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  131365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  75001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  45628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 142103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 199155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 227988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 236900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 237876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 236220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 239158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 244059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 243137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 235380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 224824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 219565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 222197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  20167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  23844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  24732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  24187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  24511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  23494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  22831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  22087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  22308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  22208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  25082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     18                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6011814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.759278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.955068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.486685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4729829     78.68%     78.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1022486     17.01%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        64842      1.08%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30809      0.51%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23407      0.39%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18762      0.31%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14593      0.24%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11013      0.18%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        96073      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6011814                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.764452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.126945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.625702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230284    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230289                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.587895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214558     93.17%     93.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1218      0.53%     93.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11069      4.81%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2642      1.15%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              603      0.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              141      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230289                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              379729984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  925824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238041216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               380655808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            238166464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       359.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    360.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1055895382500                       # Total gap between requests
system.mem_ctrls.avgGap                     109203.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3991488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    139751424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       549568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83873792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       393536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79107072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       260096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     71803008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238041216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3780192.576601425651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132353472.082160413265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 520475.790967602108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79433806.612925320864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 372703.579673900735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 74919420.108760058880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 246327.426865300455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68002007.727256789804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225440146.042873352766                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2188380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1313359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1239534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1125307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3721351                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2324099750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 135266089250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    433087500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 101072652750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    322962500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  96927471750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    213839500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  90440495000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25546263414750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37264.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61811.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50435.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     76957.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52522.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     78196.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52617.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     80369.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6864782.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21108167640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11219245785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20480083260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9710828640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83351330400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     211266820080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     227554937280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       584691413085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.739893                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 588709784750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35258600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 431927027750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21816220020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11595588345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21883543080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9704408040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83351330400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     410180690790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      60048519840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       618580300515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.834822                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 151580004250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35258600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 869056808250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6922812403.846154                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   44260821331.161499                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 443784348500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155929800000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 899965612500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15446027                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15446027                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15446027                       # number of overall hits
system.cpu1.icache.overall_hits::total       15446027                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        87566                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         87566                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        87566                       # number of overall misses
system.cpu1.icache.overall_misses::total        87566                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2077381499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2077381499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2077381499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2077381499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15533593                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15533593                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15533593                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15533593                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005637                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005637                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005637                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005637                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23723.608467                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23723.608467                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23723.608467                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23723.608467                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          421                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.100000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        79399                       # number of writebacks
system.cpu1.icache.writebacks::total            79399                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8135                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8135                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8135                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8135                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        79431                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        79431                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        79431                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        79431                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1860847499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1860847499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1860847499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1860847499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005113                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005113                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005113                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005113                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23427.219839                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23427.219839                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23427.219839                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23427.219839                       # average overall mshr miss latency
system.cpu1.icache.replacements                 79399                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15446027                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15446027                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        87566                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        87566                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2077381499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2077381499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15533593                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15533593                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005637                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005637                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23723.608467                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23723.608467                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8135                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8135                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        79431                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        79431                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1860847499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1860847499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005113                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005113                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23427.219839                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23427.219839                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989545                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15092348                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            79399                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           190.082344                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339726000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989545                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         31146617                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        31146617                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18285122                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18285122                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18285122                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18285122                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5198061                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5198061                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5198061                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5198061                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 670584723405                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 670584723405                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 670584723405                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 670584723405                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23483183                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23483183                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23483183                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23483183                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.221352                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.221352                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.221352                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.221352                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129006.705270                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129006.705270                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129006.705270                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129006.705270                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9664587                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       295859                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           102438                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3465                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.345721                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.384993                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1455254                       # number of writebacks
system.cpu1.dcache.writebacks::total          1455254                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4187470                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4187470                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4187470                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4187470                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1010591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1010591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1010591                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1010591                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 123370691137                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 123370691137                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 123370691137                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 123370691137                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043035                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043035                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043035                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 122077.765522                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122077.765522                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 122077.765522                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122077.765522                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1455254                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15287927                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15287927                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2970622                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2970622                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 309094239000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 309094239000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18258549                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18258549                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162698                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162698                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104050.343329                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104050.343329                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2406865                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2406865                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       563757                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       563757                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62385330000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62385330000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030876                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030876                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110659.965198                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110659.965198                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2997195                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2997195                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2227439                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2227439                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 361490484405                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 361490484405                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224634                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224634                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426334                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426334                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 162289.734716                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 162289.734716                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1780605                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1780605                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446834                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446834                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  60985361137                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  60985361137                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085524                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085524                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 136483.260309                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 136483.260309                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          340                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          225                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          225                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6497500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6497500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.398230                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.398230                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28877.777778                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28877.777778                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3678000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3678000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.207080                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.207080                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 31435.897436                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31435.897436                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          176                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1292500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1292500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.452442                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.452442                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7343.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7343.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          171                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1144500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1144500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.439589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.439589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6692.982456                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6692.982456                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       433500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       433500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       410500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       410500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603808                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603808                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446405                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446405                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50599277000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50599277000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050213                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050213                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425061                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425061                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113348.365274                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113348.365274                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446405                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446405                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50152872000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50152872000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425061                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425061                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112348.365274                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112348.365274                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.930522                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20345259                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1456891                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.964846                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339737500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.930522                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.966579                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.966579                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50525618                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50525618                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1055895412500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47436253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9544741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47127552                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7162782                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1021                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           717                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1738                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           73                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           73                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5520513                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5520512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26608231                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20828023                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           64                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           64                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79188822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66766329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       238261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4368022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       239617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4132581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       157861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3769735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158861228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378722304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2848613696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10165120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186280320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10222976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176235968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6734720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160762304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6777737408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10891129                       # Total snoops (count)
system.tol2bus.snoopTraffic                 238526976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         63842775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.103637                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.371352                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58150765     91.08%     91.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5208896      8.16%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 112564      0.18%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 299737      0.47%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  70813      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           63842775                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105905753960                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2069507455                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         120264512                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1887725308                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79270767                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33386072925                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39639498150                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2187339356                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         119672327                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1101338449000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 903124                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746164                       # Number of bytes of host memory used
host_op_rate                                   905664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1709.01                       # Real time elapsed on the host
host_tick_rate                               26590300                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543445349                       # Number of instructions simulated
sim_ops                                    1547786709                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045443                       # Number of seconds simulated
sim_ticks                                 45443036500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.078551                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15129700                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15270409                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1585299                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18848689                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21764                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36472                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14708                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18957190                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7024                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2198                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1576211                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7230222                       # Number of branches committed
system.cpu0.commit.bw_lim_events               351889                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          69356                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25951046                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26590527                       # Number of instructions committed
system.cpu0.commit.committedOps              26622069                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78391533                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.339604                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.937352                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     63170015     80.58%     80.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9885573     12.61%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2991205      3.82%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       779290      0.99%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       641148      0.82%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       420736      0.54%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       128907      0.16%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22770      0.03%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       351889      0.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78391533                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44275                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26556744                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5581439                       # Number of loads committed
system.cpu0.commit.membars                      47393                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        47816      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18195950     68.35%     68.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4747      0.02%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5583237     20.97%     89.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2786888     10.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26622069                       # Class of committed instruction
system.cpu0.commit.refs                       8370747                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26590527                       # Number of Instructions Simulated
system.cpu0.committedOps                     26622069                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.363100                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.363100                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             31172117                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9497                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13307481                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57809257                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7218938                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41795286                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1578203                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                18803                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               618779                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18957190                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4716527                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74307297                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                39649                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          522                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65809732                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 213                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3174588                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.211986                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6487976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15151464                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.735908                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82383323                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.799857                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.766875                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30773471     37.35%     37.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39846272     48.37%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9581635     11.63%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2059005      2.50%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   50537      0.06%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13904      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   11036      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9274      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   38189      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82383323                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1867                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7043281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1823241                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11951306                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.503201                       # Inst execution rate
system.cpu0.iew.exec_refs                    15412124                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4501713                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               23047586                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10819501                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             35030                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           995649                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5686948                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52560205                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10910411                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1137386                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44999546                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 35177                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1889193                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1578203                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2044918                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        72500                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5584                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5238062                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2897640                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           209                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       837835                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        985406                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22246054                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41632992                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739575                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16452635                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.465555                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42557521                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65288802                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26103079                       # number of integer regfile writes
system.cpu0.ipc                              0.297345                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.297345                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            49625      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30332773     65.75%     65.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5552      0.01%     65.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1369      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                850      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11010827     23.87%     89.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4734591     10.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            425      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           258      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46136932                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2212                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4407                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2170                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2281                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     375340                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008135                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 301340     80.28%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    62      0.02%     80.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     32      0.01%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     80.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 48053     12.80%     93.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25836      6.88%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46460435                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         175267178                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41630822                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78496251                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52454693                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46136932                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             105512                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25938138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           239058                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         36156                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15730780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82383323                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.560028                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.891924                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49891583     60.56%     60.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23982041     29.11%     89.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5746962      6.98%     96.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1311558      1.59%     98.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             968726      1.18%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             134923      0.16%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             269845      0.33%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              63776      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13909      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82383323                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.515920                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            65129                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10959                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10819501                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5686948                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4037                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        89426604                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1459480                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25533312                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16597601                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                194433                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8817224                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                600518                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1159                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83401574                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55637743                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33658702                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40400129                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                846386                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1578203                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2149573                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17061105                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1921                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83399653                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3904882                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             32405                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1474021                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         32686                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130592076                       # The number of ROB reads
system.cpu0.rob.rob_writes                  109138185                       # The number of ROB writes
system.cpu0.timesIdled                          75512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1805                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.583682                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15078975                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15142014                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1502245                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18373576                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              7893                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12066                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4173                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18427419                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          966                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1892                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1499676                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7034702                       # Number of branches committed
system.cpu1.commit.bw_lim_events               339997                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          67579                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25252457                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25430983                       # Number of instructions committed
system.cpu1.commit.committedOps              25463037                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74031115                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.343950                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.941783                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59444513     80.30%     80.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9497435     12.83%     93.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2821995      3.81%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       816995      1.10%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       564349      0.76%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       402600      0.54%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       122362      0.17%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        20869      0.03%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       339997      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74031115                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11360                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25404912                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5404538                       # Number of loads committed
system.cpu1.commit.membars                      48125                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        48125      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17629707     69.24%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5406430     21.23%     90.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2378355      9.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25463037                       # Class of committed instruction
system.cpu1.commit.refs                       7784785                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25430983                       # Number of Instructions Simulated
system.cpu1.committedOps                     25463037                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.119887                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.119887                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29331981                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2633                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13250200                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55751843                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5782925                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40701127                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1500605                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 6096                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               588706                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18427419                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4567523                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71400981                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                25459                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63534600                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3006348                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.232254                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5001159                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15086868                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.800771                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          77905344                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.816603                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755061                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27758088     35.63%     35.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38976079     50.03%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9102253     11.68%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1997022      2.56%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   25244      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    5991      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1623      0.00%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6905      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   32139      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            77905344                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1436453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1740753                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11661570                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.546061                       # Inst execution rate
system.cpu1.iew.exec_refs                    14529580                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3933339                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22669995                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10526837                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             32392                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           927390                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5049717                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50703021                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10596241                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1065496                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43325490                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 30089                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1309844                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1500605                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1465496                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        45385                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              88                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5122299                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2669470                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       771765                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        968988                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21666996                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40081036                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.739576                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16024393                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.505169                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40981665                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62808774                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25365953                       # number of integer regfile writes
system.cpu1.ipc                              0.320524                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.320524                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            49041      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29539385     66.54%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 633      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10691132     24.08%     90.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4110515      9.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44390986                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     342011                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007705                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 301064     88.03%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     88.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39493     11.55%     99.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1454      0.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44683956                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167257702                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40081036                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         75943018                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50599617                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44390986                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             103404                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25239984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           228375                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         35825                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15253191                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     77905344                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.569807                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.896350                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46660648     59.89%     59.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23013551     29.54%     89.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5581540      7.16%     96.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1270014      1.63%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             926884      1.19%     99.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             108319      0.14%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             268423      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63076      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12889      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       77905344                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.559491                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            62970                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           10602                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10526837                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5049717                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    916                       # number of misc regfile reads
system.cpu1.numCycles                        79341797                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11452438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24565506                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16024541                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                194088                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7298449                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                585051                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1181                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80349390                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53635264                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32736851                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39366322                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 26393                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1500605                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1303874                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16712310                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80349390                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3870588                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             30725                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1247225                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         31009                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124400554                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105305399                       # The number of ROB writes
system.cpu1.timesIdled                          15829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.693324                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15508139                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15555845                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1363252                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17793835                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              7659                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13101                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5442                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17851537                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          985                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1944                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1330954                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7058383                       # Number of branches committed
system.cpu2.commit.bw_lim_events               418905                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          74978                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24152466                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25364351                       # Number of instructions committed
system.cpu2.commit.committedOps              25399987                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73856511                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.343910                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.974382                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59725772     80.87%     80.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9212718     12.47%     93.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2494986      3.38%     96.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       973393      1.32%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       392994      0.53%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       494804      0.67%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       120691      0.16%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22248      0.03%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       418905      0.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73856511                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11586                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25336553                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5438659                       # Number of loads committed
system.cpu2.commit.membars                      53443                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        53443      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17688366     69.64%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5440603     21.42%     91.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2217155      8.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25399987                       # Class of committed instruction
system.cpu2.commit.refs                       7657758                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25364351                       # Number of Instructions Simulated
system.cpu2.committedOps                     25399987                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.109377                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.109377                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29863212                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                32563                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13571290                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54091575                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6364668                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39390296                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1332026                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                79248                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               594787                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17851537                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5423235                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70303765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                33393                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61870703                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2728648                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.226349                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5876870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15515798                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.784491                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77544989                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.800958                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.764608                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28768774     37.10%     37.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37618756     48.51%     85.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9410257     12.14%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1603382      2.07%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   25840      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   14615      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   67999      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6531      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28835      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77544989                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1322330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1550530                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11487566                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.541041                       # Inst execution rate
system.cpu2.iew.exec_refs                    14223704                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3654867                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22825069                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10387490                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             44460                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           757695                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4520065                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49539518                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10568837                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           943883                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42670473                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 35992                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1375792                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1332026                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1544014                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62668                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             104                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4948831                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2300966                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       589512                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        961018                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21419107                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39514206                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735595                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15755779                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.501021                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40335512                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61718726                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25169273                       # number of integer regfile writes
system.cpu2.ipc                              0.321608                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.321608                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            54503      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29146573     66.83%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 827      0.00%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10660752     24.44%     91.40% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3751421      8.60%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43614356                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     400660                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009186                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 341197     85.16%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 58214     14.53%     99.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1249      0.31%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43960513                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165411292                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39514206                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73679061                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49408252                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43614356                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             131266                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24139531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           236931                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         56288                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14272061                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77544989                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.562439                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.905976                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           47108432     60.75%     60.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22364453     28.84%     89.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5427280      7.00%     96.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1138149      1.47%     98.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1031366      1.33%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              87858      0.11%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             309362      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64742      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13347      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77544989                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.553009                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            50643                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1174                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10387490                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4520065                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1060                       # number of misc regfile reads
system.cpu2.numCycles                        78867319                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    11926315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24775519                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16095736                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                195899                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7717704                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                612174                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1487                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77802854                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52124538                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32331994                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38239654                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 49473                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1332026                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1347424                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16236258                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77802854                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4132662                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             43046                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1163022                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         43061                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   122982337                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102793549                       # The number of ROB writes
system.cpu2.timesIdled                          15709                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.483151                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14441596                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14516625                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           964326                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15807526                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9980                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12257                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2277                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15863142                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          961                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2002                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           953080                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7049058                       # Number of branches committed
system.cpu3.commit.bw_lim_events               713563                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          77849                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20754346                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25129551                       # Number of instructions committed
system.cpu3.commit.committedOps              25166660                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     69910075                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.359986                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.102914                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57346768     82.03%     82.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8088708     11.57%     93.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1825969      2.61%     96.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       935862      1.34%     97.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       263803      0.38%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       585514      0.84%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       122074      0.17%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        27814      0.04%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       713563      1.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     69910075                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11528                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25100724                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5415287                       # Number of loads committed
system.cpu3.commit.membars                      55625                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55625      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17661797     70.18%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5417289     21.53%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031529      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25166660                       # Class of committed instruction
system.cpu3.commit.refs                       7448818                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25129551                       # Number of Instructions Simulated
system.cpu3.committedOps                     25166660                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.959271                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.959271                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30105033                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                11580                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12882872                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49394532                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6359726                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34986977                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                954133                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                24226                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               590875                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15863142                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5931899                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65680629                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                33033                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55765646                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1930758                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.213314                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6350688                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14451576                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.749889                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          72996744                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.767044                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.762276                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29125611     39.90%     39.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33302471     45.62%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9448077     12.94%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  982523      1.35%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25500      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    6844      0.01%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   63836      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8742      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   33140      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            72996744                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1368411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1119884                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10842891                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.542639                       # Inst execution rate
system.cpu3.iew.exec_refs                    13450725                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3342676                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23095360                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9732272                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             42774                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           427848                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3876148                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45908127                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10108049                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           745628                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40353463                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 59775                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1333489                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                954133                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1511232                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        78160                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              68                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4316985                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1842617                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363387                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        756497                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20731379                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37469475                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.723688                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15003055                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.503858                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38122154                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58402929                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23912294                       # number of integer regfile writes
system.cpu3.ipc                              0.337921                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.337921                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56668      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27455139     66.80%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 210      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10192980     24.80%     91.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3393814      8.26%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41099091                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     518423                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012614                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 422873     81.57%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 94369     18.20%     99.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1181      0.23%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41560846                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155929367                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37469475                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66649604                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45779163                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41099091                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             128964                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20741467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           216018                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         51115                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11959811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     72996744                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.563026                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.953013                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45245190     61.98%     61.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20171553     27.63%     89.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4821135      6.60%     96.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1011114      1.39%     97.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1120974      1.54%     99.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             122866      0.17%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             394124      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89348      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20440      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       72996744                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.552666                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            60936                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            6919                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9732272                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3876148                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1043                       # number of misc regfile reads
system.cpu3.numCycles                        74365155                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16429234                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               24990938                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16055768                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                167029                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7340765                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                575762                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  972                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71182001                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47782785                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30079658                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34231830                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 59372                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                954133                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1278461                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14023890                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71182001                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4200617                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             41894                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1274030                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         42073                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115110485                       # The number of ROB reads
system.cpu3.rob.rob_writes                   94928895                       # The number of ROB writes
system.cpu3.timesIdled                          15596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2081249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4134206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120847                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        32691                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2123515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1986660                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4336819                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2019351                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1599315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       929631                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1123652                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4203                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3085                       # Transaction distribution
system.membus.trans_dist::ReadExReq            474271                       # Transaction distribution
system.membus.trans_dist::ReadExResp           474079                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1599316                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            48                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6207600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6207600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    192193600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               192193600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6205                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2080923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2080923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2080923                       # Request fanout histogram
system.membus.respLayer1.occupancy        11026250250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8346075539                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                932                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          467                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12868543.897216                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20330013.447972                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          467    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    105720500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            467                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39433426500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6009610000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5406423                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5406423                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5406423                       # number of overall hits
system.cpu2.icache.overall_hits::total        5406423                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16812                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16812                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16812                       # number of overall misses
system.cpu2.icache.overall_misses::total        16812                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1057008500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1057008500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1057008500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1057008500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5423235                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5423235                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5423235                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5423235                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003100                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003100                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003100                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003100                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62872.263859                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62872.263859                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62872.263859                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62872.263859                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1153                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    38.433333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15725                       # number of writebacks
system.cpu2.icache.writebacks::total            15725                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1087                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1087                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1087                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1087                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15725                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15725                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15725                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15725                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    973701500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    973701500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    973701500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    973701500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002900                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002900                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002900                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002900                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61920.604134                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61920.604134                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61920.604134                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61920.604134                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15725                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5406423                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5406423                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16812                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16812                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1057008500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1057008500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5423235                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5423235                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003100                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003100                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62872.263859                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62872.263859                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1087                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1087                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15725                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15725                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    973701500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    973701500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002900                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002900                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61920.604134                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61920.604134                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5644087                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15757                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           358.195532                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10862195                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10862195                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6911795                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6911795                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6911795                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6911795                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5454348                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5454348                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5454348                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5454348                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 467015110753                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 467015110753                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 467015110753                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 467015110753                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12366143                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12366143                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12366143                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12366143                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.441071                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.441071                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.441071                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.441071                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85622.536507                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85622.536507                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85622.536507                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85622.536507                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1551443                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4207059                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19349                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          46475                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.182077                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.523055                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       497024                       # number of writebacks
system.cpu2.dcache.writebacks::total           497024                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4953924                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4953924                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4953924                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4953924                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500424                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500424                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500424                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500424                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55403170487                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55403170487                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55403170487                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55403170487                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040467                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040467                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040467                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040467                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110712.456811                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110712.456811                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110712.456811                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110712.456811                       # average overall mshr miss latency
system.cpu2.dcache.replacements                497024                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5476845                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5476845                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4690674                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4690674                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 407625171000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 407625171000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10167519                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10167519                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.461339                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.461339                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86901.193944                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86901.193944                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4301693                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4301693                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       388981                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       388981                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43385610000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43385610000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038257                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038257                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111536.578907                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111536.578907                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1434950                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1434950                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       763674                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       763674                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  59389939753                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59389939753                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198624                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198624                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.347342                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.347342                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77768.707266                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77768.707266                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       652231                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       652231                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111443                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111443                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12017560487                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12017560487                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050688                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050688                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107835.938435                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107835.938435                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18451                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18451                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          686                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          686                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     21230500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     21230500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        19137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035847                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035847                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 30948.250729                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30948.250729                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          539                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          539                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.028165                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.028165                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 28632.653061                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28632.653061                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17624                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17624                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          779                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          779                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6096500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6096500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18403                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18403                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.042330                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.042330                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7826.059050                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7826.059050                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          764                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          764                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      5403500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5403500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.041515                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.041515                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7072.643979                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7072.643979                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       832000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       832000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       761000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       761000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          640                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            640                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1304                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1304                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12591500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12591500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1944                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1944                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.670782                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.670782                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9656.058282                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9656.058282                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1303                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1303                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     11287500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     11287500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.670267                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.670267                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8662.701458                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8662.701458                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.526876                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7453354                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           501297                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.868140                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.526876                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985215                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985215                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25312519                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25312519                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1004                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          503                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    16422882.703777                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   31329101.839375                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          503    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    203173000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            503                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37182326500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8260710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5915406                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5915406                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5915406                       # number of overall hits
system.cpu3.icache.overall_hits::total        5915406                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16493                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16493                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16493                       # number of overall misses
system.cpu3.icache.overall_misses::total        16493                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1069250999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1069250999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1069250999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1069250999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5931899                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5931899                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5931899                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5931899                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002780                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002780                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002780                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002780                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64830.594737                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64830.594737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64830.594737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64830.594737                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2928                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    83.657143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15540                       # number of writebacks
system.cpu3.icache.writebacks::total            15540                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          953                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          953                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          953                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          953                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15540                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15540                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15540                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15540                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    991332500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    991332500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    991332500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    991332500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002620                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002620                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002620                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002620                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63792.310167                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63792.310167                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63792.310167                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63792.310167                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15540                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5915406                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5915406                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16493                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16493                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1069250999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1069250999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5931899                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5931899                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002780                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002780                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64830.594737                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64830.594737                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          953                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          953                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15540                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15540                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    991332500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    991332500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002620                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002620                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63792.310167                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63792.310167                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6538229                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15572                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           419.870858                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11879338                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11879338                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5924761                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5924761                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5924761                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5924761                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5604604                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5604604                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5604604                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5604604                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 486652462598                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 486652462598                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 486652462598                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 486652462598                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11529365                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11529365                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11529365                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11529365                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.486116                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.486116                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.486116                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.486116                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86830.838111                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86830.838111                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86830.838111                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86830.838111                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1593826                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5653382                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            20253                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          61656                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    78.695798                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.692325                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496718                       # number of writebacks
system.cpu3.dcache.writebacks::total           496718                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5104340                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5104340                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5104340                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5104340                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       500264                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       500264                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       500264                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       500264                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55970304944                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55970304944                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55970304944                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55970304944                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043390                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043390                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043390                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043390                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 111881.536437                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111881.536437                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 111881.536437                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111881.536437                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496718                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4710612                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4710612                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4806403                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4806403                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 422107987000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 422107987000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9517015                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9517015                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.505033                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.505033                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87822.013052                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87822.013052                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4417666                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4417666                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388737                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388737                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43463718000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43463718000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040847                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040847                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111807.515107                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111807.515107                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1214149                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1214149                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       798201                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       798201                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  64544475598                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  64544475598                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012350                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012350                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.396651                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.396651                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80862.433896                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80862.433896                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       686674                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       686674                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111527                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111527                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12506586944                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12506586944                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055421                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055421                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 112139.544182                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 112139.544182                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        19109                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19109                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          801                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          801                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     30015000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     30015000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.040231                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.040231                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 37471.910112                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 37471.910112                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          626                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          626                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     19803500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     19803500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.031441                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.031441                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31634.984026                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31634.984026                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18275                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18275                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          725                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          725                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5655500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5655500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        19000                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19000                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.038158                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.038158                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7800.689655                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7800.689655                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          710                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          710                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5020500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5020500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.037368                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.037368                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7071.126761                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7071.126761                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       976000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       976000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       901000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       901000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          652                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            652                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1350                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1350                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     14363997                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     14363997                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2002                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2002                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.674326                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.674326                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10639.997778                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10639.997778                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1349                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1349                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13013997                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13013997                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.673826                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.673826                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9647.143810                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9647.143810                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.300115                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6468015                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           501132                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.906809                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.300115                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.978129                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978129                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23641661                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23641661                       # Number of data accesses
system.cpu0.numPwrStateTransitions                426                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          213                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3426509.389671                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10941101.792825                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          213    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     84855500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            213                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    44713190000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    729846500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4638892                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4638892                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4638892                       # number of overall hits
system.cpu0.icache.overall_hits::total        4638892                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77632                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77632                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77632                       # number of overall misses
system.cpu0.icache.overall_misses::total        77632                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5361807496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5361807496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5361807496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5361807496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4716524                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4716524                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4716524                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4716524                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016460                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016460                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016460                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016460                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69066.976195                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69066.976195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69066.976195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69066.976195                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        20863                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              272                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    76.702206                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72397                       # number of writebacks
system.cpu0.icache.writebacks::total            72397                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5230                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5230                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5230                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5230                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72402                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72402                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72402                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72402                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4987489496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4987489496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4987489496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4987489496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015351                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015351                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015351                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015351                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68886.073534                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68886.073534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68886.073534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68886.073534                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72397                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4638892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4638892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77632                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77632                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5361807496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5361807496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4716524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4716524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016460                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016460                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69066.976195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69066.976195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5230                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5230                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72402                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72402                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4987489496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4987489496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015351                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015351                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68886.073534                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68886.073534                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.992810                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4712745                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72433                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.063507                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.992810                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999775                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999775                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9505449                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9505449                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7758779                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7758779                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7758779                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7758779                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5595386                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5595386                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5595386                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5595386                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 481334718910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 481334718910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 481334718910                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 481334718910                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13354165                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13354165                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13354165                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13354165                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.418999                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.418999                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.418999                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.418999                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86023.505601                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86023.505601                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86023.505601                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86023.505601                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3013096                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2732465                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            49750                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29771                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.564744                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.782775                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       550384                       # number of writebacks
system.cpu0.dcache.writebacks::total           550384                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5042339                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5042339                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5042339                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5042339                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       553047                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       553047                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       553047                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       553047                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60404139206                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60404139206                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60404139206                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60404139206                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041414                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041414                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041414                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041414                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109220.625383                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109220.625383                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109220.625383                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109220.625383                       # average overall mshr miss latency
system.cpu0.dcache.replacements                550384                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6008728                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6008728                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4575863                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4575863                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 399140141000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 399140141000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10584591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10584591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.432314                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.432314                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87227.292644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87227.292644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4171295                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4171295                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       404568                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       404568                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44498955500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44498955500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109991.288238                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109991.288238                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1750051                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1750051                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1019523                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1019523                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  82194577910                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  82194577910                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2769574                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2769574                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.368115                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.368115                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80620.621516                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80620.621516                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       871044                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       871044                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148479                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148479                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15905183706                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15905183706                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 107120.762572                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 107120.762572                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        17044                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17044                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1119                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1119                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     22738500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     22738500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.061609                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.061609                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20320.375335                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20320.375335                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          884                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          884                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          235                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          235                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2932000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2932000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012938                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012938                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12476.595745                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12476.595745                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        16039                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16039                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1466                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1466                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18132500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18132500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17505                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17505                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.083748                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.083748                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12368.690314                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12368.690314                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1456                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1456                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16682500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16682500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.083176                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.083176                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11457.760989                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11457.760989                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        35500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        35500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1397                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1397                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          801                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          801                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10568500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10568500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2198                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2198                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.364422                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.364422                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13194.132335                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13194.132335                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9767500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9767500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363967                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363967                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12209.375000                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12209.375000                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.932379                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8349373                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           553028                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.097559                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.932379                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997887                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997887                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27337058                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27337058                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15871                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               12282                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7115                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6077                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                7469                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5733                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                7122                       # number of demand (read+write) hits
system.l2.demand_hits::total                    66910                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15871                       # number of overall hits
system.l2.overall_hits::.cpu0.data              12282                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5241                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7115                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6077                       # number of overall hits
system.l2.overall_hits::.cpu2.data               7469                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5733                       # number of overall hits
system.l2.overall_hits::.cpu3.data               7122                       # number of overall hits
system.l2.overall_hits::total                   66910                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            537292                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            486749                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9648                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            490079                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            490167                       # number of demand (read+write) misses
system.l2.demand_misses::total                2090841                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56526                       # number of overall misses
system.l2.overall_misses::.cpu0.data           537292                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10573                       # number of overall misses
system.l2.overall_misses::.cpu1.data           486749                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9648                       # number of overall misses
system.l2.overall_misses::.cpu2.data           490079                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9807                       # number of overall misses
system.l2.overall_misses::.cpu3.data           490167                       # number of overall misses
system.l2.overall_misses::total               2090841                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4693018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59362156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    964735000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54035045500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    870668000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54512825500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    892674500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55081556500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230412679000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4693018000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59362156000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    964735000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54035045500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    870668000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54512825500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    892674500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55081556500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230412679000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72397                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          549574                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          493864                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15725                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497548                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497289                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2157751                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72397                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         549574                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         493864                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15725                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497548                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497289                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2157751                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.780778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.977652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.668585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.985593                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.613545                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.984988                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.631081                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.985678                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968991                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.780778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.977652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.668585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.985593                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.613545                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.984988                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.631081                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.985678                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968991                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83024.059725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110483.975194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91245.152748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111012.134591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90243.366501                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111232.730845                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91024.217396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112373.041229                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110200.956936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83024.059725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110483.975194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91245.152748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111012.134591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90243.366501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111232.730845                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91024.217396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112373.041229                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110200.956936                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              929631                       # number of writebacks
system.l2.writebacks::total                    929631                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            241                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4420                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            903                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            892                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4369                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            816                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17380                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           241                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4420                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           903                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           892                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4369                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           816                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17380                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       537051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       485846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       489187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       489351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2073461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       537051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       485846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       489187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       489351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2073461                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4042730004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  53972108003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    525549506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49094764502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    445182007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49542525002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    470831003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50115583003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208209273030                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4042730004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  53972108003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    525549506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49094764502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    445182007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49542525002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    470831003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50115583003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 208209273030                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.762324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.977213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.389086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.983765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.333545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.983196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.349936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.984037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.960936                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.762324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.977213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.389086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.983765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.333545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.983196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.349936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.984037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.960936                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73251.132524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100497.174389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85413.539087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101050.053931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84877.408389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101275.228087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86581.648216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102412.344111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100416.295763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73251.132524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100497.174389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85413.539087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101050.053931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84877.408389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101275.228087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86581.648216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102412.344111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100416.295763                       # average overall mshr miss latency
system.l2.replacements                        4069337                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938844                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938844                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1157237                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1157237                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1157237                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1157237                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             184                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             108                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             134                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  440                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           163                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           150                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                593                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1704000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       383500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       154000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       244500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2486000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          347                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          284                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1033                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.912500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.469741                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.553719                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.528169                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.574056                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11671.232877                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2352.760736                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1149.253731                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         1630                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4192.242833                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          160                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           589                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2942500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3261000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2697000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3032000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11932500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.912500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.461095                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.553719                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.524648                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.570184                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20154.109589                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20381.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20126.865672                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20348.993289                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20258.913413                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           153                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           110                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                388                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          374                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           96                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           82                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              616                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1799500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       545000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       328000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       419000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3091500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          527                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          174                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          154                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1004                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.709677                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.367816                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.644295                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.532468                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.613546                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4811.497326                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  8515.625000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3416.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5109.756098                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5018.668831                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          374                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           96                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           82                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          615                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7490500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1292000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1911999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1648499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12342998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.709677                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.362069                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.644295                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.532468                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.612550                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20028.074866                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20507.936508                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19916.656250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20103.646341                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20069.915447                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1917                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              917                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5115                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145591                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              474146                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15637870500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11840340500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11827594500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12317502500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51623308000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            479261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.987004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.989570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.989832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107409.596060                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108272.360251                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107930.779760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112372.642843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108876.396722                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       145591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         474145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14181960001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10746733500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10731744500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11221372001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46881810002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.987004                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991675                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.989570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.989832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97409.592633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98272.920553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97930.779760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102372.638291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98876.525118                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15871                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6077                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9648                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            86554                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4693018000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    964735000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    870668000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    892674500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7421095500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.780778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.668585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.613545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.631081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.724447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83024.059725                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91245.152748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90243.366501                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91024.217396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85739.486332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1336                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4420                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4403                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4369                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14528                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5245                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72026                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4042730004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    525549506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    445182007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    470831003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5484292520                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.762324                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.389086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.333545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.349936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.602849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73251.132524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85413.539087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84877.408389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86581.648216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76143.233277                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        10365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         6314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         5996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       391701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       377392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       380494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       380554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1530141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43724285500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42194705000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42685231000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42764054000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171368275500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       402066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       383590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       386808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1559014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.974221                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.983842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.983677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.984488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.981480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111626.688469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111806.039874                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112183.716432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112373.155978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111995.087708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          241                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          902                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          892                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          816                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2851                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       391460                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       376490                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       379602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       379738                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1527290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39790148002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38348031002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38810780502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38894211002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 155843170508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.973621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.981491                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.981371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.982377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.979651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101645.501461                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101856.705363                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102240.716598                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102423.805366                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102039.017153                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           61                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                76                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              48                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           65                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.061538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.600000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.760000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.842105                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.387097                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           48                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        77500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       175500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       368500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       311000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       932500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.061538                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.760000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.842105                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.387097                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19394.736842                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19427.083333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                     4237597                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4069477                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.041312                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.810243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.598821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.836145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.183542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.075187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.146977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.220752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.145850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.982413                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.481410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.138065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.110550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.112824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.109100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 140261349                       # Number of tag accesses
system.l2.tags.data_accesses                140261349                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3532160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34367104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        393792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31094080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        335680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31307968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        348032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31318400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          132697216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3532160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       393792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       335680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       348032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4609664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59496384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59496384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         536986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         485845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         489187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         489350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2073394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       929631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             929631                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         77727200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        756267773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8665618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        684243008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          7386830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        688949736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          7658643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        689179298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2920078107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     77727200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8665618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      7386830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      7658643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        101438292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1309251947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1309251947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1309251947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        77727200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       756267773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8665618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       684243008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         7386830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       688949736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         7658643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       689179298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4229330054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    533676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    485013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    488297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    488558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000100833750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56749                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56749                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3868792                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876263                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2073395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     929631                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2073395                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   929631                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5824                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1551                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            125712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            147655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            129684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           137735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           122686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56653                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83547254750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10337855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122314211000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40408.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59158.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1195233                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  846822                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2073395                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               929631                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  296503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  384784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  399166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  355078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  264630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  167649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   97430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   53813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       953588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    201.052060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.615682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.695723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       494343     51.84%     51.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       316426     33.18%     85.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16012      1.68%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11182      1.17%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9119      0.96%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7620      0.80%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6367      0.67%     90.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5453      0.57%     90.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        87066      9.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       953588                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.432166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.136033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.608878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2626      4.63%      4.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         28860     50.86%     55.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         11471     20.21%     75.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          6254     11.02%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3309      5.83%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2120      3.74%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1247      2.20%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          499      0.88%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          109      0.19%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           71      0.13%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           38      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           44      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           33      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           34      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           21      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.315151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.234758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50934     89.75%     89.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1026      1.81%     91.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1166      2.05%     93.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1103      1.94%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1024      1.80%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              613      1.08%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              384      0.68%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              268      0.47%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              119      0.21%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               50      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               30      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56749                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              132324544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  372736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59397120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               132697280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59496384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2911.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1307.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2920.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1309.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45443020000                       # Total gap between requests
system.mem_ctrls.avgGap                      15132.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3532224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34155264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       393792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31040832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       335680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31251008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       348032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31267712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59397120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 77728608.650524482131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 751606112.412844657898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8665618.108508219942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 683071255.592702269554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 7386830.323277362622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 687696298.639726758003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 7658643.145468503237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 688063879.710150957108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1307067585.591469049454                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       536986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       485845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       489187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5438                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       489350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       929631                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1761639000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31732510500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    268960500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28974444500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    226189000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29279127500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    243992250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29827347750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1177989802000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31918.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59093.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43712.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59637.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43124.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59852.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44868.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60952.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1267158.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3387480180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1800480825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7241073840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2409849540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3587039040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20445005100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        233280000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39104208525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        860.510466                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    331571750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1517360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43594104750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3421195260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1818385635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7521383100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2434728060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3587039040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20438027160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239156160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39459914415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        868.337978                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    343186500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1517360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43582490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                900                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          451                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12799031.042129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   17204816.286278                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          451    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     72223000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            451                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39670673500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5772363000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4550839                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4550839                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4550839                       # number of overall hits
system.cpu1.icache.overall_hits::total        4550839                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16684                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16684                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16684                       # number of overall misses
system.cpu1.icache.overall_misses::total        16684                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1130707500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1130707500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1130707500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1130707500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4567523                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4567523                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4567523                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4567523                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003653                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003653                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003653                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003653                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67771.967154                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67771.967154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67771.967154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67771.967154                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2207                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.078947                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15814                       # number of writebacks
system.cpu1.icache.writebacks::total            15814                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          870                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          870                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          870                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          870                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15814                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15814                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15814                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15814                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1057902000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1057902000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1057902000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1057902000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003462                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003462                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003462                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003462                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66896.547363                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66896.547363                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66896.547363                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66896.547363                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15814                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4550839                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4550839                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16684                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16684                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1130707500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1130707500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4567523                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4567523                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003653                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003653                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67771.967154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67771.967154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          870                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          870                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15814                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15814                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1057902000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1057902000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66896.547363                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66896.547363                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4999763                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15846                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           315.522088                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9150860                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9150860                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7361501                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7361501                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7361501                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7361501                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5309102                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5309102                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5309102                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5309102                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 454230910026                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 454230910026                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 454230910026                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 454230910026                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12670603                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12670603                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12670603                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12670603                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.419009                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.419009                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.419009                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.419009                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85557.013225                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85557.013225                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85557.013225                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85557.013225                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1512950                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2665705                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18864                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          28905                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.203032                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.222972                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       493063                       # number of writebacks
system.cpu1.dcache.writebacks::total           493063                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4812594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4812594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4812594                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4812594                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       496508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       496508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       496508                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       496508                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54904018957                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54904018957                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54904018957                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54904018957                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039186                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039186                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039186                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039186                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110580.330945                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110580.330945                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110580.330945                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110580.330945                       # average overall mshr miss latency
system.cpu1.dcache.replacements                493063                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5776351                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5776351                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4532543                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4532543                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 392773227500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 392773227500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10308894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10308894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.439673                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.439673                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86656.260625                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86656.260625                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4147016                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4147016                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       385527                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       385527                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42879261500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42879261500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037398                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037398                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111222.460424                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111222.460424                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1585150                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1585150                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       776559                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       776559                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  61457682526                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  61457682526                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2361709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2361709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.328812                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.328812                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79141.034391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79141.034391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       665578                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       665578                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       110981                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       110981                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12024757457                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12024757457                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.046992                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046992                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108349.694605                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108349.694605                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16555                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16555                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          717                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          717                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28469500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28469500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.041512                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.041512                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39706.415621                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39706.415621                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          184                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          184                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          533                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          533                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     20255500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     20255500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030859                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030859                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 38002.814259                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38002.814259                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        15760                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15760                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          789                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          789                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5788500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5788500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16549                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16549                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.047677                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.047677                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7336.501901                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7336.501901                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          777                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          777                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5093500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5093500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.046951                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.046951                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6555.341055                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6555.341055                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1096000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1096000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1014000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1014000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          664                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            664                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1228                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1228                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14875000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14875000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1892                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1892                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.649049                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.649049                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12113.192182                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12113.192182                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1228                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1228                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13647000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13647000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.649049                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.649049                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11113.192182                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11113.192182                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.423760                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7895811                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           497285                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.877839                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.423760                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25909890                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25909890                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45443036500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1689215                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1868475                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1217820                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3139706                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4577                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3473                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8050                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          234                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          234                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           482518                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          482519                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119480                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1569749                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          124                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          124                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1656258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1486538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1498057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1497447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6496732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9266816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70397376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2024192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63163264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2012800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63652608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1989120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63616448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276122624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4089580                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60407104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6249492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.360945                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.551867                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4143054     66.29%     66.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2023542     32.38%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31742      0.51%     99.18% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  35922      0.57%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  15232      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6249492                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4325117412                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         753354899                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25807881                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         753108559                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25512092                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         830923388                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109308475                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         747361975                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25961420                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
