# Open-Verilog
**Well organized Verilog codes can be integrated to any project**

* ip_fifo_ctrl_rtl.v: Sync/Async FIFO controller.

* ip_sincos_gen_rtl.v: Sine, Cosine function generator by single-stage Modified CORDIC method.

* gm_curve_rtl.v: Gamma correction and user defined curve. Bending strength of the curve is adjustable by 16 index.

![image](https://github.com/silicon-optronics-inc/Open-Verilog/blob/master/doc/gamma1.png)
![image](https://github.com/silicon-optronics-inc/Open-Verilog/blob/master/doc/gamma2.png)
