Flow report for and_gate
Thu Apr 24 11:08:04 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------------+
; Flow Summary                                                                           ;
+---------------------------------+------------------------------------------------------+
; Flow Status                     ; EDA Netlist Writer Failed - Thu Apr 24 11:08:04 2025 ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition       ;
; Revision Name                   ; and_gate                                             ;
; Top-level Entity Name           ; and_gate                                             ;
; Family                          ; Cyclone V                                            ;
; Device                          ; 5CGXFC7C7F23C8                                       ;
; Timing Models                   ; Final                                                ;
; Logic utilization (in ALMs)     ; N/A                                                  ;
; Total registers                 ; 0                                                    ;
; Total pins                      ; 3                                                    ;
; Total virtual pins              ; 0                                                    ;
; Total block memory bits         ; 0                                                    ;
; Total DSP Blocks                ; 0                                                    ;
; Total HSSI RX PCSs              ; 0                                                    ;
; Total HSSI PMA RX Deserializers ; 0                                                    ;
; Total HSSI TX PCSs              ; 0                                                    ;
; Total HSSI PMA TX Serializers   ; 0                                                    ;
; Total PLLs                      ; 0                                                    ;
; Total DLLs                      ; 0                                                    ;
+---------------------------------+------------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/24/2025 10:57:23 ;
; Main task         ; Compilation         ;
; Revision Name     ; and_gate            ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 18016949796052.174547244307036         ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (Verilog)            ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:30     ; 1.0                     ; 4832 MB             ; 00:01:02                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4731 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4746 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4731 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4746 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4731 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4731 MB             ; 00:00:01                           ;
; Total                ; 00:00:35     ; --                      ; --                  ; 00:01:08                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; Ved              ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ved              ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ved              ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ved              ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ved              ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ved              ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ved              ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off and_gate -c and_gate --vector_source=D:/edu/fpga_lab/quartus/test/Waveform.vwf --testbench_file=D:/edu/fpga_lab/quartus/test/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/edu/fpga_lab/quartus/test/simulation/qsim/ and_gate -c and_gate
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off and_gate -c and_gate --vector_source=D:/edu/fpga_lab/quartus/test/Waveform.vwf --testbench_file=D:/edu/fpga_lab/quartus/test/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/edu/fpga_lab/quartus/test/simulation/qsim/ and_gate -c and_gate
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off and_gate -c and_gate --vector_source=D:/edu/fpga_lab/quartus/test/Waveform.vwf --testbench_file=D:/edu/fpga_lab/quartus/test/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=D:/edu/fpga_lab/quartus/test/simulation/qsim/ and_gate -c and_gate



