/*
 * Generated by Digital. Don't modify this file!
 * Any changes will be lost if this file is regenerated.
 */

// generates control signals for execution cycles (created by Digital from truth table)
module execPLA (
  input IR3,
  input IR2,
  input IR1,
  input IR0,
  input imm,
  output selImm,
  output selConst,
  output sub,
  output logic,
  output aPC,
  output lowImm,
  output rd,
  output wr,
  output we,
  output sign,
  output word,
  output selRd,
  output slt
);
  wire s0;
  wire s1;
  wire s2;
  wire s3;
  assign logic = (IR2 & IR3);
  assign s3 = ~ IR3;
  assign s2 = ~ IR2;
  assign s1 = ~ IR1;
  assign s0 = ~ IR0;
  assign selImm = ((s0 & s1 & s2) | (s1 & s3) | (IR2 & s3) | (IR3 & imm));
  assign selConst = (s2 & s3);
  assign sub = (IR1 & s2);
  assign aPC = (IR0 & s1 & s2 & s3);
  assign lowImm = (IR1 & s3);
  assign rd = ((s0 & s1 & s2) | (s1 & IR2 & s3));
  assign wr = (IR1 & IR2 & s3);
  assign we = (s1 | IR3);
  assign selRd = ((s0 & s1 & s2) | (IR2 & s3));
  assign slt = (IR0 & IR1 & s2);
  assign sign = IR2;
  assign word = IR0;
endmodule
