-----------------------------------------------
version_1
-----------------------------------------------
reference others code https://www.cnblogs.com/kingstacker/p/9944259.html
has some bugs about parameter and port get

-----------------------------------------------
version_2
-----------------------------------------------
reference others code https://www.cnblogs.com/moluoqishi/p/11332152.html
has some bugs about comments process and port width process

-----------------------------------------------
version_3
-----------------------------------------------
reference others code https://github.com/sunzhengyuan/auto_simulate/tree/master/testbench_gen_sw and has some change
has some bugs about logic port and multi modules process

-----------------------------------------------
auto_instance
-----------------------------------------------
combine all the code above version 1-3 
and fix some bugs 
try to auto instance verilog correct