#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001e4fdc2b5c0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale 0 0;
v000001e4fdc33140_0 .var "DATA1", 7 0;
v000001e4fdc33460_0 .var "DATA2", 7 0;
v000001e4fdc338c0_0 .net "RESULT", 7 0, v000001e4fdc32b00_0;  1 drivers
v000001e4fdc33500_0 .var "SELECT", 2 0;
S_000001e4fdc3d470 .scope module, "ALU" "alu" 2 9, 3 5 0, S_000001e4fdc2b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v000001e4fdc33640_0 .net "DATA1", 7 0, v000001e4fdc33140_0;  1 drivers
v000001e4fdc336e0_0 .net "DATA2", 7 0, v000001e4fdc33460_0;  1 drivers
v000001e4fdc33280_0 .net "RESULT", 7 0, v000001e4fdc32b00_0;  alias, 1 drivers
v000001e4fdc33320_0 .net "SELECT", 0 2, v000001e4fdc33500_0;  1 drivers
v000001e4fdc330a0_0 .net "add_result", 7 0, L_000001e4fdc32d80;  1 drivers
v000001e4fdc32ce0_0 .net "and_result", 7 0, L_000001e4fdc2ab50;  1 drivers
v000001e4fdc32ec0_0 .net "forward_result", 7 0, L_000001e4fdc2ad80;  1 drivers
v000001e4fdc32f60_0 .net "or_result", 7 0, L_000001e4fdc2b170;  1 drivers
S_000001e4fdc3d600 .scope module, "alu_add" "ALU_ADD" 3 14, 3 35 0, S_000001e4fdc3d470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001e4fdc2b750_0 .net "DATA1", 7 0, v000001e4fdc33140_0;  alias, 1 drivers
v000001e4fdc3d790_0 .net "DATA2", 7 0, v000001e4fdc33460_0;  alias, 1 drivers
v000001e4fdc3d830_0 .net "RESULT", 7 0, L_000001e4fdc32d80;  alias, 1 drivers
L_000001e4fdc32d80 .delay 8 (2,2,2) L_000001e4fdc32d80/d;
L_000001e4fdc32d80/d .arith/sum 8, v000001e4fdc33140_0, v000001e4fdc33460_0;
S_000001e4fdc38fa0 .scope module, "alu_and" "ALU_AND" 3 15, 3 46 0, S_000001e4fdc3d470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001e4fdc2ab50/d .functor AND 8, v000001e4fdc33140_0, v000001e4fdc33460_0, C4<11111111>, C4<11111111>;
L_000001e4fdc2ab50 .delay 8 (1,1,1) L_000001e4fdc2ab50/d;
v000001e4fdc39130_0 .net "DATA1", 7 0, v000001e4fdc33140_0;  alias, 1 drivers
v000001e4fdc391d0_0 .net "DATA2", 7 0, v000001e4fdc33460_0;  alias, 1 drivers
v000001e4fdc39270_0 .net "RESULT", 7 0, L_000001e4fdc2ab50;  alias, 1 drivers
S_000001e4fdaace20 .scope module, "alu_forward" "ALU_FORWARD" 3 13, 3 24 0, S_000001e4fdc3d470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001e4fdc2ad80/d .functor BUFZ 8, v000001e4fdc33460_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e4fdc2ad80 .delay 8 (1,1,1) L_000001e4fdc2ad80/d;
v000001e4fdc39310_0 .net "DATA2", 7 0, v000001e4fdc33460_0;  alias, 1 drivers
v000001e4fdaacfb0_0 .net "RESULT", 7 0, L_000001e4fdc2ad80;  alias, 1 drivers
S_000001e4fdaad050 .scope module, "alu_or" "ALU_OR" 3 16, 3 57 0, S_000001e4fdc3d470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001e4fdc2b170/d .functor OR 8, v000001e4fdc33140_0, v000001e4fdc33460_0, C4<00000000>, C4<00000000>;
L_000001e4fdc2b170 .delay 8 (1,1,1) L_000001e4fdc2b170/d;
v000001e4fdaad1e0_0 .net "DATA1", 7 0, v000001e4fdc33140_0;  alias, 1 drivers
v000001e4fdaae2f0_0 .net "DATA2", 7 0, v000001e4fdc33460_0;  alias, 1 drivers
v000001e4fdc33a00_0 .net "RESULT", 7 0, L_000001e4fdc2b170;  alias, 1 drivers
S_000001e4fdaae390 .scope module, "mux" "MUX" 3 18, 3 68 0, S_000001e4fdc3d470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /OUTPUT 8 "RESULT";
    .port_info 5 /INPUT 3 "SELECT";
v000001e4fdc32b00_0 .var "RESULT", 7 0;
v000001e4fdc32ba0_0 .net "SELECT", 2 0, v000001e4fdc33500_0;  alias, 1 drivers
v000001e4fdc32c40_0 .net "add_result", 7 0, L_000001e4fdc32d80;  alias, 1 drivers
v000001e4fdc33000_0 .net "and_result", 7 0, L_000001e4fdc2ab50;  alias, 1 drivers
v000001e4fdc333c0_0 .net "forward_result", 7 0, L_000001e4fdc2ad80;  alias, 1 drivers
v000001e4fdc331e0_0 .net "or_result", 7 0, L_000001e4fdc2b170;  alias, 1 drivers
E_000001e4fdc28a00/0 .event anyedge, v000001e4fdc32ba0_0, v000001e4fdc33a00_0, v000001e4fdc39270_0, v000001e4fdc3d830_0;
E_000001e4fdc28a00/1 .event anyedge, v000001e4fdaacfb0_0;
E_000001e4fdc28a00 .event/or E_000001e4fdc28a00/0, E_000001e4fdc28a00/1;
    .scope S_000001e4fdaae390;
T_0 ;
    %wait E_000001e4fdc28a00;
    %load/vec4 v000001e4fdc32ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e4fdc32b00_0, 0, 8;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000001e4fdc333c0_0;
    %store/vec4 v000001e4fdc32b00_0, 0, 8;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000001e4fdc32c40_0;
    %store/vec4 v000001e4fdc32b00_0, 0, 8;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001e4fdc33000_0;
    %store/vec4 v000001e4fdc32b00_0, 0, 8;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001e4fdc331e0_0;
    %store/vec4 v000001e4fdc32b00_0, 0, 8;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e4fdc2b5c0;
T_1 ;
    %vpi_call 2 12 "$monitor", $time, " %d - %d  %d = %d", v000001e4fdc33500_0, v000001e4fdc33140_0, v000001e4fdc33460_0, v000001e4fdc338c0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001e4fdc2b5c0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e4fdc33140_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e4fdc33460_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e4fdc33500_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001e4fdc33140_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001e4fdc33460_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e4fdc33460_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001e4fdc33460_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e4fdc33500_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001e4fdc33140_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001e4fdc33460_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001e4fdc33460_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001e4fdc33140_0, 0, 8;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./alu.v";
