<html><body><samp><pre>
<!@TC:1495998882>
#Build: Synplify Pro L-2016.09L-1, Build 147R, Mar  7 2017
#install: F:\Program Files\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-ITXS

# Sun May 28 22:14:42 2017

#Implementation: default_impl

<a name=compilerReport23></a>Synopsys HDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017</a>
@N: : <!@TM:1495998882> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport24></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017</a>
@N: : <!@TM:1495998882> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: : <!@TM:1495998882> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1495998882> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"F:\Program Files\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"F:\Program Files\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"F:\Program Files\lscc\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"F:\Program Files\lscc\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"F:\Program Files\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"F:\Program Files\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\embedded\FPGA projects\example1\top.sv" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:1:7:1:10:@N:CG364:@XP_MSG">top.sv(1)</a><!@TM:1495998882> | Synthesizing module top in library work.

@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@N:CL189:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Register bit counter_0_ is always 0.
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_2_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_3_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_4_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_5_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_6_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_7_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_8_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_9_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_10_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_11_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_12_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_13_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_14_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_15_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_16_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_17_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_18_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL169:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Pruning unused register counter_1_. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL154:@XP_HELP">CL154</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL154:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Clock on register counter_19_ tied to a constant</font>
<font color=#A52A2A>@W:<a href="@W:CL154:@XP_HELP">CL154</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL154:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Clock on register counter_20_ tied to a constant</font>
<font color=#A52A2A>@W:<a href="@W:CL154:@XP_HELP">CL154</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL154:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Clock on register counter_21_ tied to a constant</font>
<font color=#A52A2A>@W:<a href="@W:CL154:@XP_HELP">CL154</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:12:1:12:10:@W:CL154:@XP_MSG">top.sv(12)</a><!@TM:1495998882> | Clock on register counter_22_ tied to a constant</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:3:7:3:10:@N:CL159:@XP_MSG">top.sv(3)</a><!@TM:1495998882> | Input CLK is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 28 22:14:42 2017

###########################################################]
<a name=compilerReport25></a>Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017</a>
@N: : <!@TM:1495998882> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 28 22:14:42 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 28 22:14:42 2017

###########################################################]

@A: : <!@TM:1495998882> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport26_head></a>Linked File: <a href="C:\embedded\FPGA projects\example1\default_impl\synlog\default_impl_multi_srs_gen.srr:@XP_FILE">default_impl_multi_srs_gen.srr</a>

@A: : <!@TM:1495998882> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
<a name=mapperReport27_head></a>Linked File: <a href="C:\embedded\FPGA projects\example1\default_impl\synlog\default_impl_premap.srr:@XP_FILE">default_impl_premap.srr</a>
Map & Optimize Report

# Sun May 28 22:14:42 2017

<a name=mapperReport29></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1495998883> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1495998883> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1495998883> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1495998883> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


<a name=clockReport30></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base C:\embedded\FPGA projects\example1\default_impl\synwork\default_impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1495998883> | Writing EDF file: C:\embedded\FPGA projects\example1\default_impl\default_impl.edn 
L-2016.09L-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1495998883> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)



<a name=timingReport31></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun May 28 22:14:43 2017
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1495998883> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1495998883> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary32></a>Performance Summary</a>
*******************


Worst slack in design: NA






<a name=clockRelationships33></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo34></a>Interface Information </a>
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

---------------------------------------
<a name=resourceUsage35></a>Resource Usage Report</a>
Part: lcmxo2_7000he-4

Register bits: 0 of 6864 (0%)
PIC Latch:       0
I/O cells:       4


Details:
GSR:            1
OB:             4
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 28 22:14:43 2017

###########################################################]

</pre></samp></body></html>
