Just a bunch of modules I've coded up using Verilog in my spare time.
