git clone --depth 1 --no-tags https://github.com/OmarBadr108/shift_register.git f:/verilog_sva_gh_scraper/data/full_repos/637360557
git clone --depth 1 --no-tags https://github.com/terencendabereye/mcp_23.git f:/verilog_sva_gh_scraper/data/full_repos/639024161
git clone --depth 1 --no-tags https://github.com/2201412072/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/640931482
git clone --depth 1 --no-tags https://github.com/obosticco/circuit_design.git f:/verilog_sva_gh_scraper/data/full_repos/641032932
git clone --depth 1 --no-tags https://github.com/am07127/CALabFinalproject-db07098-am07127-sk07743.git f:/verilog_sva_gh_scraper/data/full_repos/639552491
git clone --depth 1 --no-tags https://github.com/binh2401arsenal/100days-.git f:/verilog_sva_gh_scraper/data/full_repos/639400206
git clone --depth 1 --no-tags https://github.com/tanish1729/Y86-64-Instruction-Set-Architechture.git f:/verilog_sva_gh_scraper/data/full_repos/641860393
git clone --depth 1 --no-tags https://github.com/mymermer/Computer_Organization_Project_2.git f:/verilog_sva_gh_scraper/data/full_repos/641445974
git clone --depth 1 --no-tags https://github.com/iloudaros/CAD-Exercises-and-Project.git f:/verilog_sva_gh_scraper/data/full_repos/635350738
git clone --depth 1 --no-tags https://github.com/suvankarpioneer/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/635188943
git clone --depth 1 --no-tags https://github.com/Areshkew/verilog-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/635108692
git clone --depth 1 --no-tags https://github.com/orpdoji/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/636961355
git clone --depth 1 --no-tags https://github.com/OmarBadr108/sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/637358457
git clone --depth 1 --no-tags https://github.com/DOUDIU/serial_port_router.git f:/verilog_sva_gh_scraper/data/full_repos/637137583
git clone --depth 1 --no-tags https://github.com/oldper/CO_Midterm.git f:/verilog_sva_gh_scraper/data/full_repos/637308415
git clone --depth 1 --no-tags https://github.com/jeo33/HDLBits_solution.git f:/verilog_sva_gh_scraper/data/full_repos/636108063
git clone --depth 1 --no-tags https://github.com/HUANGXinning/divider_5.4.git f:/verilog_sva_gh_scraper/data/full_repos/636089831
git clone --depth 1 --no-tags https://github.com/Mintn1k35/RV32I_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/634764976
git clone --depth 1 --no-tags https://github.com/StepanShimigonov/CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/636279499
git clone --depth 1 --no-tags https://github.com/YihuiCalm/A_Single_Cycle_MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/637280551
git clone --depth 1 --no-tags https://github.com/ycen2111/life_game.git f:/verilog_sva_gh_scraper/data/full_repos/637050711
git clone --depth 1 --no-tags https://github.com/SatyajitMondal27/HDLBits-solutions.git f:/verilog_sva_gh_scraper/data/full_repos/638618200
git clone --depth 1 --no-tags https://github.com/PozhiloyPumba/veryBeBroS.git f:/verilog_sva_gh_scraper/data/full_repos/638612867
git clone --depth 1 --no-tags https://github.com/shaielduque/PRJ0_FINAL.git f:/verilog_sva_gh_scraper/data/full_repos/638060158
git clone --depth 1 --no-tags https://github.com/NextoneX/COlab_source.git f:/verilog_sva_gh_scraper/data/full_repos/636722250
git clone --depth 1 --no-tags https://github.com/yufl935/HDLGen.git f:/verilog_sva_gh_scraper/data/full_repos/637068500
git clone --depth 1 --no-tags https://github.com/Soham-coder/16x16_TPU.git f:/verilog_sva_gh_scraper/data/full_repos/637096371
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/637949182
git clone --depth 1 --no-tags https://github.com/akshay7895/RTL-codes.git f:/verilog_sva_gh_scraper/data/full_repos/638136869
git clone --depth 1 --no-tags https://github.com/taanyarustogi/assembly-and-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/638101027
git clone --depth 1 --no-tags https://github.com/charlieHowcroft/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/638057296
git clone --depth 1 --no-tags https://github.com/LFB90/Verification.git f:/verilog_sva_gh_scraper/data/full_repos/636504181
git clone --depth 1 --no-tags https://github.com/ShamimMSAS7/BRACU-CSE460-Summer_22.git f:/verilog_sva_gh_scraper/data/full_repos/636130990
git clone --depth 1 --no-tags https://github.com/zahrahojati19/Multi-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/636575245
git clone --depth 1 --no-tags https://github.com/rainbow1128/AES-Verilog-Example.git f:/verilog_sva_gh_scraper/data/full_repos/635176054
git clone --depth 1 --no-tags https://github.com/hy134138/BK_ip_lib.git f:/verilog_sva_gh_scraper/data/full_repos/635593332
git clone --depth 1 --no-tags https://github.com/jarodriguezfernandez/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/635250964
git clone --depth 1 --no-tags https://github.com/ahmedtmgouda/DD2_GoogleProj.git f:/verilog_sva_gh_scraper/data/full_repos/642020010
git clone --depth 1 --no-tags https://github.com/kurfurst114514/my-RISC-V_PCPU.git f:/verilog_sva_gh_scraper/data/full_repos/641846252
git clone --depth 1 --no-tags https://github.com/dimasmb/E5-TP2.git f:/verilog_sva_gh_scraper/data/full_repos/642051761
git clone --depth 1 --no-tags https://github.com/0xkr3pt0n/FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/642092744
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/caravel_user_project_cocotb_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/641491425
git clone --depth 1 --no-tags https://github.com/SarathPunnamraju/Rockstar-Verilog-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/639103212
git clone --depth 1 --no-tags https://github.com/lailakhashabaa/Calculator-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/639029520
git clone --depth 1 --no-tags https://github.com/orange-322/My_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/639384073
git clone --depth 1 --no-tags https://github.com/Secure-Embedded-Systems/crypto-asic-oss.git f:/verilog_sva_gh_scraper/data/full_repos/639945475
git clone --depth 1 --no-tags https://github.com/aniket-64/CSE-Bubble-CS220.git f:/verilog_sva_gh_scraper/data/full_repos/640019950
git clone --depth 1 --no-tags https://github.com/JainPromudShreyansh/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/640819111
git clone --depth 1 --no-tags https://github.com/CoditaV22/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/641085110
git clone --depth 1 --no-tags https://github.com/adinavale/tic_tac_toe_ee_277.git f:/verilog_sva_gh_scraper/data/full_repos/639677262
git clone --depth 1 --no-tags https://github.com/amrkhaled122/FPGA-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/640067403
git clone --depth 1 --no-tags https://github.com/juanmicro/fpga-qyf-tm1368.git f:/verilog_sva_gh_scraper/data/full_repos/640520613
git clone --depth 1 --no-tags https://github.com/Ashwin-Rajesh/sky130_test.git f:/verilog_sva_gh_scraper/data/full_repos/640546316
git clone --depth 1 --no-tags https://github.com/shusteven110/ESL_HW3.git f:/verilog_sva_gh_scraper/data/full_repos/640728642
git clone --depth 1 --no-tags https://github.com/Temtem13r/fpga-design.git f:/verilog_sva_gh_scraper/data/full_repos/640563837
git clone --depth 1 --no-tags https://github.com/zahrahojati19/Exponential-Cosh-x.git f:/verilog_sva_gh_scraper/data/full_repos/640765278
git clone --depth 1 --no-tags https://github.com/addsserTop/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/641561848
git clone --depth 1 --no-tags https://github.com/yuli821/5-stage-pipelined-CPU-with-L1-cache-and-branch-prediction.git f:/verilog_sva_gh_scraper/data/full_repos/640645608
git clone --depth 1 --no-tags https://github.com/Hypnotron/iced-potato.git f:/verilog_sva_gh_scraper/data/full_repos/640657703
git clone --depth 1 --no-tags https://github.com/owtlaw6/OC-EdaPlayground-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/634906790
git clone --depth 1 --no-tags https://github.com/kanade9600k/ONC-16.git f:/verilog_sva_gh_scraper/data/full_repos/636747530
git clone --depth 1 --no-tags https://github.com/YihuiCalm/A_Pipeline_MIPS_CPU_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/640017435
git clone --depth 1 --no-tags https://github.com/jhpower901/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/641756700
git clone --depth 1 --no-tags https://github.com/HERMES-GO/PSESI.git f:/verilog_sva_gh_scraper/data/full_repos/636691647
git clone --depth 1 --no-tags https://github.com/Zh0uzZ/cm3_dma.git f:/verilog_sva_gh_scraper/data/full_repos/636271360
git clone --depth 1 --no-tags https://github.com/nlshipp/iverilog-bugs.git f:/verilog_sva_gh_scraper/data/full_repos/636981036
git clone --depth 1 --no-tags https://github.com/JamesYangJian/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/636917423
git clone --depth 1 --no-tags https://github.com/drushani/ComputerOrg..git f:/verilog_sva_gh_scraper/data/full_repos/641252728
git clone --depth 1 --no-tags https://github.com/bigwhites/ObjectRecognition.git f:/verilog_sva_gh_scraper/data/full_repos/638504506
git clone --depth 1 --no-tags https://github.com/BSkim26/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/638507552
git clone --depth 1 --no-tags https://github.com/minsheng0503/ICDC2021_grad.git f:/verilog_sva_gh_scraper/data/full_repos/639475330
git clone --depth 1 --no-tags https://github.com/dorianverna17/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/640184163
git clone --depth 1 --no-tags https://github.com/ATESAM-ABDULLAH/32bit-RiscV-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/640010987
git clone --depth 1 --no-tags https://github.com/KrishnaYadati/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/639999706
git clone --depth 1 --no-tags https://github.com/TechnoDeserter/VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/635681953
git clone --depth 1 --no-tags https://github.com/serega-drakon/Verilog-labs.git f:/verilog_sva_gh_scraper/data/full_repos/635530517
git clone --depth 1 --no-tags https://github.com/zevv/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/637481792
git clone --depth 1 --no-tags https://github.com/CY0807/axi_stream_insert_header_revise.git f:/verilog_sva_gh_scraper/data/full_repos/638728198
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/example-custom-test-harness.git f:/verilog_sva_gh_scraper/data/full_repos/638752871
git clone --depth 1 --no-tags https://github.com/achallawala876/Battle-Tanks-1990.git f:/verilog_sva_gh_scraper/data/full_repos/640727158
git clone --depth 1 --no-tags https://github.com/thesilentline/embedded-sytem-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/640915630
git clone --depth 1 --no-tags https://github.com/akshaymy/comp_arch_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/638056067
git clone --depth 1 --no-tags https://github.com/4Nanai/ADDs_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/641836647
git clone --depth 1 --no-tags https://github.com/Anas-Salah/Cortex-M3-DesignStart-Eval.git f:/verilog_sva_gh_scraper/data/full_repos/635057126
git clone --depth 1 --no-tags https://github.com/el3ctr0-8yt3/Computer-Architecture-Project.git f:/verilog_sva_gh_scraper/data/full_repos/639380786
git clone --depth 1 --no-tags https://github.com/excalibur-kvrv/hdlbit-solutions.git f:/verilog_sva_gh_scraper/data/full_repos/641436250
git clone --depth 1 --no-tags https://github.com/UmarShaikh27/Flappy-Bird.git f:/verilog_sva_gh_scraper/data/full_repos/641765882
git clone --depth 1 --no-tags https://github.com/vageeshmaiya/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/641734045
git clone --depth 1 --no-tags https://github.com/Touchy1999/Computer_Science_Experiments_3.git f:/verilog_sva_gh_scraper/data/full_repos/638992576
git clone --depth 1 --no-tags https://github.com/zh05616/CA_project.git f:/verilog_sva_gh_scraper/data/full_repos/639366020
git clone --depth 1 --no-tags https://github.com/huzaifaj530/CE222-Project.git f:/verilog_sva_gh_scraper/data/full_repos/640222273
git clone --depth 1 --no-tags https://github.com/ccryan/Template_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/642113670
git clone --depth 1 --no-tags https://github.com/tanish1729/4-Bit-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/641840697
git clone --depth 1 --no-tags https://github.com/lukhanyoVena808/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/642010880
git clone --depth 1 --no-tags https://github.com/bogdanovvictor02/clock_on_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/639353148
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-1-xor-verification-Ajsar.git f:/verilog_sva_gh_scraper/data/full_repos/641255302
git clone --depth 1 --no-tags https://github.com/wingxjk/Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/634731032
git clone --depth 1 --no-tags https://github.com/akeboy123/fir.git f:/verilog_sva_gh_scraper/data/full_repos/636313025
git clone --depth 1 --no-tags https://github.com/Isaac6Lorenzo/LabsICOM4215.git f:/verilog_sva_gh_scraper/data/full_repos/635109888
git clone --depth 1 --no-tags https://github.com/SDP-2023/Proyecto3.git f:/verilog_sva_gh_scraper/data/full_repos/635177068
