<!-- Hardware config for netx90_rev1
     HWConfig document version 3.0.19
     Generated by HWConfig tool version 3.0.19
     using peripherals.xml version 3.0.19 for chip type netx90_rev1,netx90 -->

<!--
Structure version: 002
File version:      00
Description:                                                                                                                   
-->

<XIP>
    <Concat address="%%HWC_INFO_ADDRESS%%">
        <!-- FileType -->
        <String>%%HWC_TYPE%%</String>
        <!-- StructVersion -->
        <String>S</String>  <UInt8>2</UInt8>
        <!-- FileVersion -->
        <String>V</String>  <UInt8>0</UInt8>
        <!-- FileText -->
        <String>:</String>  <String>                                                                                                            </String>
    </Concat>
</XIP>

<Options>
<!-- boot order - use intflash only -->
<Option id="bootdev">
    <U08>
        BOOTDEV_INTFLASH0,
        BOOTDEV_NONE,
        BOOTDEV_NONE,
        BOOTDEV_NONE,
        BOOTDEV_NONE,
        BOOTDEV_NONE,
        BOOTDEV_NONE,
        BOOTDEV_NONE 
    </U08>
</Option>
<Option id="padcontrol">
    <U08>
        0x50, <!-- pad: RDY_N                      path: register/pad_ctrl/pad_ctrl_rdy_n -->
        0x50, <!-- pad: RUN_N                      path: register/pad_ctrl/pad_ctrl_run_n -->
        0x00, <!-- pad: MLED0                      path: register/pad_ctrl/pad_ctrl_mled0 -->
        0x00, <!-- pad: MLED1                      path: register/pad_ctrl/pad_ctrl_mled1 -->
        0x00, <!-- pad: MLED2                      path: register/pad_ctrl/pad_ctrl_mled2 -->
        0x00, <!-- pad: MLED3                      path: register/pad_ctrl/pad_ctrl_mled3 -->
        0x50, <!-- pad: COM_IO0                    path: register/pad_ctrl/pad_ctrl_com_io0 -->
        0x50, <!-- pad: COM_IO1                    path: register/pad_ctrl/pad_ctrl_com_io1 -->
        0x50, <!-- pad: COM_IO2                    path: register/pad_ctrl/pad_ctrl_com_io2 -->
        0x50, <!-- pad: COM_IO3                    path: register/pad_ctrl/pad_ctrl_com_io3 -->
        0x50, <!-- pad: UART_RXD                   path: register/pad_ctrl/pad_ctrl_uart_rxd -->
        0x10, <!-- pad: UART_TXD                   path: register/pad_ctrl/pad_ctrl_uart_txd -->
        0x50, <!-- pad: MII0_RXCLK                 path: register/pad_ctrl/pad_ctrl_mii0_rxclk -->
        0x50, <!-- pad: MII0_RXD0                  path: register/pad_ctrl/pad_ctrl_mii0_rxd0 -->
        0x50, <!-- pad: MII0_RXD1                  path: register/pad_ctrl/pad_ctrl_mii0_rxd1 -->
        0x50, <!-- pad: MII0_RXD2                  path: register/pad_ctrl/pad_ctrl_mii0_rxd2 -->
        0x50, <!-- pad: MII0_RXD3                  path: register/pad_ctrl/pad_ctrl_mii0_rxd3 -->
        0x50, <!-- pad: MII0_RXDV                  path: register/pad_ctrl/pad_ctrl_mii0_rxdv -->
        0x50, <!-- pad: MII0_RXER                  path: register/pad_ctrl/pad_ctrl_mii0_rxer -->
        0x50, <!-- pad: MII0_TXCLK                 path: register/pad_ctrl/pad_ctrl_mii0_txclk -->
        0x50, <!-- pad: MII0_TXD0                  path: register/pad_ctrl/pad_ctrl_mii0_txd0 -->
        0x50, <!-- pad: MII0_TXD1                  path: register/pad_ctrl/pad_ctrl_mii0_txd1 -->
        0x50, <!-- pad: MII0_TXD2                  path: register/pad_ctrl/pad_ctrl_mii0_txd2 -->
        0x50, <!-- pad: MII0_TXD3                  path: register/pad_ctrl/pad_ctrl_mii0_txd3 -->
        0x50, <!-- pad: MII0_TXEN                  path: register/pad_ctrl/pad_ctrl_mii0_txen -->
        0x50, <!-- pad: MII0_COL                   path: register/pad_ctrl/pad_ctrl_mii0_col -->
        0x50, <!-- pad: MII0_CRS                   path: register/pad_ctrl/pad_ctrl_mii0_crs -->
        0x50, <!-- pad: PHY0_LED_LINK_IN           path: register/pad_ctrl/pad_ctrl_phy0_led_link_in -->
        0x50, <!-- pad: MII1_RXCLK                 path: register/pad_ctrl/pad_ctrl_mii1_rxclk -->
        0x40, <!-- pad: MII1_RXD0                  path: register/pad_ctrl/pad_ctrl_mii1_rxd0 -->
        0x40, <!-- pad: MII1_RXD1                  path: register/pad_ctrl/pad_ctrl_mii1_rxd1 -->
        0x40, <!-- pad: MII1_RXD2                  path: register/pad_ctrl/pad_ctrl_mii1_rxd2 -->
        0x40, <!-- pad: MII1_RXD3                  path: register/pad_ctrl/pad_ctrl_mii1_rxd3 -->
        0x50, <!-- pad: MII1_RXDV                  path: register/pad_ctrl/pad_ctrl_mii1_rxdv -->
        0x50, <!-- pad: MII1_RXER                  path: register/pad_ctrl/pad_ctrl_mii1_rxer -->
        0x50, <!-- pad: MII1_TXCLK                 path: register/pad_ctrl/pad_ctrl_mii1_txclk -->
        0x40, <!-- pad: MII1_TXD0                  path: register/pad_ctrl/pad_ctrl_mii1_txd0 -->
        0x40, <!-- pad: MII1_TXD1                  path: register/pad_ctrl/pad_ctrl_mii1_txd1 -->
        0x40, <!-- pad: MII1_TXD2                  path: register/pad_ctrl/pad_ctrl_mii1_txd2 -->
        0x40, <!-- pad: MII1_TXD3                  path: register/pad_ctrl/pad_ctrl_mii1_txd3 -->
        0x50, <!-- pad: MII1_TXEN                  path: register/pad_ctrl/pad_ctrl_mii1_txen -->
        0x50, <!-- pad: MII1_COL                   path: register/pad_ctrl/pad_ctrl_mii1_col -->
        0x50, <!-- pad: MII1_CRS                   path: register/pad_ctrl/pad_ctrl_mii1_crs -->
        0x50, <!-- pad: PHY1_LED_LINK_IN           path: register/pad_ctrl/pad_ctrl_phy1_led_link_in -->
        0x50, <!-- pad: MII_MDC                    path: register/pad_ctrl/pad_ctrl_mii_mdc -->
        0x50, <!-- pad: MII_MDIO                   path: register/pad_ctrl/pad_ctrl_mii_mdio -->
        0x50, <!-- pad: RST_OUT_N                  path: register/pad_ctrl/pad_ctrl_rst_out_n -->
        0x50, <!-- pad: CLK25OUT                   path: register/pad_ctrl/pad_ctrl_clk25out -->
        0x50, <!-- pad: MII0_TXEN_BGA2             path: register/pad_ctrl/pad_ctrl_mii0_txen_bga2 -->
        0x50, <!-- pad: MII0_COL_BGA2              path: register/pad_ctrl/pad_ctrl_mii0_col_bga2 -->
        0x50, <!-- pad: MII0_CRS_BGA2              path: register/pad_ctrl/pad_ctrl_mii0_crs_bga2 -->
        0x50, <!-- pad: PHY0_LED_LINK_IN_BGA2      path: register/pad_ctrl/pad_ctrl_phy0_led_link_in_bga2 -->
        0x50, <!-- pad: MII1_RXER_BGA2             path: register/pad_ctrl/pad_ctrl_mii1_rxer_bga2 -->
        0x50, <!-- pad: MII1_COL_BGA2              path: register/pad_ctrl/pad_ctrl_mii1_col_bga2 -->
        0x50, <!-- pad: MII1_CRS_BGA2              path: register/pad_ctrl/pad_ctrl_mii1_crs_bga2 -->
        0x50, <!-- pad: PHY1_LED_LINK_IN_BGA2      path: register/pad_ctrl/pad_ctrl_phy1_led_link_in_bga2 -->
        0x50, <!-- pad: MMIO0                      path: register/pad_ctrl/pad_ctrl_mmio0 -->
        0x50, <!-- pad: MMIO1                      path: register/pad_ctrl/pad_ctrl_mmio1 -->
        0x50, <!-- pad: MMIO2                      path: register/pad_ctrl/pad_ctrl_mmio2 -->
        0x50, <!-- pad: MMIO3                      path: register/pad_ctrl/pad_ctrl_mmio3 -->
        0x50, <!-- pad: MMIO4                      path: register/pad_ctrl/pad_ctrl_mmio4 -->
        0x50, <!-- pad: MMIO5                      path: register/pad_ctrl/pad_ctrl_mmio5 -->
        0x50, <!-- pad: MMIO6                      path: register/pad_ctrl/pad_ctrl_mmio6 -->
        0x50, <!-- pad: MMIO7                      path: register/pad_ctrl/pad_ctrl_mmio7 -->
        0x50, <!-- pad: SQI_CLK                    path: register/pad_ctrl/pad_ctrl_sqi_clk -->
        0x50, <!-- pad: SQI_CS0N                   path: register/pad_ctrl/pad_ctrl_sqi_cs0n -->
        0x50, <!-- pad: SQI_MOSI                   path: register/pad_ctrl/pad_ctrl_sqi_mosi -->
        0x50, <!-- pad: SQI_MISO                   path: register/pad_ctrl/pad_ctrl_sqi_miso -->
        0x50, <!-- pad: SQI_SIO2                   path: register/pad_ctrl/pad_ctrl_sqi_sio2 -->
        0x50, <!-- pad: SQI_SIO3                   path: register/pad_ctrl/pad_ctrl_sqi_sio3 -->
        0x50, <!-- pad: HIF_A0                     path: register/pad_ctrl/pad_ctrl_hif_a0 -->
        0x50, <!-- pad: HIF_A1                     path: register/pad_ctrl/pad_ctrl_hif_a1 -->
        0x50, <!-- pad: HIF_A2                     path: register/pad_ctrl/pad_ctrl_hif_a2 -->
        0x50, <!-- pad: HIF_A3                     path: register/pad_ctrl/pad_ctrl_hif_a3 -->
        0x50, <!-- pad: HIF_A4                     path: register/pad_ctrl/pad_ctrl_hif_a4 -->
        0x50, <!-- pad: HIF_A5                     path: register/pad_ctrl/pad_ctrl_hif_a5 -->
        0x50, <!-- pad: HIF_A6                     path: register/pad_ctrl/pad_ctrl_hif_a6 -->
        0x50, <!-- pad: HIF_A7                     path: register/pad_ctrl/pad_ctrl_hif_a7 -->
        0x50, <!-- pad: HIF_A8                     path: register/pad_ctrl/pad_ctrl_hif_a8 -->
        0x50, <!-- pad: HIF_A9                     path: register/pad_ctrl/pad_ctrl_hif_a9 -->
        0x50, <!-- pad: HIF_A10                    path: register/pad_ctrl/pad_ctrl_hif_a10 -->
        0x50, <!-- pad: HIF_A11                    path: register/pad_ctrl/pad_ctrl_hif_a11 -->
        0x50, <!-- pad: HIF_A12                    path: register/pad_ctrl/pad_ctrl_hif_a12 -->
        0x50, <!-- pad: HIF_A13                    path: register/pad_ctrl/pad_ctrl_hif_a13 -->
        0x50, <!-- pad: HIF_A14                    path: register/pad_ctrl/pad_ctrl_hif_a14 -->
        0x50, <!-- pad: HIF_A15                    path: register/pad_ctrl/pad_ctrl_hif_a15 -->
        0x50, <!-- pad: HIF_A16                    path: register/pad_ctrl/pad_ctrl_hif_a16 -->
        0x50, <!-- pad: HIF_A17                    path: register/pad_ctrl/pad_ctrl_hif_a17 -->
        0x50, <!-- pad: HIF_D0                     path: register/pad_ctrl/pad_ctrl_hif_d0 -->
        0x50, <!-- pad: HIF_D1                     path: register/pad_ctrl/pad_ctrl_hif_d1 -->
        0x50, <!-- pad: HIF_D2                     path: register/pad_ctrl/pad_ctrl_hif_d2 -->
        0x50, <!-- pad: HIF_D3                     path: register/pad_ctrl/pad_ctrl_hif_d3 -->
        0x50, <!-- pad: HIF_D4                     path: register/pad_ctrl/pad_ctrl_hif_d4 -->
        0x50, <!-- pad: HIF_D5                     path: register/pad_ctrl/pad_ctrl_hif_d5 -->
        0x50, <!-- pad: HIF_D6                     path: register/pad_ctrl/pad_ctrl_hif_d6 -->
        0x50, <!-- pad: HIF_D7                     path: register/pad_ctrl/pad_ctrl_hif_d7 -->
        0x50, <!-- pad: HIF_D8                     path: register/pad_ctrl/pad_ctrl_hif_d8 -->
        0x50, <!-- pad: HIF_D9                     path: register/pad_ctrl/pad_ctrl_hif_d9 -->
        0x50, <!-- pad: HIF_D10                    path: register/pad_ctrl/pad_ctrl_hif_d10 -->
        0x50, <!-- pad: HIF_D11                    path: register/pad_ctrl/pad_ctrl_hif_d11 -->
        0x50, <!-- pad: HIF_D12                    path: register/pad_ctrl/pad_ctrl_hif_d12 -->
        0x50, <!-- pad: HIF_D13                    path: register/pad_ctrl/pad_ctrl_hif_d13 -->
        0x50, <!-- pad: HIF_D14                    path: register/pad_ctrl/pad_ctrl_hif_d14 -->
        0x50, <!-- pad: HIF_D15                    path: register/pad_ctrl/pad_ctrl_hif_d15 -->
        0x50, <!-- pad: HIF_BHEN                   path: register/pad_ctrl/pad_ctrl_hif_bhen -->
        0x50, <!-- pad: HIF_CSN                    path: register/pad_ctrl/pad_ctrl_hif_csn -->
        0x50, <!-- pad: HIF_RDN                    path: register/pad_ctrl/pad_ctrl_hif_rdn -->
        0x50, <!-- pad: HIF_WRN                    path: register/pad_ctrl/pad_ctrl_hif_wrn -->
        0x50, <!-- pad: HIF_RDY                    path: register/pad_ctrl/pad_ctrl_hif_rdy -->
        0x50, <!-- pad: HIF_DIRQ                   path: register/pad_ctrl/pad_ctrl_hif_dirq -->
        0x50  <!-- pad: HIF_SDCLK                  path: register/pad_ctrl/pad_ctrl_hif_sdclk -->
     </U08>
</Option>
<Option id="netx_hif_sdram">
    <U32>0x01000001</U32> <!-- ul_general_ctrl reg:register/hif_sdram_ctrl/sdram_general_ctrl -->
    <U32>0x0301f7f3</U32> <!-- ul_timing_ctrl reg:register/hif_sdram_ctrl/sdram_timing_ctrl -->
    <U32>0x00000033</U32> <!-- ul_mr reg:register/hif_sdram_ctrl/sdram_mr -->
    <U16>0x00c8</U16> <!-- us_sdram_setup_timeout_ms reg:helper/sdram/sdram_setup_timeout_ms -->
</Option>
<Option id="hif_hif_io">
    <U32>0x01000060</U32> <!-- ulHifIoCfg reg:register/hif_io_ctrl/hif_io_cfg -->
</Option>
<Option id="dpm0_all">
    <U32>0x00000000</U32> <!-- ulIfCfg reg:register/dpm0_com/dpm_if_cfg -->
    <U32>0x00000000</U32> <!-- ulPioCfg0 reg:register/dpm0_com/dpm_pio_cfg0 -->
    <U32>0xe0000000</U32> <!-- ulPioCfg1 reg:register/dpm0_com/dpm_pio_cfg1 -->
    <U32>0x00000027</U32> <!-- ulTimingCfg reg:register/dpm0_com/dpm_timing_cfg -->
    <U32>0x00000101</U32> <!-- ulTunnelCfg reg:register/dpm0_com/dpm_tunnel_cfg -->
    <U32>0x00000001</U32> <!-- ulItbAddr reg:register/dpm0_com/dpm_itbaddr -->
    <U32>0x00000000</U32> <!-- ulWin1End reg:register/dpm0_com/dpm_win1_end -->
    <U32>0x01800000</U32> <!-- ulWin1Map reg:register/dpm0_com/dpm_win1_map -->
    <U32>0x00000000</U32> <!-- ulWin2End reg:register/dpm0_com/dpm_win2_end -->
    <U32>0x01800000</U32> <!-- ulWin2Map reg:register/dpm0_com/dpm_win2_map -->
    <U32>0x00000000</U32> <!-- ulWin3End reg:register/dpm0_com/dpm_win3_end -->
    <U32>0x01800000</U32> <!-- ulWin3Map reg:register/dpm0_com/dpm_win3_map -->
    <U32>0x00000000</U32> <!-- ulWin4End reg:register/dpm0_com/dpm_win4_end -->
    <U32>0x01800000</U32> <!-- ulWin4Map reg:register/dpm0_com/dpm_win4_map -->
    <U32>0x00000000</U32> <!-- ulIrqHostSirq0 reg:register/dpm0_com/dpm_irq_host_sirq_mask_set0 -->
    <U32>0x00000000</U32> <!-- ulIrqHostSirq1 reg:register/dpm0_com/dpm_irq_host_sirq_mask_set1 -->
    <U32>0x00000000</U32> <!-- ulIrqHostDirq0 reg:register/dpm0_com/dpm_irq_host_dirq_mask_set0 -->
    <U32>0x00000000</U32> <!-- ulIrqHostDirq1 reg:register/dpm0_com/dpm_irq_host_dirq_mask_set1 -->
    <U32>0x00000000</U32> <!-- ulFirmwareIrqMask reg:register/dpm0_com/dpm_firmware_irq_mask -->
    <U08>0x00</U08> <!-- ucCfg0x0 reg:register/dpm0_com/dpm_cfg0x0 -->
    <U08>0x02</U08> <!-- ucAddrCfg reg:register/dpm0_com/dpm_addr_cfg -->
    <U08>0x01</U08> <!-- ucRdyCfg reg:register/dpm0_com/dpm_rdy_cfg -->
    <U08>0x06</U08> <!-- ucMiscCfg reg:register/dpm0_com/dpm_misc_cfg -->
    <U08>0xa0</U08> <!-- ucIoCfgMisc reg:register/dpm0_com/dpm_io_cfg_misc -->
</Option>
</Options>

<Register>
    <set address="0xff401300" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio0_cfg -->
    <set address="0xff401304" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio1_cfg -->
    <set address="0xff401308" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio2_cfg -->
    <set address="0xff40130c" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio3_cfg -->
    <set address="0xff401310" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio4_cfg -->
    <set address="0xff401314" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio5_cfg -->
    <set address="0xff401318" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio6_cfg -->
    <set address="0xff40131c" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio7_cfg -->
    <set address="0xff401320" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio8_cfg -->
    <set address="0xff401324" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio9_cfg -->
    <set address="0xff401328" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio10_cfg -->
    <set address="0xff40132c" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio11_cfg -->
    <set address="0xff401330" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio12_cfg -->
    <set address="0xff401334" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio13_cfg -->
    <set address="0xff401338" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio14_cfg -->
    <set address="0xff40133c" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio15_cfg -->
    <set address="0xff401340" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio16_cfg -->
    <set address="0xff401344" value="0x0000003f" unlock="true"/> <!-- register/mmio_ctrl/mmio17_cfg -->
    <set address="0xff401200" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config0 -->
    <set address="0xff401208" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config1 -->
    <set address="0xff401210" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config2 -->
    <set address="0xff401218" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config3 -->
    <set address="0xff401220" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config4 -->
    <set address="0xff401228" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config5 -->
    <set address="0xff401230" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config6 -->
    <set address="0xff401238" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config7 -->
    <set address="0xff401240" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config8 -->
    <set address="0xff401248" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config9 -->
    <set address="0xff401250" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config10 -->
    <set address="0xff401258" value="0xffff0000" unlock="true"/> <!-- register/asic_ctrl/io_config11 -->
    <set address="0xff40126c" value="0x00002fff if not %%IS_MWC%% else 0x000027ff" /> <!-- register/asic_ctrl/clock_enable0_mask -->
    <set address="0xff401274" value="0x0000000f" /> <!-- register/asic_ctrl/clock_enable1_mask -->
    <set address="0xff001100" value="0x00018ffe" /> <!-- register/mled_ctrl_com/mled_ctrl_cfg -->
    <set address="0xff001104" value="0x00000000" /> <!-- register/mled_ctrl_com/mled_ctrl_output_sel0 -->
    <set address="0xff001108" value="0x00000000" /> <!-- register/mled_ctrl_com/mled_ctrl_output_sel1 -->
    <set address="0xff00110c" value="0x00000000" /> <!-- register/mled_ctrl_com/mled_ctrl_output_sel2 -->
    <set address="0xff001110" value="0x00000000" /> <!-- register/mled_ctrl_com/mled_ctrl_output_sel3 -->
    <set address="0xff001114" value="0x00000000" /> <!-- register/mled_ctrl_com/mled_ctrl_output_sel4 -->
    <set address="0xff001118" value="0x00000000" /> <!-- register/mled_ctrl_com/mled_ctrl_output_sel5 -->
    <set address="0xff00111c" value="0x00000000" /> <!-- register/mled_ctrl_com/mled_ctrl_output_sel6 -->
    <set address="0xff001120" value="0x00000000" /> <!-- register/mled_ctrl_com/mled_ctrl_output_sel7 -->
    <set address="0xff001124" value="0x000000ff" /> <!-- register/mled_ctrl_com/mled_ctrl_output_on_time0 -->
    <set address="0xff001128" value="0x000000ff" /> <!-- register/mled_ctrl_com/mled_ctrl_output_on_time1 -->
    <set address="0xff00112c" value="0x000000ff" /> <!-- register/mled_ctrl_com/mled_ctrl_output_on_time2 -->
    <set address="0xff001130" value="0x000000ff" /> <!-- register/mled_ctrl_com/mled_ctrl_output_on_time3 -->
    <set address="0xff001134" value="0x000000ff" /> <!-- register/mled_ctrl_com/mled_ctrl_output_on_time4 -->
    <set address="0xff001138" value="0x000000ff" /> <!-- register/mled_ctrl_com/mled_ctrl_output_on_time5 -->
    <set address="0xff00113c" value="0x000000ff" /> <!-- register/mled_ctrl_com/mled_ctrl_output_on_time6 -->
    <set address="0xff001140" value="0x000000ff" /> <!-- register/mled_ctrl_com/mled_ctrl_output_on_time7 -->
    <set address="0xff001144" value="0x00000000" /> <!-- register/mled_ctrl_com/mled_ctrl_line0 -->
</Register>

<!-- Activate the IDPM. -->
<!-- MDUP is not working if the IDPM is accessed during the configuration. -->
<!-- Therefore this Regi chunk replaces the previously used MDUP. -->
<!-- <MemoryDeviceUp device="MEMDEV_IDPM" /> -->
<Register>
    <set address="0xff401268" value="0x20002000" unlock="true"/> <!-- register/asic_ctrl/clock_enable0 -->
    
    <set address="0xff001b40" value="0x00000000" /> <!-- register/idpm_com/idpm_win1_end -->
    <set address="0xff001b44" value="0x00000000" /> <!-- register/idpm_com/idpm_win1_map -->
    <set address="0xff001b48" value="0x00000000" /> <!-- register/idpm_com/idpm_win2_end -->
    <set address="0xff001b4c" value="0x00000000" /> <!-- register/idpm_com/idpm_win2_map -->
    <set address="0xff001b50" value="0x00000000" /> <!-- register/idpm_com/idpm_win3_end -->
    <set address="0xff001b54" value="0x00000000" /> <!-- register/idpm_com/idpm_win3_map -->
    <set address="0xff001b58" value="0x00000000" /> <!-- register/idpm_com/idpm_win4_end -->
    <set address="0xff001b5c" value="0x00000000" /> <!-- register/idpm_com/idpm_win4_map -->
    <set address="0xff001b38" value="0x00000101" /> <!-- register/idpm_com/idpm_tunnel_cfg -->
    <set address="0xff001b3c" value="0x00000001" /> <!-- register/idpm_com/idpm_itbaddr -->
    
    <!-- configure IDPM -->
    <set address="0xff001b10" value="0x00000030" /> <!-- register/idpm_com/idpm_addr_cfg -->
    
    <set address="0xff001b88" value="0xffffffff" /> <!-- register/idpm_com/idpm_irq_host_mask_reset -->
    
    <!-- enable IDPM -->
    <set address="0xff001b00" value="0x00000001" /> <!-- register/idpm_com/idpm_cfg0x0 -->
    
    <!-- unlock DPM -->
    <set address="0xff0016cc" value="0x00000001" /> <!-- register/asic_ctrl_com/netx_lock -->
</Register>

<!-- Init PadCtrl (after MDUP, since MDUP may overwrite padCtrl registers) -->
<MemoryDeviceUp device="MEMDEV_PADCTRL" />

<!-- Hand Over Parameter for Firmware Under Construction -->
<Data>
    <Concat address="0x00020240"> <!-- INTRAM0 -->
        <UInt32>
            0xAA5511EE,    <!-- Header ulStart -->
            0x00000054     <!-- Header ulSize -->
        </UInt32>
        <UInt16>
            0x0002         <!-- Header usVersion -->
        </UInt16>
            
        <UInt16>
            0x0000,        <!-- XC0 usHwOptionXc0 -->
            0x0000,        <!-- XC1 usHwOptionXc1 -->
            0x0000,        <!-- XC2 usHwOptionXc2 -->
            0x0000,        <!-- XC3 usHwOptionXc3 -->
            0x0000,        <!-- XPIC0 usHwOptionsXpic0 -->
            0x0000,        <!-- XPIC1 usHwOptionsXpic1 -->
            0x0000,        <!-- XPIC2 usHwOptionsXpic2 -->
            0x0000         <!-- XPIC3 usHwOptionsXpic3 -->
        </UInt16>
        
        <UInt8>
            0x00           <!-- Hardware device ID number bDevIdNumber (e. g. value read in from rotary switch)  -->
        </UInt8>
        
        <!-- COM UART available? -->
        <UInt8>
            0x01 if not %%IS_MWC%% else 0x01
        </UInt8>
        
        <UInt8>
            0x00           <!-- HWC config version -->
        </UInt8>
        
        <!-- COM PIO selected? -->
        <UInt8>
            0x00           <!-- PIO0..7 not selected -->
        </UInt8>
        
        <!-- COM GPIO selected? -->
        <UInt16>
            0x0000         <!-- HWC COM GPIO not configured -->
        </UInt16>
        
        <UInt8>
            0x00,          <!-- Reserved for Hardware Options -->
            0x00,          <!-- Reserved for Hardware Options -->
            0x00,          <!-- Reserved for Hardware Options -->
            0x00,          <!-- Reserved for Hardware Options -->
            0x00,          <!-- Reserved for Hardware Options -->
            0x00,          <!-- Reserved for Hardware Options -->
            0x00,          <!-- Reserved for Hardware Options -->
            0x00,          <!-- Reserved for Hardware Options -->
            0x00,          <!-- Reserved for Hardware Options -->
            0x00           <!-- Reserved for Hardware Options -->
        </UInt8>
        
        <UInt8>
            0x05,          <!-- DPMOptions iDPM -->
            0x00           <!-- Reserved (alignment) -->
        </UInt8>
        
        <UInt8>
            0x00 if not %%IS_MWC%% else 0x00,          <!-- SDRAMStart 0: OFF, 1: HIFMEM, 2: EXTMEM -->
            0x00 if not %%IS_MWC%% else 0x00           <!-- Size (in MByte) of SDRAM area for COM side -->
        </UInt8>
        
        <UInt8>
            0x00 if not %%IS_MWC%% else 0x00,         <!-- SQIBaseRegister 0: OFF, 1: SQI0, 2: SQI1 -->
            0x00 if not %%IS_MWC%% else 0x00          <!-- SQIBaseXiP      0: XiP not allowed, 1: XiP possible -->
        </UInt8>
        
        <UInt8>
            0x00,          <!-- Flash Parameter bWriteEnable -->
            0x00,          <!-- Flash Parameter bPageProgram -->
            0x00,          <!-- Flash Parameter bSectorErase -->
            0x00,          <!-- Flash Parameter bRead -->
            0x00,          <!-- Flash Parameter bQuadRead -->
            0x00,          <!-- Flash Parameter bReadStatus1 -->
            0x00,          <!-- Flash Parameter bWriteStatus1 -->
            0x00,          <!-- Flash Parameter bReadStatus2 -->
            0x00,          <!-- Flash Parameter bWriteStatus2 -->
            0x00,          <!-- Flash Parameter bFreqMHz (FIFO mode) -->
            0x00,          <!-- Flash Parameter bAddrBytes -->
            0x00,          <!-- Flash Parameter bQERType -->
            0x00,          <!-- Flash Parameter bEntryType -->
            0x00,          <!-- Flash Parameter bExitType -->
            0x00,          <!-- Flash Parameter bPollingMethod -->
            0x00           <!-- Flash Parameter bSpiFifoMode -->
        </UInt8>
        <UInt32>
            0x00000000,    <!-- Flash Parameter ulPageSize -->
            0x00000000,    <!-- Flash Parameter ulSectorSize -->
            0x00000000,    <!-- Flash Parameter ulSectorCount -->
            0x00000000     <!-- Flash Parameter ulSqiRoMCfg --> 
                           <!-- Upper 8 bits define the frequency: -->
                           <!-- 5 = 50MHz ; 4 = 57.143MHz ; 3 = 66.667MHz ; 2 = 80MHz -->
        </UInt32>
            
        <UInt32>
            0xEE1155AA <!-- Footer ulEnd -->
        </UInt32>
 <!-- BootSwitch data at 0x20240 + 0x54 = 0x20294 -->
        <UInt32>
            0xB001AFFE <!-- BootSwitch ulCookie -->
        </UInt32>
        <UInt16>
            0x2c,      <!-- BootSwitch usSize -->
            0x01       <!-- BootSwitch usVersion -->
        </UInt16>
        <UInt32>
            %%BOOTSWITCH_IMAGE_START%%, <!-- BootSwitch ulImageStart -->
            %%BOOTSWITCH_IMAGE_SIZE%%,  <!-- BootSwitch ulImageSize -->
            %%BOOTSWITCH_ID_OFFSET%%,   <!-- BootSwitch ulOffsetToIdentifier -->
            0x0000                      <!-- BootSwitch ulReserved -->
        </UInt32>
    </Concat>
</Data>

<Firewall>
    <UInt32>
         <!-- Firewall chunk workaround for ROM RC5 -->
         <!-- Registers from asic_ctrl_com -->
        0x0000000b,  <!-- netx_lock -->
        0x00000000 if not %%IS_MWC%% else 0x00000000,  <!-- split_sdram -->
         <!-- Registers from slave_firewall_ctrl -->
        0x00000011,  <!-- firewall_cfg_crypt_system -->
        0x00000000,  <!-- firewall_cfg_debug_slave -->
        0x00000022,  <!-- firewall_cfg_eth_system -->
        0x00000011 if not %%IS_MWC%% else 0x00000011,  <!-- firewall_cfg_sqirom -->
        0x00000022,  <!-- firewall_cfg_hifmem_amem -->
        0x00000033 if not %%IS_MWC%% else 0x00000011,  <!-- firewall_cfg_hifmem_sdram -->
         <!-- Registers from slave_firewall_ctrl (repeated) -->
        0x00000011,  <!-- firewall_cfg_crypt_system -->
        0x00000000,  <!-- firewall_cfg_debug_slave -->
        0x00000022,  <!-- firewall_cfg_eth_system -->
        0x00000011 if not %%IS_MWC%% else 0x00000011,  <!-- firewall_cfg_sqirom -->
        0x00000022,  <!-- firewall_cfg_hifmem_amem -->
        0x00000033 if not %%IS_MWC%% else 0x00000011,  <!-- firewall_cfg_hifmem_sdram -->
         <!-- Padding -->
        0x00000000, 
        0x00000000, 
        0x00000000, 
        0x00000000, 
         <!-- Registers from asic_ctrl -->
        0x0000ffff,  <!-- io_config0_mask -->
        0x0000ffff,  <!-- io_config1_mask -->
        0x0000ffff,  <!-- io_config2_mask -->
        0x0000ffff,  <!-- io_config3_mask -->
        0x00000fff,  <!-- io_config4_mask -->
        0x0000ff7f,  <!-- io_config5_mask -->
        0x0000ffff,  <!-- io_config6_mask -->
        0x00001fff,  <!-- io_config7_mask -->
        0x0000000f,  <!-- io_config8_mask -->
        0x0000ffff,  <!-- io_config9_mask -->
        0x00001fff,  <!-- io_config10_mask -->
        0x000006ff,  <!-- io_config11_mask -->
        0x00000fff,  <!-- phy_ctrl0_mask -->
        0x00002fff if not %%IS_MWC%% else 0x000027ff,  <!-- clock_enable0_mask -->
        0x0000000f,  <!-- clock_enable1_mask -->
        0x00000003,  <!-- systime_eth_system_ctrl_mask -->
        0x00000003,  <!-- systime_gpio_com_ctrl_mask -->
        0x00000003   <!-- systime_gpio_app_ctrl_mask -->
    </UInt32>
</Firewall>

<!-- Workaround for incorrect handling of firewall chunk by ROM loader RC5.  -->
<!-- Always enable access of the COM CPU to shd_pad_ctrl, shd_sqi, shd_uart. -->
<!-- This is needed because                                                  -->
<!-- 1) at this point, the ROM code still needs to access these peripherals, -->
<!-- 2) a maintenance firmware runs on the COM CPU and needs SDRAM+UART.     -->
<Register>
    <set address="0xff401740" value="0x00000011" /> <!-- register/module_firewall_ctrl/firewall_cfg_intlogic_shd_pad_ctrl -->
    <set address="0xff401744" value="0x00000011" /> <!-- register/module_firewall_ctrl/firewall_cfg_intlogic_shd_sqi -->
    <set address="0xff401748" value="0x00000011" /> <!-- register/module_firewall_ctrl/firewall_cfg_intlogic_shd_uart -->
    <set address="0xff40174c" value="0x00000033" /> <!-- register/module_firewall_ctrl/firewall_cfg_intlogic_shd_ecc_ctrl -->
    <set address="0xff401750" value="0x00000022" /> <!-- register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc -->
    <set address="0xff401754" value="0x00000022" /> <!-- register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq0 -->
    <set address="0xff401758" value="0x00000022" /> <!-- register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq1 -->
    <set address="0xff40175c" value="0x00000022" /> <!-- register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq2 -->
    <set address="0xff401760" value="0x00000022" /> <!-- register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq3 -->
    <set address="0xff40177c" value="0x03222222" /> <!-- register/module_firewall_ctrl/firewall_cfg_hifmemctrl -->
</Register>
