axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
xpm_cdc.sv,systemverilog,xpm,../../../../../../tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_11,../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/63b7/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,systemverilog,zynq_ultra_ps_e_vip_v1_0_11,../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
glbl.v,Verilog,xil_defaultlib,glbl.v
