Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 19 16:51:58 2021
| Host         : OliversXPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file homeAutoCtrl_top_timing_summary_routed.rpt -pb homeAutoCtrl_top_timing_summary_routed.pb -rpx homeAutoCtrl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : homeAutoCtrl_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: garageController/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: garageController/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: garageController/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: garageController/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: garageController/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: garageController/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.420        0.000                      0                  469        0.161        0.000                      0                  469        4.500        0.000                       0                   254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.420        0.000                      0                  469        0.161        0.000                      0                  469        4.500        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 garageController/this_hearbeat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/this_hearbeat/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.180ns (23.167%)  route 3.913ns (76.833%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.558     5.079    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  garageController/this_hearbeat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  garageController/this_hearbeat/count_reg[10]/Q
                         net (fo=2, routed)           1.300     6.835    garageController/this_hearbeat/count_reg[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.959 f  garageController/this_hearbeat/counter[3]_i_11/O
                         net (fo=2, routed)           0.645     7.604    garageController/this_hearbeat/counter[3]_i_11_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.150     7.754 f  garageController/this_hearbeat/counter[1]_i_4/O
                         net (fo=1, routed)           0.433     8.187    garageController/this_hearbeat/counter[1]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.513 r  garageController/this_hearbeat/counter[1]_i_3/O
                         net (fo=5, routed)           0.555     9.068    de_Center/oneHzbeat
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.192 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.981    10.173    garageController/this_hearbeat/count_reg[26]_0
    SLICE_X40Y14         FDRE                                         r  garageController/this_hearbeat/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.442    14.783    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  garageController/this_hearbeat/count_reg[0]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y14         FDRE (Setup_fdre_C_R)       -0.429    14.593    garageController/this_hearbeat/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 garageController/this_hearbeat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/this_hearbeat/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.180ns (23.167%)  route 3.913ns (76.833%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.558     5.079    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  garageController/this_hearbeat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  garageController/this_hearbeat/count_reg[10]/Q
                         net (fo=2, routed)           1.300     6.835    garageController/this_hearbeat/count_reg[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.959 f  garageController/this_hearbeat/counter[3]_i_11/O
                         net (fo=2, routed)           0.645     7.604    garageController/this_hearbeat/counter[3]_i_11_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.150     7.754 f  garageController/this_hearbeat/counter[1]_i_4/O
                         net (fo=1, routed)           0.433     8.187    garageController/this_hearbeat/counter[1]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.513 r  garageController/this_hearbeat/counter[1]_i_3/O
                         net (fo=5, routed)           0.555     9.068    de_Center/oneHzbeat
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.192 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.981    10.173    garageController/this_hearbeat/count_reg[26]_0
    SLICE_X40Y14         FDRE                                         r  garageController/this_hearbeat/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.442    14.783    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  garageController/this_hearbeat/count_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y14         FDRE (Setup_fdre_C_R)       -0.429    14.593    garageController/this_hearbeat/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 garageController/this_hearbeat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/this_hearbeat/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.180ns (23.167%)  route 3.913ns (76.833%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.558     5.079    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  garageController/this_hearbeat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  garageController/this_hearbeat/count_reg[10]/Q
                         net (fo=2, routed)           1.300     6.835    garageController/this_hearbeat/count_reg[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.959 f  garageController/this_hearbeat/counter[3]_i_11/O
                         net (fo=2, routed)           0.645     7.604    garageController/this_hearbeat/counter[3]_i_11_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.150     7.754 f  garageController/this_hearbeat/counter[1]_i_4/O
                         net (fo=1, routed)           0.433     8.187    garageController/this_hearbeat/counter[1]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.513 r  garageController/this_hearbeat/counter[1]_i_3/O
                         net (fo=5, routed)           0.555     9.068    de_Center/oneHzbeat
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.192 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.981    10.173    garageController/this_hearbeat/count_reg[26]_0
    SLICE_X40Y14         FDRE                                         r  garageController/this_hearbeat/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.442    14.783    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  garageController/this_hearbeat/count_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y14         FDRE (Setup_fdre_C_R)       -0.429    14.593    garageController/this_hearbeat/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 garageController/this_hearbeat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/this_hearbeat/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.180ns (23.167%)  route 3.913ns (76.833%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.558     5.079    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  garageController/this_hearbeat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  garageController/this_hearbeat/count_reg[10]/Q
                         net (fo=2, routed)           1.300     6.835    garageController/this_hearbeat/count_reg[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.959 f  garageController/this_hearbeat/counter[3]_i_11/O
                         net (fo=2, routed)           0.645     7.604    garageController/this_hearbeat/counter[3]_i_11_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.150     7.754 f  garageController/this_hearbeat/counter[1]_i_4/O
                         net (fo=1, routed)           0.433     8.187    garageController/this_hearbeat/counter[1]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.513 r  garageController/this_hearbeat/counter[1]_i_3/O
                         net (fo=5, routed)           0.555     9.068    de_Center/oneHzbeat
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.192 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.981    10.173    garageController/this_hearbeat/count_reg[26]_0
    SLICE_X40Y14         FDRE                                         r  garageController/this_hearbeat/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.442    14.783    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  garageController/this_hearbeat/count_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y14         FDRE (Setup_fdre_C_R)       -0.429    14.593    garageController/this_hearbeat/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 garageController/this_hearbeat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/this_hearbeat/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.180ns (23.826%)  route 3.773ns (76.174%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.558     5.079    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  garageController/this_hearbeat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  garageController/this_hearbeat/count_reg[10]/Q
                         net (fo=2, routed)           1.300     6.835    garageController/this_hearbeat/count_reg[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.959 f  garageController/this_hearbeat/counter[3]_i_11/O
                         net (fo=2, routed)           0.645     7.604    garageController/this_hearbeat/counter[3]_i_11_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.150     7.754 f  garageController/this_hearbeat/counter[1]_i_4/O
                         net (fo=1, routed)           0.433     8.187    garageController/this_hearbeat/counter[1]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.513 r  garageController/this_hearbeat/counter[1]_i_3/O
                         net (fo=5, routed)           0.555     9.068    de_Center/oneHzbeat
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.192 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.840    10.032    garageController/this_hearbeat/count_reg[26]_0
    SLICE_X40Y15         FDRE                                         r  garageController/this_hearbeat/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.441    14.782    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  garageController/this_hearbeat/count_reg[4]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X40Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    garageController/this_hearbeat/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 garageController/this_hearbeat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/this_hearbeat/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.180ns (23.826%)  route 3.773ns (76.174%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.558     5.079    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  garageController/this_hearbeat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  garageController/this_hearbeat/count_reg[10]/Q
                         net (fo=2, routed)           1.300     6.835    garageController/this_hearbeat/count_reg[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.959 f  garageController/this_hearbeat/counter[3]_i_11/O
                         net (fo=2, routed)           0.645     7.604    garageController/this_hearbeat/counter[3]_i_11_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.150     7.754 f  garageController/this_hearbeat/counter[1]_i_4/O
                         net (fo=1, routed)           0.433     8.187    garageController/this_hearbeat/counter[1]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.513 r  garageController/this_hearbeat/counter[1]_i_3/O
                         net (fo=5, routed)           0.555     9.068    de_Center/oneHzbeat
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.192 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.840    10.032    garageController/this_hearbeat/count_reg[26]_0
    SLICE_X40Y15         FDRE                                         r  garageController/this_hearbeat/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.441    14.782    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  garageController/this_hearbeat/count_reg[5]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X40Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    garageController/this_hearbeat/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 garageController/this_hearbeat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/this_hearbeat/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.180ns (23.826%)  route 3.773ns (76.174%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.558     5.079    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  garageController/this_hearbeat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  garageController/this_hearbeat/count_reg[10]/Q
                         net (fo=2, routed)           1.300     6.835    garageController/this_hearbeat/count_reg[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.959 f  garageController/this_hearbeat/counter[3]_i_11/O
                         net (fo=2, routed)           0.645     7.604    garageController/this_hearbeat/counter[3]_i_11_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.150     7.754 f  garageController/this_hearbeat/counter[1]_i_4/O
                         net (fo=1, routed)           0.433     8.187    garageController/this_hearbeat/counter[1]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.513 r  garageController/this_hearbeat/counter[1]_i_3/O
                         net (fo=5, routed)           0.555     9.068    de_Center/oneHzbeat
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.192 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.840    10.032    garageController/this_hearbeat/count_reg[26]_0
    SLICE_X40Y15         FDRE                                         r  garageController/this_hearbeat/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.441    14.782    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  garageController/this_hearbeat/count_reg[6]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X40Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    garageController/this_hearbeat/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 garageController/this_hearbeat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/this_hearbeat/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.180ns (23.826%)  route 3.773ns (76.174%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.558     5.079    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  garageController/this_hearbeat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  garageController/this_hearbeat/count_reg[10]/Q
                         net (fo=2, routed)           1.300     6.835    garageController/this_hearbeat/count_reg[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.959 f  garageController/this_hearbeat/counter[3]_i_11/O
                         net (fo=2, routed)           0.645     7.604    garageController/this_hearbeat/counter[3]_i_11_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.150     7.754 f  garageController/this_hearbeat/counter[1]_i_4/O
                         net (fo=1, routed)           0.433     8.187    garageController/this_hearbeat/counter[1]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.513 r  garageController/this_hearbeat/counter[1]_i_3/O
                         net (fo=5, routed)           0.555     9.068    de_Center/oneHzbeat
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.192 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.840    10.032    garageController/this_hearbeat/count_reg[26]_0
    SLICE_X40Y15         FDRE                                         r  garageController/this_hearbeat/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.441    14.782    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  garageController/this_hearbeat/count_reg[7]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X40Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    garageController/this_hearbeat/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 garageController/this_hearbeat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/this_hearbeat/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.180ns (24.642%)  route 3.609ns (75.358%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.558     5.079    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  garageController/this_hearbeat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  garageController/this_hearbeat/count_reg[10]/Q
                         net (fo=2, routed)           1.300     6.835    garageController/this_hearbeat/count_reg[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.959 f  garageController/this_hearbeat/counter[3]_i_11/O
                         net (fo=2, routed)           0.645     7.604    garageController/this_hearbeat/counter[3]_i_11_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.150     7.754 f  garageController/this_hearbeat/counter[1]_i_4/O
                         net (fo=1, routed)           0.433     8.187    garageController/this_hearbeat/counter[1]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.513 r  garageController/this_hearbeat/counter[1]_i_3/O
                         net (fo=5, routed)           0.555     9.068    de_Center/oneHzbeat
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.192 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.676     9.868    garageController/this_hearbeat/count_reg[26]_0
    SLICE_X40Y17         FDRE                                         r  garageController/this_hearbeat/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.439    14.780    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  garageController/this_hearbeat/count_reg[12]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    garageController/this_hearbeat/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 garageController/this_hearbeat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/this_hearbeat/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.180ns (24.642%)  route 3.609ns (75.358%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.558     5.079    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  garageController/this_hearbeat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  garageController/this_hearbeat/count_reg[10]/Q
                         net (fo=2, routed)           1.300     6.835    garageController/this_hearbeat/count_reg[10]
    SLICE_X41Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.959 f  garageController/this_hearbeat/counter[3]_i_11/O
                         net (fo=2, routed)           0.645     7.604    garageController/this_hearbeat/counter[3]_i_11_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.150     7.754 f  garageController/this_hearbeat/counter[1]_i_4/O
                         net (fo=1, routed)           0.433     8.187    garageController/this_hearbeat/counter[1]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.513 r  garageController/this_hearbeat/counter[1]_i_3/O
                         net (fo=5, routed)           0.555     9.068    de_Center/oneHzbeat
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.192 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.676     9.868    garageController/this_hearbeat/count_reg[26]_0
    SLICE_X40Y17         FDRE                                         r  garageController/this_hearbeat/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.439    14.780    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  garageController/this_hearbeat/count_reg[13]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    garageController/this_hearbeat/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 spot_North/delayed_spot_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.747%)  route 0.131ns (41.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.560     1.443    spot_North/sysclk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  spot_North/delayed_spot_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  spot_North/delayed_spot_in_reg/Q
                         net (fo=2, routed)           0.131     1.715    de_North/delayed_spot_in
    SLICE_X50Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.760 r  de_North/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.760    lightController/D[0]
    SLICE_X50Y17         FDRE                                         r  lightController/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.829     1.956    lightController/sysclk_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  lightController/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.121     1.599    lightController/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 de_North/pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.847%)  route 0.180ns (49.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.560     1.443    de_North/sysclk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  de_North/pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  de_North/pipeline_reg[1]/Q
                         net (fo=5, routed)           0.180     1.764    de_North/pipeline_reg_n_0_[1]
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  de_North/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.809    lightController/D[1]
    SLICE_X50Y17         FDRE                                         r  lightController/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.829     1.956    lightController/sysclk_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  lightController/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.120     1.598    lightController/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 garageController/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.860%)  route 0.173ns (48.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.556     1.439    garageController/sysclk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  garageController/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  garageController/counter_reg[2]/Q
                         net (fo=10, routed)          0.173     1.753    garageController/counter_reg_n_0_[2]
    SLICE_X38Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  garageController/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    garageController/counter[3]_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  garageController/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.824     1.951    garageController/sysclk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  garageController/counter_reg[3]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.120     1.574    garageController/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 garageController/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.009%)  route 0.146ns (43.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.556     1.439    garageController/sysclk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  garageController/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  garageController/counter_reg[1]/Q
                         net (fo=10, routed)          0.146     1.726    garageController/counter_reg_n_0_[1]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  garageController/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    garageController/counter[1]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  garageController/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.823     1.950    garageController/sysclk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  garageController/counter_reg[1]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.091     1.530    garageController/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 de_Center/beatEvent/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.557     1.440    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  de_Center/beatEvent/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  de_Center/beatEvent/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.698    de_Center/beatEvent/count_reg[15]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  de_Center/beatEvent/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    de_Center/beatEvent/count_reg[12]_i_1_n_4
    SLICE_X37Y17         FDRE                                         r  de_Center/beatEvent/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.824     1.951    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  de_Center/beatEvent/count_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    de_Center/beatEvent/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 de_Center/beatEvent/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.441    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  de_Center/beatEvent/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  de_Center/beatEvent/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.699    de_Center/beatEvent/count_reg[11]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  de_Center/beatEvent/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    de_Center/beatEvent/count_reg[8]_i_1_n_4
    SLICE_X37Y16         FDRE                                         r  de_Center/beatEvent/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.825     1.952    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  de_Center/beatEvent/count_reg[11]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    de_Center/beatEvent/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.561     1.444    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  lightController/one_Hz_hb/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  lightController/one_Hz_hb/count_reg[23]/Q
                         net (fo=2, routed)           0.118     1.703    lightController/one_Hz_hb/count_reg[23]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  lightController/one_Hz_hb/count_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.811    lightController/one_Hz_hb/count_reg[20]_i_1__3_n_4
    SLICE_X49Y16         FDRE                                         r  lightController/one_Hz_hb/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.829     1.956    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  lightController/one_Hz_hb/count_reg[23]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    lightController/one_Hz_hb/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.562     1.445    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  lightController/one_Hz_hb/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lightController/one_Hz_hb/count_reg[19]/Q
                         net (fo=2, routed)           0.118     1.704    lightController/one_Hz_hb/count_reg[19]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  lightController/one_Hz_hb/count_reg[16]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.812    lightController/one_Hz_hb/count_reg[16]_i_1__4_n_4
    SLICE_X49Y15         FDRE                                         r  lightController/one_Hz_hb/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.830     1.957    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  lightController/one_Hz_hb/count_reg[19]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    lightController/one_Hz_hb/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 de_North/beatEvent/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_North/beatEvent/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.559     1.442    de_North/beatEvent/sysclk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  de_North/beatEvent/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  de_North/beatEvent/count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.701    de_North/beatEvent/count_reg[11]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  de_North/beatEvent/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    de_North/beatEvent/count_reg[8]_i_1__0_n_4
    SLICE_X47Y16         FDRE                                         r  de_North/beatEvent/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.827     1.954    de_North/beatEvent/sysclk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  de_North/beatEvent/count_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    de_North/beatEvent/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 de_North/beatEvent/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_North/beatEvent/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.441    de_North/beatEvent/sysclk_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  de_North/beatEvent/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  de_North/beatEvent/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.700    de_North/beatEvent/count_reg[15]
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  de_North/beatEvent/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    de_North/beatEvent/count_reg[12]_i_1__0_n_4
    SLICE_X47Y17         FDRE                                         r  de_North/beatEvent/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.826     1.953    de_North/beatEvent/sysclk_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  de_North/beatEvent/count_reg[15]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    de_North/beatEvent/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y14   de_Center/beatEvent/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y16   de_Center/beatEvent/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y16   de_Center/beatEvent/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y17   de_Center/beatEvent/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y15   de_Center/beatEvent/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y15   de_Center/beatEvent/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y15   de_Center/beatEvent/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y16   de_Center/beatEvent/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y16   de_Center/beatEvent/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   lightController/one_Hz_hb/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   lightController/one_Hz_hb/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   lightController/one_Hz_hb/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   lightController/one_Hz_hb/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   lightController/one_Hz_hb/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   lightController/one_Hz_hb/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   lightController/one_Hz_hb/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13   lightController/one_Hz_hb/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13   lightController/one_Hz_hb/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13   lightController/one_Hz_hb/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   de_Center/beatEvent/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   de_Center/beatEvent/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   de_Center/beatEvent/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   de_Center/beatEvent/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   de_Center/beatEvent/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   de_Center/beatEvent/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   de_Center/beatEvent/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   de_Center/beatEvent/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   de_Center/beatEvent/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y22   de_East/beatEvent/count_reg[16]/C



