# compile vhdl design source files
vhdl xpm  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/example_design/EP_MEM.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/example_design/PIO_TX_ENGINE.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/example_design/PIO_RX_ENGINE.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/example_design/PIO_EP_MEM_ACCESS.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/example_design/PIO_TO_CTRL.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/example_design/PIO_EP.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/dsport/test_interface.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/example_design/PIO.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/tests/tests.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_core_top.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_top.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_7x.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_top.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie2_top.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/sim/pcie_7x_0.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/imports/new/simple_counter.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/example_design/pcie_app_7x.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/dsport/pci_exp_usrapp_cfg.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/dsport/pci_exp_usrapp_pl.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/dsport/pci_exp_usrapp_rx.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/dsport/pci_exp_usrapp_tx.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/functional/sys_clk_gen.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/dsport/pcie_axi_trn_bridge.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/dsport/pcie_2_1_rport_7x.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/example_design/xilinx_pcie_2_1_ep_7x.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/functional/sys_clk_gen_ds.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/dsport/xilinx_pcie_2_1_rport_7x.vhd"
vhdl xil_defaultlib  "../../../pcie_7x_0_example.srcs/sim_1/imports/simulation/functional/board.vhd"

# Do not sort compile order
nosort
