   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32_eth.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.comm	DMATxDescToSet,4,4
  19              		.comm	DMARxDescToGet,4,4
  20              		.comm	DMAPTPTxDescToSet,4,4
  21              		.comm	DMAPTPRxDescToGet,4,4
  22              		.section	.text.ETH_DeInit,"ax",%progbits
  23              		.align	2
  24              		.global	ETH_DeInit
  25              		.thumb
  26              		.thumb_func
  28              	ETH_DeInit:
  29              	.LFB29:
  30              		.file 1 "../STM32_ETH_Driver/src/stm32_eth.c"
   1:../STM32_ETH_Driver/src/stm32_eth.c **** /**
   2:../STM32_ETH_Driver/src/stm32_eth.c ****   ******************************************************************************
   3:../STM32_ETH_Driver/src/stm32_eth.c ****   * @file    stm32_eth.c
   4:../STM32_ETH_Driver/src/stm32_eth.c ****   * @author  MCD Application Team
   5:../STM32_ETH_Driver/src/stm32_eth.c ****   * @version V1.1.0
   6:../STM32_ETH_Driver/src/stm32_eth.c ****   * @date    11/20/2009
   7:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief   This file provides all the ETH firmware functions.
   8:../STM32_ETH_Driver/src/stm32_eth.c ****   ******************************************************************************
   9:../STM32_ETH_Driver/src/stm32_eth.c ****   * @copy
  10:../STM32_ETH_Driver/src/stm32_eth.c ****   *
  11:../STM32_ETH_Driver/src/stm32_eth.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../STM32_ETH_Driver/src/stm32_eth.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../STM32_ETH_Driver/src/stm32_eth.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../STM32_ETH_Driver/src/stm32_eth.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../STM32_ETH_Driver/src/stm32_eth.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../STM32_ETH_Driver/src/stm32_eth.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../STM32_ETH_Driver/src/stm32_eth.c ****   *
  18:../STM32_ETH_Driver/src/stm32_eth.c ****   * <h2><center>&copy; COPYRIGHT 2009 STMicroelectronics</center></h2>
  19:../STM32_ETH_Driver/src/stm32_eth.c ****   */ 
  20:../STM32_ETH_Driver/src/stm32_eth.c **** 
  21:../STM32_ETH_Driver/src/stm32_eth.c **** /* Includes ------------------------------------------------------------------*/
  22:../STM32_ETH_Driver/src/stm32_eth.c **** #include "stm32_eth.h"
  23:../STM32_ETH_Driver/src/stm32_eth.c **** #include "stm32f10x_rcc.h"
  24:../STM32_ETH_Driver/src/stm32_eth.c **** 
  25:../STM32_ETH_Driver/src/stm32_eth.c **** /** @addtogroup STM32_ETH_Driver
  26:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief ETH driver modules
  27:../STM32_ETH_Driver/src/stm32_eth.c ****   * @{
  28:../STM32_ETH_Driver/src/stm32_eth.c ****   */
  29:../STM32_ETH_Driver/src/stm32_eth.c **** 
  30:../STM32_ETH_Driver/src/stm32_eth.c **** /** @defgroup ETH_Private_TypesDefinitions
  31:../STM32_ETH_Driver/src/stm32_eth.c ****   * @{
  32:../STM32_ETH_Driver/src/stm32_eth.c ****   */ 
  33:../STM32_ETH_Driver/src/stm32_eth.c **** /**
  34:../STM32_ETH_Driver/src/stm32_eth.c ****   * @}
  35:../STM32_ETH_Driver/src/stm32_eth.c ****   */ 
  36:../STM32_ETH_Driver/src/stm32_eth.c **** 
  37:../STM32_ETH_Driver/src/stm32_eth.c **** /* Structure used to hold the last received packet descriptors info */
  38:../STM32_ETH_Driver/src/stm32_eth.c **** 
  39:../STM32_ETH_Driver/src/stm32_eth.c **** /** @defgroup ETH_Private_Defines
  40:../STM32_ETH_Driver/src/stm32_eth.c ****   * @{
  41:../STM32_ETH_Driver/src/stm32_eth.c ****   */ 
  42:../STM32_ETH_Driver/src/stm32_eth.c **** /* Global pointers on Tx and Rx descriptor used to track transmit and receive descriptors */
  43:../STM32_ETH_Driver/src/stm32_eth.c **** ETH_DMADESCTypeDef  *DMATxDescToSet;
  44:../STM32_ETH_Driver/src/stm32_eth.c **** ETH_DMADESCTypeDef  *DMARxDescToGet;
  45:../STM32_ETH_Driver/src/stm32_eth.c **** ETH_DMADESCTypeDef  *DMAPTPTxDescToSet;
  46:../STM32_ETH_Driver/src/stm32_eth.c **** ETH_DMADESCTypeDef  *DMAPTPRxDescToGet;
  47:../STM32_ETH_Driver/src/stm32_eth.c **** 
  48:../STM32_ETH_Driver/src/stm32_eth.c **** /* ETHERNET MAC address offsets */
  49:../STM32_ETH_Driver/src/stm32_eth.c **** #define ETH_MAC_ADDR_HBASE   (ETH_MAC_BASE + 0x40)  /* ETHERNET MAC address high offset */
  50:../STM32_ETH_Driver/src/stm32_eth.c **** #define ETH_MAC_ADDR_LBASE    (ETH_MAC_BASE + 0x44)  /* ETHERNET MAC address low offset */
  51:../STM32_ETH_Driver/src/stm32_eth.c **** 
  52:../STM32_ETH_Driver/src/stm32_eth.c **** /* ETHERNET MACMIIAR register Mask */
  53:../STM32_ETH_Driver/src/stm32_eth.c **** #define MACMIIAR_CR_MASK    ((uint32_t)0xFFFFFFE3) 
  54:../STM32_ETH_Driver/src/stm32_eth.c **** 
  55:../STM32_ETH_Driver/src/stm32_eth.c **** /* ETHERNET MACCR register Mask */
  56:../STM32_ETH_Driver/src/stm32_eth.c **** #define MACCR_CLEAR_MASK    ((uint32_t)0xFF20810F)  
  57:../STM32_ETH_Driver/src/stm32_eth.c **** 
  58:../STM32_ETH_Driver/src/stm32_eth.c **** /* ETHERNET MACFCR register Mask */
  59:../STM32_ETH_Driver/src/stm32_eth.c **** #define MACFCR_CLEAR_MASK   ((uint32_t)0x0000FF41)
  60:../STM32_ETH_Driver/src/stm32_eth.c **** 
  61:../STM32_ETH_Driver/src/stm32_eth.c **** /* ETHERNET DMAOMR register Mask */
  62:../STM32_ETH_Driver/src/stm32_eth.c **** #define DMAOMR_CLEAR_MASK   ((uint32_t)0xF8DE3F23)
  63:../STM32_ETH_Driver/src/stm32_eth.c **** 
  64:../STM32_ETH_Driver/src/stm32_eth.c **** /* ETHERNET Remote Wake-up frame register length */
  65:../STM32_ETH_Driver/src/stm32_eth.c **** #define ETH_WAKEUP_REGISTER_LENGTH      8
  66:../STM32_ETH_Driver/src/stm32_eth.c **** 
  67:../STM32_ETH_Driver/src/stm32_eth.c **** /* ETHERNET Missed frames counter Shift */
  68:../STM32_ETH_Driver/src/stm32_eth.c **** #define  ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTERSHIFT     17
  69:../STM32_ETH_Driver/src/stm32_eth.c **** 
  70:../STM32_ETH_Driver/src/stm32_eth.c **** /* ETHERNET DMA Tx descriptors Collision Count Shift */
  71:../STM32_ETH_Driver/src/stm32_eth.c **** #define  ETH_DMATXDESC_COLLISION_COUNTSHIFT        3
  72:../STM32_ETH_Driver/src/stm32_eth.c **** 
  73:../STM32_ETH_Driver/src/stm32_eth.c **** /* ETHERNET DMA Tx descriptors Buffer2 Size Shift */
  74:../STM32_ETH_Driver/src/stm32_eth.c **** #define  ETH_DMATXDESC_BUFFER2_SIZESHIFT           16
  75:../STM32_ETH_Driver/src/stm32_eth.c **** 
  76:../STM32_ETH_Driver/src/stm32_eth.c **** /* ETHERNET DMA Rx descriptors Frame Length Shift */
  77:../STM32_ETH_Driver/src/stm32_eth.c **** #define  ETH_DMARXDESC_FRAME_LENGTHSHIFT           16
  78:../STM32_ETH_Driver/src/stm32_eth.c **** 
  79:../STM32_ETH_Driver/src/stm32_eth.c **** /* ETHERNET DMA Rx descriptors Buffer2 Size Shift */
  80:../STM32_ETH_Driver/src/stm32_eth.c **** #define  ETH_DMARXDESC_BUFFER2_SIZESHIFT           16
  81:../STM32_ETH_Driver/src/stm32_eth.c **** 
  82:../STM32_ETH_Driver/src/stm32_eth.c **** /**
  83:../STM32_ETH_Driver/src/stm32_eth.c ****   * @}
  84:../STM32_ETH_Driver/src/stm32_eth.c ****   */
  85:../STM32_ETH_Driver/src/stm32_eth.c **** 
  86:../STM32_ETH_Driver/src/stm32_eth.c **** /** @defgroup ETH_Private_Macros
  87:../STM32_ETH_Driver/src/stm32_eth.c ****   * @{
  88:../STM32_ETH_Driver/src/stm32_eth.c ****   */ 
  89:../STM32_ETH_Driver/src/stm32_eth.c **** /**
  90:../STM32_ETH_Driver/src/stm32_eth.c ****   * @}
  91:../STM32_ETH_Driver/src/stm32_eth.c ****   */
  92:../STM32_ETH_Driver/src/stm32_eth.c **** 
  93:../STM32_ETH_Driver/src/stm32_eth.c **** /** @defgroup ETH_Private_Variables
  94:../STM32_ETH_Driver/src/stm32_eth.c ****   * @{
  95:../STM32_ETH_Driver/src/stm32_eth.c ****   */ 
  96:../STM32_ETH_Driver/src/stm32_eth.c **** /**
  97:../STM32_ETH_Driver/src/stm32_eth.c ****   * @}
  98:../STM32_ETH_Driver/src/stm32_eth.c ****   */
  99:../STM32_ETH_Driver/src/stm32_eth.c **** 
 100:../STM32_ETH_Driver/src/stm32_eth.c **** /** @defgroup ETH_Private_FunctionPrototypes
 101:../STM32_ETH_Driver/src/stm32_eth.c ****   * @{
 102:../STM32_ETH_Driver/src/stm32_eth.c ****   */ 
 103:../STM32_ETH_Driver/src/stm32_eth.c ****   
 104:../STM32_ETH_Driver/src/stm32_eth.c **** #ifndef USE_Delay
 105:../STM32_ETH_Driver/src/stm32_eth.c **** static void ETH_Delay(__IO uint32_t nCount);
 106:../STM32_ETH_Driver/src/stm32_eth.c **** #endif /* USE_Delay*/
 107:../STM32_ETH_Driver/src/stm32_eth.c ****   
 108:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 109:../STM32_ETH_Driver/src/stm32_eth.c ****   * @}
 110:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 111:../STM32_ETH_Driver/src/stm32_eth.c **** 
 112:../STM32_ETH_Driver/src/stm32_eth.c **** /** @defgroup ETH_Private_Functions
 113:../STM32_ETH_Driver/src/stm32_eth.c ****   * @{
 114:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 115:../STM32_ETH_Driver/src/stm32_eth.c **** 
 116:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 117:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Deinitializes the ETHERNET peripheral registers to their default reset values.
 118:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None 
 119:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
 120:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 121:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DeInit(void)
 122:../STM32_ETH_Driver/src/stm32_eth.c **** {
  31              		.loc 1 122 0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 1, uses_anonymous_args = 0
  35 0000 80B5     		push	{r7, lr}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 00AF     		add	r7, sp, #0
  40              		.cfi_def_cfa_register 7
 123:../STM32_ETH_Driver/src/stm32_eth.c ****   RCC_AHBPeriphResetCmd(RCC_AHBPeriph_ETH_MAC, ENABLE);
  41              		.loc 1 123 0
  42 0004 4FF48040 		mov	r0, #16384
  43 0008 0121     		movs	r1, #1
  44 000a FFF7FEFF 		bl	RCC_AHBPeriphResetCmd
 124:../STM32_ETH_Driver/src/stm32_eth.c ****   RCC_AHBPeriphResetCmd(RCC_AHBPeriph_ETH_MAC, DISABLE);
  45              		.loc 1 124 0
  46 000e 4FF48040 		mov	r0, #16384
  47 0012 0021     		movs	r1, #0
  48 0014 FFF7FEFF 		bl	RCC_AHBPeriphResetCmd
 125:../STM32_ETH_Driver/src/stm32_eth.c **** }
  49              		.loc 1 125 0
  50 0018 80BD     		pop	{r7, pc}
  51              		.cfi_endproc
  52              	.LFE29:
  54 001a 00BF     		.section	.text.ETH_Init,"ax",%progbits
  55              		.align	2
  56              		.global	ETH_Init
  57              		.thumb
  58              		.thumb_func
  60              	ETH_Init:
  61              	.LFB30:
 126:../STM32_ETH_Driver/src/stm32_eth.c **** 
 127:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 128:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Initializes the ETHERNET peripheral according to the specified
 129:../STM32_ETH_Driver/src/stm32_eth.c ****   *   parameters in the ETH_InitStruct .
 130:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param ETH_InitStruct: pointer to a ETH_InitTypeDef structure that contains
 131:../STM32_ETH_Driver/src/stm32_eth.c ****   *   the configuration information for the specified ETHERNET peripheral.
 132:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param PHYAddress: external PHY address                    
 133:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval ETH_ERROR: Ethernet initialization failed
 134:../STM32_ETH_Driver/src/stm32_eth.c ****   *         ETH_SUCCESS: Ethernet successfully initialized                 
 135:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 136:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_Init(ETH_InitTypeDef* ETH_InitStruct, uint16_t PHYAddress)
 137:../STM32_ETH_Driver/src/stm32_eth.c **** {
  62              		.loc 1 137 0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 40
  65              		@ frame_needed = 1, uses_anonymous_args = 0
  66 0000 80B5     		push	{r7, lr}
  67              		.cfi_def_cfa_offset 8
  68              		.cfi_offset 7, -8
  69              		.cfi_offset 14, -4
  70 0002 8AB0     		sub	sp, sp, #40
  71              		.cfi_def_cfa_offset 48
  72 0004 00AF     		add	r7, sp, #0
  73              		.cfi_def_cfa_register 7
  74 0006 7860     		str	r0, [r7, #4]
  75 0008 0B46     		mov	r3, r1
  76 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 138:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t tmpreg = 0;
  77              		.loc 1 138 0
  78 000c 0023     		movs	r3, #0
  79 000e 7B62     		str	r3, [r7, #36]
 139:../STM32_ETH_Driver/src/stm32_eth.c ****   RCC_ClocksTypeDef  rcc_clocks;
 140:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t hclk = 60000000;
  80              		.loc 1 140 0
  81 0010 874B     		ldr	r3, .L9
  82 0012 3B62     		str	r3, [r7, #32]
 141:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 142:../STM32_ETH_Driver/src/stm32_eth.c ****   /* MAC --------------------------*/ 
 143:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_AUTONEGOTIATION(ETH_InitStruct->ETH_AutoNegotiation));
 144:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_WATCHDOG(ETH_InitStruct->ETH_Watchdog));
 145:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_JABBER(ETH_InitStruct->ETH_Jabber));
 146:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_INTER_FRAME_GAP(ETH_InitStruct->ETH_InterFrameGap));
 147:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_CARRIER_SENSE(ETH_InitStruct->ETH_CarrierSense));
 148:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_SPEED(ETH_InitStruct->ETH_Speed));
 149:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_RECEIVE_OWN(ETH_InitStruct->ETH_ReceiveOwn));
 150:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_LOOPBACK_MODE(ETH_InitStruct->ETH_LoopbackMode));
 151:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DUPLEX_MODE(ETH_InitStruct->ETH_Mode));
 152:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_CHECKSUM_OFFLOAD(ETH_InitStruct->ETH_ChecksumOffload));
 153:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_RETRY_TRANSMISSION(ETH_InitStruct->ETH_RetryTransmission));
 154:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(ETH_InitStruct->ETH_AutomaticPadCRCStrip));
 155:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_BACKOFF_LIMIT(ETH_InitStruct->ETH_BackOffLimit));
 156:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DEFERRAL_CHECK(ETH_InitStruct->ETH_DeferralCheck));
 157:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_RECEIVE_ALL(ETH_InitStruct->ETH_ReceiveAll));
 158:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_SOURCE_ADDR_FILTER(ETH_InitStruct->ETH_SourceAddrFilter));
 159:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_CONTROL_FRAMES(ETH_InitStruct->ETH_PassControlFrames));
 160:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(ETH_InitStruct->ETH_BroadcastFramesReception));
 161:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DESTINATION_ADDR_FILTER(ETH_InitStruct->ETH_DestinationAddrFilter));
 162:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PROMISCUOUS_MODE(ETH_InitStruct->ETH_PromiscuousMode));
 163:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(ETH_InitStruct->ETH_MulticastFramesFilter));  
 164:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_UNICAST_FRAMES_FILTER(ETH_InitStruct->ETH_UnicastFramesFilter));
 165:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PAUSE_TIME(ETH_InitStruct->ETH_PauseTime));
 166:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_ZEROQUANTA_PAUSE(ETH_InitStruct->ETH_ZeroQuantaPause));
 167:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(ETH_InitStruct->ETH_PauseLowThreshold));
 168:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(ETH_InitStruct->ETH_UnicastPauseFrameDetect));
 169:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_RECEIVE_FLOWCONTROL(ETH_InitStruct->ETH_ReceiveFlowControl));
 170:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(ETH_InitStruct->ETH_TransmitFlowControl));
 171:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_VLAN_TAG_COMPARISON(ETH_InitStruct->ETH_VLANTagComparison));
 172:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(ETH_InitStruct->ETH_VLANTagIdentifier));
 173:../STM32_ETH_Driver/src/stm32_eth.c ****   /* DMA --------------------------*/
 174:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(ETH_InitStruct->ETH_DropTCPIPChecksumErrorFrame));
 175:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_RECEIVE_STORE_FORWARD(ETH_InitStruct->ETH_ReceiveStoreForward));
 176:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_FLUSH_RECEIVE_FRAME(ETH_InitStruct->ETH_FlushReceivedFrame));
 177:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_TRANSMIT_STORE_FORWARD(ETH_InitStruct->ETH_TransmitStoreForward));
 178:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_TRANSMIT_THRESHOLD_CONTROL(ETH_InitStruct->ETH_TransmitThresholdControl));
 179:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_FORWARD_ERROR_FRAMES(ETH_InitStruct->ETH_ForwardErrorFrames));
 180:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(ETH_InitStruct->ETH_ForwardUndersizedGoodFrame
 181:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_RECEIVE_THRESHOLD_CONTROL(ETH_InitStruct->ETH_ReceiveThresholdControl));
 182:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_SECOND_FRAME_OPERATE(ETH_InitStruct->ETH_SecondFrameOperate));
 183:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_ADDRESS_ALIGNED_BEATS(ETH_InitStruct->ETH_AddressAlignedBeats));
 184:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_FIXED_BURST(ETH_InitStruct->ETH_FixedBurst));
 185:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_RXDMA_BURST_LENGTH(ETH_InitStruct->ETH_RxDMABurstLength));
 186:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_TXDMA_BURST_LENGTH(ETH_InitStruct->ETH_TxDMABurstLength)); 
 187:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMA_DESC_SKIP_LENGTH(ETH_InitStruct->ETH_DescriptorSkipLength));  
 188:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(ETH_InitStruct->ETH_DMAArbitration));       
 189:../STM32_ETH_Driver/src/stm32_eth.c ****   /*-------------------------------- MAC Config ------------------------------*/   
 190:../STM32_ETH_Driver/src/stm32_eth.c ****   /*---------------------- ETHERNET MACMIIAR Configuration -------------------*/
 191:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Get the ETHERNET MACMIIAR value */
 192:../STM32_ETH_Driver/src/stm32_eth.c **** 
 193:../STM32_ETH_Driver/src/stm32_eth.c **** 
 194:../STM32_ETH_Driver/src/stm32_eth.c **** 
 195:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg = ETH->MACMIIAR;
  83              		.loc 1 195 0
  84 0014 874B     		ldr	r3, .L9+4
  85 0016 1B69     		ldr	r3, [r3, #16]
  86 0018 7B62     		str	r3, [r7, #36]
 196:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 197:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg &= MACMIIAR_CR_MASK;
  87              		.loc 1 197 0
  88 001a 7B6A     		ldr	r3, [r7, #36]
  89 001c 23F01C03 		bic	r3, r3, #28
  90 0020 7B62     		str	r3, [r7, #36]
 198:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Get hclk frequency value */
 199:../STM32_ETH_Driver/src/stm32_eth.c ****   RCC_GetClocksFreq(&rcc_clocks);
  91              		.loc 1 199 0
  92 0022 07F10C03 		add	r3, r7, #12
  93 0026 1846     		mov	r0, r3
  94 0028 FFF7FEFF 		bl	RCC_GetClocksFreq
 200:../STM32_ETH_Driver/src/stm32_eth.c ****   hclk = rcc_clocks.HCLK_Frequency;
  95              		.loc 1 200 0
  96 002c 3B69     		ldr	r3, [r7, #16]
  97 002e 3B62     		str	r3, [r7, #32]
 201:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set CR bits depending on hclk value */
 202:../STM32_ETH_Driver/src/stm32_eth.c ****   if((hclk >= 20000000)&&(hclk < 35000000))
  98              		.loc 1 202 0
  99 0030 3B6A     		ldr	r3, [r7, #32]
 100 0032 814A     		ldr	r2, .L9+8
 101 0034 9342     		cmp	r3, r2
 102 0036 08D9     		bls	.L3
 103              		.loc 1 202 0 is_stmt 0 discriminator 1
 104 0038 3B6A     		ldr	r3, [r7, #32]
 105 003a 804A     		ldr	r2, .L9+12
 106 003c 9342     		cmp	r3, r2
 107 003e 04D8     		bhi	.L3
 203:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 204:../STM32_ETH_Driver/src/stm32_eth.c ****     /* CSR Clock Range between 20-35 MHz */
 205:../STM32_ETH_Driver/src/stm32_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 108              		.loc 1 205 0 is_stmt 1
 109 0040 7B6A     		ldr	r3, [r7, #36]
 110 0042 43F00803 		orr	r3, r3, #8
 111 0046 7B62     		str	r3, [r7, #36]
 112 0048 0BE0     		b	.L4
 113              	.L3:
 206:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 207:../STM32_ETH_Driver/src/stm32_eth.c ****   else if((hclk >= 35000000)&&(hclk < 60000000))
 114              		.loc 1 207 0
 115 004a 3B6A     		ldr	r3, [r7, #32]
 116 004c 7B4A     		ldr	r2, .L9+12
 117 004e 9342     		cmp	r3, r2
 118 0050 07D9     		bls	.L4
 119              		.loc 1 207 0 is_stmt 0 discriminator 1
 120 0052 3B6A     		ldr	r3, [r7, #32]
 121 0054 7A4A     		ldr	r2, .L9+16
 122 0056 9342     		cmp	r3, r2
 123 0058 03D8     		bhi	.L4
 208:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 209:../STM32_ETH_Driver/src/stm32_eth.c ****     /* CSR Clock Range between 35-60 MHz */ 
 210:../STM32_ETH_Driver/src/stm32_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;    
 124              		.loc 1 210 0 is_stmt 1
 125 005a 7B6A     		ldr	r3, [r7, #36]
 126 005c 43F00C03 		orr	r3, r3, #12
 127 0060 7B62     		str	r3, [r7, #36]
 128              	.L4:
 211:../STM32_ETH_Driver/src/stm32_eth.c ****   }  
 212:../STM32_ETH_Driver/src/stm32_eth.c ****   else /* ((hclk >= 60000000)&&(hclk <= 72000000)) */
 213:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 214:../STM32_ETH_Driver/src/stm32_eth.c ****     /* CSR Clock Range between 60-72 MHz */   
 215:../STM32_ETH_Driver/src/stm32_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;    
 216:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 217:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
 218:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACMIIAR = (uint32_t)tmpreg;  
 129              		.loc 1 218 0
 130 0062 744A     		ldr	r2, .L9+4
 131 0064 7B6A     		ldr	r3, [r7, #36]
 132 0066 1361     		str	r3, [r2, #16]
 219:../STM32_ETH_Driver/src/stm32_eth.c ****   /*-------------------- PHY initialization and configuration ----------------*/
 220:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Put the PHY in reset mode */
 221:../STM32_ETH_Driver/src/stm32_eth.c ****   if(!(ETH_WritePHYRegister(PHYAddress, PHY_BCR, PHY_Reset)))
 133              		.loc 1 221 0
 134 0068 7B88     		ldrh	r3, [r7, #2]
 135 006a 1846     		mov	r0, r3
 136 006c 0021     		movs	r1, #0
 137 006e 4FF40042 		mov	r2, #32768
 138 0072 FFF7FEFF 		bl	ETH_WritePHYRegister
 139 0076 0346     		mov	r3, r0
 140 0078 002B     		cmp	r3, #0
 141 007a 01D1     		bne	.L6
 222:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 223:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Return ERROR in case of write timeout */
 224:../STM32_ETH_Driver/src/stm32_eth.c ****     return ETH_ERROR;
 142              		.loc 1 224 0
 143 007c 0023     		movs	r3, #0
 144 007e D2E0     		b	.L8
 145              	.L6:
 225:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 226:../STM32_ETH_Driver/src/stm32_eth.c ****   
 227:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Delay to assure PHY reset */
 228:../STM32_ETH_Driver/src/stm32_eth.c ****   _eth_delay_(PHY_ResetDelay);
 146              		.loc 1 228 0
 147 0080 7048     		ldr	r0, .L9+20
 148 0082 FFF7FEFF 		bl	ETH_Delay
 229:../STM32_ETH_Driver/src/stm32_eth.c **** 
 230:../STM32_ETH_Driver/src/stm32_eth.c **** //#endif
 231:../STM32_ETH_Driver/src/stm32_eth.c ****   /*if(!(ETH_WritePHYRegister(PHYAddress, PHY_BCR, PHY_AutoNegotiation)))
 232:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 233:../STM32_ETH_Driver/src/stm32_eth.c ****       return ETH_ERROR;
 234:../STM32_ETH_Driver/src/stm32_eth.c ****   }*/
 235:../STM32_ETH_Driver/src/stm32_eth.c ****   /*------------------------ ETHERNET MACCR Configuration --------------------*/
 236:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Get the ETHERNET MACCR value */  
 237:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg = ETH->MACCR;
 149              		.loc 1 237 0
 150 0086 6B4B     		ldr	r3, .L9+4
 151 0088 1B68     		ldr	r3, [r3]
 152 008a 7B62     		str	r3, [r7, #36]
 238:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
 239:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg &= MACCR_CLEAR_MASK;
 153              		.loc 1 239 0
 154 008c 7A6A     		ldr	r2, [r7, #36]
 155 008e 6E4B     		ldr	r3, .L9+24
 156 0090 1340     		ands	r3, r3, r2
 157 0092 7B62     		str	r3, [r7, #36]
 240:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the WD bit according to ETH_Watchdog value */
 241:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the JD: bit according to ETH_Jabber value */
 242:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the IFG bit according to ETH_InterFrameGap value */ 
 243:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DCRS bit according to ETH_CarrierSense value */  
 244:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the FES bit according to ETH_Speed value */ 
 245:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DO bit according to ETH_ReceiveOwn value */ 
 246:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the LM bit according to ETH_LoopbackMode value */ 
 247:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DM bit according to ETH_Mode value */ 
 248:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the IPC bit according to ETH_ChecksumOffload value */                   
 249:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DR bit according to ETH_RetryTransmission value */ 
 250:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the ACS bit according to ETH_AutomaticPadCRCStrip value */ 
 251:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the BL bit according to ETH_BackOffLimit value */ 
 252:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DC bit according to ETH_DeferralCheck value */                          
 253:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg |= (uint32_t)(ETH_InitStruct->ETH_Watchdog | 
 158              		.loc 1 253 0
 159 0094 7B68     		ldr	r3, [r7, #4]
 160 0096 5A68     		ldr	r2, [r3, #4]
 254:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_Jabber | 
 161              		.loc 1 254 0
 162 0098 7B68     		ldr	r3, [r7, #4]
 163 009a 9B68     		ldr	r3, [r3, #8]
 253:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_Jabber | 
 164              		.loc 1 253 0
 165 009c 1A43     		orrs	r2, r2, r3
 255:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_InterFrameGap |
 166              		.loc 1 255 0
 167 009e 7B68     		ldr	r3, [r7, #4]
 168 00a0 DB68     		ldr	r3, [r3, #12]
 254:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_Jabber | 
 169              		.loc 1 254 0
 170 00a2 1A43     		orrs	r2, r2, r3
 256:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_CarrierSense |
 171              		.loc 1 256 0
 172 00a4 7B68     		ldr	r3, [r7, #4]
 173 00a6 1B69     		ldr	r3, [r3, #16]
 255:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_InterFrameGap |
 174              		.loc 1 255 0
 175 00a8 1A43     		orrs	r2, r2, r3
 257:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_Speed | 
 176              		.loc 1 257 0
 177 00aa 7B68     		ldr	r3, [r7, #4]
 178 00ac 5B69     		ldr	r3, [r3, #20]
 256:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_CarrierSense |
 179              		.loc 1 256 0
 180 00ae 1A43     		orrs	r2, r2, r3
 258:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ReceiveOwn |
 181              		.loc 1 258 0
 182 00b0 7B68     		ldr	r3, [r7, #4]
 183 00b2 9B69     		ldr	r3, [r3, #24]
 257:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_Speed | 
 184              		.loc 1 257 0
 185 00b4 1A43     		orrs	r2, r2, r3
 259:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_LoopbackMode |
 186              		.loc 1 259 0
 187 00b6 7B68     		ldr	r3, [r7, #4]
 188 00b8 DB69     		ldr	r3, [r3, #28]
 258:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ReceiveOwn |
 189              		.loc 1 258 0
 190 00ba 1A43     		orrs	r2, r2, r3
 260:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_Mode | 
 191              		.loc 1 260 0
 192 00bc 7B68     		ldr	r3, [r7, #4]
 193 00be 1B6A     		ldr	r3, [r3, #32]
 259:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_LoopbackMode |
 194              		.loc 1 259 0
 195 00c0 1A43     		orrs	r2, r2, r3
 261:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ChecksumOffload |    
 196              		.loc 1 261 0
 197 00c2 7B68     		ldr	r3, [r7, #4]
 198 00c4 5B6A     		ldr	r3, [r3, #36]
 260:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_Mode | 
 199              		.loc 1 260 0
 200 00c6 1A43     		orrs	r2, r2, r3
 262:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_RetryTransmission | 
 201              		.loc 1 262 0
 202 00c8 7B68     		ldr	r3, [r7, #4]
 203 00ca 9B6A     		ldr	r3, [r3, #40]
 261:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ChecksumOffload |    
 204              		.loc 1 261 0
 205 00cc 1A43     		orrs	r2, r2, r3
 263:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_AutomaticPadCRCStrip | 
 206              		.loc 1 263 0
 207 00ce 7B68     		ldr	r3, [r7, #4]
 208 00d0 DB6A     		ldr	r3, [r3, #44]
 262:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_RetryTransmission | 
 209              		.loc 1 262 0
 210 00d2 1A43     		orrs	r2, r2, r3
 264:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_BackOffLimit | 
 211              		.loc 1 264 0
 212 00d4 7B68     		ldr	r3, [r7, #4]
 213 00d6 1B6B     		ldr	r3, [r3, #48]
 263:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_AutomaticPadCRCStrip | 
 214              		.loc 1 263 0
 215 00d8 1A43     		orrs	r2, r2, r3
 265:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_DeferralCheck);
 216              		.loc 1 265 0
 217 00da 7B68     		ldr	r3, [r7, #4]
 218 00dc 5B6B     		ldr	r3, [r3, #52]
 253:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_Jabber | 
 219              		.loc 1 253 0
 220 00de 1343     		orrs	r3, r3, r2
 221 00e0 7A6A     		ldr	r2, [r7, #36]
 222 00e2 1343     		orrs	r3, r3, r2
 223 00e4 7B62     		str	r3, [r7, #36]
 266:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Write to ETHERNET MACCR */
 267:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACCR = (uint32_t)tmpreg;
 224              		.loc 1 267 0
 225 00e6 534A     		ldr	r2, .L9+4
 226 00e8 7B6A     		ldr	r3, [r7, #36]
 227 00ea 1360     		str	r3, [r2]
 268:../STM32_ETH_Driver/src/stm32_eth.c ****   
 269:../STM32_ETH_Driver/src/stm32_eth.c ****   /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
 270:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the RA bit according to ETH_ReceiveAll value */
 271:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the SAF and SAIF bits according to ETH_SourceAddrFilter value */
 272:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PCF bit according to ETH_PassControlFrames value */
 273:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DBF bit according to ETH_BroadcastFramesReception value */
 274:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DAIF bit according to ETH_DestinationAddrFilter value */
 275:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PR bit according to ETH_PromiscuousMode value */
 276:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PM, HMC and HPF bits according to ETH_MulticastFramesFilter value */
 277:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the HUC and HPF bits according to ETH_UnicastFramesFilter value */
 278:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Write to ETHERNET MACFFR */  
 279:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACFFR = (uint32_t)(ETH_InitStruct->ETH_ReceiveAll | 
 228              		.loc 1 279 0
 229 00ec 5149     		ldr	r1, .L9+4
 230 00ee 7B68     		ldr	r3, [r7, #4]
 231 00f0 9A6B     		ldr	r2, [r3, #56]
 280:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_SourceAddrFilter |
 232              		.loc 1 280 0
 233 00f2 7B68     		ldr	r3, [r7, #4]
 234 00f4 DB6B     		ldr	r3, [r3, #60]
 279:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_SourceAddrFilter |
 235              		.loc 1 279 0
 236 00f6 1A43     		orrs	r2, r2, r3
 281:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_PassControlFrames |
 237              		.loc 1 281 0
 238 00f8 7B68     		ldr	r3, [r7, #4]
 239 00fa 1B6C     		ldr	r3, [r3, #64]
 280:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_SourceAddrFilter |
 240              		.loc 1 280 0
 241 00fc 1A43     		orrs	r2, r2, r3
 282:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_BroadcastFramesReception | 
 242              		.loc 1 282 0
 243 00fe 7B68     		ldr	r3, [r7, #4]
 244 0100 5B6C     		ldr	r3, [r3, #68]
 281:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_PassControlFrames |
 245              		.loc 1 281 0
 246 0102 1A43     		orrs	r2, r2, r3
 283:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_DestinationAddrFilter |
 247              		.loc 1 283 0
 248 0104 7B68     		ldr	r3, [r7, #4]
 249 0106 9B6C     		ldr	r3, [r3, #72]
 282:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_BroadcastFramesReception | 
 250              		.loc 1 282 0
 251 0108 1A43     		orrs	r2, r2, r3
 284:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_PromiscuousMode |
 252              		.loc 1 284 0
 253 010a 7B68     		ldr	r3, [r7, #4]
 254 010c DB6C     		ldr	r3, [r3, #76]
 283:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_DestinationAddrFilter |
 255              		.loc 1 283 0
 256 010e 1A43     		orrs	r2, r2, r3
 285:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_MulticastFramesFilter |
 257              		.loc 1 285 0
 258 0110 7B68     		ldr	r3, [r7, #4]
 259 0112 1B6D     		ldr	r3, [r3, #80]
 284:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_PromiscuousMode |
 260              		.loc 1 284 0
 261 0114 1A43     		orrs	r2, r2, r3
 286:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_UnicastFramesFilter); 
 262              		.loc 1 286 0
 263 0116 7B68     		ldr	r3, [r7, #4]
 264 0118 5B6D     		ldr	r3, [r3, #84]
 279:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_SourceAddrFilter |
 265              		.loc 1 279 0
 266 011a 1343     		orrs	r3, r3, r2
 267 011c 4B60     		str	r3, [r1, #4]
 287:../STM32_ETH_Driver/src/stm32_eth.c ****   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
 288:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Write to ETHERNET MACHTHR */
 289:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACHTHR = (uint32_t)ETH_InitStruct->ETH_HashTableHigh;
 268              		.loc 1 289 0
 269 011e 454A     		ldr	r2, .L9+4
 270 0120 7B68     		ldr	r3, [r7, #4]
 271 0122 9B6D     		ldr	r3, [r3, #88]
 272 0124 9360     		str	r3, [r2, #8]
 290:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Write to ETHERNET MACHTLR */
 291:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACHTLR = (uint32_t)ETH_InitStruct->ETH_HashTableLow;
 273              		.loc 1 291 0
 274 0126 434A     		ldr	r2, .L9+4
 275 0128 7B68     		ldr	r3, [r7, #4]
 276 012a DB6D     		ldr	r3, [r3, #92]
 277 012c D360     		str	r3, [r2, #12]
 292:../STM32_ETH_Driver/src/stm32_eth.c ****   /*----------------------- ETHERNET MACFCR Configuration --------------------*/
 293:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Get the ETHERNET MACFCR value */  
 294:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg = ETH->MACFCR;
 278              		.loc 1 294 0
 279 012e 414B     		ldr	r3, .L9+4
 280 0130 9B69     		ldr	r3, [r3, #24]
 281 0132 7B62     		str	r3, [r7, #36]
 295:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Clear xx bits */
 296:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg &= MACFCR_CLEAR_MASK;
 282              		.loc 1 296 0
 283 0134 7A6A     		ldr	r2, [r7, #36]
 284 0136 4FF64173 		movw	r3, #65345
 285 013a 1340     		ands	r3, r3, r2
 286 013c 7B62     		str	r3, [r7, #36]
 297:../STM32_ETH_Driver/src/stm32_eth.c ****   
 298:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PT bit according to ETH_PauseTime value */
 299:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DZPQ bit according to ETH_ZeroQuantaPause value */
 300:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PLT bit according to ETH_PauseLowThreshold value */
 301:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the UP bit according to ETH_UnicastPauseFrameDetect value */
 302:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the RFE bit according to ETH_ReceiveFlowControl value */
 303:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the TFE bit according to ETH_TransmitFlowControl value */  
 304:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg |= (uint32_t)((ETH_InitStruct->ETH_PauseTime << 16) | 
 287              		.loc 1 304 0
 288 013e 7B68     		ldr	r3, [r7, #4]
 289 0140 1B6E     		ldr	r3, [r3, #96]
 290 0142 1A04     		lsls	r2, r3, #16
 305:../STM32_ETH_Driver/src/stm32_eth.c ****                    ETH_InitStruct->ETH_ZeroQuantaPause |
 291              		.loc 1 305 0
 292 0144 7B68     		ldr	r3, [r7, #4]
 293 0146 5B6E     		ldr	r3, [r3, #100]
 304:../STM32_ETH_Driver/src/stm32_eth.c ****                    ETH_InitStruct->ETH_ZeroQuantaPause |
 294              		.loc 1 304 0
 295 0148 1A43     		orrs	r2, r2, r3
 306:../STM32_ETH_Driver/src/stm32_eth.c ****                    ETH_InitStruct->ETH_PauseLowThreshold |
 296              		.loc 1 306 0
 297 014a 7B68     		ldr	r3, [r7, #4]
 298 014c 9B6E     		ldr	r3, [r3, #104]
 305:../STM32_ETH_Driver/src/stm32_eth.c ****                    ETH_InitStruct->ETH_ZeroQuantaPause |
 299              		.loc 1 305 0
 300 014e 1A43     		orrs	r2, r2, r3
 307:../STM32_ETH_Driver/src/stm32_eth.c ****                    ETH_InitStruct->ETH_UnicastPauseFrameDetect | 
 301              		.loc 1 307 0
 302 0150 7B68     		ldr	r3, [r7, #4]
 303 0152 DB6E     		ldr	r3, [r3, #108]
 306:../STM32_ETH_Driver/src/stm32_eth.c ****                    ETH_InitStruct->ETH_PauseLowThreshold |
 304              		.loc 1 306 0
 305 0154 1A43     		orrs	r2, r2, r3
 308:../STM32_ETH_Driver/src/stm32_eth.c ****                    ETH_InitStruct->ETH_ReceiveFlowControl |
 306              		.loc 1 308 0
 307 0156 7B68     		ldr	r3, [r7, #4]
 308 0158 1B6F     		ldr	r3, [r3, #112]
 307:../STM32_ETH_Driver/src/stm32_eth.c ****                    ETH_InitStruct->ETH_UnicastPauseFrameDetect | 
 309              		.loc 1 307 0
 310 015a 1A43     		orrs	r2, r2, r3
 309:../STM32_ETH_Driver/src/stm32_eth.c ****                    ETH_InitStruct->ETH_TransmitFlowControl); 
 311              		.loc 1 309 0
 312 015c 7B68     		ldr	r3, [r7, #4]
 313 015e 5B6F     		ldr	r3, [r3, #116]
 304:../STM32_ETH_Driver/src/stm32_eth.c ****                    ETH_InitStruct->ETH_ZeroQuantaPause |
 314              		.loc 1 304 0
 315 0160 1343     		orrs	r3, r3, r2
 316 0162 7A6A     		ldr	r2, [r7, #36]
 317 0164 1343     		orrs	r3, r3, r2
 318 0166 7B62     		str	r3, [r7, #36]
 310:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Write to ETHERNET MACFCR */
 311:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACFCR = (uint32_t)tmpreg;
 319              		.loc 1 311 0
 320 0168 324A     		ldr	r2, .L9+4
 321 016a 7B6A     		ldr	r3, [r7, #36]
 322 016c 9361     		str	r3, [r2, #24]
 312:../STM32_ETH_Driver/src/stm32_eth.c ****   /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
 313:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the ETV bit according to ETH_VLANTagComparison value */
 314:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the VL bit according to ETH_VLANTagIdentifier value */  
 315:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACVLANTR = (uint32_t)(ETH_InitStruct->ETH_VLANTagComparison | 
 323              		.loc 1 315 0
 324 016e 3149     		ldr	r1, .L9+4
 325 0170 7B68     		ldr	r3, [r7, #4]
 326 0172 9A6F     		ldr	r2, [r3, #120]
 316:../STM32_ETH_Driver/src/stm32_eth.c ****                              ETH_InitStruct->ETH_VLANTagIdentifier); 
 327              		.loc 1 316 0
 328 0174 7B68     		ldr	r3, [r7, #4]
 329 0176 DB6F     		ldr	r3, [r3, #124]
 315:../STM32_ETH_Driver/src/stm32_eth.c ****                              ETH_InitStruct->ETH_VLANTagIdentifier); 
 330              		.loc 1 315 0
 331 0178 1343     		orrs	r3, r3, r2
 332 017a CB61     		str	r3, [r1, #28]
 317:../STM32_ETH_Driver/src/stm32_eth.c ****        
 318:../STM32_ETH_Driver/src/stm32_eth.c ****   /*-------------------------------- DMA Config ------------------------------*/
 319:../STM32_ETH_Driver/src/stm32_eth.c ****   /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
 320:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Get the ETHERNET DMAOMR value */  
 321:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg = ETH->DMAOMR;
 333              		.loc 1 321 0
 334 017c 2D4B     		ldr	r3, .L9+4
 335 017e 03F58053 		add	r3, r3, #4096
 336 0182 1833     		adds	r3, r3, #24
 337 0184 1B68     		ldr	r3, [r3]
 338 0186 7B62     		str	r3, [r7, #36]
 322:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Clear xx bits */
 323:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg &= DMAOMR_CLEAR_MASK;
 339              		.loc 1 323 0
 340 0188 7A6A     		ldr	r2, [r7, #36]
 341 018a 304B     		ldr	r3, .L9+28
 342 018c 1340     		ands	r3, r3, r2
 343 018e 7B62     		str	r3, [r7, #36]
 324:../STM32_ETH_Driver/src/stm32_eth.c ****   
 325:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DT bit according to ETH_DropTCPIPChecksumErrorFrame value */
 326:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the RSF bit according to ETH_ReceiveStoreForward value */
 327:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DFF bit according to ETH_FlushReceivedFrame value */
 328:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the TSF bit according to ETH_TransmitStoreForward value */
 329:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the TTC bit according to ETH_TransmitThresholdControl value */
 330:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the FEF bit according to ETH_ForwardErrorFrames value */
 331:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the FUF bit according to ETH_ForwardUndersizedGoodFrames value */
 332:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the RTC bit according to ETH_ReceiveThresholdControl value */
 333:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the OSF bit according to ETH_SecondFrameOperate value */
 334:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg |= (uint32_t)(ETH_InitStruct->ETH_DropTCPIPChecksumErrorFrame | 
 344              		.loc 1 334 0
 345 0190 7B68     		ldr	r3, [r7, #4]
 346 0192 D3F88020 		ldr	r2, [r3, #128]
 335:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ReceiveStoreForward |
 347              		.loc 1 335 0
 348 0196 7B68     		ldr	r3, [r7, #4]
 349 0198 D3F88430 		ldr	r3, [r3, #132]
 334:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ReceiveStoreForward |
 350              		.loc 1 334 0
 351 019c 1A43     		orrs	r2, r2, r3
 336:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_FlushReceivedFrame |
 352              		.loc 1 336 0
 353 019e 7B68     		ldr	r3, [r7, #4]
 354 01a0 D3F88830 		ldr	r3, [r3, #136]
 335:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ReceiveStoreForward |
 355              		.loc 1 335 0
 356 01a4 1A43     		orrs	r2, r2, r3
 337:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_TransmitStoreForward | 
 357              		.loc 1 337 0
 358 01a6 7B68     		ldr	r3, [r7, #4]
 359 01a8 D3F88C30 		ldr	r3, [r3, #140]
 336:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_FlushReceivedFrame |
 360              		.loc 1 336 0
 361 01ac 1A43     		orrs	r2, r2, r3
 338:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_TransmitThresholdControl |
 362              		.loc 1 338 0
 363 01ae 7B68     		ldr	r3, [r7, #4]
 364 01b0 D3F89030 		ldr	r3, [r3, #144]
 337:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_TransmitStoreForward | 
 365              		.loc 1 337 0
 366 01b4 1A43     		orrs	r2, r2, r3
 339:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ForwardErrorFrames |
 367              		.loc 1 339 0
 368 01b6 7B68     		ldr	r3, [r7, #4]
 369 01b8 D3F89430 		ldr	r3, [r3, #148]
 338:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_TransmitThresholdControl |
 370              		.loc 1 338 0
 371 01bc 1A43     		orrs	r2, r2, r3
 340:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ForwardUndersizedGoodFrames |
 372              		.loc 1 340 0
 373 01be 7B68     		ldr	r3, [r7, #4]
 374 01c0 D3F89830 		ldr	r3, [r3, #152]
 339:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ForwardErrorFrames |
 375              		.loc 1 339 0
 376 01c4 1A43     		orrs	r2, r2, r3
 341:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ReceiveThresholdControl |                                   
 377              		.loc 1 341 0
 378 01c6 7B68     		ldr	r3, [r7, #4]
 379 01c8 D3F89C30 		ldr	r3, [r3, #156]
 340:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ForwardUndersizedGoodFrames |
 380              		.loc 1 340 0
 381 01cc 1A43     		orrs	r2, r2, r3
 342:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_SecondFrameOperate); 
 382              		.loc 1 342 0
 383 01ce 7B68     		ldr	r3, [r7, #4]
 384 01d0 D3F8A030 		ldr	r3, [r3, #160]
 334:../STM32_ETH_Driver/src/stm32_eth.c ****                   ETH_InitStruct->ETH_ReceiveStoreForward |
 385              		.loc 1 334 0
 386 01d4 1343     		orrs	r3, r3, r2
 387 01d6 7A6A     		ldr	r2, [r7, #36]
 388 01d8 1343     		orrs	r3, r3, r2
 389 01da 7B62     		str	r3, [r7, #36]
 343:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Write to ETHERNET DMAOMR */
 344:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMAOMR = (uint32_t)tmpreg;
 390              		.loc 1 344 0
 391 01dc 154B     		ldr	r3, .L9+4
 392 01de 03F58053 		add	r3, r3, #4096
 393 01e2 1833     		adds	r3, r3, #24
 394 01e4 7A6A     		ldr	r2, [r7, #36]
 395 01e6 1A60     		str	r2, [r3]
 345:../STM32_ETH_Driver/src/stm32_eth.c ****   
 346:../STM32_ETH_Driver/src/stm32_eth.c ****   /*----------------------- ETHERNET DMABMR Configuration --------------------*/ 
 347:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the AAL bit according to ETH_AddressAlignedBeats value */
 348:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the FB bit according to ETH_FixedBurst value */
 349:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the RPBL and 4*PBL bits according to ETH_RxDMABurstLength value */
 350:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PBL and 4*PBL bits according to ETH_TxDMABurstLength value */
 351:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DSL bit according to ETH_DesciptorSkipLength value */
 352:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PR and DA bits according to ETH_DMAArbitration value */         
 353:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMABMR = (uint32_t)(ETH_InitStruct->ETH_AddressAlignedBeats | 
 396              		.loc 1 353 0
 397 01e8 1249     		ldr	r1, .L9+4
 398 01ea 7B68     		ldr	r3, [r7, #4]
 399 01ec D3F8A420 		ldr	r2, [r3, #164]
 354:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_FixedBurst |
 400              		.loc 1 354 0
 401 01f0 7B68     		ldr	r3, [r7, #4]
 402 01f2 D3F8A830 		ldr	r3, [r3, #168]
 353:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_FixedBurst |
 403              		.loc 1 353 0
 404 01f6 1A43     		orrs	r2, r2, r3
 355:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_RxDMABurstLength | /* !! if 4xPBL is selected for Tx 
 405              		.loc 1 355 0
 406 01f8 7B68     		ldr	r3, [r7, #4]
 407 01fa D3F8AC30 		ldr	r3, [r3, #172]
 354:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_FixedBurst |
 408              		.loc 1 354 0
 409 01fe 1A43     		orrs	r2, r2, r3
 356:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_TxDMABurstLength | 
 410              		.loc 1 356 0
 411 0200 7B68     		ldr	r3, [r7, #4]
 412 0202 D3F8B030 		ldr	r3, [r3, #176]
 355:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_RxDMABurstLength | /* !! if 4xPBL is selected for Tx 
 413              		.loc 1 355 0
 414 0206 1A43     		orrs	r2, r2, r3
 357:../STM32_ETH_Driver/src/stm32_eth.c ****                          (ETH_InitStruct->ETH_DescriptorSkipLength << 2) |
 415              		.loc 1 357 0
 416 0208 7B68     		ldr	r3, [r7, #4]
 417 020a D3F8B430 		ldr	r3, [r3, #180]
 418 020e 9B00     		lsls	r3, r3, #2
 356:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_TxDMABurstLength | 
 419              		.loc 1 356 0
 420 0210 1A43     		orrs	r2, r2, r3
 358:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_DMAArbitration |
 421              		.loc 1 358 0
 422 0212 7B68     		ldr	r3, [r7, #4]
 423 0214 D3F8B830 		ldr	r3, [r3, #184]
 357:../STM32_ETH_Driver/src/stm32_eth.c ****                          (ETH_InitStruct->ETH_DescriptorSkipLength << 2) |
 424              		.loc 1 357 0
 425 0218 1343     		orrs	r3, r3, r2
 353:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_InitStruct->ETH_FixedBurst |
 426              		.loc 1 353 0
 427 021a 43F40002 		orr	r2, r3, #8388608
 428 021e 01F58053 		add	r3, r1, #4096
 429 0222 1A60     		str	r2, [r3]
 359:../STM32_ETH_Driver/src/stm32_eth.c ****                           ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */  
 360:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return Ethernet configuration success */
 361:../STM32_ETH_Driver/src/stm32_eth.c ****   return ETH_SUCCESS;
 430              		.loc 1 361 0
 431 0224 0123     		movs	r3, #1
 432              	.L8:
 362:../STM32_ETH_Driver/src/stm32_eth.c **** }
 433              		.loc 1 362 0 discriminator 1
 434 0226 1846     		mov	r0, r3
 435 0228 2837     		adds	r7, r7, #40
 436              		.cfi_def_cfa_offset 8
 437 022a BD46     		mov	sp, r7
 438              		.cfi_def_cfa_register 13
 439              		@ sp needed
 440 022c 80BD     		pop	{r7, pc}
 441              	.L10:
 442 022e 00BF     		.align	2
 443              	.L9:
 444 0230 00879303 		.word	60000000
 445 0234 00800240 		.word	1073905664
 446 0238 FF2C3101 		.word	19999999
 447 023c BF0E1602 		.word	34999999
 448 0240 FF869303 		.word	59999999
 449 0244 FFFF0F00 		.word	1048575
 450 0248 0F8120FF 		.word	-14647025
 451 024c 233FDEF8 		.word	-119652573
 452              		.cfi_endproc
 453              	.LFE30:
 455              		.section	.text.ETH_StructInit,"ax",%progbits
 456              		.align	2
 457              		.global	ETH_StructInit
 458              		.thumb
 459              		.thumb_func
 461              	ETH_StructInit:
 462              	.LFB31:
 363:../STM32_ETH_Driver/src/stm32_eth.c **** 
 364:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 365:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Fills each ETH_InitStruct member with its default value.
 366:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_InitStruct: pointer to a ETH_InitTypeDef structure which will be initialized.
 367:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
 368:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 369:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_StructInit(ETH_InitTypeDef* ETH_InitStruct)
 370:../STM32_ETH_Driver/src/stm32_eth.c **** {
 463              		.loc 1 370 0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 8
 466              		@ frame_needed = 1, uses_anonymous_args = 0
 467              		@ link register save eliminated.
 468 0000 80B4     		push	{r7}
 469              		.cfi_def_cfa_offset 4
 470              		.cfi_offset 7, -4
 471 0002 83B0     		sub	sp, sp, #12
 472              		.cfi_def_cfa_offset 16
 473 0004 00AF     		add	r7, sp, #0
 474              		.cfi_def_cfa_register 7
 475 0006 7860     		str	r0, [r7, #4]
 371:../STM32_ETH_Driver/src/stm32_eth.c ****   /* ETH_InitStruct members default value */
 372:../STM32_ETH_Driver/src/stm32_eth.c ****   /*------------------------   MAC   -----------------------------------*/     
 373:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_AutoNegotiation = ETH_AutoNegotiation_Disable;           
 476              		.loc 1 373 0
 477 0008 7B68     		ldr	r3, [r7, #4]
 478 000a 0022     		movs	r2, #0
 479 000c 1A60     		str	r2, [r3]
 374:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_Watchdog = ETH_Watchdog_Enable;                   
 480              		.loc 1 374 0
 481 000e 7B68     		ldr	r3, [r7, #4]
 482 0010 0022     		movs	r2, #0
 483 0012 5A60     		str	r2, [r3, #4]
 375:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_Jabber = ETH_Jabber_Enable;                                                  
 484              		.loc 1 375 0
 485 0014 7B68     		ldr	r3, [r7, #4]
 486 0016 0022     		movs	r2, #0
 487 0018 9A60     		str	r2, [r3, #8]
 376:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_InterFrameGap = ETH_InterFrameGap_96Bit;                                     
 488              		.loc 1 376 0
 489 001a 7B68     		ldr	r3, [r7, #4]
 490 001c 0022     		movs	r2, #0
 491 001e DA60     		str	r2, [r3, #12]
 377:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_CarrierSense = ETH_CarrierSense_Enable;                              
 492              		.loc 1 377 0
 493 0020 7B68     		ldr	r3, [r7, #4]
 494 0022 0022     		movs	r2, #0
 495 0024 1A61     		str	r2, [r3, #16]
 378:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_Speed = ETH_Speed_10M;                       
 496              		.loc 1 378 0
 497 0026 7B68     		ldr	r3, [r7, #4]
 498 0028 0022     		movs	r2, #0
 499 002a 5A61     		str	r2, [r3, #20]
 379:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_ReceiveOwn = ETH_ReceiveOwn_Enable;               
 500              		.loc 1 379 0
 501 002c 7B68     		ldr	r3, [r7, #4]
 502 002e 0022     		movs	r2, #0
 503 0030 9A61     		str	r2, [r3, #24]
 380:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_LoopbackMode = ETH_LoopbackMode_Disable;              
 504              		.loc 1 380 0
 505 0032 7B68     		ldr	r3, [r7, #4]
 506 0034 0022     		movs	r2, #0
 507 0036 DA61     		str	r2, [r3, #28]
 381:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_Mode = ETH_Mode_HalfDuplex;                       
 508              		.loc 1 381 0
 509 0038 7B68     		ldr	r3, [r7, #4]
 510 003a 0022     		movs	r2, #0
 511 003c 1A62     		str	r2, [r3, #32]
 382:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_ChecksumOffload = ETH_ChecksumOffload_Disable;                               
 512              		.loc 1 382 0
 513 003e 7B68     		ldr	r3, [r7, #4]
 514 0040 0022     		movs	r2, #0
 515 0042 5A62     		str	r2, [r3, #36]
 383:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_RetryTransmission = ETH_RetryTransmission_Enable;                            
 516              		.loc 1 383 0
 517 0044 7B68     		ldr	r3, [r7, #4]
 518 0046 0022     		movs	r2, #0
 519 0048 9A62     		str	r2, [r3, #40]
 384:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_AutomaticPadCRCStrip = ETH_AutomaticPadCRCStrip_Disable;                     
 520              		.loc 1 384 0
 521 004a 7B68     		ldr	r3, [r7, #4]
 522 004c 0022     		movs	r2, #0
 523 004e DA62     		str	r2, [r3, #44]
 385:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_BackOffLimit = ETH_BackOffLimit_10;                                          
 524              		.loc 1 385 0
 525 0050 7B68     		ldr	r3, [r7, #4]
 526 0052 0022     		movs	r2, #0
 527 0054 1A63     		str	r2, [r3, #48]
 386:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_DeferralCheck = ETH_DeferralCheck_Disable;                                   
 528              		.loc 1 386 0
 529 0056 7B68     		ldr	r3, [r7, #4]
 530 0058 0022     		movs	r2, #0
 531 005a 5A63     		str	r2, [r3, #52]
 387:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_ReceiveAll = ETH_ReceiveAll_Disable;                                         
 532              		.loc 1 387 0
 533 005c 7B68     		ldr	r3, [r7, #4]
 534 005e 0022     		movs	r2, #0
 535 0060 9A63     		str	r2, [r3, #56]
 388:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_SourceAddrFilter = ETH_SourceAddrFilter_Disable;                             
 536              		.loc 1 388 0
 537 0062 7B68     		ldr	r3, [r7, #4]
 538 0064 0022     		movs	r2, #0
 539 0066 DA63     		str	r2, [r3, #60]
 389:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_PassControlFrames = ETH_PassControlFrames_BlockAll;          
 540              		.loc 1 389 0
 541 0068 7B68     		ldr	r3, [r7, #4]
 542 006a 4022     		movs	r2, #64
 543 006c 1A64     		str	r2, [r3, #64]
 390:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_BroadcastFramesReception = ETH_BroadcastFramesReception_Disable;
 544              		.loc 1 390 0
 545 006e 7B68     		ldr	r3, [r7, #4]
 546 0070 2022     		movs	r2, #32
 547 0072 5A64     		str	r2, [r3, #68]
 391:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_DestinationAddrFilter = ETH_DestinationAddrFilter_Normal;      
 548              		.loc 1 391 0
 549 0074 7B68     		ldr	r3, [r7, #4]
 550 0076 0022     		movs	r2, #0
 551 0078 9A64     		str	r2, [r3, #72]
 392:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_PromiscuousMode = ETH_PromiscuousMode_Disable;                               
 552              		.loc 1 392 0
 553 007a 7B68     		ldr	r3, [r7, #4]
 554 007c 0022     		movs	r2, #0
 555 007e DA64     		str	r2, [r3, #76]
 393:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_MulticastFramesFilter = ETH_MulticastFramesFilter_Perfect;      
 556              		.loc 1 393 0
 557 0080 7B68     		ldr	r3, [r7, #4]
 558 0082 0022     		movs	r2, #0
 559 0084 1A65     		str	r2, [r3, #80]
 394:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_UnicastFramesFilter = ETH_UnicastFramesFilter_Perfect;      
 560              		.loc 1 394 0
 561 0086 7B68     		ldr	r3, [r7, #4]
 562 0088 0022     		movs	r2, #0
 563 008a 5A65     		str	r2, [r3, #84]
 395:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_HashTableHigh = 0x0;                
 564              		.loc 1 395 0
 565 008c 7B68     		ldr	r3, [r7, #4]
 566 008e 0022     		movs	r2, #0
 567 0090 9A65     		str	r2, [r3, #88]
 396:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_HashTableLow = 0x0;                     
 568              		.loc 1 396 0
 569 0092 7B68     		ldr	r3, [r7, #4]
 570 0094 0022     		movs	r2, #0
 571 0096 DA65     		str	r2, [r3, #92]
 397:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_PauseTime = 0x0;                 
 572              		.loc 1 397 0
 573 0098 7B68     		ldr	r3, [r7, #4]
 574 009a 0022     		movs	r2, #0
 575 009c 1A66     		str	r2, [r3, #96]
 398:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_ZeroQuantaPause = ETH_ZeroQuantaPause_Disable;            
 576              		.loc 1 398 0
 577 009e 7B68     		ldr	r3, [r7, #4]
 578 00a0 8022     		movs	r2, #128
 579 00a2 5A66     		str	r2, [r3, #100]
 399:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_PauseLowThreshold = ETH_PauseLowThreshold_Minus4;         
 580              		.loc 1 399 0
 581 00a4 7B68     		ldr	r3, [r7, #4]
 582 00a6 0022     		movs	r2, #0
 583 00a8 9A66     		str	r2, [r3, #104]
 400:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_UnicastPauseFrameDetect = ETH_UnicastPauseFrameDetect_Disable;   
 584              		.loc 1 400 0
 585 00aa 7B68     		ldr	r3, [r7, #4]
 586 00ac 0022     		movs	r2, #0
 587 00ae DA66     		str	r2, [r3, #108]
 401:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_ReceiveFlowControl = ETH_ReceiveFlowControl_Disable;        
 588              		.loc 1 401 0
 589 00b0 7B68     		ldr	r3, [r7, #4]
 590 00b2 0022     		movs	r2, #0
 591 00b4 1A67     		str	r2, [r3, #112]
 402:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_TransmitFlowControl = ETH_TransmitFlowControl_Disable;      
 592              		.loc 1 402 0
 593 00b6 7B68     		ldr	r3, [r7, #4]
 594 00b8 0022     		movs	r2, #0
 595 00ba 5A67     		str	r2, [r3, #116]
 403:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_VLANTagComparison = ETH_VLANTagComparison_16Bit;          
 596              		.loc 1 403 0
 597 00bc 7B68     		ldr	r3, [r7, #4]
 598 00be 0022     		movs	r2, #0
 599 00c0 9A67     		str	r2, [r3, #120]
 404:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_VLANTagIdentifier = 0x0;          
 600              		.loc 1 404 0
 601 00c2 7B68     		ldr	r3, [r7, #4]
 602 00c4 0022     		movs	r2, #0
 603 00c6 DA67     		str	r2, [r3, #124]
 405:../STM32_ETH_Driver/src/stm32_eth.c ****   /*------------------------   DMA   -----------------------------------*/  
 406:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_DropTCPIPChecksumErrorFrame = ETH_DropTCPIPChecksumErrorFrame_Disable; 
 604              		.loc 1 406 0
 605 00c8 7B68     		ldr	r3, [r7, #4]
 606 00ca 4FF08062 		mov	r2, #67108864
 607 00ce C3F88020 		str	r2, [r3, #128]
 407:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_ReceiveStoreForward = ETH_ReceiveStoreForward_Enable;       
 608              		.loc 1 407 0
 609 00d2 7B68     		ldr	r3, [r7, #4]
 610 00d4 4FF00072 		mov	r2, #33554432
 611 00d8 C3F88420 		str	r2, [r3, #132]
 408:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_FlushReceivedFrame = ETH_FlushReceivedFrame_Disable;       
 612              		.loc 1 408 0
 613 00dc 7B68     		ldr	r3, [r7, #4]
 614 00de 4FF08072 		mov	r2, #16777216
 615 00e2 C3F88820 		str	r2, [r3, #136]
 409:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_TransmitStoreForward = ETH_TransmitStoreForward_Enable;     
 616              		.loc 1 409 0
 617 00e6 7B68     		ldr	r3, [r7, #4]
 618 00e8 4FF40012 		mov	r2, #2097152
 619 00ec C3F88C20 		str	r2, [r3, #140]
 410:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_TransmitThresholdControl = ETH_TransmitThresholdControl_64Bytes;  
 620              		.loc 1 410 0
 621 00f0 7B68     		ldr	r3, [r7, #4]
 622 00f2 0022     		movs	r2, #0
 623 00f4 C3F89020 		str	r2, [r3, #144]
 411:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_ForwardErrorFrames = ETH_ForwardErrorFrames_Disable;       
 624              		.loc 1 411 0
 625 00f8 7B68     		ldr	r3, [r7, #4]
 626 00fa 0022     		movs	r2, #0
 627 00fc C3F89420 		str	r2, [r3, #148]
 412:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_ForwardUndersizedGoodFrames = ETH_ForwardUndersizedGoodFrames_Disable; 
 628              		.loc 1 412 0
 629 0100 7B68     		ldr	r3, [r7, #4]
 630 0102 0022     		movs	r2, #0
 631 0104 C3F89820 		str	r2, [r3, #152]
 413:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_ReceiveThresholdControl = ETH_ReceiveThresholdControl_64Bytes;   
 632              		.loc 1 413 0
 633 0108 7B68     		ldr	r3, [r7, #4]
 634 010a 0022     		movs	r2, #0
 635 010c C3F89C20 		str	r2, [r3, #156]
 414:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_SecondFrameOperate = ETH_SecondFrameOperate_Disable;
 636              		.loc 1 414 0
 637 0110 7B68     		ldr	r3, [r7, #4]
 638 0112 0022     		movs	r2, #0
 639 0114 C3F8A020 		str	r2, [r3, #160]
 415:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_AddressAlignedBeats = ETH_AddressAlignedBeats_Enable;
 640              		.loc 1 415 0
 641 0118 7B68     		ldr	r3, [r7, #4]
 642 011a 4FF00072 		mov	r2, #33554432
 643 011e C3F8A420 		str	r2, [r3, #164]
 416:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_FixedBurst = ETH_FixedBurst_Disable;
 644              		.loc 1 416 0
 645 0122 7B68     		ldr	r3, [r7, #4]
 646 0124 0022     		movs	r2, #0
 647 0126 C3F8A820 		str	r2, [r3, #168]
 417:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_RxDMABurstLength = ETH_RxDMABurstLength_1Beat;
 648              		.loc 1 417 0
 649 012a 7B68     		ldr	r3, [r7, #4]
 650 012c 4FF40032 		mov	r2, #131072
 651 0130 C3F8AC20 		str	r2, [r3, #172]
 418:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_TxDMABurstLength = ETH_TxDMABurstLength_1Beat;
 652              		.loc 1 418 0
 653 0134 7B68     		ldr	r3, [r7, #4]
 654 0136 4FF48072 		mov	r2, #256
 655 013a C3F8B020 		str	r2, [r3, #176]
 419:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_DescriptorSkipLength = 0x0;
 656              		.loc 1 419 0
 657 013e 7B68     		ldr	r3, [r7, #4]
 658 0140 0022     		movs	r2, #0
 659 0142 C3F8B420 		str	r2, [r3, #180]
 420:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_InitStruct->ETH_DMAArbitration = ETH_DMAArbitration_RoundRobin_RxTx_1_1;
 660              		.loc 1 420 0
 661 0146 7B68     		ldr	r3, [r7, #4]
 662 0148 0022     		movs	r2, #0
 663 014a C3F8B820 		str	r2, [r3, #184]
 421:../STM32_ETH_Driver/src/stm32_eth.c **** }
 664              		.loc 1 421 0
 665 014e 0C37     		adds	r7, r7, #12
 666              		.cfi_def_cfa_offset 4
 667 0150 BD46     		mov	sp, r7
 668              		.cfi_def_cfa_register 13
 669              		@ sp needed
 670 0152 5DF8047B 		ldr	r7, [sp], #4
 671              		.cfi_restore 7
 672              		.cfi_def_cfa_offset 0
 673 0156 7047     		bx	lr
 674              		.cfi_endproc
 675              	.LFE31:
 677              		.section	.text.ETH_Start,"ax",%progbits
 678              		.align	2
 679              		.global	ETH_Start
 680              		.thumb
 681              		.thumb_func
 683              	ETH_Start:
 684              	.LFB32:
 422:../STM32_ETH_Driver/src/stm32_eth.c **** 
 423:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 424:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables ENET MAC and DMA reception/transmission 
 425:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
 426:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
 427:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 428:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_Start(void)
 429:../STM32_ETH_Driver/src/stm32_eth.c **** {
 685              		.loc 1 429 0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 1, uses_anonymous_args = 0
 689 0000 80B5     		push	{r7, lr}
 690              		.cfi_def_cfa_offset 8
 691              		.cfi_offset 7, -8
 692              		.cfi_offset 14, -4
 693 0002 00AF     		add	r7, sp, #0
 694              		.cfi_def_cfa_register 7
 430:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Enable transmit state machine of the MAC for transmission on the MII */  
 431:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_MACTransmissionCmd(ENABLE);
 695              		.loc 1 431 0
 696 0004 0120     		movs	r0, #1
 697 0006 FFF7FEFF 		bl	ETH_MACTransmissionCmd
 432:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Flush Transmit FIFO */
 433:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_FlushTransmitFIFO();
 698              		.loc 1 433 0
 699 000a FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 434:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Enable receive state machine of the MAC for reception from the MII */  
 435:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_MACReceptionCmd(ENABLE);
 700              		.loc 1 435 0
 701 000e 0120     		movs	r0, #1
 702 0010 FFF7FEFF 		bl	ETH_MACReceptionCmd
 436:../STM32_ETH_Driver/src/stm32_eth.c ****  
 437:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Start DMA transmission */
 438:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_DMATransmissionCmd(ENABLE); 
 703              		.loc 1 438 0
 704 0014 0120     		movs	r0, #1
 705 0016 FFF7FEFF 		bl	ETH_DMATransmissionCmd
 439:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Start DMA reception */
 440:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_DMAReceptionCmd(ENABLE);   
 706              		.loc 1 440 0
 707 001a 0120     		movs	r0, #1
 708 001c FFF7FEFF 		bl	ETH_DMAReceptionCmd
 441:../STM32_ETH_Driver/src/stm32_eth.c **** }
 709              		.loc 1 441 0
 710 0020 80BD     		pop	{r7, pc}
 711              		.cfi_endproc
 712              	.LFE32:
 714 0022 00BF     		.section	.text.ETH_HandleTxPkt,"ax",%progbits
 715              		.align	2
 716              		.global	ETH_HandleTxPkt
 717              		.thumb
 718              		.thumb_func
 720              	ETH_HandleTxPkt:
 721              	.LFB33:
 442:../STM32_ETH_Driver/src/stm32_eth.c **** 
 443:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 444:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Transmits a packet, from application buffer, pointed by ppkt.
 445:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ppkt: pointer to the application's packet buffer to transmit.
 446:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  FrameLength: Tx Packet size.
 447:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval ETH_ERROR: in case of Tx desc owned by DMA
 448:../STM32_ETH_Driver/src/stm32_eth.c ****   *         ETH_SUCCESS: for correct transmission
 449:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 450:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_HandleTxPkt(uint8_t *ppkt, uint16_t FrameLength)
 451:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 722              		.loc 1 451 0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 16
 725              		@ frame_needed = 1, uses_anonymous_args = 0
 726              		@ link register save eliminated.
 727 0000 80B4     		push	{r7}
 728              		.cfi_def_cfa_offset 4
 729              		.cfi_offset 7, -4
 730 0002 85B0     		sub	sp, sp, #20
 731              		.cfi_def_cfa_offset 24
 732 0004 00AF     		add	r7, sp, #0
 733              		.cfi_def_cfa_register 7
 734 0006 7860     		str	r0, [r7, #4]
 735 0008 0B46     		mov	r3, r1
 736 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 452:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t offset = 0;
 737              		.loc 1 452 0
 738 000c 0023     		movs	r3, #0
 739 000e FB60     		str	r3, [r7, #12]
 453:../STM32_ETH_Driver/src/stm32_eth.c ****     
 454:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
 455:../STM32_ETH_Driver/src/stm32_eth.c ****   if((DMATxDescToSet->Status & ETH_DMATxDesc_OWN) != (uint32_t)RESET)
 740              		.loc 1 455 0
 741 0010 3C4B     		ldr	r3, .L22
 742 0012 1B68     		ldr	r3, [r3]
 743 0014 1B68     		ldr	r3, [r3]
 744 0016 002B     		cmp	r3, #0
 745 0018 01DA     		bge	.L14
 456:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 457:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Return ERROR: OWN bit set */
 458:../STM32_ETH_Driver/src/stm32_eth.c ****     return ETH_ERROR;
 746              		.loc 1 458 0
 747 001a 0023     		movs	r3, #0
 748 001c 6CE0     		b	.L15
 749              	.L14:
 459:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 460:../STM32_ETH_Driver/src/stm32_eth.c ****   
 461:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Copy the frame to be sent into memory pointed by the current ETHERNET DMA Tx descriptor */    
 462:../STM32_ETH_Driver/src/stm32_eth.c ****   for(offset=0; offset<FrameLength; offset++)       
 750              		.loc 1 462 0
 751 001e 0023     		movs	r3, #0
 752 0020 FB60     		str	r3, [r7, #12]
 753 0022 0DE0     		b	.L16
 754              	.L17:
 463:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 464:../STM32_ETH_Driver/src/stm32_eth.c ****     (*(__IO uint8_t *)((DMATxDescToSet->Buffer1Addr) + offset)) = (*(ppkt + offset));
 755              		.loc 1 464 0 discriminator 3
 756 0024 374B     		ldr	r3, .L22
 757 0026 1B68     		ldr	r3, [r3]
 758 0028 9A68     		ldr	r2, [r3, #8]
 759 002a FB68     		ldr	r3, [r7, #12]
 760 002c 1344     		add	r3, r3, r2
 761 002e 1946     		mov	r1, r3
 762 0030 7A68     		ldr	r2, [r7, #4]
 763 0032 FB68     		ldr	r3, [r7, #12]
 764 0034 1344     		add	r3, r3, r2
 765 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 766 0038 0B70     		strb	r3, [r1]
 462:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 767              		.loc 1 462 0 discriminator 3
 768 003a FB68     		ldr	r3, [r7, #12]
 769 003c 0133     		adds	r3, r3, #1
 770 003e FB60     		str	r3, [r7, #12]
 771              	.L16:
 462:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 772              		.loc 1 462 0 is_stmt 0 discriminator 1
 773 0040 7A88     		ldrh	r2, [r7, #2]
 774 0042 FB68     		ldr	r3, [r7, #12]
 775 0044 9A42     		cmp	r2, r3
 776 0046 EDD8     		bhi	.L17
 465:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 466:../STM32_ETH_Driver/src/stm32_eth.c ****         
 467:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Setting the Frame Length: bits[12:0] */
 468:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDescToSet->ControlBufferSize = (FrameLength & ETH_DMATxDesc_TBS1);
 777              		.loc 1 468 0 is_stmt 1
 778 0048 2E4B     		ldr	r3, .L22
 779 004a 1B68     		ldr	r3, [r3]
 780 004c 7A88     		ldrh	r2, [r7, #2]
 781 004e C2F30C02 		ubfx	r2, r2, #0, #13
 782 0052 5A60     		str	r2, [r3, #4]
 469:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Setting the last segment and first segment bits (in this case a frame is transmitted in one de
 470:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDescToSet->Status |= ETH_DMATxDesc_LS | ETH_DMATxDesc_FS;
 783              		.loc 1 470 0
 784 0054 2B4B     		ldr	r3, .L22
 785 0056 1B68     		ldr	r3, [r3]
 786 0058 2A4A     		ldr	r2, .L22
 787 005a 1268     		ldr	r2, [r2]
 788 005c 1268     		ldr	r2, [r2]
 789 005e 42F04052 		orr	r2, r2, #805306368
 790 0062 1A60     		str	r2, [r3]
 471:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 472:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDescToSet->Status |= ETH_DMATxDesc_OWN;
 791              		.loc 1 472 0
 792 0064 274B     		ldr	r3, .L22
 793 0066 1B68     		ldr	r3, [r3]
 794 0068 264A     		ldr	r2, .L22
 795 006a 1268     		ldr	r2, [r2]
 796 006c 1268     		ldr	r2, [r2]
 797 006e 42F00042 		orr	r2, r2, #-2147483648
 798 0072 1A60     		str	r2, [r3]
 473:../STM32_ETH_Driver/src/stm32_eth.c ****   /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
 474:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 799              		.loc 1 474 0
 800 0074 244B     		ldr	r3, .L22+4
 801 0076 03F58053 		add	r3, r3, #4096
 802 007a 1433     		adds	r3, r3, #20
 803 007c 1B68     		ldr	r3, [r3]
 804 007e 03F00403 		and	r3, r3, #4
 805 0082 002B     		cmp	r3, #0
 806 0084 0BD0     		beq	.L18
 475:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 476:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Clear TBUS ETHERNET DMA flag */
 477:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMASR = ETH_DMASR_TBUS;
 807              		.loc 1 477 0
 808 0086 204B     		ldr	r3, .L22+4
 809 0088 03F58053 		add	r3, r3, #4096
 810 008c 1433     		adds	r3, r3, #20
 811 008e 0422     		movs	r2, #4
 812 0090 1A60     		str	r2, [r3]
 478:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Resume DMA transmission*/
 479:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMATPDR = 0;
 813              		.loc 1 479 0
 814 0092 1D4B     		ldr	r3, .L22+4
 815 0094 03F58053 		add	r3, r3, #4096
 816 0098 0433     		adds	r3, r3, #4
 817 009a 0022     		movs	r2, #0
 818 009c 1A60     		str	r2, [r3]
 819              	.L18:
 480:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 481:../STM32_ETH_Driver/src/stm32_eth.c ****   
 482:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Update the ETHERNET DMA global Tx descriptor with next Tx decriptor */  
 483:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Chained Mode */
 484:../STM32_ETH_Driver/src/stm32_eth.c ****   if((DMATxDescToSet->Status & ETH_DMATxDesc_TCH) != (uint32_t)RESET)
 820              		.loc 1 484 0
 821 009e 194B     		ldr	r3, .L22
 822 00a0 1B68     		ldr	r3, [r3]
 823 00a2 1B68     		ldr	r3, [r3]
 824 00a4 03F48013 		and	r3, r3, #1048576
 825 00a8 002B     		cmp	r3, #0
 826 00aa 06D0     		beq	.L19
 485:../STM32_ETH_Driver/src/stm32_eth.c ****   {     
 486:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Selects the next DMA Tx descriptor list for next buffer to send */ 
 487:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDescToSet = (ETH_DMADESCTypeDef*) (DMATxDescToSet->Buffer2NextDescAddr);    
 827              		.loc 1 487 0
 828 00ac 154B     		ldr	r3, .L22
 829 00ae 1B68     		ldr	r3, [r3]
 830 00b0 DB68     		ldr	r3, [r3, #12]
 831 00b2 1A46     		mov	r2, r3
 832 00b4 134B     		ldr	r3, .L22
 833 00b6 1A60     		str	r2, [r3]
 834 00b8 1DE0     		b	.L20
 835              	.L19:
 488:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 489:../STM32_ETH_Driver/src/stm32_eth.c ****   else /* Ring Mode */
 490:../STM32_ETH_Driver/src/stm32_eth.c ****   {  
 491:../STM32_ETH_Driver/src/stm32_eth.c ****     if((DMATxDescToSet->Status & ETH_DMATxDesc_TER) != (uint32_t)RESET)
 836              		.loc 1 491 0
 837 00ba 124B     		ldr	r3, .L22
 838 00bc 1B68     		ldr	r3, [r3]
 839 00be 1B68     		ldr	r3, [r3]
 840 00c0 03F40013 		and	r3, r3, #2097152
 841 00c4 002B     		cmp	r3, #0
 842 00c6 08D0     		beq	.L21
 492:../STM32_ETH_Driver/src/stm32_eth.c ****     {
 493:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Selects the first DMA Tx descriptor for next buffer to send: last Tx descriptor was used *
 494:../STM32_ETH_Driver/src/stm32_eth.c ****       DMATxDescToSet = (ETH_DMADESCTypeDef*) (ETH->DMATDLAR);      
 843              		.loc 1 494 0
 844 00c8 0F4B     		ldr	r3, .L22+4
 845 00ca 03F58053 		add	r3, r3, #4096
 846 00ce 1033     		adds	r3, r3, #16
 847 00d0 1B68     		ldr	r3, [r3]
 848 00d2 1A46     		mov	r2, r3
 849 00d4 0B4B     		ldr	r3, .L22
 850 00d6 1A60     		str	r2, [r3]
 851 00d8 0DE0     		b	.L20
 852              	.L21:
 495:../STM32_ETH_Driver/src/stm32_eth.c ****     }
 496:../STM32_ETH_Driver/src/stm32_eth.c ****     else
 497:../STM32_ETH_Driver/src/stm32_eth.c ****     {  
 498:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Selects the next DMA Tx descriptor list for next buffer to send */
 499:../STM32_ETH_Driver/src/stm32_eth.c ****       DMATxDescToSet = (ETH_DMADESCTypeDef*) ((uint32_t)DMATxDescToSet + 0x10 + ((ETH->DMABMR & ETH
 853              		.loc 1 499 0
 854 00da 0B4B     		ldr	r3, .L22+4
 855 00dc 03F58053 		add	r3, r3, #4096
 856 00e0 1B68     		ldr	r3, [r3]
 857 00e2 03F07C03 		and	r3, r3, #124
 858 00e6 9B08     		lsrs	r3, r3, #2
 859 00e8 064A     		ldr	r2, .L22
 860 00ea 1268     		ldr	r2, [r2]
 861 00ec 1344     		add	r3, r3, r2
 862 00ee 1033     		adds	r3, r3, #16
 863 00f0 1A46     		mov	r2, r3
 864 00f2 044B     		ldr	r3, .L22
 865 00f4 1A60     		str	r2, [r3]
 866              	.L20:
 500:../STM32_ETH_Driver/src/stm32_eth.c ****     }
 501:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 502:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return SUCCESS */
 503:../STM32_ETH_Driver/src/stm32_eth.c ****   return ETH_SUCCESS;   
 867              		.loc 1 503 0
 868 00f6 0123     		movs	r3, #1
 869              	.L15:
 504:../STM32_ETH_Driver/src/stm32_eth.c **** }
 870              		.loc 1 504 0
 871 00f8 1846     		mov	r0, r3
 872 00fa 1437     		adds	r7, r7, #20
 873              		.cfi_def_cfa_offset 4
 874 00fc BD46     		mov	sp, r7
 875              		.cfi_def_cfa_register 13
 876              		@ sp needed
 877 00fe 5DF8047B 		ldr	r7, [sp], #4
 878              		.cfi_restore 7
 879              		.cfi_def_cfa_offset 0
 880 0102 7047     		bx	lr
 881              	.L23:
 882              		.align	2
 883              	.L22:
 884 0104 00000000 		.word	DMATxDescToSet
 885 0108 00800240 		.word	1073905664
 886              		.cfi_endproc
 887              	.LFE33:
 889              		.section	.text.ETH_HandleRxPkt,"ax",%progbits
 890              		.align	2
 891              		.global	ETH_HandleRxPkt
 892              		.thumb
 893              		.thumb_func
 895              	ETH_HandleRxPkt:
 896              	.LFB34:
 505:../STM32_ETH_Driver/src/stm32_eth.c **** 
 506:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 507:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Receives a packet and copies it to memory pointed by ppkt.
 508:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ppkt: pointer to the application packet receive buffer.
 509:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval ETH_ERROR: if there is error in reception
 510:../STM32_ETH_Driver/src/stm32_eth.c ****   *         framelength: received packet size if packet reception is correct
 511:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 512:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_HandleRxPkt(uint8_t *ppkt)
 513:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 897              		.loc 1 513 0
 898              		.cfi_startproc
 899              		@ args = 0, pretend = 0, frame = 16
 900              		@ frame_needed = 1, uses_anonymous_args = 0
 901              		@ link register save eliminated.
 902 0000 80B4     		push	{r7}
 903              		.cfi_def_cfa_offset 4
 904              		.cfi_offset 7, -4
 905 0002 85B0     		sub	sp, sp, #20
 906              		.cfi_def_cfa_offset 24
 907 0004 00AF     		add	r7, sp, #0
 908              		.cfi_def_cfa_register 7
 909 0006 7860     		str	r0, [r7, #4]
 514:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t offset = 0, framelength = 0;
 910              		.loc 1 514 0
 911 0008 0023     		movs	r3, #0
 912 000a FB60     		str	r3, [r7, #12]
 913 000c 0023     		movs	r3, #0
 914 000e BB60     		str	r3, [r7, #8]
 515:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
 516:../STM32_ETH_Driver/src/stm32_eth.c ****   if((DMARxDescToGet->Status & ETH_DMARxDesc_OWN) != (uint32_t)RESET)
 915              		.loc 1 516 0
 916 0010 444B     		ldr	r3, .L35
 917 0012 1B68     		ldr	r3, [r3]
 918 0014 1B68     		ldr	r3, [r3]
 919 0016 002B     		cmp	r3, #0
 920 0018 01DA     		bge	.L25
 517:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 518:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Return error: OWN bit set */
 519:../STM32_ETH_Driver/src/stm32_eth.c ****     return ETH_ERROR; 
 921              		.loc 1 519 0
 922 001a 0023     		movs	r3, #0
 923 001c 7BE0     		b	.L26
 924              	.L25:
 520:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 521:../STM32_ETH_Driver/src/stm32_eth.c ****   
 522:../STM32_ETH_Driver/src/stm32_eth.c ****   if(((DMARxDescToGet->Status & ETH_DMARxDesc_ES) == (uint32_t)RESET) && 
 925              		.loc 1 522 0
 926 001e 414B     		ldr	r3, .L35
 927 0020 1B68     		ldr	r3, [r3]
 928 0022 1B68     		ldr	r3, [r3]
 929 0024 03F40043 		and	r3, r3, #32768
 930 0028 002B     		cmp	r3, #0
 931 002a 2BD1     		bne	.L27
 523:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&  
 932              		.loc 1 523 0 discriminator 1
 933 002c 3D4B     		ldr	r3, .L35
 934 002e 1B68     		ldr	r3, [r3]
 935 0030 1B68     		ldr	r3, [r3]
 936 0032 03F48073 		and	r3, r3, #256
 522:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&  
 937              		.loc 1 522 0 discriminator 1
 938 0036 002B     		cmp	r3, #0
 939 0038 24D0     		beq	.L27
 524:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_FS) != (uint32_t)RESET))  
 940              		.loc 1 524 0
 941 003a 3A4B     		ldr	r3, .L35
 942 003c 1B68     		ldr	r3, [r3]
 943 003e 1B68     		ldr	r3, [r3]
 944 0040 03F40073 		and	r3, r3, #512
 523:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&  
 945              		.loc 1 523 0
 946 0044 002B     		cmp	r3, #0
 947 0046 1DD0     		beq	.L27
 525:../STM32_ETH_Driver/src/stm32_eth.c ****   {      
 526:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
 527:../STM32_ETH_Driver/src/stm32_eth.c ****     framelength = ((DMARxDescToGet->Status & ETH_DMARxDesc_FL) >> ETH_DMARXDESC_FRAME_LENGTHSHIFT) 
 948              		.loc 1 527 0
 949 0048 364B     		ldr	r3, .L35
 950 004a 1B68     		ldr	r3, [r3]
 951 004c 1A68     		ldr	r2, [r3]
 952 004e 364B     		ldr	r3, .L35+4
 953 0050 1340     		ands	r3, r3, r2
 954 0052 1B0C     		lsrs	r3, r3, #16
 955 0054 043B     		subs	r3, r3, #4
 956 0056 BB60     		str	r3, [r7, #8]
 528:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Copy the received frame into buffer from memory pointed by the current ETHERNET DMA Rx descr
 529:../STM32_ETH_Driver/src/stm32_eth.c ****     for(offset=0; offset<framelength; offset++)       
 957              		.loc 1 529 0
 958 0058 0023     		movs	r3, #0
 959 005a FB60     		str	r3, [r7, #12]
 960 005c 0DE0     		b	.L28
 961              	.L29:
 530:../STM32_ETH_Driver/src/stm32_eth.c ****     {
 531:../STM32_ETH_Driver/src/stm32_eth.c ****       (*(ppkt + offset)) = (*(__IO uint8_t *)((DMARxDescToGet->Buffer1Addr) + offset));
 962              		.loc 1 531 0 discriminator 3
 963 005e 7A68     		ldr	r2, [r7, #4]
 964 0060 FB68     		ldr	r3, [r7, #12]
 965 0062 1344     		add	r3, r3, r2
 966 0064 2F4A     		ldr	r2, .L35
 967 0066 1268     		ldr	r2, [r2]
 968 0068 9168     		ldr	r1, [r2, #8]
 969 006a FA68     		ldr	r2, [r7, #12]
 970 006c 0A44     		add	r2, r2, r1
 971 006e 1278     		ldrb	r2, [r2]
 972 0070 D2B2     		uxtb	r2, r2
 973 0072 1A70     		strb	r2, [r3]
 529:../STM32_ETH_Driver/src/stm32_eth.c ****     {
 974              		.loc 1 529 0 discriminator 3
 975 0074 FB68     		ldr	r3, [r7, #12]
 976 0076 0133     		adds	r3, r3, #1
 977 0078 FB60     		str	r3, [r7, #12]
 978              	.L28:
 529:../STM32_ETH_Driver/src/stm32_eth.c ****     {
 979              		.loc 1 529 0 is_stmt 0 discriminator 1
 980 007a FA68     		ldr	r2, [r7, #12]
 981 007c BB68     		ldr	r3, [r7, #8]
 982 007e 9A42     		cmp	r2, r3
 983 0080 EDD3     		bcc	.L29
 522:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&  
 984              		.loc 1 522 0 is_stmt 1
 985 0082 01E0     		b	.L30
 986              	.L27:
 532:../STM32_ETH_Driver/src/stm32_eth.c ****     }
 533:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 534:../STM32_ETH_Driver/src/stm32_eth.c ****   else
 535:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 536:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Return ERROR */
 537:../STM32_ETH_Driver/src/stm32_eth.c ****     framelength = ETH_ERROR;
 987              		.loc 1 537 0
 988 0084 0023     		movs	r3, #0
 989 0086 BB60     		str	r3, [r7, #8]
 990              	.L30:
 538:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 539:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set Own bit of the Rx descriptor Status: gives the buffer back to ETHERNET DMA */
 540:../STM32_ETH_Driver/src/stm32_eth.c ****   DMARxDescToGet->Status = ETH_DMARxDesc_OWN; 
 991              		.loc 1 540 0
 992 0088 264B     		ldr	r3, .L35
 993 008a 1B68     		ldr	r3, [r3]
 994 008c 4FF00042 		mov	r2, #-2147483648
 995 0090 1A60     		str	r2, [r3]
 541:../STM32_ETH_Driver/src/stm32_eth.c ****  
 542:../STM32_ETH_Driver/src/stm32_eth.c ****   /* When Rx Buffer unavailable flag is set: clear it and resume reception */
 543:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)  
 996              		.loc 1 543 0
 997 0092 264B     		ldr	r3, .L35+8
 998 0094 03F58053 		add	r3, r3, #4096
 999 0098 1433     		adds	r3, r3, #20
 1000 009a 1B68     		ldr	r3, [r3]
 1001 009c 03F08003 		and	r3, r3, #128
 1002 00a0 002B     		cmp	r3, #0
 1003 00a2 0BD0     		beq	.L31
 544:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 545:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Clear RBUS ETHERNET DMA flag */
 546:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMASR = ETH_DMASR_RBUS;
 1004              		.loc 1 546 0
 1005 00a4 214B     		ldr	r3, .L35+8
 1006 00a6 03F58053 		add	r3, r3, #4096
 1007 00aa 1433     		adds	r3, r3, #20
 1008 00ac 8022     		movs	r2, #128
 1009 00ae 1A60     		str	r2, [r3]
 547:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Resume DMA reception */
 548:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMARPDR = 0;
 1010              		.loc 1 548 0
 1011 00b0 1E4B     		ldr	r3, .L35+8
 1012 00b2 03F58053 		add	r3, r3, #4096
 1013 00b6 0833     		adds	r3, r3, #8
 1014 00b8 0022     		movs	r2, #0
 1015 00ba 1A60     		str	r2, [r3]
 1016              	.L31:
 549:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 550:../STM32_ETH_Driver/src/stm32_eth.c ****   
 551:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Update the ETHERNET DMA global Rx descriptor with next Rx decriptor */      
 552:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Chained Mode */
 553:../STM32_ETH_Driver/src/stm32_eth.c ****   if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RCH) != (uint32_t)RESET)
 1017              		.loc 1 553 0
 1018 00bc 194B     		ldr	r3, .L35
 1019 00be 1B68     		ldr	r3, [r3]
 1020 00c0 5B68     		ldr	r3, [r3, #4]
 1021 00c2 03F48043 		and	r3, r3, #16384
 1022 00c6 002B     		cmp	r3, #0
 1023 00c8 06D0     		beq	.L32
 554:../STM32_ETH_Driver/src/stm32_eth.c ****   {     
 555:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Selects the next DMA Rx descriptor list for next buffer to read */ 
 556:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDescToGet = (ETH_DMADESCTypeDef*) (DMARxDescToGet->Buffer2NextDescAddr);    
 1024              		.loc 1 556 0
 1025 00ca 164B     		ldr	r3, .L35
 1026 00cc 1B68     		ldr	r3, [r3]
 1027 00ce DB68     		ldr	r3, [r3, #12]
 1028 00d0 1A46     		mov	r2, r3
 1029 00d2 144B     		ldr	r3, .L35
 1030 00d4 1A60     		str	r2, [r3]
 1031 00d6 1DE0     		b	.L33
 1032              	.L32:
 557:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 558:../STM32_ETH_Driver/src/stm32_eth.c ****   else /* Ring Mode */
 559:../STM32_ETH_Driver/src/stm32_eth.c ****   {   
 560:../STM32_ETH_Driver/src/stm32_eth.c ****     if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RER) != (uint32_t)RESET)
 1033              		.loc 1 560 0
 1034 00d8 124B     		ldr	r3, .L35
 1035 00da 1B68     		ldr	r3, [r3]
 1036 00dc 5B68     		ldr	r3, [r3, #4]
 1037 00de 03F40043 		and	r3, r3, #32768
 1038 00e2 002B     		cmp	r3, #0
 1039 00e4 08D0     		beq	.L34
 561:../STM32_ETH_Driver/src/stm32_eth.c ****     {
 562:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Selects the first DMA Rx descriptor for next buffer to read: last Rx descriptor was used *
 563:../STM32_ETH_Driver/src/stm32_eth.c ****       DMARxDescToGet = (ETH_DMADESCTypeDef*) (ETH->DMARDLAR);      
 1040              		.loc 1 563 0
 1041 00e6 114B     		ldr	r3, .L35+8
 1042 00e8 03F58053 		add	r3, r3, #4096
 1043 00ec 0C33     		adds	r3, r3, #12
 1044 00ee 1B68     		ldr	r3, [r3]
 1045 00f0 1A46     		mov	r2, r3
 1046 00f2 0C4B     		ldr	r3, .L35
 1047 00f4 1A60     		str	r2, [r3]
 1048 00f6 0DE0     		b	.L33
 1049              	.L34:
 564:../STM32_ETH_Driver/src/stm32_eth.c ****     }
 565:../STM32_ETH_Driver/src/stm32_eth.c ****     else
 566:../STM32_ETH_Driver/src/stm32_eth.c ****     { 
 567:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Selects the next DMA Rx descriptor list for next buffer to read */
 568:../STM32_ETH_Driver/src/stm32_eth.c ****       DMARxDescToGet = (ETH_DMADESCTypeDef*) ((uint32_t)DMARxDescToGet + 0x10 + ((ETH->DMABMR & ETH
 1050              		.loc 1 568 0
 1051 00f8 0C4B     		ldr	r3, .L35+8
 1052 00fa 03F58053 		add	r3, r3, #4096
 1053 00fe 1B68     		ldr	r3, [r3]
 1054 0100 03F07C03 		and	r3, r3, #124
 1055 0104 9B08     		lsrs	r3, r3, #2
 1056 0106 074A     		ldr	r2, .L35
 1057 0108 1268     		ldr	r2, [r2]
 1058 010a 1344     		add	r3, r3, r2
 1059 010c 1033     		adds	r3, r3, #16
 1060 010e 1A46     		mov	r2, r3
 1061 0110 044B     		ldr	r3, .L35
 1062 0112 1A60     		str	r2, [r3]
 1063              	.L33:
 569:../STM32_ETH_Driver/src/stm32_eth.c ****     }
 570:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 571:../STM32_ETH_Driver/src/stm32_eth.c ****   
 572:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return Frame Length/ERROR */
 573:../STM32_ETH_Driver/src/stm32_eth.c ****   return (framelength);  
 1064              		.loc 1 573 0
 1065 0114 BB68     		ldr	r3, [r7, #8]
 1066              	.L26:
 574:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1067              		.loc 1 574 0
 1068 0116 1846     		mov	r0, r3
 1069 0118 1437     		adds	r7, r7, #20
 1070              		.cfi_def_cfa_offset 4
 1071 011a BD46     		mov	sp, r7
 1072              		.cfi_def_cfa_register 13
 1073              		@ sp needed
 1074 011c 5DF8047B 		ldr	r7, [sp], #4
 1075              		.cfi_restore 7
 1076              		.cfi_def_cfa_offset 0
 1077 0120 7047     		bx	lr
 1078              	.L36:
 1079 0122 00BF     		.align	2
 1080              	.L35:
 1081 0124 00000000 		.word	DMARxDescToGet
 1082 0128 0000FF3F 		.word	1073676288
 1083 012c 00800240 		.word	1073905664
 1084              		.cfi_endproc
 1085              	.LFE34:
 1087              		.section	.text.ETH_GetRxPktSize,"ax",%progbits
 1088              		.align	2
 1089              		.global	ETH_GetRxPktSize
 1090              		.thumb
 1091              		.thumb_func
 1093              	ETH_GetRxPktSize:
 1094              	.LFB35:
 575:../STM32_ETH_Driver/src/stm32_eth.c **** 
 576:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 577:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Get the size of received the received packet.
 578:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
 579:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval framelength: received packet size 
 580:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 581:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetRxPktSize(void)
 582:../STM32_ETH_Driver/src/stm32_eth.c **** {
 1095              		.loc 1 582 0
 1096              		.cfi_startproc
 1097              		@ args = 0, pretend = 0, frame = 8
 1098              		@ frame_needed = 1, uses_anonymous_args = 0
 1099 0000 80B5     		push	{r7, lr}
 1100              		.cfi_def_cfa_offset 8
 1101              		.cfi_offset 7, -8
 1102              		.cfi_offset 14, -4
 1103 0002 82B0     		sub	sp, sp, #8
 1104              		.cfi_def_cfa_offset 16
 1105 0004 00AF     		add	r7, sp, #0
 1106              		.cfi_def_cfa_register 7
 583:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t frameLength = 0;
 1107              		.loc 1 583 0
 1108 0006 0023     		movs	r3, #0
 1109 0008 7B60     		str	r3, [r7, #4]
 584:../STM32_ETH_Driver/src/stm32_eth.c ****   if(((DMARxDescToGet->Status & ETH_DMARxDesc_OWN) == (uint32_t)RESET) &&
 1110              		.loc 1 584 0
 1111 000a 124B     		ldr	r3, .L40
 1112 000c 1B68     		ldr	r3, [r3]
 1113 000e 1B68     		ldr	r3, [r3]
 1114 0010 002B     		cmp	r3, #0
 1115 0012 1ADB     		blt	.L38
 585:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_ES) == (uint32_t)RESET) &&
 1116              		.loc 1 585 0 discriminator 1
 1117 0014 0F4B     		ldr	r3, .L40
 1118 0016 1B68     		ldr	r3, [r3]
 1119 0018 1B68     		ldr	r3, [r3]
 1120 001a 03F40043 		and	r3, r3, #32768
 584:../STM32_ETH_Driver/src/stm32_eth.c ****   if(((DMARxDescToGet->Status & ETH_DMARxDesc_OWN) == (uint32_t)RESET) &&
 1121              		.loc 1 584 0 discriminator 1
 1122 001e 002B     		cmp	r3, #0
 1123 0020 13D1     		bne	.L38
 586:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&
 1124              		.loc 1 586 0
 1125 0022 0C4B     		ldr	r3, .L40
 1126 0024 1B68     		ldr	r3, [r3]
 1127 0026 1B68     		ldr	r3, [r3]
 1128 0028 03F48073 		and	r3, r3, #256
 585:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_ES) == (uint32_t)RESET) &&
 1129              		.loc 1 585 0
 1130 002c 002B     		cmp	r3, #0
 1131 002e 0CD0     		beq	.L38
 587:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_FS) != (uint32_t)RESET))
 1132              		.loc 1 587 0
 1133 0030 084B     		ldr	r3, .L40
 1134 0032 1B68     		ldr	r3, [r3]
 1135 0034 1B68     		ldr	r3, [r3]
 1136 0036 03F40073 		and	r3, r3, #512
 586:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&
 1137              		.loc 1 586 0
 1138 003a 002B     		cmp	r3, #0
 1139 003c 05D0     		beq	.L38
 588:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 589:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Get the size of the packet: including 4 bytes of the CRC */
 590:../STM32_ETH_Driver/src/stm32_eth.c ****     frameLength = ETH_GetDMARxDescFrameLength(DMARxDescToGet);
 1140              		.loc 1 590 0
 1141 003e 054B     		ldr	r3, .L40
 1142 0040 1B68     		ldr	r3, [r3]
 1143 0042 1846     		mov	r0, r3
 1144 0044 FFF7FEFF 		bl	ETH_GetDMARxDescFrameLength
 1145 0048 7860     		str	r0, [r7, #4]
 1146              	.L38:
 591:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 592:../STM32_ETH_Driver/src/stm32_eth.c ****  
 593:../STM32_ETH_Driver/src/stm32_eth.c ****  /* Return Frame Length */ 
 594:../STM32_ETH_Driver/src/stm32_eth.c ****  return frameLength;
 1147              		.loc 1 594 0
 1148 004a 7B68     		ldr	r3, [r7, #4]
 595:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1149              		.loc 1 595 0
 1150 004c 1846     		mov	r0, r3
 1151 004e 0837     		adds	r7, r7, #8
 1152              		.cfi_def_cfa_offset 8
 1153 0050 BD46     		mov	sp, r7
 1154              		.cfi_def_cfa_register 13
 1155              		@ sp needed
 1156 0052 80BD     		pop	{r7, pc}
 1157              	.L41:
 1158              		.align	2
 1159              	.L40:
 1160 0054 00000000 		.word	DMARxDescToGet
 1161              		.cfi_endproc
 1162              	.LFE35:
 1164              		.section	.text.ETH_DropRxPkt,"ax",%progbits
 1165              		.align	2
 1166              		.global	ETH_DropRxPkt
 1167              		.thumb
 1168              		.thumb_func
 1170              	ETH_DropRxPkt:
 1171              	.LFB36:
 596:../STM32_ETH_Driver/src/stm32_eth.c **** 
 597:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 598:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Drop a Received packet (too small packet, etc...)
 599:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
 600:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
 601:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 602:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DropRxPkt(void)
 603:../STM32_ETH_Driver/src/stm32_eth.c **** {
 1172              		.loc 1 603 0
 1173              		.cfi_startproc
 1174              		@ args = 0, pretend = 0, frame = 0
 1175              		@ frame_needed = 1, uses_anonymous_args = 0
 1176              		@ link register save eliminated.
 1177 0000 80B4     		push	{r7}
 1178              		.cfi_def_cfa_offset 4
 1179              		.cfi_offset 7, -4
 1180 0002 00AF     		add	r7, sp, #0
 1181              		.cfi_def_cfa_register 7
 604:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set Own bit of the Rx descriptor Status: gives the buffer back to ETHERNET DMA */
 605:../STM32_ETH_Driver/src/stm32_eth.c ****   DMARxDescToGet->Status = ETH_DMARxDesc_OWN;  
 1182              		.loc 1 605 0
 1183 0004 1A4B     		ldr	r3, .L46
 1184 0006 1B68     		ldr	r3, [r3]
 1185 0008 4FF00042 		mov	r2, #-2147483648
 1186 000c 1A60     		str	r2, [r3]
 606:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Chained Mode */
 607:../STM32_ETH_Driver/src/stm32_eth.c ****   if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RCH) != (uint32_t)RESET)
 1187              		.loc 1 607 0
 1188 000e 184B     		ldr	r3, .L46
 1189 0010 1B68     		ldr	r3, [r3]
 1190 0012 5B68     		ldr	r3, [r3, #4]
 1191 0014 03F48043 		and	r3, r3, #16384
 1192 0018 002B     		cmp	r3, #0
 1193 001a 06D0     		beq	.L43
 608:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 609:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Selects the next DMA Rx descriptor list for next buffer read */
 610:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDescToGet = (ETH_DMADESCTypeDef*) (DMARxDescToGet->Buffer2NextDescAddr);
 1194              		.loc 1 610 0
 1195 001c 144B     		ldr	r3, .L46
 1196 001e 1B68     		ldr	r3, [r3]
 1197 0020 DB68     		ldr	r3, [r3, #12]
 1198 0022 1A46     		mov	r2, r3
 1199 0024 124B     		ldr	r3, .L46
 1200 0026 1A60     		str	r2, [r3]
 1201 0028 1DE0     		b	.L42
 1202              	.L43:
 611:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 612:../STM32_ETH_Driver/src/stm32_eth.c ****   else /* Ring Mode */
 613:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 614:../STM32_ETH_Driver/src/stm32_eth.c ****     if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RER) != (uint32_t)RESET)
 1203              		.loc 1 614 0
 1204 002a 114B     		ldr	r3, .L46
 1205 002c 1B68     		ldr	r3, [r3]
 1206 002e 5B68     		ldr	r3, [r3, #4]
 1207 0030 03F40043 		and	r3, r3, #32768
 1208 0034 002B     		cmp	r3, #0
 1209 0036 08D0     		beq	.L45
 615:../STM32_ETH_Driver/src/stm32_eth.c ****     {
 616:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Selects the next DMA Rx descriptor list for next buffer read: this will
 617:../STM32_ETH_Driver/src/stm32_eth.c ****          be the first Rx descriptor in this case */
 618:../STM32_ETH_Driver/src/stm32_eth.c ****       DMARxDescToGet = (ETH_DMADESCTypeDef*) (ETH->DMARDLAR);
 1210              		.loc 1 618 0
 1211 0038 0E4B     		ldr	r3, .L46+4
 1212 003a 03F58053 		add	r3, r3, #4096
 1213 003e 0C33     		adds	r3, r3, #12
 1214 0040 1B68     		ldr	r3, [r3]
 1215 0042 1A46     		mov	r2, r3
 1216 0044 0A4B     		ldr	r3, .L46
 1217 0046 1A60     		str	r2, [r3]
 1218 0048 0DE0     		b	.L42
 1219              	.L45:
 619:../STM32_ETH_Driver/src/stm32_eth.c ****     }
 620:../STM32_ETH_Driver/src/stm32_eth.c ****     else
 621:../STM32_ETH_Driver/src/stm32_eth.c ****     {
 622:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Selects the next DMA Rx descriptor list for next buffer read */
 623:../STM32_ETH_Driver/src/stm32_eth.c ****       DMARxDescToGet = (ETH_DMADESCTypeDef*) ((uint32_t)DMARxDescToGet + 0x10 + ((ETH->DMABMR & ETH
 1220              		.loc 1 623 0
 1221 004a 0A4B     		ldr	r3, .L46+4
 1222 004c 03F58053 		add	r3, r3, #4096
 1223 0050 1B68     		ldr	r3, [r3]
 1224 0052 03F07C03 		and	r3, r3, #124
 1225 0056 9B08     		lsrs	r3, r3, #2
 1226 0058 054A     		ldr	r2, .L46
 1227 005a 1268     		ldr	r2, [r2]
 1228 005c 1344     		add	r3, r3, r2
 1229 005e 1033     		adds	r3, r3, #16
 1230 0060 1A46     		mov	r2, r3
 1231 0062 034B     		ldr	r3, .L46
 1232 0064 1A60     		str	r2, [r3]
 1233              	.L42:
 624:../STM32_ETH_Driver/src/stm32_eth.c ****     }
 625:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 626:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1234              		.loc 1 626 0
 1235 0066 BD46     		mov	sp, r7
 1236              		.cfi_def_cfa_register 13
 1237              		@ sp needed
 1238 0068 5DF8047B 		ldr	r7, [sp], #4
 1239              		.cfi_restore 7
 1240              		.cfi_def_cfa_offset 0
 1241 006c 7047     		bx	lr
 1242              	.L47:
 1243 006e 00BF     		.align	2
 1244              	.L46:
 1245 0070 00000000 		.word	DMARxDescToGet
 1246 0074 00800240 		.word	1073905664
 1247              		.cfi_endproc
 1248              	.LFE36:
 1250              		.section	.text.ETH_ReadPHYRegister,"ax",%progbits
 1251              		.align	2
 1252              		.global	ETH_ReadPHYRegister
 1253              		.thumb
 1254              		.thumb_func
 1256              	ETH_ReadPHYRegister:
 1257              	.LFB37:
 627:../STM32_ETH_Driver/src/stm32_eth.c **** 
 628:../STM32_ETH_Driver/src/stm32_eth.c **** /*---------------------------------  PHY  ------------------------------------*/
 629:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 630:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Read a PHY register
 631:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param PHYAddress: PHY device address, is the index of one of supported 32 PHY devices. 
 632:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values: 0,..,31                  
 633:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param PHYReg: PHY register address, is the index of one of the 32 PHY register. 
 634:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values: 
 635:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg PHY_BCR: Tranceiver Basic Control Register 
 636:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg PHY_BSR: Tranceiver Basic Status Register 
 637:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg PHY_SR : Tranceiver Status Register    
 638:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg More PHY register could be read depending on the used PHY
 639:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval ETH_ERROR: in case of timeout
 640:../STM32_ETH_Driver/src/stm32_eth.c ****   *         MAC MIIDR register value: Data read from the selected PHY register (correct read )
 641:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 642:../STM32_ETH_Driver/src/stm32_eth.c **** uint16_t ETH_ReadPHYRegister(uint16_t PHYAddress, uint16_t PHYReg)
 643:../STM32_ETH_Driver/src/stm32_eth.c **** {
 1258              		.loc 1 643 0
 1259              		.cfi_startproc
 1260              		@ args = 0, pretend = 0, frame = 16
 1261              		@ frame_needed = 1, uses_anonymous_args = 0
 1262              		@ link register save eliminated.
 1263 0000 80B4     		push	{r7}
 1264              		.cfi_def_cfa_offset 4
 1265              		.cfi_offset 7, -4
 1266 0002 85B0     		sub	sp, sp, #20
 1267              		.cfi_def_cfa_offset 24
 1268 0004 00AF     		add	r7, sp, #0
 1269              		.cfi_def_cfa_register 7
 1270 0006 0346     		mov	r3, r0
 1271 0008 0A46     		mov	r2, r1
 1272 000a FB80     		strh	r3, [r7, #6]	@ movhi
 1273 000c 1346     		mov	r3, r2	@ movhi
 1274 000e BB80     		strh	r3, [r7, #4]	@ movhi
 644:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t tmpreg = 0;     
 1275              		.loc 1 644 0
 1276 0010 0023     		movs	r3, #0
 1277 0012 FB60     		str	r3, [r7, #12]
 645:../STM32_ETH_Driver/src/stm32_eth.c **** __IO uint32_t timeout = 0;
 1278              		.loc 1 645 0
 1279 0014 0023     		movs	r3, #0
 1280 0016 BB60     		str	r3, [r7, #8]
 646:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 647:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PHY_ADDRESS(PHYAddress));
 648:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PHY_REG(PHYReg));
 649:../STM32_ETH_Driver/src/stm32_eth.c ****   
 650:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Get the ETHERNET MACMIIAR value */
 651:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg = ETH->MACMIIAR;
 1281              		.loc 1 651 0
 1282 0018 1E4B     		ldr	r3, .L53
 1283 001a 1B69     		ldr	r3, [r3, #16]
 1284 001c FB60     		str	r3, [r7, #12]
 652:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
 653:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg &= ~MACMIIAR_CR_MASK;
 1285              		.loc 1 653 0
 1286 001e FB68     		ldr	r3, [r7, #12]
 1287 0020 03F01C03 		and	r3, r3, #28
 1288 0024 FB60     		str	r3, [r7, #12]
 654:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Prepare the MII address register value */
 655:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg |=(((uint32_t)PHYAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 1289              		.loc 1 655 0
 1290 0026 FB88     		ldrh	r3, [r7, #6]
 1291 0028 DB02     		lsls	r3, r3, #11
 1292 002a 9BB2     		uxth	r3, r3
 1293 002c FA68     		ldr	r2, [r7, #12]
 1294 002e 1343     		orrs	r3, r3, r2
 1295 0030 FB60     		str	r3, [r7, #12]
 656:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);      /* Set the PHY register address */
 1296              		.loc 1 656 0
 1297 0032 BB88     		ldrh	r3, [r7, #4]
 1298 0034 9B01     		lsls	r3, r3, #6
 1299 0036 03F4F863 		and	r3, r3, #1984
 1300 003a FA68     		ldr	r2, [r7, #12]
 1301 003c 1343     		orrs	r3, r3, r2
 1302 003e FB60     		str	r3, [r7, #12]
 657:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg &= ~ETH_MACMIIAR_MW;                              /* Set the read mode */
 1303              		.loc 1 657 0
 1304 0040 FB68     		ldr	r3, [r7, #12]
 1305 0042 23F00203 		bic	r3, r3, #2
 1306 0046 FB60     		str	r3, [r7, #12]
 658:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg |= ETH_MACMIIAR_MB;                               /* Set the MII Busy bit */
 1307              		.loc 1 658 0
 1308 0048 FB68     		ldr	r3, [r7, #12]
 1309 004a 43F00103 		orr	r3, r3, #1
 1310 004e FB60     		str	r3, [r7, #12]
 659:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Write the result value into the MII Address register */
 660:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACMIIAR = tmpreg;
 1311              		.loc 1 660 0
 1312 0050 104A     		ldr	r2, .L53
 1313 0052 FB68     		ldr	r3, [r7, #12]
 1314 0054 1361     		str	r3, [r2, #16]
 1315              	.L50:
 661:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check for the Busy flag */
 662:../STM32_ETH_Driver/src/stm32_eth.c ****   do
 663:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 664:../STM32_ETH_Driver/src/stm32_eth.c ****     timeout++;
 1316              		.loc 1 664 0 discriminator 2
 1317 0056 BB68     		ldr	r3, [r7, #8]
 1318 0058 0133     		adds	r3, r3, #1
 1319 005a BB60     		str	r3, [r7, #8]
 665:../STM32_ETH_Driver/src/stm32_eth.c ****     tmpreg = ETH->MACMIIAR;
 1320              		.loc 1 665 0 discriminator 2
 1321 005c 0D4B     		ldr	r3, .L53
 1322 005e 1B69     		ldr	r3, [r3, #16]
 1323 0060 FB60     		str	r3, [r7, #12]
 666:../STM32_ETH_Driver/src/stm32_eth.c ****   } while ((tmpreg & ETH_MACMIIAR_MB) && (timeout < (uint32_t)PHY_READ_TO));
 1324              		.loc 1 666 0 discriminator 2
 1325 0062 FB68     		ldr	r3, [r7, #12]
 1326 0064 03F00103 		and	r3, r3, #1
 1327 0068 002B     		cmp	r3, #0
 1328 006a 03D0     		beq	.L49
 1329              		.loc 1 666 0 is_stmt 0 discriminator 1
 1330 006c BB68     		ldr	r3, [r7, #8]
 1331 006e 0A4A     		ldr	r2, .L53+4
 1332 0070 9342     		cmp	r3, r2
 1333 0072 F0D9     		bls	.L50
 1334              	.L49:
 667:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return ERROR in case of timeout */
 668:../STM32_ETH_Driver/src/stm32_eth.c ****   if(timeout == PHY_READ_TO)
 1335              		.loc 1 668 0 is_stmt 1
 1336 0074 BB68     		ldr	r3, [r7, #8]
 1337 0076 094A     		ldr	r2, .L53+8
 1338 0078 9342     		cmp	r3, r2
 1339 007a 01D1     		bne	.L51
 669:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 670:../STM32_ETH_Driver/src/stm32_eth.c ****     return (uint16_t)ETH_ERROR;
 1340              		.loc 1 670 0
 1341 007c 0023     		movs	r3, #0
 1342 007e 02E0     		b	.L52
 1343              	.L51:
 671:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 672:../STM32_ETH_Driver/src/stm32_eth.c ****   
 673:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return data register value */
 674:../STM32_ETH_Driver/src/stm32_eth.c ****   return (uint16_t)(ETH->MACMIIDR);
 1344              		.loc 1 674 0
 1345 0080 044B     		ldr	r3, .L53
 1346 0082 5B69     		ldr	r3, [r3, #20]
 1347 0084 9BB2     		uxth	r3, r3
 1348              	.L52:
 675:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1349              		.loc 1 675 0
 1350 0086 1846     		mov	r0, r3
 1351 0088 1437     		adds	r7, r7, #20
 1352              		.cfi_def_cfa_offset 4
 1353 008a BD46     		mov	sp, r7
 1354              		.cfi_def_cfa_register 13
 1355              		@ sp needed
 1356 008c 5DF8047B 		ldr	r7, [sp], #4
 1357              		.cfi_restore 7
 1358              		.cfi_def_cfa_offset 0
 1359 0090 7047     		bx	lr
 1360              	.L54:
 1361 0092 00BF     		.align	2
 1362              	.L53:
 1363 0094 00800240 		.word	1073905664
 1364 0098 FEFF0400 		.word	327678
 1365 009c FFFF0400 		.word	327679
 1366              		.cfi_endproc
 1367              	.LFE37:
 1369              		.section	.text.ETH_WritePHYRegister,"ax",%progbits
 1370              		.align	2
 1371              		.global	ETH_WritePHYRegister
 1372              		.thumb
 1373              		.thumb_func
 1375              	ETH_WritePHYRegister:
 1376              	.LFB38:
 676:../STM32_ETH_Driver/src/stm32_eth.c **** 
 677:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 678:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Write to a PHY register
 679:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param PHYAddress: PHY device address, is the index of one of supported 32 PHY devices. 
 680:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values: 0,..,31
 681:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param PHYReg: PHY register address, is the index of one of the 32 PHY register. 
 682:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values: 
 683:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg PHY_BCR    : Tranceiver Control Register  
 684:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg More PHY register could be written depending on the used PHY
 685:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  PHYValue: the value to write
 686:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval ETH_ERROR: in case of timeout
 687:../STM32_ETH_Driver/src/stm32_eth.c ****   *         ETH_SUCCESS: for correct write
 688:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 689:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_WritePHYRegister(uint16_t PHYAddress, uint16_t PHYReg, uint16_t PHYValue)
 690:../STM32_ETH_Driver/src/stm32_eth.c **** {
 1377              		.loc 1 690 0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 16
 1380              		@ frame_needed = 1, uses_anonymous_args = 0
 1381              		@ link register save eliminated.
 1382 0000 80B4     		push	{r7}
 1383              		.cfi_def_cfa_offset 4
 1384              		.cfi_offset 7, -4
 1385 0002 85B0     		sub	sp, sp, #20
 1386              		.cfi_def_cfa_offset 24
 1387 0004 00AF     		add	r7, sp, #0
 1388              		.cfi_def_cfa_register 7
 1389 0006 0346     		mov	r3, r0
 1390 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 1391 000a 0B46     		mov	r3, r1	@ movhi
 1392 000c BB80     		strh	r3, [r7, #4]	@ movhi
 1393 000e 1346     		mov	r3, r2	@ movhi
 1394 0010 7B80     		strh	r3, [r7, #2]	@ movhi
 691:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t tmpreg = 0;     
 1395              		.loc 1 691 0
 1396 0012 0023     		movs	r3, #0
 1397 0014 FB60     		str	r3, [r7, #12]
 692:../STM32_ETH_Driver/src/stm32_eth.c ****   __IO uint32_t timeout = 0;
 1398              		.loc 1 692 0
 1399 0016 0023     		movs	r3, #0
 1400 0018 BB60     		str	r3, [r7, #8]
 693:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 694:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PHY_ADDRESS(PHYAddress));
 695:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PHY_REG(PHYReg));
 696:../STM32_ETH_Driver/src/stm32_eth.c ****   
 697:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Get the ETHERNET MACMIIAR value */
 698:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg = ETH->MACMIIAR;
 1401              		.loc 1 698 0
 1402 001a 1F4B     		ldr	r3, .L60
 1403 001c 1B69     		ldr	r3, [r3, #16]
 1404 001e FB60     		str	r3, [r7, #12]
 699:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
 700:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg &= ~MACMIIAR_CR_MASK;
 1405              		.loc 1 700 0
 1406 0020 FB68     		ldr	r3, [r7, #12]
 1407 0022 03F01C03 		and	r3, r3, #28
 1408 0026 FB60     		str	r3, [r7, #12]
 701:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Prepare the MII register address value */
 702:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg |=(((uint32_t)PHYAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 1409              		.loc 1 702 0
 1410 0028 FB88     		ldrh	r3, [r7, #6]
 1411 002a DB02     		lsls	r3, r3, #11
 1412 002c 9BB2     		uxth	r3, r3
 1413 002e FA68     		ldr	r2, [r7, #12]
 1414 0030 1343     		orrs	r3, r3, r2
 1415 0032 FB60     		str	r3, [r7, #12]
 703:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);      /* Set the PHY register address */
 1416              		.loc 1 703 0
 1417 0034 BB88     		ldrh	r3, [r7, #4]
 1418 0036 9B01     		lsls	r3, r3, #6
 1419 0038 03F4F863 		and	r3, r3, #1984
 1420 003c FA68     		ldr	r2, [r7, #12]
 1421 003e 1343     		orrs	r3, r3, r2
 1422 0040 FB60     		str	r3, [r7, #12]
 704:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg |= ETH_MACMIIAR_MW;                               /* Set the write mode */
 1423              		.loc 1 704 0
 1424 0042 FB68     		ldr	r3, [r7, #12]
 1425 0044 43F00203 		orr	r3, r3, #2
 1426 0048 FB60     		str	r3, [r7, #12]
 705:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg |= ETH_MACMIIAR_MB;                               /* Set the MII Busy bit */
 1427              		.loc 1 705 0
 1428 004a FB68     		ldr	r3, [r7, #12]
 1429 004c 43F00103 		orr	r3, r3, #1
 1430 0050 FB60     		str	r3, [r7, #12]
 706:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Give the value to the MII data register */
 707:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACMIIDR = PHYValue;
 1431              		.loc 1 707 0
 1432 0052 114A     		ldr	r2, .L60
 1433 0054 7B88     		ldrh	r3, [r7, #2]
 1434 0056 5361     		str	r3, [r2, #20]
 708:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Write the result value into the MII Address register */
 709:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACMIIAR = tmpreg;
 1435              		.loc 1 709 0
 1436 0058 0F4A     		ldr	r2, .L60
 1437 005a FB68     		ldr	r3, [r7, #12]
 1438 005c 1361     		str	r3, [r2, #16]
 1439              	.L57:
 710:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check for the Busy flag */
 711:../STM32_ETH_Driver/src/stm32_eth.c ****   do
 712:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 713:../STM32_ETH_Driver/src/stm32_eth.c ****     timeout++;
 1440              		.loc 1 713 0 discriminator 2
 1441 005e BB68     		ldr	r3, [r7, #8]
 1442 0060 0133     		adds	r3, r3, #1
 1443 0062 BB60     		str	r3, [r7, #8]
 714:../STM32_ETH_Driver/src/stm32_eth.c ****     tmpreg = ETH->MACMIIAR;
 1444              		.loc 1 714 0 discriminator 2
 1445 0064 0C4B     		ldr	r3, .L60
 1446 0066 1B69     		ldr	r3, [r3, #16]
 1447 0068 FB60     		str	r3, [r7, #12]
 715:../STM32_ETH_Driver/src/stm32_eth.c ****   } while ((tmpreg & ETH_MACMIIAR_MB) && (timeout < (uint32_t)PHY_WRITE_TO));
 1448              		.loc 1 715 0 discriminator 2
 1449 006a FB68     		ldr	r3, [r7, #12]
 1450 006c 03F00103 		and	r3, r3, #1
 1451 0070 002B     		cmp	r3, #0
 1452 0072 03D0     		beq	.L56
 1453              		.loc 1 715 0 is_stmt 0 discriminator 1
 1454 0074 BB68     		ldr	r3, [r7, #8]
 1455 0076 094A     		ldr	r2, .L60+4
 1456 0078 9342     		cmp	r3, r2
 1457 007a F0D9     		bls	.L57
 1458              	.L56:
 716:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return ERROR in case of timeout */
 717:../STM32_ETH_Driver/src/stm32_eth.c ****   if(timeout == PHY_WRITE_TO)
 1459              		.loc 1 717 0 is_stmt 1
 1460 007c BB68     		ldr	r3, [r7, #8]
 1461 007e 084A     		ldr	r2, .L60+8
 1462 0080 9342     		cmp	r3, r2
 1463 0082 01D1     		bne	.L58
 718:../STM32_ETH_Driver/src/stm32_eth.c ****     return ETH_ERROR;
 1464              		.loc 1 718 0
 1465 0084 0023     		movs	r3, #0
 1466 0086 00E0     		b	.L59
 1467              	.L58:
 719:../STM32_ETH_Driver/src/stm32_eth.c ****   else
 720:../STM32_ETH_Driver/src/stm32_eth.c **** 	return ETH_SUCCESS;
 1468              		.loc 1 720 0
 1469 0088 0123     		movs	r3, #1
 1470              	.L59:
 721:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1471              		.loc 1 721 0
 1472 008a 1846     		mov	r0, r3
 1473 008c 1437     		adds	r7, r7, #20
 1474              		.cfi_def_cfa_offset 4
 1475 008e BD46     		mov	sp, r7
 1476              		.cfi_def_cfa_register 13
 1477              		@ sp needed
 1478 0090 5DF8047B 		ldr	r7, [sp], #4
 1479              		.cfi_restore 7
 1480              		.cfi_def_cfa_offset 0
 1481 0094 7047     		bx	lr
 1482              	.L61:
 1483 0096 00BF     		.align	2
 1484              	.L60:
 1485 0098 00800240 		.word	1073905664
 1486 009c FEFF0400 		.word	327678
 1487 00a0 FFFF0400 		.word	327679
 1488              		.cfi_endproc
 1489              	.LFE38:
 1491              		.section	.text.ETH_PHYLoopBackCmd,"ax",%progbits
 1492              		.align	2
 1493              		.global	ETH_PHYLoopBackCmd
 1494              		.thumb
 1495              		.thumb_func
 1497              	ETH_PHYLoopBackCmd:
 1498              	.LFB39:
 722:../STM32_ETH_Driver/src/stm32_eth.c **** 
 723:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 724:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the PHY loopBack mode.
 725:../STM32_ETH_Driver/src/stm32_eth.c ****   * @Note: Don't be confused with ETH_MACLoopBackCmd function which enables internal
 726:../STM32_ETH_Driver/src/stm32_eth.c ****   *  loopback at MII level
 727:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  PHYAddress: PHY device address, is the index of one of supported 32 PHY devices. 
 728:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:                   
 729:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the PHY loopBack mode.
 730:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.    
 731:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval ETH_ERROR: in case of bad PHY configuration
 732:../STM32_ETH_Driver/src/stm32_eth.c ****   *         ETH_SUCCESS: for correct PHY configuration
 733:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 734:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_PHYLoopBackCmd(uint16_t PHYAddress, FunctionalState NewState)
 735:../STM32_ETH_Driver/src/stm32_eth.c **** {
 1499              		.loc 1 735 0
 1500              		.cfi_startproc
 1501              		@ args = 0, pretend = 0, frame = 16
 1502              		@ frame_needed = 1, uses_anonymous_args = 0
 1503 0000 80B5     		push	{r7, lr}
 1504              		.cfi_def_cfa_offset 8
 1505              		.cfi_offset 7, -8
 1506              		.cfi_offset 14, -4
 1507 0002 84B0     		sub	sp, sp, #16
 1508              		.cfi_def_cfa_offset 24
 1509 0004 00AF     		add	r7, sp, #0
 1510              		.cfi_def_cfa_register 7
 1511 0006 0346     		mov	r3, r0
 1512 0008 0A46     		mov	r2, r1
 1513 000a FB80     		strh	r3, [r7, #6]	@ movhi
 1514 000c 1346     		mov	r3, r2
 1515 000e 7B71     		strb	r3, [r7, #5]
 736:../STM32_ETH_Driver/src/stm32_eth.c ****   uint16_t tmpreg = 0;
 1516              		.loc 1 736 0
 1517 0010 0023     		movs	r3, #0
 1518 0012 FB81     		strh	r3, [r7, #14]	@ movhi
 737:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 738:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PHY_ADDRESS(PHYAddress));
 739:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 740:../STM32_ETH_Driver/src/stm32_eth.c ****     
 741:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Get the PHY configuration to update it */
 742:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg = ETH_ReadPHYRegister(PHYAddress, PHY_BCR); 
 1519              		.loc 1 742 0
 1520 0014 FB88     		ldrh	r3, [r7, #6]
 1521 0016 1846     		mov	r0, r3
 1522 0018 0021     		movs	r1, #0
 1523 001a FFF7FEFF 		bl	ETH_ReadPHYRegister
 1524 001e 0346     		mov	r3, r0
 1525 0020 FB81     		strh	r3, [r7, #14]	@ movhi
 743:../STM32_ETH_Driver/src/stm32_eth.c ****   
 744:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 1526              		.loc 1 744 0
 1527 0022 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1528 0024 002B     		cmp	r3, #0
 1529 0026 04D0     		beq	.L63
 745:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 746:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the PHY loopback mode */
 747:../STM32_ETH_Driver/src/stm32_eth.c ****     tmpreg |= PHY_Loopback;  
 1530              		.loc 1 747 0
 1531 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1532 002a 43F48043 		orr	r3, r3, #16384
 1533 002e FB81     		strh	r3, [r7, #14]	@ movhi
 1534 0030 03E0     		b	.L64
 1535              	.L63:
 748:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 749:../STM32_ETH_Driver/src/stm32_eth.c ****   else
 750:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 751:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the PHY loopback mode: normal mode */
 752:../STM32_ETH_Driver/src/stm32_eth.c ****     tmpreg &= (uint16_t)(~(uint16_t)PHY_Loopback);
 1536              		.loc 1 752 0
 1537 0032 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1538 0034 23F48043 		bic	r3, r3, #16384
 1539 0038 FB81     		strh	r3, [r7, #14]	@ movhi
 1540              	.L64:
 753:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 754:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Update the PHY control register with the new configuration */
 755:../STM32_ETH_Driver/src/stm32_eth.c ****   if(ETH_WritePHYRegister(PHYAddress, PHY_BCR, tmpreg) != (uint32_t)RESET)
 1541              		.loc 1 755 0
 1542 003a FA88     		ldrh	r2, [r7, #6]
 1543 003c FB89     		ldrh	r3, [r7, #14]
 1544 003e 1046     		mov	r0, r2
 1545 0040 0021     		movs	r1, #0
 1546 0042 1A46     		mov	r2, r3
 1547 0044 FFF7FEFF 		bl	ETH_WritePHYRegister
 1548 0048 0346     		mov	r3, r0
 1549 004a 002B     		cmp	r3, #0
 1550 004c 01D0     		beq	.L65
 756:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 757:../STM32_ETH_Driver/src/stm32_eth.c ****     return ETH_SUCCESS;
 1551              		.loc 1 757 0
 1552 004e 0123     		movs	r3, #1
 1553 0050 00E0     		b	.L66
 1554              	.L65:
 758:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 759:../STM32_ETH_Driver/src/stm32_eth.c ****   else
 760:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 761:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Return SUCCESS */
 762:../STM32_ETH_Driver/src/stm32_eth.c ****     return ETH_ERROR; 
 1555              		.loc 1 762 0
 1556 0052 0023     		movs	r3, #0
 1557              	.L66:
 763:../STM32_ETH_Driver/src/stm32_eth.c ****   }   
 764:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1558              		.loc 1 764 0
 1559 0054 1846     		mov	r0, r3
 1560 0056 1037     		adds	r7, r7, #16
 1561              		.cfi_def_cfa_offset 8
 1562 0058 BD46     		mov	sp, r7
 1563              		.cfi_def_cfa_register 13
 1564              		@ sp needed
 1565 005a 80BD     		pop	{r7, pc}
 1566              		.cfi_endproc
 1567              	.LFE39:
 1569              		.section	.text.ETH_MACTransmissionCmd,"ax",%progbits
 1570              		.align	2
 1571              		.global	ETH_MACTransmissionCmd
 1572              		.thumb
 1573              		.thumb_func
 1575              	ETH_MACTransmissionCmd:
 1576              	.LFB40:
 765:../STM32_ETH_Driver/src/stm32_eth.c **** 
 766:../STM32_ETH_Driver/src/stm32_eth.c **** /*---------------------------------  MAC  ------------------------------------*/
 767:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 768:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the MAC transmission.
 769:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the MAC transmission.
 770:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
 771:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
 772:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 773:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MACTransmissionCmd(FunctionalState NewState)
 774:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 1577              		.loc 1 774 0
 1578              		.cfi_startproc
 1579              		@ args = 0, pretend = 0, frame = 8
 1580              		@ frame_needed = 1, uses_anonymous_args = 0
 1581              		@ link register save eliminated.
 1582 0000 80B4     		push	{r7}
 1583              		.cfi_def_cfa_offset 4
 1584              		.cfi_offset 7, -4
 1585 0002 83B0     		sub	sp, sp, #12
 1586              		.cfi_def_cfa_offset 16
 1587 0004 00AF     		add	r7, sp, #0
 1588              		.cfi_def_cfa_register 7
 1589 0006 0346     		mov	r3, r0
 1590 0008 FB71     		strb	r3, [r7, #7]
 775:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 776:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 777:../STM32_ETH_Driver/src/stm32_eth.c ****   
 778:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 1591              		.loc 1 778 0
 1592 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1593 000c 002B     		cmp	r3, #0
 1594 000e 06D0     		beq	.L68
 779:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 780:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the MAC transmission */
 781:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACCR |= ETH_MACCR_TE;  
 1595              		.loc 1 781 0
 1596 0010 084A     		ldr	r2, .L70
 1597 0012 084B     		ldr	r3, .L70
 1598 0014 1B68     		ldr	r3, [r3]
 1599 0016 43F00803 		orr	r3, r3, #8
 1600 001a 1360     		str	r3, [r2]
 1601 001c 05E0     		b	.L67
 1602              	.L68:
 782:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 783:../STM32_ETH_Driver/src/stm32_eth.c ****   else
 784:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 785:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the MAC transmission */
 786:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACCR &= ~ETH_MACCR_TE;
 1603              		.loc 1 786 0
 1604 001e 054A     		ldr	r2, .L70
 1605 0020 044B     		ldr	r3, .L70
 1606 0022 1B68     		ldr	r3, [r3]
 1607 0024 23F00803 		bic	r3, r3, #8
 1608 0028 1360     		str	r3, [r2]
 1609              	.L67:
 787:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 788:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1610              		.loc 1 788 0
 1611 002a 0C37     		adds	r7, r7, #12
 1612              		.cfi_def_cfa_offset 4
 1613 002c BD46     		mov	sp, r7
 1614              		.cfi_def_cfa_register 13
 1615              		@ sp needed
 1616 002e 5DF8047B 		ldr	r7, [sp], #4
 1617              		.cfi_restore 7
 1618              		.cfi_def_cfa_offset 0
 1619 0032 7047     		bx	lr
 1620              	.L71:
 1621              		.align	2
 1622              	.L70:
 1623 0034 00800240 		.word	1073905664
 1624              		.cfi_endproc
 1625              	.LFE40:
 1627              		.section	.text.ETH_MACReceptionCmd,"ax",%progbits
 1628              		.align	2
 1629              		.global	ETH_MACReceptionCmd
 1630              		.thumb
 1631              		.thumb_func
 1633              	ETH_MACReceptionCmd:
 1634              	.LFB41:
 789:../STM32_ETH_Driver/src/stm32_eth.c **** 
 790:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 791:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the MAC reception.
 792:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the MAC reception.
 793:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
 794:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
 795:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 796:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MACReceptionCmd(FunctionalState NewState)
 797:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 1635              		.loc 1 797 0
 1636              		.cfi_startproc
 1637              		@ args = 0, pretend = 0, frame = 8
 1638              		@ frame_needed = 1, uses_anonymous_args = 0
 1639              		@ link register save eliminated.
 1640 0000 80B4     		push	{r7}
 1641              		.cfi_def_cfa_offset 4
 1642              		.cfi_offset 7, -4
 1643 0002 83B0     		sub	sp, sp, #12
 1644              		.cfi_def_cfa_offset 16
 1645 0004 00AF     		add	r7, sp, #0
 1646              		.cfi_def_cfa_register 7
 1647 0006 0346     		mov	r3, r0
 1648 0008 FB71     		strb	r3, [r7, #7]
 798:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 799:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 800:../STM32_ETH_Driver/src/stm32_eth.c ****   
 801:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 1649              		.loc 1 801 0
 1650 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1651 000c 002B     		cmp	r3, #0
 1652 000e 06D0     		beq	.L73
 802:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 803:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the MAC reception */
 804:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACCR |= ETH_MACCR_RE;  
 1653              		.loc 1 804 0
 1654 0010 084A     		ldr	r2, .L75
 1655 0012 084B     		ldr	r3, .L75
 1656 0014 1B68     		ldr	r3, [r3]
 1657 0016 43F00403 		orr	r3, r3, #4
 1658 001a 1360     		str	r3, [r2]
 1659 001c 05E0     		b	.L72
 1660              	.L73:
 805:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 806:../STM32_ETH_Driver/src/stm32_eth.c ****   else
 807:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 808:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the MAC reception */
 809:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACCR &= ~ETH_MACCR_RE;
 1661              		.loc 1 809 0
 1662 001e 054A     		ldr	r2, .L75
 1663 0020 044B     		ldr	r3, .L75
 1664 0022 1B68     		ldr	r3, [r3]
 1665 0024 23F00403 		bic	r3, r3, #4
 1666 0028 1360     		str	r3, [r2]
 1667              	.L72:
 810:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 811:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1668              		.loc 1 811 0
 1669 002a 0C37     		adds	r7, r7, #12
 1670              		.cfi_def_cfa_offset 4
 1671 002c BD46     		mov	sp, r7
 1672              		.cfi_def_cfa_register 13
 1673              		@ sp needed
 1674 002e 5DF8047B 		ldr	r7, [sp], #4
 1675              		.cfi_restore 7
 1676              		.cfi_def_cfa_offset 0
 1677 0032 7047     		bx	lr
 1678              	.L76:
 1679              		.align	2
 1680              	.L75:
 1681 0034 00800240 		.word	1073905664
 1682              		.cfi_endproc
 1683              	.LFE41:
 1685              		.section	.text.ETH_GetFlowControlBusyStatus,"ax",%progbits
 1686              		.align	2
 1687              		.global	ETH_GetFlowControlBusyStatus
 1688              		.thumb
 1689              		.thumb_func
 1691              	ETH_GetFlowControlBusyStatus:
 1692              	.LFB42:
 812:../STM32_ETH_Driver/src/stm32_eth.c **** 
 813:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 814:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the ETHERNET flow control busy bit is set or not.
 815:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
 816:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of flow control busy status bit (SET or RESET).
 817:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 818:../STM32_ETH_Driver/src/stm32_eth.c **** FlagStatus ETH_GetFlowControlBusyStatus(void)
 819:../STM32_ETH_Driver/src/stm32_eth.c **** {
 1693              		.loc 1 819 0
 1694              		.cfi_startproc
 1695              		@ args = 0, pretend = 0, frame = 8
 1696              		@ frame_needed = 1, uses_anonymous_args = 0
 1697              		@ link register save eliminated.
 1698 0000 80B4     		push	{r7}
 1699              		.cfi_def_cfa_offset 4
 1700              		.cfi_offset 7, -4
 1701 0002 83B0     		sub	sp, sp, #12
 1702              		.cfi_def_cfa_offset 16
 1703 0004 00AF     		add	r7, sp, #0
 1704              		.cfi_def_cfa_register 7
 820:../STM32_ETH_Driver/src/stm32_eth.c ****   FlagStatus bitstatus = RESET;
 1705              		.loc 1 820 0
 1706 0006 0023     		movs	r3, #0
 1707 0008 FB71     		strb	r3, [r7, #7]
 821:../STM32_ETH_Driver/src/stm32_eth.c ****   /* The Flow Control register should not be written to until this bit is cleared */
 822:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->MACFCR & ETH_MACFCR_FCBBPA) != (uint32_t)RESET)
 1708              		.loc 1 822 0
 1709 000a 094B     		ldr	r3, .L81
 1710 000c 9B69     		ldr	r3, [r3, #24]
 1711 000e 03F00103 		and	r3, r3, #1
 1712 0012 002B     		cmp	r3, #0
 1713 0014 02D0     		beq	.L78
 823:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 824:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 1714              		.loc 1 824 0
 1715 0016 0123     		movs	r3, #1
 1716 0018 FB71     		strb	r3, [r7, #7]
 1717 001a 01E0     		b	.L79
 1718              	.L78:
 825:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 826:../STM32_ETH_Driver/src/stm32_eth.c ****   else
 827:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 828:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 1719              		.loc 1 828 0
 1720 001c 0023     		movs	r3, #0
 1721 001e FB71     		strb	r3, [r7, #7]
 1722              	.L79:
 829:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 830:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 1723              		.loc 1 830 0
 1724 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 831:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1725              		.loc 1 831 0
 1726 0022 1846     		mov	r0, r3
 1727 0024 0C37     		adds	r7, r7, #12
 1728              		.cfi_def_cfa_offset 4
 1729 0026 BD46     		mov	sp, r7
 1730              		.cfi_def_cfa_register 13
 1731              		@ sp needed
 1732 0028 5DF8047B 		ldr	r7, [sp], #4
 1733              		.cfi_restore 7
 1734              		.cfi_def_cfa_offset 0
 1735 002c 7047     		bx	lr
 1736              	.L82:
 1737 002e 00BF     		.align	2
 1738              	.L81:
 1739 0030 00800240 		.word	1073905664
 1740              		.cfi_endproc
 1741              	.LFE42:
 1743              		.section	.text.ETH_InitiatePauseControlFrame,"ax",%progbits
 1744              		.align	2
 1745              		.global	ETH_InitiatePauseControlFrame
 1746              		.thumb
 1747              		.thumb_func
 1749              	ETH_InitiatePauseControlFrame:
 1750              	.LFB43:
 832:../STM32_ETH_Driver/src/stm32_eth.c **** 
 833:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 834:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Initiate a Pause Control Frame (Full-duplex only).
 835:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
 836:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
 837:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 838:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_InitiatePauseControlFrame(void)  
 839:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 1751              		.loc 1 839 0
 1752              		.cfi_startproc
 1753              		@ args = 0, pretend = 0, frame = 0
 1754              		@ frame_needed = 1, uses_anonymous_args = 0
 1755              		@ link register save eliminated.
 1756 0000 80B4     		push	{r7}
 1757              		.cfi_def_cfa_offset 4
 1758              		.cfi_offset 7, -4
 1759 0002 00AF     		add	r7, sp, #0
 1760              		.cfi_def_cfa_register 7
 840:../STM32_ETH_Driver/src/stm32_eth.c ****   /* When Set In full duplex MAC initiates pause control frame */
 841:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACFCR |= ETH_MACFCR_FCBBPA;  
 1761              		.loc 1 841 0
 1762 0004 044A     		ldr	r2, .L84
 1763 0006 044B     		ldr	r3, .L84
 1764 0008 9B69     		ldr	r3, [r3, #24]
 1765 000a 43F00103 		orr	r3, r3, #1
 1766 000e 9361     		str	r3, [r2, #24]
 842:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1767              		.loc 1 842 0
 1768 0010 BD46     		mov	sp, r7
 1769              		.cfi_def_cfa_register 13
 1770              		@ sp needed
 1771 0012 5DF8047B 		ldr	r7, [sp], #4
 1772              		.cfi_restore 7
 1773              		.cfi_def_cfa_offset 0
 1774 0016 7047     		bx	lr
 1775              	.L85:
 1776              		.align	2
 1777              	.L84:
 1778 0018 00800240 		.word	1073905664
 1779              		.cfi_endproc
 1780              	.LFE43:
 1782              		.section	.text.ETH_BackPressureActivationCmd,"ax",%progbits
 1783              		.align	2
 1784              		.global	ETH_BackPressureActivationCmd
 1785              		.thumb
 1786              		.thumb_func
 1788              	ETH_BackPressureActivationCmd:
 1789              	.LFB44:
 843:../STM32_ETH_Driver/src/stm32_eth.c **** 
 844:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 845:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the MAC BackPressure operation activation (Half-duplex only).
 846:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the MAC BackPressure operation activation.
 847:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
 848:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
 849:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 850:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_BackPressureActivationCmd(FunctionalState NewState)   
 851:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 1790              		.loc 1 851 0
 1791              		.cfi_startproc
 1792              		@ args = 0, pretend = 0, frame = 8
 1793              		@ frame_needed = 1, uses_anonymous_args = 0
 1794              		@ link register save eliminated.
 1795 0000 80B4     		push	{r7}
 1796              		.cfi_def_cfa_offset 4
 1797              		.cfi_offset 7, -4
 1798 0002 83B0     		sub	sp, sp, #12
 1799              		.cfi_def_cfa_offset 16
 1800 0004 00AF     		add	r7, sp, #0
 1801              		.cfi_def_cfa_register 7
 1802 0006 0346     		mov	r3, r0
 1803 0008 FB71     		strb	r3, [r7, #7]
 852:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 853:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 854:../STM32_ETH_Driver/src/stm32_eth.c ****     
 855:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 1804              		.loc 1 855 0
 1805 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1806 000c 002B     		cmp	r3, #0
 1807 000e 06D0     		beq	.L87
 856:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 857:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Activate the MAC BackPressure operation */
 858:../STM32_ETH_Driver/src/stm32_eth.c ****     /* In Half duplex: during backpressure, when the MAC receives a new frame,
 859:../STM32_ETH_Driver/src/stm32_eth.c ****     the transmitter starts sending a JAM pattern resulting in a collision */
 860:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACFCR |= ETH_MACFCR_FCBBPA; 
 1808              		.loc 1 860 0
 1809 0010 084A     		ldr	r2, .L89
 1810 0012 084B     		ldr	r3, .L89
 1811 0014 9B69     		ldr	r3, [r3, #24]
 1812 0016 43F00103 		orr	r3, r3, #1
 1813 001a 9361     		str	r3, [r2, #24]
 1814 001c 05E0     		b	.L86
 1815              	.L87:
 861:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 862:../STM32_ETH_Driver/src/stm32_eth.c ****   else
 863:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 864:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Desactivate the MAC BackPressure operation */
 865:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACFCR &= ~ETH_MACFCR_FCBBPA; 
 1816              		.loc 1 865 0
 1817 001e 054A     		ldr	r2, .L89
 1818 0020 044B     		ldr	r3, .L89
 1819 0022 9B69     		ldr	r3, [r3, #24]
 1820 0024 23F00103 		bic	r3, r3, #1
 1821 0028 9361     		str	r3, [r2, #24]
 1822              	.L86:
 866:../STM32_ETH_Driver/src/stm32_eth.c ****   } 
 867:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1823              		.loc 1 867 0
 1824 002a 0C37     		adds	r7, r7, #12
 1825              		.cfi_def_cfa_offset 4
 1826 002c BD46     		mov	sp, r7
 1827              		.cfi_def_cfa_register 13
 1828              		@ sp needed
 1829 002e 5DF8047B 		ldr	r7, [sp], #4
 1830              		.cfi_restore 7
 1831              		.cfi_def_cfa_offset 0
 1832 0032 7047     		bx	lr
 1833              	.L90:
 1834              		.align	2
 1835              	.L89:
 1836 0034 00800240 		.word	1073905664
 1837              		.cfi_endproc
 1838              	.LFE44:
 1840              		.section	.text.ETH_GetMACFlagStatus,"ax",%progbits
 1841              		.align	2
 1842              		.global	ETH_GetMACFlagStatus
 1843              		.thumb
 1844              		.thumb_func
 1846              	ETH_GetMACFlagStatus:
 1847              	.LFB45:
 868:../STM32_ETH_Driver/src/stm32_eth.c **** 
 869:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 870:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the specified ETHERNET MAC flag is set or not.
 871:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_MAC_FLAG: specifies the flag to check.
 872:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
 873:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_FLAG_TST  : Time stamp trigger flag   
 874:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_FLAG_MMCT : MMC transmit flag  
 875:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_FLAG_MMCR : MMC receive flag   
 876:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_FLAG_MMC  : MMC flag  
 877:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_FLAG_PMT  : PMT flag  
 878:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of ETHERNET MAC flag (SET or RESET).
 879:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 880:../STM32_ETH_Driver/src/stm32_eth.c **** FlagStatus ETH_GetMACFlagStatus(uint32_t ETH_MAC_FLAG)
 881:../STM32_ETH_Driver/src/stm32_eth.c **** {
 1848              		.loc 1 881 0
 1849              		.cfi_startproc
 1850              		@ args = 0, pretend = 0, frame = 16
 1851              		@ frame_needed = 1, uses_anonymous_args = 0
 1852              		@ link register save eliminated.
 1853 0000 80B4     		push	{r7}
 1854              		.cfi_def_cfa_offset 4
 1855              		.cfi_offset 7, -4
 1856 0002 85B0     		sub	sp, sp, #20
 1857              		.cfi_def_cfa_offset 24
 1858 0004 00AF     		add	r7, sp, #0
 1859              		.cfi_def_cfa_register 7
 1860 0006 7860     		str	r0, [r7, #4]
 882:../STM32_ETH_Driver/src/stm32_eth.c ****   FlagStatus bitstatus = RESET;
 1861              		.loc 1 882 0
 1862 0008 0023     		movs	r3, #0
 1863 000a FB73     		strb	r3, [r7, #15]
 883:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 884:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MAC_GET_FLAG(ETH_MAC_FLAG)); 
 885:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->MACSR & ETH_MAC_FLAG) != (uint32_t)RESET)
 1864              		.loc 1 885 0
 1865 000c 084B     		ldr	r3, .L95
 1866 000e 9A6B     		ldr	r2, [r3, #56]
 1867 0010 7B68     		ldr	r3, [r7, #4]
 1868 0012 1340     		ands	r3, r3, r2
 1869 0014 002B     		cmp	r3, #0
 1870 0016 02D0     		beq	.L92
 886:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 887:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 1871              		.loc 1 887 0
 1872 0018 0123     		movs	r3, #1
 1873 001a FB73     		strb	r3, [r7, #15]
 1874 001c 01E0     		b	.L93
 1875              	.L92:
 888:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 889:../STM32_ETH_Driver/src/stm32_eth.c ****   else
 890:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 891:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 1876              		.loc 1 891 0
 1877 001e 0023     		movs	r3, #0
 1878 0020 FB73     		strb	r3, [r7, #15]
 1879              	.L93:
 892:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 893:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 1880              		.loc 1 893 0
 1881 0022 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 894:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1882              		.loc 1 894 0
 1883 0024 1846     		mov	r0, r3
 1884 0026 1437     		adds	r7, r7, #20
 1885              		.cfi_def_cfa_offset 4
 1886 0028 BD46     		mov	sp, r7
 1887              		.cfi_def_cfa_register 13
 1888              		@ sp needed
 1889 002a 5DF8047B 		ldr	r7, [sp], #4
 1890              		.cfi_restore 7
 1891              		.cfi_def_cfa_offset 0
 1892 002e 7047     		bx	lr
 1893              	.L96:
 1894              		.align	2
 1895              	.L95:
 1896 0030 00800240 		.word	1073905664
 1897              		.cfi_endproc
 1898              	.LFE45:
 1900              		.section	.text.ETH_GetMACITStatus,"ax",%progbits
 1901              		.align	2
 1902              		.global	ETH_GetMACITStatus
 1903              		.thumb
 1904              		.thumb_func
 1906              	ETH_GetMACITStatus:
 1907              	.LFB46:
 895:../STM32_ETH_Driver/src/stm32_eth.c **** 
 896:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 897:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the specified ETHERNET MAC interrupt has occurred or not.
 898:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_MAC_IT: specifies the interrupt source to check.
 899:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
 900:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_IT_TST   : Time stamp trigger interrupt  
 901:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_IT_MMCT : MMC transmit interrupt 
 902:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_IT_MMCR : MMC receive interrupt  
 903:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_IT_MMC  : MMC interrupt 
 904:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_IT_PMT  : PMT interrupt 
 905:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of ETHERNET MAC interrupt (SET or RESET).
 906:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 907:../STM32_ETH_Driver/src/stm32_eth.c **** ITStatus ETH_GetMACITStatus(uint32_t ETH_MAC_IT)
 908:../STM32_ETH_Driver/src/stm32_eth.c **** {
 1908              		.loc 1 908 0
 1909              		.cfi_startproc
 1910              		@ args = 0, pretend = 0, frame = 16
 1911              		@ frame_needed = 1, uses_anonymous_args = 0
 1912              		@ link register save eliminated.
 1913 0000 80B4     		push	{r7}
 1914              		.cfi_def_cfa_offset 4
 1915              		.cfi_offset 7, -4
 1916 0002 85B0     		sub	sp, sp, #20
 1917              		.cfi_def_cfa_offset 24
 1918 0004 00AF     		add	r7, sp, #0
 1919              		.cfi_def_cfa_register 7
 1920 0006 7860     		str	r0, [r7, #4]
 909:../STM32_ETH_Driver/src/stm32_eth.c ****   ITStatus bitstatus = RESET;
 1921              		.loc 1 909 0
 1922 0008 0023     		movs	r3, #0
 1923 000a FB73     		strb	r3, [r7, #15]
 910:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 911:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MAC_GET_IT(ETH_MAC_IT)); 
 912:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->MACSR & ETH_MAC_IT) != (uint32_t)RESET)
 1924              		.loc 1 912 0
 1925 000c 084B     		ldr	r3, .L101
 1926 000e 9A6B     		ldr	r2, [r3, #56]
 1927 0010 7B68     		ldr	r3, [r7, #4]
 1928 0012 1340     		ands	r3, r3, r2
 1929 0014 002B     		cmp	r3, #0
 1930 0016 02D0     		beq	.L98
 913:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 914:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 1931              		.loc 1 914 0
 1932 0018 0123     		movs	r3, #1
 1933 001a FB73     		strb	r3, [r7, #15]
 1934 001c 01E0     		b	.L99
 1935              	.L98:
 915:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 916:../STM32_ETH_Driver/src/stm32_eth.c ****   else
 917:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 918:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 1936              		.loc 1 918 0
 1937 001e 0023     		movs	r3, #0
 1938 0020 FB73     		strb	r3, [r7, #15]
 1939              	.L99:
 919:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 920:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 1940              		.loc 1 920 0
 1941 0022 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 921:../STM32_ETH_Driver/src/stm32_eth.c **** }
 1942              		.loc 1 921 0
 1943 0024 1846     		mov	r0, r3
 1944 0026 1437     		adds	r7, r7, #20
 1945              		.cfi_def_cfa_offset 4
 1946 0028 BD46     		mov	sp, r7
 1947              		.cfi_def_cfa_register 13
 1948              		@ sp needed
 1949 002a 5DF8047B 		ldr	r7, [sp], #4
 1950              		.cfi_restore 7
 1951              		.cfi_def_cfa_offset 0
 1952 002e 7047     		bx	lr
 1953              	.L102:
 1954              		.align	2
 1955              	.L101:
 1956 0030 00800240 		.word	1073905664
 1957              		.cfi_endproc
 1958              	.LFE46:
 1960              		.section	.text.ETH_MACITConfig,"ax",%progbits
 1961              		.align	2
 1962              		.global	ETH_MACITConfig
 1963              		.thumb
 1964              		.thumb_func
 1966              	ETH_MACITConfig:
 1967              	.LFB47:
 922:../STM32_ETH_Driver/src/stm32_eth.c **** 
 923:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 924:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the specified ETHERNET MAC interrupts.
 925:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_MAC_IT: specifies the ETHERNET MAC interrupt sources to be
 926:../STM32_ETH_Driver/src/stm32_eth.c ****   *   enabled or disabled.
 927:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be any combination of the following values:
 928:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_IT_TST : Time stamp trigger interrupt 
 929:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_IT_PMT : PMT interrupt 
 930:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified ETHERNET MAC interrupts.
 931:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
 932:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
 933:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 934:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MACITConfig(uint32_t ETH_MAC_IT, FunctionalState NewState)
 935:../STM32_ETH_Driver/src/stm32_eth.c **** {
 1968              		.loc 1 935 0
 1969              		.cfi_startproc
 1970              		@ args = 0, pretend = 0, frame = 8
 1971              		@ frame_needed = 1, uses_anonymous_args = 0
 1972              		@ link register save eliminated.
 1973 0000 80B4     		push	{r7}
 1974              		.cfi_def_cfa_offset 4
 1975              		.cfi_offset 7, -4
 1976 0002 83B0     		sub	sp, sp, #12
 1977              		.cfi_def_cfa_offset 16
 1978 0004 00AF     		add	r7, sp, #0
 1979              		.cfi_def_cfa_register 7
 1980 0006 7860     		str	r0, [r7, #4]
 1981 0008 0B46     		mov	r3, r1
 1982 000a FB70     		strb	r3, [r7, #3]
 936:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 937:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MAC_IT(ETH_MAC_IT));
 938:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));  
 939:../STM32_ETH_Driver/src/stm32_eth.c ****   
 940:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 1983              		.loc 1 940 0
 1984 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1985 000e 002B     		cmp	r3, #0
 1986 0010 07D0     		beq	.L104
 941:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 942:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the selected ETHERNET MAC interrupts */
 943:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACIMR &= (~(uint32_t)ETH_MAC_IT);
 1987              		.loc 1 943 0
 1988 0012 0949     		ldr	r1, .L106
 1989 0014 084B     		ldr	r3, .L106
 1990 0016 DA6B     		ldr	r2, [r3, #60]
 1991 0018 7B68     		ldr	r3, [r7, #4]
 1992 001a DB43     		mvns	r3, r3
 1993 001c 1340     		ands	r3, r3, r2
 1994 001e CB63     		str	r3, [r1, #60]
 1995 0020 05E0     		b	.L103
 1996              	.L104:
 944:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 945:../STM32_ETH_Driver/src/stm32_eth.c ****   else
 946:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 947:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the selected ETHERNET MAC interrupts */
 948:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACIMR |= ETH_MAC_IT;
 1997              		.loc 1 948 0
 1998 0022 0549     		ldr	r1, .L106
 1999 0024 044B     		ldr	r3, .L106
 2000 0026 DA6B     		ldr	r2, [r3, #60]
 2001 0028 7B68     		ldr	r3, [r7, #4]
 2002 002a 1343     		orrs	r3, r3, r2
 2003 002c CB63     		str	r3, [r1, #60]
 2004              	.L103:
 949:../STM32_ETH_Driver/src/stm32_eth.c ****   }
 950:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2005              		.loc 1 950 0
 2006 002e 0C37     		adds	r7, r7, #12
 2007              		.cfi_def_cfa_offset 4
 2008 0030 BD46     		mov	sp, r7
 2009              		.cfi_def_cfa_register 13
 2010              		@ sp needed
 2011 0032 5DF8047B 		ldr	r7, [sp], #4
 2012              		.cfi_restore 7
 2013              		.cfi_def_cfa_offset 0
 2014 0036 7047     		bx	lr
 2015              	.L107:
 2016              		.align	2
 2017              	.L106:
 2018 0038 00800240 		.word	1073905664
 2019              		.cfi_endproc
 2020              	.LFE47:
 2022              		.section	.text.ETH_MACAddressConfig,"ax",%progbits
 2023              		.align	2
 2024              		.global	ETH_MACAddressConfig
 2025              		.thumb
 2026              		.thumb_func
 2028              	ETH_MACAddressConfig:
 2029              	.LFB48:
 951:../STM32_ETH_Driver/src/stm32_eth.c **** 
 952:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 953:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Configures the selected MAC address.
 954:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  MacAddr: The MAC addres to configure.
 955:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
 956:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address0 : MAC Address0 
 957:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address1 : MAC Address1 
 958:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address2 : MAC Address2
 959:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address3 : MAC Address3
 960:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  Addr: Pointer on MAC address buffer data (6 bytes).
 961:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
 962:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 963:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MACAddressConfig(uint32_t MacAddr, uint8_t *Addr)
 964:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2030              		.loc 1 964 0
 2031              		.cfi_startproc
 2032              		@ args = 0, pretend = 0, frame = 16
 2033              		@ frame_needed = 1, uses_anonymous_args = 0
 2034              		@ link register save eliminated.
 2035 0000 80B4     		push	{r7}
 2036              		.cfi_def_cfa_offset 4
 2037              		.cfi_offset 7, -4
 2038 0002 85B0     		sub	sp, sp, #20
 2039              		.cfi_def_cfa_offset 24
 2040 0004 00AF     		add	r7, sp, #0
 2041              		.cfi_def_cfa_register 7
 2042 0006 7860     		str	r0, [r7, #4]
 2043 0008 3960     		str	r1, [r7]
 965:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t tmpreg;
 966:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 967:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
 968:../STM32_ETH_Driver/src/stm32_eth.c ****   
 969:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Calculate the selectecd MAC address high register */
 970:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 2044              		.loc 1 970 0
 2045 000a 3B68     		ldr	r3, [r7]
 2046 000c 0533     		adds	r3, r3, #5
 2047 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2048 0010 1B02     		lsls	r3, r3, #8
 2049 0012 3A68     		ldr	r2, [r7]
 2050 0014 0432     		adds	r2, r2, #4
 2051 0016 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2052 0018 1343     		orrs	r3, r3, r2
 2053 001a FB60     		str	r3, [r7, #12]
 971:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Load the selectecd MAC address high register */
 972:../STM32_ETH_Driver/src/stm32_eth.c ****   (*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) = tmpreg;
 2054              		.loc 1 972 0
 2055 001c 7A68     		ldr	r2, [r7, #4]
 2056 001e 114B     		ldr	r3, .L109
 2057 0020 1344     		add	r3, r3, r2
 2058 0022 1A46     		mov	r2, r3
 2059 0024 FB68     		ldr	r3, [r7, #12]
 2060 0026 1360     		str	r3, [r2]
 973:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Calculate the selectecd MAC address low register */
 974:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[
 2061              		.loc 1 974 0
 2062 0028 3B68     		ldr	r3, [r7]
 2063 002a 0333     		adds	r3, r3, #3
 2064 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2065 002e 1A06     		lsls	r2, r3, #24
 2066 0030 3B68     		ldr	r3, [r7]
 2067 0032 0233     		adds	r3, r3, #2
 2068 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2069 0036 1B04     		lsls	r3, r3, #16
 2070 0038 1A43     		orrs	r2, r2, r3
 2071 003a 3B68     		ldr	r3, [r7]
 2072 003c 0133     		adds	r3, r3, #1
 2073 003e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2074 0040 1B02     		lsls	r3, r3, #8
 2075 0042 1343     		orrs	r3, r3, r2
 2076 0044 3A68     		ldr	r2, [r7]
 2077 0046 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2078 0048 1343     		orrs	r3, r3, r2
 2079 004a FB60     		str	r3, [r7, #12]
 975:../STM32_ETH_Driver/src/stm32_eth.c ****  
 976:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Load the selectecd MAC address low register */
 977:../STM32_ETH_Driver/src/stm32_eth.c ****   (*(__IO uint32_t *) (ETH_MAC_ADDR_LBASE + MacAddr)) = tmpreg;
 2080              		.loc 1 977 0
 2081 004c 7A68     		ldr	r2, [r7, #4]
 2082 004e 064B     		ldr	r3, .L109+4
 2083 0050 1344     		add	r3, r3, r2
 2084 0052 1A46     		mov	r2, r3
 2085 0054 FB68     		ldr	r3, [r7, #12]
 2086 0056 1360     		str	r3, [r2]
 978:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2087              		.loc 1 978 0
 2088 0058 1437     		adds	r7, r7, #20
 2089              		.cfi_def_cfa_offset 4
 2090 005a BD46     		mov	sp, r7
 2091              		.cfi_def_cfa_register 13
 2092              		@ sp needed
 2093 005c 5DF8047B 		ldr	r7, [sp], #4
 2094              		.cfi_restore 7
 2095              		.cfi_def_cfa_offset 0
 2096 0060 7047     		bx	lr
 2097              	.L110:
 2098 0062 00BF     		.align	2
 2099              	.L109:
 2100 0064 40800240 		.word	1073905728
 2101 0068 44800240 		.word	1073905732
 2102              		.cfi_endproc
 2103              	.LFE48:
 2105              		.section	.text.ETH_GetMACAddress,"ax",%progbits
 2106              		.align	2
 2107              		.global	ETH_GetMACAddress
 2108              		.thumb
 2109              		.thumb_func
 2111              	ETH_GetMACAddress:
 2112              	.LFB49:
 979:../STM32_ETH_Driver/src/stm32_eth.c **** 
 980:../STM32_ETH_Driver/src/stm32_eth.c **** /**
 981:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Get the selected MAC address.
 982:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  MacAddr: The MAC addres to return.
 983:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
 984:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address0 : MAC Address0 
 985:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address1 : MAC Address1 
 986:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address2 : MAC Address2
 987:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address3 : MAC Address3
 988:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  Addr: Pointer on MAC address buffer data (6 bytes).
 989:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
 990:../STM32_ETH_Driver/src/stm32_eth.c ****   */
 991:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_GetMACAddress(uint32_t MacAddr, uint8_t *Addr)
 992:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2113              		.loc 1 992 0
 2114              		.cfi_startproc
 2115              		@ args = 0, pretend = 0, frame = 16
 2116              		@ frame_needed = 1, uses_anonymous_args = 0
 2117              		@ link register save eliminated.
 2118 0000 80B4     		push	{r7}
 2119              		.cfi_def_cfa_offset 4
 2120              		.cfi_offset 7, -4
 2121 0002 85B0     		sub	sp, sp, #20
 2122              		.cfi_def_cfa_offset 24
 2123 0004 00AF     		add	r7, sp, #0
 2124              		.cfi_def_cfa_register 7
 2125 0006 7860     		str	r0, [r7, #4]
 2126 0008 3960     		str	r1, [r7]
 993:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t tmpreg;
 994:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
 995:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
 996:../STM32_ETH_Driver/src/stm32_eth.c ****   
 997:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Get the selectecd MAC address high register */
 998:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg =(*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr));
 2127              		.loc 1 998 0
 2128 000a 7A68     		ldr	r2, [r7, #4]
 2129 000c 174B     		ldr	r3, .L112
 2130 000e 1344     		add	r3, r3, r2
 2131 0010 1B68     		ldr	r3, [r3]
 2132 0012 FB60     		str	r3, [r7, #12]
 999:../STM32_ETH_Driver/src/stm32_eth.c ****  
1000:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Calculate the selectecd MAC address buffer */
1001:../STM32_ETH_Driver/src/stm32_eth.c ****   Addr[5] = ((tmpreg >> 8) & (uint8_t)0xFF);
 2133              		.loc 1 1001 0
 2134 0014 3B68     		ldr	r3, [r7]
 2135 0016 0533     		adds	r3, r3, #5
 2136 0018 FA68     		ldr	r2, [r7, #12]
 2137 001a 120A     		lsrs	r2, r2, #8
 2138 001c D2B2     		uxtb	r2, r2
 2139 001e 1A70     		strb	r2, [r3]
1002:../STM32_ETH_Driver/src/stm32_eth.c ****   Addr[4] = (tmpreg & (uint8_t)0xFF);
 2140              		.loc 1 1002 0
 2141 0020 3B68     		ldr	r3, [r7]
 2142 0022 0433     		adds	r3, r3, #4
 2143 0024 FA68     		ldr	r2, [r7, #12]
 2144 0026 D2B2     		uxtb	r2, r2
 2145 0028 1A70     		strb	r2, [r3]
1003:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Load the selectecd MAC address low register */
1004:../STM32_ETH_Driver/src/stm32_eth.c ****   tmpreg =(*(__IO uint32_t *) (ETH_MAC_ADDR_LBASE + MacAddr));
 2146              		.loc 1 1004 0
 2147 002a 7A68     		ldr	r2, [r7, #4]
 2148 002c 104B     		ldr	r3, .L112+4
 2149 002e 1344     		add	r3, r3, r2
 2150 0030 1B68     		ldr	r3, [r3]
 2151 0032 FB60     		str	r3, [r7, #12]
1005:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Calculate the selectecd MAC address buffer */
1006:../STM32_ETH_Driver/src/stm32_eth.c ****   Addr[3] = ((tmpreg >> 24) & (uint8_t)0xFF);
 2152              		.loc 1 1006 0
 2153 0034 3B68     		ldr	r3, [r7]
 2154 0036 0333     		adds	r3, r3, #3
 2155 0038 FA68     		ldr	r2, [r7, #12]
 2156 003a 120E     		lsrs	r2, r2, #24
 2157 003c D2B2     		uxtb	r2, r2
 2158 003e 1A70     		strb	r2, [r3]
1007:../STM32_ETH_Driver/src/stm32_eth.c ****   Addr[2] = ((tmpreg >> 16) & (uint8_t)0xFF);
 2159              		.loc 1 1007 0
 2160 0040 3B68     		ldr	r3, [r7]
 2161 0042 0233     		adds	r3, r3, #2
 2162 0044 FA68     		ldr	r2, [r7, #12]
 2163 0046 120C     		lsrs	r2, r2, #16
 2164 0048 D2B2     		uxtb	r2, r2
 2165 004a 1A70     		strb	r2, [r3]
1008:../STM32_ETH_Driver/src/stm32_eth.c ****   Addr[1] = ((tmpreg >> 8 ) & (uint8_t)0xFF);
 2166              		.loc 1 1008 0
 2167 004c 3B68     		ldr	r3, [r7]
 2168 004e 0133     		adds	r3, r3, #1
 2169 0050 FA68     		ldr	r2, [r7, #12]
 2170 0052 120A     		lsrs	r2, r2, #8
 2171 0054 D2B2     		uxtb	r2, r2
 2172 0056 1A70     		strb	r2, [r3]
1009:../STM32_ETH_Driver/src/stm32_eth.c ****   Addr[0] = (tmpreg & (uint8_t)0xFF);
 2173              		.loc 1 1009 0
 2174 0058 FB68     		ldr	r3, [r7, #12]
 2175 005a DAB2     		uxtb	r2, r3
 2176 005c 3B68     		ldr	r3, [r7]
 2177 005e 1A70     		strb	r2, [r3]
1010:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2178              		.loc 1 1010 0
 2179 0060 1437     		adds	r7, r7, #20
 2180              		.cfi_def_cfa_offset 4
 2181 0062 BD46     		mov	sp, r7
 2182              		.cfi_def_cfa_register 13
 2183              		@ sp needed
 2184 0064 5DF8047B 		ldr	r7, [sp], #4
 2185              		.cfi_restore 7
 2186              		.cfi_def_cfa_offset 0
 2187 0068 7047     		bx	lr
 2188              	.L113:
 2189 006a 00BF     		.align	2
 2190              	.L112:
 2191 006c 40800240 		.word	1073905728
 2192 0070 44800240 		.word	1073905732
 2193              		.cfi_endproc
 2194              	.LFE49:
 2196              		.section	.text.ETH_MACAddressPerfectFilterCmd,"ax",%progbits
 2197              		.align	2
 2198              		.global	ETH_MACAddressPerfectFilterCmd
 2199              		.thumb
 2200              		.thumb_func
 2202              	ETH_MACAddressPerfectFilterCmd:
 2203              	.LFB50:
1011:../STM32_ETH_Driver/src/stm32_eth.c **** 
1012:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1013:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the Address filter module uses the specified
1014:../STM32_ETH_Driver/src/stm32_eth.c ****   *   ETHERNET MAC address for perfect filtering 
1015:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  MacAddr: specifies the ETHERNET MAC address to be used for prfect filtering.
1016:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values: 
1017:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address1 : MAC Address1 
1018:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address2 : MAC Address2
1019:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address3 : MAC Address3
1020:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified ETHERNET MAC address use.
1021:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
1022:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1023:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1024:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MACAddressPerfectFilterCmd(uint32_t MacAddr, FunctionalState NewState)
1025:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2204              		.loc 1 1025 0
 2205              		.cfi_startproc
 2206              		@ args = 0, pretend = 0, frame = 8
 2207              		@ frame_needed = 1, uses_anonymous_args = 0
 2208              		@ link register save eliminated.
 2209 0000 80B4     		push	{r7}
 2210              		.cfi_def_cfa_offset 4
 2211              		.cfi_offset 7, -4
 2212 0002 83B0     		sub	sp, sp, #12
 2213              		.cfi_def_cfa_offset 16
 2214 0004 00AF     		add	r7, sp, #0
 2215              		.cfi_def_cfa_register 7
 2216 0006 7860     		str	r0, [r7, #4]
 2217 0008 0B46     		mov	r3, r1
 2218 000a FB70     		strb	r3, [r7, #3]
1026:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1027:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MAC_ADDRESS123(MacAddr));
1028:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1029:../STM32_ETH_Driver/src/stm32_eth.c ****     
1030:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 2219              		.loc 1 1030 0
 2220 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2221 000e 002B     		cmp	r3, #0
 2222 0010 0BD0     		beq	.L115
1031:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1032:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the selected ETHERNET MAC address for perfect filtering */
1033:../STM32_ETH_Driver/src/stm32_eth.c ****     (*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) |= ETH_MACA1HR_AE;
 2223              		.loc 1 1033 0
 2224 0012 7A68     		ldr	r2, [r7, #4]
 2225 0014 0D4B     		ldr	r3, .L117
 2226 0016 1344     		add	r3, r3, r2
 2227 0018 1946     		mov	r1, r3
 2228 001a 7A68     		ldr	r2, [r7, #4]
 2229 001c 0B4B     		ldr	r3, .L117
 2230 001e 1344     		add	r3, r3, r2
 2231 0020 1B68     		ldr	r3, [r3]
 2232 0022 43F00043 		orr	r3, r3, #-2147483648
 2233 0026 0B60     		str	r3, [r1]
 2234 0028 0AE0     		b	.L114
 2235              	.L115:
1034:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1035:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1036:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1037:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the selected ETHERNET MAC address for perfect filtering */
1038:../STM32_ETH_Driver/src/stm32_eth.c ****     (*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) &=(~(uint32_t)ETH_MACA1HR_AE);
 2236              		.loc 1 1038 0
 2237 002a 7A68     		ldr	r2, [r7, #4]
 2238 002c 074B     		ldr	r3, .L117
 2239 002e 1344     		add	r3, r3, r2
 2240 0030 1946     		mov	r1, r3
 2241 0032 7A68     		ldr	r2, [r7, #4]
 2242 0034 054B     		ldr	r3, .L117
 2243 0036 1344     		add	r3, r3, r2
 2244 0038 1B68     		ldr	r3, [r3]
 2245 003a 23F00043 		bic	r3, r3, #-2147483648
 2246 003e 0B60     		str	r3, [r1]
 2247              	.L114:
1039:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1040:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2248              		.loc 1 1040 0
 2249 0040 0C37     		adds	r7, r7, #12
 2250              		.cfi_def_cfa_offset 4
 2251 0042 BD46     		mov	sp, r7
 2252              		.cfi_def_cfa_register 13
 2253              		@ sp needed
 2254 0044 5DF8047B 		ldr	r7, [sp], #4
 2255              		.cfi_restore 7
 2256              		.cfi_def_cfa_offset 0
 2257 0048 7047     		bx	lr
 2258              	.L118:
 2259 004a 00BF     		.align	2
 2260              	.L117:
 2261 004c 40800240 		.word	1073905728
 2262              		.cfi_endproc
 2263              	.LFE50:
 2265              		.section	.text.ETH_MACAddressFilterConfig,"ax",%progbits
 2266              		.align	2
 2267              		.global	ETH_MACAddressFilterConfig
 2268              		.thumb
 2269              		.thumb_func
 2271              	ETH_MACAddressFilterConfig:
 2272              	.LFB51:
1041:../STM32_ETH_Driver/src/stm32_eth.c **** 
1042:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1043:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Set the filter type for the specified ETHERNET MAC address 
1044:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  MacAddr: specifies the ETHERNET MAC address 
1045:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values: 
1046:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address1 : MAC Address1 
1047:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address2 : MAC Address2
1048:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address3 : MAC Address3
1049:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  Filter: specifies the used frame received field for comparaison 
1050:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values: 
1051:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_AddressFilter_SA : MAC Address is used to compare with the
1052:../STM32_ETH_Driver/src/stm32_eth.c ****   *                                     SA fields of the received frame.
1053:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_AddressFilter_DA : MAC Address is used to compare with the
1054:../STM32_ETH_Driver/src/stm32_eth.c ****   *                                     DA fields of the received frame.
1055:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1056:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1057:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MACAddressFilterConfig(uint32_t MacAddr, uint32_t Filter)
1058:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2273              		.loc 1 1058 0
 2274              		.cfi_startproc
 2275              		@ args = 0, pretend = 0, frame = 8
 2276              		@ frame_needed = 1, uses_anonymous_args = 0
 2277              		@ link register save eliminated.
 2278 0000 80B4     		push	{r7}
 2279              		.cfi_def_cfa_offset 4
 2280              		.cfi_offset 7, -4
 2281 0002 83B0     		sub	sp, sp, #12
 2282              		.cfi_def_cfa_offset 16
 2283 0004 00AF     		add	r7, sp, #0
 2284              		.cfi_def_cfa_register 7
 2285 0006 7860     		str	r0, [r7, #4]
 2286 0008 3960     		str	r1, [r7]
1059:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1060:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MAC_ADDRESS123(MacAddr));
1061:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MAC_ADDRESS_FILTER(Filter));
1062:../STM32_ETH_Driver/src/stm32_eth.c ****   
1063:../STM32_ETH_Driver/src/stm32_eth.c ****   if (Filter != ETH_MAC_AddressFilter_DA)
 2287              		.loc 1 1063 0
 2288 000a 3B68     		ldr	r3, [r7]
 2289 000c 082B     		cmp	r3, #8
 2290 000e 0BD0     		beq	.L120
1064:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1065:../STM32_ETH_Driver/src/stm32_eth.c ****     /* The selected ETHERNET MAC address is used to compare with the SA fields of the
1066:../STM32_ETH_Driver/src/stm32_eth.c ****        received frame. */
1067:../STM32_ETH_Driver/src/stm32_eth.c ****     (*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) |= ETH_MACA1HR_SA;
 2291              		.loc 1 1067 0
 2292 0010 7A68     		ldr	r2, [r7, #4]
 2293 0012 0D4B     		ldr	r3, .L122
 2294 0014 1344     		add	r3, r3, r2
 2295 0016 1946     		mov	r1, r3
 2296 0018 7A68     		ldr	r2, [r7, #4]
 2297 001a 0B4B     		ldr	r3, .L122
 2298 001c 1344     		add	r3, r3, r2
 2299 001e 1B68     		ldr	r3, [r3]
 2300 0020 43F08043 		orr	r3, r3, #1073741824
 2301 0024 0B60     		str	r3, [r1]
 2302 0026 0AE0     		b	.L119
 2303              	.L120:
1068:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1069:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1070:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1071:../STM32_ETH_Driver/src/stm32_eth.c ****     /* The selected ETHERNET MAC address is used to compare with the DA fields of the
1072:../STM32_ETH_Driver/src/stm32_eth.c ****        received frame. */
1073:../STM32_ETH_Driver/src/stm32_eth.c ****     (*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) &=(~(uint32_t)ETH_MACA1HR_SA);
 2304              		.loc 1 1073 0
 2305 0028 7A68     		ldr	r2, [r7, #4]
 2306 002a 074B     		ldr	r3, .L122
 2307 002c 1344     		add	r3, r3, r2
 2308 002e 1946     		mov	r1, r3
 2309 0030 7A68     		ldr	r2, [r7, #4]
 2310 0032 054B     		ldr	r3, .L122
 2311 0034 1344     		add	r3, r3, r2
 2312 0036 1B68     		ldr	r3, [r3]
 2313 0038 23F08043 		bic	r3, r3, #1073741824
 2314 003c 0B60     		str	r3, [r1]
 2315              	.L119:
1074:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1075:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2316              		.loc 1 1075 0
 2317 003e 0C37     		adds	r7, r7, #12
 2318              		.cfi_def_cfa_offset 4
 2319 0040 BD46     		mov	sp, r7
 2320              		.cfi_def_cfa_register 13
 2321              		@ sp needed
 2322 0042 5DF8047B 		ldr	r7, [sp], #4
 2323              		.cfi_restore 7
 2324              		.cfi_def_cfa_offset 0
 2325 0046 7047     		bx	lr
 2326              	.L123:
 2327              		.align	2
 2328              	.L122:
 2329 0048 40800240 		.word	1073905728
 2330              		.cfi_endproc
 2331              	.LFE51:
 2333              		.section	.text.ETH_MACAddressMaskBytesFilterConfig,"ax",%progbits
 2334              		.align	2
 2335              		.global	ETH_MACAddressMaskBytesFilterConfig
 2336              		.thumb
 2337              		.thumb_func
 2339              	ETH_MACAddressMaskBytesFilterConfig:
 2340              	.LFB52:
1076:../STM32_ETH_Driver/src/stm32_eth.c **** 
1077:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1078:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Set the filter type for the specified ETHERNET MAC address 
1079:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  MacAddr: specifies the ETHERNET MAC address 
1080:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values: 
1081:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address1 : MAC Address1 
1082:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address2 : MAC Address2
1083:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_Address3 : MAC Address3
1084:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  MaskByte: specifies the used address bytes for comparaison 
1085:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be any combination of the following values: 
1086:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_AddressMask_Byte6 : Mask MAC Address high reg bits [15:8].
1087:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_AddressMask_Byte5 : Mask MAC Address high reg bits [7:0].
1088:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_AddressMask_Byte4 : Mask MAC Address low reg bits [31:24].
1089:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_AddressMask_Byte3 : Mask MAC Address low reg bits [23:16].
1090:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_AddressMask_Byte2 : Mask MAC Address low reg bits [15:8].
1091:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MAC_AddressMask_Byte1 : Mask MAC Address low reg bits [7:0].
1092:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1093:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1094:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MACAddressMaskBytesFilterConfig(uint32_t MacAddr, uint32_t MaskByte)
1095:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2341              		.loc 1 1095 0
 2342              		.cfi_startproc
 2343              		@ args = 0, pretend = 0, frame = 8
 2344              		@ frame_needed = 1, uses_anonymous_args = 0
 2345              		@ link register save eliminated.
 2346 0000 80B4     		push	{r7}
 2347              		.cfi_def_cfa_offset 4
 2348              		.cfi_offset 7, -4
 2349 0002 83B0     		sub	sp, sp, #12
 2350              		.cfi_def_cfa_offset 16
 2351 0004 00AF     		add	r7, sp, #0
 2352              		.cfi_def_cfa_register 7
 2353 0006 7860     		str	r0, [r7, #4]
 2354 0008 3960     		str	r1, [r7]
1096:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1097:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MAC_ADDRESS123(MacAddr));
1098:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MAC_ADDRESS_MASK(MaskByte));
1099:../STM32_ETH_Driver/src/stm32_eth.c ****   
1100:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Clear MBC bits in the selected MAC address  high register */
1101:../STM32_ETH_Driver/src/stm32_eth.c ****   (*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) &=(~(uint32_t)ETH_MACA1HR_MBC);
 2355              		.loc 1 1101 0
 2356 000a 7A68     		ldr	r2, [r7, #4]
 2357 000c 0C4B     		ldr	r3, .L125
 2358 000e 1344     		add	r3, r3, r2
 2359 0010 1946     		mov	r1, r3
 2360 0012 7A68     		ldr	r2, [r7, #4]
 2361 0014 0A4B     		ldr	r3, .L125
 2362 0016 1344     		add	r3, r3, r2
 2363 0018 1B68     		ldr	r3, [r3]
 2364 001a 23F07C53 		bic	r3, r3, #1056964608
 2365 001e 0B60     		str	r3, [r1]
1102:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the selected Filetr mask bytes */
1103:../STM32_ETH_Driver/src/stm32_eth.c ****   (*(__IO uint32_t *) (ETH_MAC_ADDR_HBASE + MacAddr)) |= MaskByte;
 2366              		.loc 1 1103 0
 2367 0020 7A68     		ldr	r2, [r7, #4]
 2368 0022 074B     		ldr	r3, .L125
 2369 0024 1344     		add	r3, r3, r2
 2370 0026 1946     		mov	r1, r3
 2371 0028 7A68     		ldr	r2, [r7, #4]
 2372 002a 054B     		ldr	r3, .L125
 2373 002c 1344     		add	r3, r3, r2
 2374 002e 1A68     		ldr	r2, [r3]
 2375 0030 3B68     		ldr	r3, [r7]
 2376 0032 1343     		orrs	r3, r3, r2
 2377 0034 0B60     		str	r3, [r1]
1104:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2378              		.loc 1 1104 0
 2379 0036 0C37     		adds	r7, r7, #12
 2380              		.cfi_def_cfa_offset 4
 2381 0038 BD46     		mov	sp, r7
 2382              		.cfi_def_cfa_register 13
 2383              		@ sp needed
 2384 003a 5DF8047B 		ldr	r7, [sp], #4
 2385              		.cfi_restore 7
 2386              		.cfi_def_cfa_offset 0
 2387 003e 7047     		bx	lr
 2388              	.L126:
 2389              		.align	2
 2390              	.L125:
 2391 0040 40800240 		.word	1073905728
 2392              		.cfi_endproc
 2393              	.LFE52:
 2395              		.section	.text.ETH_DMATxDescChainInit,"ax",%progbits
 2396              		.align	2
 2397              		.global	ETH_DMATxDescChainInit
 2398              		.thumb
 2399              		.thumb_func
 2401              	ETH_DMATxDescChainInit:
 2402              	.LFB53:
1105:../STM32_ETH_Driver/src/stm32_eth.c **** /*------------------------  DMA Tx/Rx Desciptors -----------------------------*/
1106:../STM32_ETH_Driver/src/stm32_eth.c **** 
1107:../STM32_ETH_Driver/src/stm32_eth.c **** 
1108:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1109:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Initializes the DMA Tx descriptors in chain mode.
1110:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDescTab: Pointer on the first Tx desc list 
1111:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  TxBuff: Pointer on the first TxBuffer list
1112:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  TxBuffCount: Number of the used Tx desc in the list
1113:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1114:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1115:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATxDescChainInit(ETH_DMADESCTypeDef *DMATxDescTab, uint8_t* TxBuff, uint32_t TxBuffCount
1116:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2403              		.loc 1 1116 0
 2404              		.cfi_startproc
 2405              		@ args = 0, pretend = 0, frame = 24
 2406              		@ frame_needed = 1, uses_anonymous_args = 0
 2407              		@ link register save eliminated.
 2408 0000 80B4     		push	{r7}
 2409              		.cfi_def_cfa_offset 4
 2410              		.cfi_offset 7, -4
 2411 0002 87B0     		sub	sp, sp, #28
 2412              		.cfi_def_cfa_offset 32
 2413 0004 00AF     		add	r7, sp, #0
 2414              		.cfi_def_cfa_register 7
 2415 0006 F860     		str	r0, [r7, #12]
 2416 0008 B960     		str	r1, [r7, #8]
 2417 000a 7A60     		str	r2, [r7, #4]
1117:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t i = 0;
 2418              		.loc 1 1117 0
 2419 000c 0023     		movs	r3, #0
 2420 000e 7B61     		str	r3, [r7, #20]
1118:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_DMADESCTypeDef *DMATxDesc;
1119:../STM32_ETH_Driver/src/stm32_eth.c ****   
1120:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
1121:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDescToSet = DMATxDescTab;
 2421              		.loc 1 1121 0
 2422 0010 1D4A     		ldr	r2, .L132
 2423 0012 FB68     		ldr	r3, [r7, #12]
 2424 0014 1360     		str	r3, [r2]
1122:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Fill each DMATxDesc descriptor with the right values */   
1123:../STM32_ETH_Driver/src/stm32_eth.c ****   for(i=0; i < TxBuffCount; i++)
 2425              		.loc 1 1123 0
 2426 0016 0023     		movs	r3, #0
 2427 0018 7B61     		str	r3, [r7, #20]
 2428 001a 26E0     		b	.L128
 2429              	.L131:
1124:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1125:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Get the pointer on the ith member of the Tx Desc list */
1126:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc = DMATxDescTab + i;
 2430              		.loc 1 1126 0
 2431 001c 7B69     		ldr	r3, [r7, #20]
 2432 001e 1B01     		lsls	r3, r3, #4
 2433 0020 FA68     		ldr	r2, [r7, #12]
 2434 0022 1344     		add	r3, r3, r2
 2435 0024 3B61     		str	r3, [r7, #16]
1127:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Second Address Chained bit */
1128:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status = ETH_DMATxDesc_TCH;  
 2436              		.loc 1 1128 0
 2437 0026 3B69     		ldr	r3, [r7, #16]
 2438 0028 4FF48012 		mov	r2, #1048576
 2439 002c 1A60     		str	r2, [r3]
1129:../STM32_ETH_Driver/src/stm32_eth.c ****        
1130:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Buffer1 address pointer */
1131:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_MAX_PACKET_SIZE]);
 2440              		.loc 1 1131 0
 2441 002e 7B69     		ldr	r3, [r7, #20]
 2442 0030 40F2F452 		movw	r2, #1524
 2443 0034 02FB03F3 		mul	r3, r2, r3
 2444 0038 BA68     		ldr	r2, [r7, #8]
 2445 003a 1344     		add	r3, r3, r2
 2446 003c 1A46     		mov	r2, r3
 2447 003e 3B69     		ldr	r3, [r7, #16]
 2448 0040 9A60     		str	r2, [r3, #8]
1132:../STM32_ETH_Driver/src/stm32_eth.c ****     
1133:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Initialize the next descriptor with the Next Desciptor Polling Enable */
1134:../STM32_ETH_Driver/src/stm32_eth.c ****     if(i < (TxBuffCount-1))
 2449              		.loc 1 1134 0
 2450 0042 7B68     		ldr	r3, [r7, #4]
 2451 0044 5A1E     		subs	r2, r3, #1
 2452 0046 7B69     		ldr	r3, [r7, #20]
 2453 0048 9A42     		cmp	r2, r3
 2454 004a 08D9     		bls	.L129
1135:../STM32_ETH_Driver/src/stm32_eth.c ****     {
1136:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Set next descriptor address register with next descriptor base address */
1137:../STM32_ETH_Driver/src/stm32_eth.c ****       DMATxDesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 2455              		.loc 1 1137 0
 2456 004c 7B69     		ldr	r3, [r7, #20]
 2457 004e 0133     		adds	r3, r3, #1
 2458 0050 1B01     		lsls	r3, r3, #4
 2459 0052 FA68     		ldr	r2, [r7, #12]
 2460 0054 1344     		add	r3, r3, r2
 2461 0056 1A46     		mov	r2, r3
 2462 0058 3B69     		ldr	r3, [r7, #16]
 2463 005a DA60     		str	r2, [r3, #12]
 2464 005c 02E0     		b	.L130
 2465              	.L129:
1138:../STM32_ETH_Driver/src/stm32_eth.c ****     }
1139:../STM32_ETH_Driver/src/stm32_eth.c ****     else
1140:../STM32_ETH_Driver/src/stm32_eth.c ****     {
1141:../STM32_ETH_Driver/src/stm32_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
1142:../STM32_ETH_Driver/src/stm32_eth.c ****       DMATxDesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 2466              		.loc 1 1142 0
 2467 005e FA68     		ldr	r2, [r7, #12]
 2468 0060 3B69     		ldr	r3, [r7, #16]
 2469 0062 DA60     		str	r2, [r3, #12]
 2470              	.L130:
1123:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 2471              		.loc 1 1123 0 discriminator 2
 2472 0064 7B69     		ldr	r3, [r7, #20]
 2473 0066 0133     		adds	r3, r3, #1
 2474 0068 7B61     		str	r3, [r7, #20]
 2475              	.L128:
1123:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 2476              		.loc 1 1123 0 is_stmt 0 discriminator 1
 2477 006a 7A69     		ldr	r2, [r7, #20]
 2478 006c 7B68     		ldr	r3, [r7, #4]
 2479 006e 9A42     		cmp	r2, r3
 2480 0070 D4D3     		bcc	.L131
1143:../STM32_ETH_Driver/src/stm32_eth.c ****     }
1144:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1145:../STM32_ETH_Driver/src/stm32_eth.c ****    
1146:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set Transmit Desciptor List Address Register */
1147:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMATDLAR = (uint32_t) DMATxDescTab;
 2481              		.loc 1 1147 0 is_stmt 1
 2482 0072 064B     		ldr	r3, .L132+4
 2483 0074 FA68     		ldr	r2, [r7, #12]
 2484 0076 03F58053 		add	r3, r3, #4096
 2485 007a 1033     		adds	r3, r3, #16
 2486 007c 1A60     		str	r2, [r3]
1148:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2487              		.loc 1 1148 0
 2488 007e 1C37     		adds	r7, r7, #28
 2489              		.cfi_def_cfa_offset 4
 2490 0080 BD46     		mov	sp, r7
 2491              		.cfi_def_cfa_register 13
 2492              		@ sp needed
 2493 0082 5DF8047B 		ldr	r7, [sp], #4
 2494              		.cfi_restore 7
 2495              		.cfi_def_cfa_offset 0
 2496 0086 7047     		bx	lr
 2497              	.L133:
 2498              		.align	2
 2499              	.L132:
 2500 0088 00000000 		.word	DMATxDescToSet
 2501 008c 00800240 		.word	1073905664
 2502              		.cfi_endproc
 2503              	.LFE53:
 2505              		.section	.text.ETH_DMATxDescRingInit,"ax",%progbits
 2506              		.align	2
 2507              		.global	ETH_DMATxDescRingInit
 2508              		.thumb
 2509              		.thumb_func
 2511              	ETH_DMATxDescRingInit:
 2512              	.LFB54:
1149:../STM32_ETH_Driver/src/stm32_eth.c **** 
1150:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1151:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Initializes the DMA Tx descriptors in ring mode.
1152:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDescTab: Pointer on the first Tx desc list 
1153:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  TxBuff1: Pointer on the first TxBuffer1 list 
1154:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  TxBuff2: Pointer on the first TxBuffer2 list
1155:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  TxBuffCount: Number of the used Tx desc in the list
1156:../STM32_ETH_Driver/src/stm32_eth.c ****   *   Note: see decriptor skip length defined in ETH_DMA_InitStruct
1157:../STM32_ETH_Driver/src/stm32_eth.c ****   *   for the number of Words to skip between two unchained descriptors.  
1158:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1159:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1160:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATxDescRingInit(ETH_DMADESCTypeDef *DMATxDescTab, uint8_t *TxBuff1, uint8_t *TxBuff2, ui
1161:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2513              		.loc 1 1161 0
 2514              		.cfi_startproc
 2515              		@ args = 0, pretend = 0, frame = 24
 2516              		@ frame_needed = 1, uses_anonymous_args = 0
 2517              		@ link register save eliminated.
 2518 0000 80B4     		push	{r7}
 2519              		.cfi_def_cfa_offset 4
 2520              		.cfi_offset 7, -4
 2521 0002 87B0     		sub	sp, sp, #28
 2522              		.cfi_def_cfa_offset 32
 2523 0004 00AF     		add	r7, sp, #0
 2524              		.cfi_def_cfa_register 7
 2525 0006 F860     		str	r0, [r7, #12]
 2526 0008 B960     		str	r1, [r7, #8]
 2527 000a 7A60     		str	r2, [r7, #4]
 2528 000c 3B60     		str	r3, [r7]
1162:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t i = 0;
 2529              		.loc 1 1162 0
 2530 000e 0023     		movs	r3, #0
 2531 0010 7B61     		str	r3, [r7, #20]
1163:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_DMADESCTypeDef *DMATxDesc;
1164:../STM32_ETH_Driver/src/stm32_eth.c ****  
1165:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
1166:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDescToSet = DMATxDescTab;
 2532              		.loc 1 1166 0
 2533 0012 1D4A     		ldr	r2, .L138
 2534 0014 FB68     		ldr	r3, [r7, #12]
 2535 0016 1360     		str	r3, [r2]
1167:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Fill each DMATxDesc descriptor with the right values */  
1168:../STM32_ETH_Driver/src/stm32_eth.c ****   for(i=0; i < TxBuffCount; i++)
 2536              		.loc 1 1168 0
 2537 0018 0023     		movs	r3, #0
 2538 001a 7B61     		str	r3, [r7, #20]
 2539 001c 24E0     		b	.L135
 2540              	.L137:
1169:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1170:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Get the pointer on the ith member of the Tx Desc list */
1171:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc = DMATxDescTab + i;
 2541              		.loc 1 1171 0
 2542 001e 7B69     		ldr	r3, [r7, #20]
 2543 0020 1B01     		lsls	r3, r3, #4
 2544 0022 FA68     		ldr	r2, [r7, #12]
 2545 0024 1344     		add	r3, r3, r2
 2546 0026 3B61     		str	r3, [r7, #16]
1172:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Buffer1 address pointer */
1173:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Buffer1Addr = (uint32_t)(&TxBuff1[i*ETH_MAX_PACKET_SIZE]);
 2547              		.loc 1 1173 0
 2548 0028 7B69     		ldr	r3, [r7, #20]
 2549 002a 40F2F452 		movw	r2, #1524
 2550 002e 02FB03F3 		mul	r3, r2, r3
 2551 0032 BA68     		ldr	r2, [r7, #8]
 2552 0034 1344     		add	r3, r3, r2
 2553 0036 1A46     		mov	r2, r3
 2554 0038 3B69     		ldr	r3, [r7, #16]
 2555 003a 9A60     		str	r2, [r3, #8]
1174:../STM32_ETH_Driver/src/stm32_eth.c ****     
1175:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Buffer2 address pointer */
1176:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Buffer2NextDescAddr = (uint32_t)(&TxBuff2[i*ETH_MAX_PACKET_SIZE]);
 2556              		.loc 1 1176 0
 2557 003c 7B69     		ldr	r3, [r7, #20]
 2558 003e 40F2F452 		movw	r2, #1524
 2559 0042 02FB03F3 		mul	r3, r2, r3
 2560 0046 7A68     		ldr	r2, [r7, #4]
 2561 0048 1344     		add	r3, r3, r2
 2562 004a 1A46     		mov	r2, r3
 2563 004c 3B69     		ldr	r3, [r7, #16]
 2564 004e DA60     		str	r2, [r3, #12]
1177:../STM32_ETH_Driver/src/stm32_eth.c ****     
1178:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Transmit End of Ring bit for last descriptor: The DMA returns to the base
1179:../STM32_ETH_Driver/src/stm32_eth.c ****        address of the list, creating a Desciptor Ring */
1180:../STM32_ETH_Driver/src/stm32_eth.c ****     if(i == (TxBuffCount-1))
 2565              		.loc 1 1180 0
 2566 0050 3B68     		ldr	r3, [r7]
 2567 0052 5A1E     		subs	r2, r3, #1
 2568 0054 7B69     		ldr	r3, [r7, #20]
 2569 0056 9A42     		cmp	r2, r3
 2570 0058 03D1     		bne	.L136
1181:../STM32_ETH_Driver/src/stm32_eth.c ****     {
1182:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Set Transmit End of Ring bit */
1183:../STM32_ETH_Driver/src/stm32_eth.c ****       DMATxDesc->Status = ETH_DMATxDesc_TER;
 2571              		.loc 1 1183 0
 2572 005a 3B69     		ldr	r3, [r7, #16]
 2573 005c 4FF40012 		mov	r2, #2097152
 2574 0060 1A60     		str	r2, [r3]
 2575              	.L136:
1168:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 2576              		.loc 1 1168 0 discriminator 2
 2577 0062 7B69     		ldr	r3, [r7, #20]
 2578 0064 0133     		adds	r3, r3, #1
 2579 0066 7B61     		str	r3, [r7, #20]
 2580              	.L135:
1168:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 2581              		.loc 1 1168 0 is_stmt 0 discriminator 1
 2582 0068 7A69     		ldr	r2, [r7, #20]
 2583 006a 3B68     		ldr	r3, [r7]
 2584 006c 9A42     		cmp	r2, r3
 2585 006e D6D3     		bcc	.L137
1184:../STM32_ETH_Driver/src/stm32_eth.c ****     }
1185:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1186:../STM32_ETH_Driver/src/stm32_eth.c ****    
1187:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set Transmit Desciptor List Address Register */
1188:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMATDLAR =  (uint32_t) DMATxDescTab;
 2586              		.loc 1 1188 0 is_stmt 1
 2587 0070 064B     		ldr	r3, .L138+4
 2588 0072 FA68     		ldr	r2, [r7, #12]
 2589 0074 03F58053 		add	r3, r3, #4096
 2590 0078 1033     		adds	r3, r3, #16
 2591 007a 1A60     		str	r2, [r3]
1189:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2592              		.loc 1 1189 0
 2593 007c 1C37     		adds	r7, r7, #28
 2594              		.cfi_def_cfa_offset 4
 2595 007e BD46     		mov	sp, r7
 2596              		.cfi_def_cfa_register 13
 2597              		@ sp needed
 2598 0080 5DF8047B 		ldr	r7, [sp], #4
 2599              		.cfi_restore 7
 2600              		.cfi_def_cfa_offset 0
 2601 0084 7047     		bx	lr
 2602              	.L139:
 2603 0086 00BF     		.align	2
 2604              	.L138:
 2605 0088 00000000 		.word	DMATxDescToSet
 2606 008c 00800240 		.word	1073905664
 2607              		.cfi_endproc
 2608              	.LFE54:
 2610              		.section	.text.ETH_GetDMATxDescFlagStatus,"ax",%progbits
 2611              		.align	2
 2612              		.global	ETH_GetDMATxDescFlagStatus
 2613              		.thumb
 2614              		.thumb_func
 2616              	ETH_GetDMATxDescFlagStatus:
 2617              	.LFB55:
1190:../STM32_ETH_Driver/src/stm32_eth.c **** 
1191:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1192:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the specified ETHERNET DMA Tx Desc flag is set or not.
1193:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: pointer on a DMA Tx descriptor
1194:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_DMATxDescFlag: specifies the flag to check.
1195:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
1196:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_OWN : OWN bit: descriptor is owned by DMA engine
1197:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_IC  : Interrupt on completetion
1198:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_LS  : Last Segment
1199:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_FS  : First Segment
1200:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_DC  : Disable CRC
1201:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_DP  : Disable Pad
1202:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_TTSE: Transmit Time Stamp Enable
1203:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_TER : Transmit End of Ring
1204:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_TCH : Second Address Chained
1205:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_TTSS: Tx Time Stamp Status
1206:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_IHE : IP Header Error
1207:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_ES  : Error summary
1208:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_JT  : Jabber Timeout
1209:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_FF  : Frame Flushed: DMA/MTL flushed the frame due to SW flush
1210:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_PCE : Payload Checksum Error
1211:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_LCA : Loss of Carrier: carrier lost during tramsmission
1212:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_NC  : No Carrier: no carrier signal from the tranceiver
1213:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_LCO : Late Collision: transmission aborted due to collision
1214:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_EC  : Excessive Collision: transmission aborted after 16 collisions
1215:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_VF  : VLAN Frame
1216:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_CC  : Collision Count 
1217:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_ED  : Excessive Deferral
1218:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_UF  : Underflow Error: late data arrival from the memory
1219:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_DB  : Deferred Bit
1220:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of ETH_DMATxDescFlag (SET or RESET).
1221:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1222:../STM32_ETH_Driver/src/stm32_eth.c **** FlagStatus ETH_GetDMATxDescFlagStatus(ETH_DMADESCTypeDef *DMATxDesc, uint32_t ETH_DMATxDescFlag)
1223:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2618              		.loc 1 1223 0
 2619              		.cfi_startproc
 2620              		@ args = 0, pretend = 0, frame = 16
 2621              		@ frame_needed = 1, uses_anonymous_args = 0
 2622              		@ link register save eliminated.
 2623 0000 80B4     		push	{r7}
 2624              		.cfi_def_cfa_offset 4
 2625              		.cfi_offset 7, -4
 2626 0002 85B0     		sub	sp, sp, #20
 2627              		.cfi_def_cfa_offset 24
 2628 0004 00AF     		add	r7, sp, #0
 2629              		.cfi_def_cfa_register 7
 2630 0006 7860     		str	r0, [r7, #4]
 2631 0008 3960     		str	r1, [r7]
1224:../STM32_ETH_Driver/src/stm32_eth.c ****   FlagStatus bitstatus = RESET;
 2632              		.loc 1 1224 0
 2633 000a 0023     		movs	r3, #0
 2634 000c FB73     		strb	r3, [r7, #15]
1225:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1226:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMATxDESC_GET_FLAG(ETH_DMATxDescFlag));
1227:../STM32_ETH_Driver/src/stm32_eth.c ****   
1228:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((DMATxDesc->Status & ETH_DMATxDescFlag) != (uint32_t)RESET)
 2635              		.loc 1 1228 0
 2636 000e 7B68     		ldr	r3, [r7, #4]
 2637 0010 1A68     		ldr	r2, [r3]
 2638 0012 3B68     		ldr	r3, [r7]
 2639 0014 1340     		ands	r3, r3, r2
 2640 0016 002B     		cmp	r3, #0
 2641 0018 02D0     		beq	.L141
1229:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1230:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 2642              		.loc 1 1230 0
 2643 001a 0123     		movs	r3, #1
 2644 001c FB73     		strb	r3, [r7, #15]
 2645 001e 01E0     		b	.L142
 2646              	.L141:
1231:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1232:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1233:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1234:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 2647              		.loc 1 1234 0
 2648 0020 0023     		movs	r3, #0
 2649 0022 FB73     		strb	r3, [r7, #15]
 2650              	.L142:
1235:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1236:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 2651              		.loc 1 1236 0
 2652 0024 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1237:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2653              		.loc 1 1237 0
 2654 0026 1846     		mov	r0, r3
 2655 0028 1437     		adds	r7, r7, #20
 2656              		.cfi_def_cfa_offset 4
 2657 002a BD46     		mov	sp, r7
 2658              		.cfi_def_cfa_register 13
 2659              		@ sp needed
 2660 002c 5DF8047B 		ldr	r7, [sp], #4
 2661              		.cfi_restore 7
 2662              		.cfi_def_cfa_offset 0
 2663 0030 7047     		bx	lr
 2664              		.cfi_endproc
 2665              	.LFE55:
 2667 0032 00BF     		.section	.text.ETH_GetDMATxDescCollisionCount,"ax",%progbits
 2668              		.align	2
 2669              		.global	ETH_GetDMATxDescCollisionCount
 2670              		.thumb
 2671              		.thumb_func
 2673              	ETH_GetDMATxDescCollisionCount:
 2674              	.LFB56:
1238:../STM32_ETH_Driver/src/stm32_eth.c **** 
1239:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1240:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Returns the specified ETHERNET DMA Tx Desc collision count.
1241:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: pointer on a DMA Tx descriptor                     
1242:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The Transmit descriptor collision counter value.
1243:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1244:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetDMATxDescCollisionCount(ETH_DMADESCTypeDef *DMATxDesc)
1245:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2675              		.loc 1 1245 0
 2676              		.cfi_startproc
 2677              		@ args = 0, pretend = 0, frame = 8
 2678              		@ frame_needed = 1, uses_anonymous_args = 0
 2679              		@ link register save eliminated.
 2680 0000 80B4     		push	{r7}
 2681              		.cfi_def_cfa_offset 4
 2682              		.cfi_offset 7, -4
 2683 0002 83B0     		sub	sp, sp, #12
 2684              		.cfi_def_cfa_offset 16
 2685 0004 00AF     		add	r7, sp, #0
 2686              		.cfi_def_cfa_register 7
 2687 0006 7860     		str	r0, [r7, #4]
1246:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return the Receive descriptor frame length */
1247:../STM32_ETH_Driver/src/stm32_eth.c ****   return ((DMATxDesc->Status & ETH_DMATxDesc_CC) >> ETH_DMATXDESC_COLLISION_COUNTSHIFT);
 2688              		.loc 1 1247 0
 2689 0008 7B68     		ldr	r3, [r7, #4]
 2690 000a 1B68     		ldr	r3, [r3]
 2691 000c 03F07803 		and	r3, r3, #120
 2692 0010 DB08     		lsrs	r3, r3, #3
1248:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2693              		.loc 1 1248 0
 2694 0012 1846     		mov	r0, r3
 2695 0014 0C37     		adds	r7, r7, #12
 2696              		.cfi_def_cfa_offset 4
 2697 0016 BD46     		mov	sp, r7
 2698              		.cfi_def_cfa_register 13
 2699              		@ sp needed
 2700 0018 5DF8047B 		ldr	r7, [sp], #4
 2701              		.cfi_restore 7
 2702              		.cfi_def_cfa_offset 0
 2703 001c 7047     		bx	lr
 2704              		.cfi_endproc
 2705              	.LFE56:
 2707 001e 00BF     		.section	.text.ETH_SetDMATxDescOwnBit,"ax",%progbits
 2708              		.align	2
 2709              		.global	ETH_SetDMATxDescOwnBit
 2710              		.thumb
 2711              		.thumb_func
 2713              	ETH_SetDMATxDescOwnBit:
 2714              	.LFB57:
1249:../STM32_ETH_Driver/src/stm32_eth.c **** 
1250:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1251:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Set the specified DMA Tx Desc Own bit.
1252:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: Pointer on a Tx desc
1253:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1254:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1255:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_SetDMATxDescOwnBit(ETH_DMADESCTypeDef *DMATxDesc)
1256:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2715              		.loc 1 1256 0
 2716              		.cfi_startproc
 2717              		@ args = 0, pretend = 0, frame = 8
 2718              		@ frame_needed = 1, uses_anonymous_args = 0
 2719              		@ link register save eliminated.
 2720 0000 80B4     		push	{r7}
 2721              		.cfi_def_cfa_offset 4
 2722              		.cfi_offset 7, -4
 2723 0002 83B0     		sub	sp, sp, #12
 2724              		.cfi_def_cfa_offset 16
 2725 0004 00AF     		add	r7, sp, #0
 2726              		.cfi_def_cfa_register 7
 2727 0006 7860     		str	r0, [r7, #4]
1257:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DMA Tx Desc Own bit */
1258:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDesc->Status |= ETH_DMATxDesc_OWN;
 2728              		.loc 1 1258 0
 2729 0008 7B68     		ldr	r3, [r7, #4]
 2730 000a 1B68     		ldr	r3, [r3]
 2731 000c 43F00042 		orr	r2, r3, #-2147483648
 2732 0010 7B68     		ldr	r3, [r7, #4]
 2733 0012 1A60     		str	r2, [r3]
1259:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2734              		.loc 1 1259 0
 2735 0014 0C37     		adds	r7, r7, #12
 2736              		.cfi_def_cfa_offset 4
 2737 0016 BD46     		mov	sp, r7
 2738              		.cfi_def_cfa_register 13
 2739              		@ sp needed
 2740 0018 5DF8047B 		ldr	r7, [sp], #4
 2741              		.cfi_restore 7
 2742              		.cfi_def_cfa_offset 0
 2743 001c 7047     		bx	lr
 2744              		.cfi_endproc
 2745              	.LFE57:
 2747 001e 00BF     		.section	.text.ETH_DMATxDescTransmitITConfig,"ax",%progbits
 2748              		.align	2
 2749              		.global	ETH_DMATxDescTransmitITConfig
 2750              		.thumb
 2751              		.thumb_func
 2753              	ETH_DMATxDescTransmitITConfig:
 2754              	.LFB58:
1260:../STM32_ETH_Driver/src/stm32_eth.c **** 
1261:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1262:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the specified DMA Tx Desc Transmit interrupt.
1263:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: Pointer on a Tx desc
1264:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the DMA Tx Desc transmit interrupt.
1265:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.                   
1266:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1267:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1268:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATxDescTransmitITConfig(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState)
1269:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2755              		.loc 1 1269 0
 2756              		.cfi_startproc
 2757              		@ args = 0, pretend = 0, frame = 8
 2758              		@ frame_needed = 1, uses_anonymous_args = 0
 2759              		@ link register save eliminated.
 2760 0000 80B4     		push	{r7}
 2761              		.cfi_def_cfa_offset 4
 2762              		.cfi_offset 7, -4
 2763 0002 83B0     		sub	sp, sp, #12
 2764              		.cfi_def_cfa_offset 16
 2765 0004 00AF     		add	r7, sp, #0
 2766              		.cfi_def_cfa_register 7
 2767 0006 7860     		str	r0, [r7, #4]
 2768 0008 0B46     		mov	r3, r1
 2769 000a FB70     		strb	r3, [r7, #3]
1270:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1271:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1272:../STM32_ETH_Driver/src/stm32_eth.c ****   
1273:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 2770              		.loc 1 1273 0
 2771 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2772 000e 002B     		cmp	r3, #0
 2773 0010 06D0     		beq	.L148
1274:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1275:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the DMA Tx Desc Transmit interrupt */
1276:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status |= ETH_DMATxDesc_IC;
 2774              		.loc 1 1276 0
 2775 0012 7B68     		ldr	r3, [r7, #4]
 2776 0014 1B68     		ldr	r3, [r3]
 2777 0016 43F08042 		orr	r2, r3, #1073741824
 2778 001a 7B68     		ldr	r3, [r7, #4]
 2779 001c 1A60     		str	r2, [r3]
 2780 001e 05E0     		b	.L147
 2781              	.L148:
1277:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1278:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1279:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1280:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the DMA Tx Desc Transmit interrupt */
1281:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status &=(~(uint32_t)ETH_DMATxDesc_IC);
 2782              		.loc 1 1281 0
 2783 0020 7B68     		ldr	r3, [r7, #4]
 2784 0022 1B68     		ldr	r3, [r3]
 2785 0024 23F08042 		bic	r2, r3, #1073741824
 2786 0028 7B68     		ldr	r3, [r7, #4]
 2787 002a 1A60     		str	r2, [r3]
 2788              	.L147:
1282:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1283:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2789              		.loc 1 1283 0
 2790 002c 0C37     		adds	r7, r7, #12
 2791              		.cfi_def_cfa_offset 4
 2792 002e BD46     		mov	sp, r7
 2793              		.cfi_def_cfa_register 13
 2794              		@ sp needed
 2795 0030 5DF8047B 		ldr	r7, [sp], #4
 2796              		.cfi_restore 7
 2797              		.cfi_def_cfa_offset 0
 2798 0034 7047     		bx	lr
 2799              		.cfi_endproc
 2800              	.LFE58:
 2802 0036 00BF     		.section	.text.ETH_DMATxDescFrameSegmentConfig,"ax",%progbits
 2803              		.align	2
 2804              		.global	ETH_DMATxDescFrameSegmentConfig
 2805              		.thumb
 2806              		.thumb_func
 2808              	ETH_DMATxDescFrameSegmentConfig:
 2809              	.LFB59:
1284:../STM32_ETH_Driver/src/stm32_eth.c **** 
1285:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1286:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the specified DMA Tx Desc Transmit interrupt.
1287:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: Pointer on a Tx desc
1288:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc_FrameSegment: specifies is the actual Tx desc contain last or first segment.
1289:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
1290:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_LastSegment  : actual Tx desc contain last segment 
1291:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_FirstSegment : actual Tx desc contain first segment                   
1292:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1293:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1294:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATxDescFrameSegmentConfig(ETH_DMADESCTypeDef *DMATxDesc, uint32_t DMATxDesc_FrameSegment
1295:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2810              		.loc 1 1295 0
 2811              		.cfi_startproc
 2812              		@ args = 0, pretend = 0, frame = 8
 2813              		@ frame_needed = 1, uses_anonymous_args = 0
 2814              		@ link register save eliminated.
 2815 0000 80B4     		push	{r7}
 2816              		.cfi_def_cfa_offset 4
 2817              		.cfi_offset 7, -4
 2818 0002 83B0     		sub	sp, sp, #12
 2819              		.cfi_def_cfa_offset 16
 2820 0004 00AF     		add	r7, sp, #0
 2821              		.cfi_def_cfa_register 7
 2822 0006 7860     		str	r0, [r7, #4]
 2823 0008 3960     		str	r1, [r7]
1296:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1297:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMA_TXDESC_SEGMENT(DMATxDesc_FrameSegment));
1298:../STM32_ETH_Driver/src/stm32_eth.c ****   
1299:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Selects the DMA Tx Desc Frame segment */
1300:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDesc->Status |= DMATxDesc_FrameSegment;
 2824              		.loc 1 1300 0
 2825 000a 7B68     		ldr	r3, [r7, #4]
 2826 000c 1A68     		ldr	r2, [r3]
 2827 000e 3B68     		ldr	r3, [r7]
 2828 0010 1A43     		orrs	r2, r2, r3
 2829 0012 7B68     		ldr	r3, [r7, #4]
 2830 0014 1A60     		str	r2, [r3]
1301:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2831              		.loc 1 1301 0
 2832 0016 0C37     		adds	r7, r7, #12
 2833              		.cfi_def_cfa_offset 4
 2834 0018 BD46     		mov	sp, r7
 2835              		.cfi_def_cfa_register 13
 2836              		@ sp needed
 2837 001a 5DF8047B 		ldr	r7, [sp], #4
 2838              		.cfi_restore 7
 2839              		.cfi_def_cfa_offset 0
 2840 001e 7047     		bx	lr
 2841              		.cfi_endproc
 2842              	.LFE59:
 2844              		.section	.text.ETH_DMATxDescChecksumInsertionConfig,"ax",%progbits
 2845              		.align	2
 2846              		.global	ETH_DMATxDescChecksumInsertionConfig
 2847              		.thumb
 2848              		.thumb_func
 2850              	ETH_DMATxDescChecksumInsertionConfig:
 2851              	.LFB60:
1302:../STM32_ETH_Driver/src/stm32_eth.c **** 
1303:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1304:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Selects the specified ETHERNET DMA Tx Desc Checksum Insertion.
1305:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: pointer on a DMA Tx descriptor 
1306:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc_Checksum: specifies is the DMA Tx desc checksum insertion.
1307:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
1308:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_ChecksumByPass : Checksum bypass
1309:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_ChecksumIPV4Header : IPv4 header checksum
1310:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_ChecksumTCPUDPICMPSegment : TCP/UDP/ICMP checksum. Pseudo header checksu
1311:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMATxDesc_ChecksumTCPUDPICMPFull : TCP/UDP/ICMP checksum fully in hardware includi
1312:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1313:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1314:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATxDescChecksumInsertionConfig(ETH_DMADESCTypeDef *DMATxDesc, uint32_t DMATxDesc_Checksu
1315:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2852              		.loc 1 1315 0
 2853              		.cfi_startproc
 2854              		@ args = 0, pretend = 0, frame = 8
 2855              		@ frame_needed = 1, uses_anonymous_args = 0
 2856              		@ link register save eliminated.
 2857 0000 80B4     		push	{r7}
 2858              		.cfi_def_cfa_offset 4
 2859              		.cfi_offset 7, -4
 2860 0002 83B0     		sub	sp, sp, #12
 2861              		.cfi_def_cfa_offset 16
 2862 0004 00AF     		add	r7, sp, #0
 2863              		.cfi_def_cfa_register 7
 2864 0006 7860     		str	r0, [r7, #4]
 2865 0008 3960     		str	r1, [r7]
1316:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1317:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMA_TXDESC_CHECKSUM(DMATxDesc_Checksum));
1318:../STM32_ETH_Driver/src/stm32_eth.c ****   
1319:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the selected DMA Tx desc checksum insertion control */
1320:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDesc->Status |= DMATxDesc_Checksum;
 2866              		.loc 1 1320 0
 2867 000a 7B68     		ldr	r3, [r7, #4]
 2868 000c 1A68     		ldr	r2, [r3]
 2869 000e 3B68     		ldr	r3, [r7]
 2870 0010 1A43     		orrs	r2, r2, r3
 2871 0012 7B68     		ldr	r3, [r7, #4]
 2872 0014 1A60     		str	r2, [r3]
1321:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2873              		.loc 1 1321 0
 2874 0016 0C37     		adds	r7, r7, #12
 2875              		.cfi_def_cfa_offset 4
 2876 0018 BD46     		mov	sp, r7
 2877              		.cfi_def_cfa_register 13
 2878              		@ sp needed
 2879 001a 5DF8047B 		ldr	r7, [sp], #4
 2880              		.cfi_restore 7
 2881              		.cfi_def_cfa_offset 0
 2882 001e 7047     		bx	lr
 2883              		.cfi_endproc
 2884              	.LFE60:
 2886              		.section	.text.ETH_DMATxDescCRCCmd,"ax",%progbits
 2887              		.align	2
 2888              		.global	ETH_DMATxDescCRCCmd
 2889              		.thumb
 2890              		.thumb_func
 2892              	ETH_DMATxDescCRCCmd:
 2893              	.LFB61:
1322:../STM32_ETH_Driver/src/stm32_eth.c **** 
1323:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1324:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the DMA Tx Desc CRC.
1325:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: pointer on a DMA Tx descriptor
1326:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified DMA Tx Desc CRC.
1327:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
1328:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1329:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1330:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATxDescCRCCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState)
1331:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2894              		.loc 1 1331 0
 2895              		.cfi_startproc
 2896              		@ args = 0, pretend = 0, frame = 8
 2897              		@ frame_needed = 1, uses_anonymous_args = 0
 2898              		@ link register save eliminated.
 2899 0000 80B4     		push	{r7}
 2900              		.cfi_def_cfa_offset 4
 2901              		.cfi_offset 7, -4
 2902 0002 83B0     		sub	sp, sp, #12
 2903              		.cfi_def_cfa_offset 16
 2904 0004 00AF     		add	r7, sp, #0
 2905              		.cfi_def_cfa_register 7
 2906 0006 7860     		str	r0, [r7, #4]
 2907 0008 0B46     		mov	r3, r1
 2908 000a FB70     		strb	r3, [r7, #3]
1332:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1333:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1334:../STM32_ETH_Driver/src/stm32_eth.c ****   
1335:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 2909              		.loc 1 1335 0
 2910 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2911 000e 002B     		cmp	r3, #0
 2912 0010 06D0     		beq	.L153
1336:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1337:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the selected DMA Tx Desc CRC */
1338:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status &= (~(uint32_t)ETH_DMATxDesc_DC);
 2913              		.loc 1 1338 0
 2914 0012 7B68     		ldr	r3, [r7, #4]
 2915 0014 1B68     		ldr	r3, [r3]
 2916 0016 23F00062 		bic	r2, r3, #134217728
 2917 001a 7B68     		ldr	r3, [r7, #4]
 2918 001c 1A60     		str	r2, [r3]
 2919 001e 05E0     		b	.L152
 2920              	.L153:
1339:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1340:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1341:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1342:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the selected DMA Tx Desc CRC */
1343:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status |= ETH_DMATxDesc_DC; 
 2921              		.loc 1 1343 0
 2922 0020 7B68     		ldr	r3, [r7, #4]
 2923 0022 1B68     		ldr	r3, [r3]
 2924 0024 43F00062 		orr	r2, r3, #134217728
 2925 0028 7B68     		ldr	r3, [r7, #4]
 2926 002a 1A60     		str	r2, [r3]
 2927              	.L152:
1344:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1345:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2928              		.loc 1 1345 0
 2929 002c 0C37     		adds	r7, r7, #12
 2930              		.cfi_def_cfa_offset 4
 2931 002e BD46     		mov	sp, r7
 2932              		.cfi_def_cfa_register 13
 2933              		@ sp needed
 2934 0030 5DF8047B 		ldr	r7, [sp], #4
 2935              		.cfi_restore 7
 2936              		.cfi_def_cfa_offset 0
 2937 0034 7047     		bx	lr
 2938              		.cfi_endproc
 2939              	.LFE61:
 2941 0036 00BF     		.section	.text.ETH_DMATxDescEndOfRingCmd,"ax",%progbits
 2942              		.align	2
 2943              		.global	ETH_DMATxDescEndOfRingCmd
 2944              		.thumb
 2945              		.thumb_func
 2947              	ETH_DMATxDescEndOfRingCmd:
 2948              	.LFB62:
1346:../STM32_ETH_Driver/src/stm32_eth.c **** 
1347:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1348:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the DMA Tx Desc end of ring.
1349:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: pointer on a DMA Tx descriptor
1350:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified DMA Tx Desc end of ring.
1351:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
1352:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1353:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1354:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATxDescEndOfRingCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState)
1355:../STM32_ETH_Driver/src/stm32_eth.c **** {
 2949              		.loc 1 1355 0
 2950              		.cfi_startproc
 2951              		@ args = 0, pretend = 0, frame = 8
 2952              		@ frame_needed = 1, uses_anonymous_args = 0
 2953              		@ link register save eliminated.
 2954 0000 80B4     		push	{r7}
 2955              		.cfi_def_cfa_offset 4
 2956              		.cfi_offset 7, -4
 2957 0002 83B0     		sub	sp, sp, #12
 2958              		.cfi_def_cfa_offset 16
 2959 0004 00AF     		add	r7, sp, #0
 2960              		.cfi_def_cfa_register 7
 2961 0006 7860     		str	r0, [r7, #4]
 2962 0008 0B46     		mov	r3, r1
 2963 000a FB70     		strb	r3, [r7, #3]
1356:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1357:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1358:../STM32_ETH_Driver/src/stm32_eth.c ****   
1359:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 2964              		.loc 1 1359 0
 2965 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2966 000e 002B     		cmp	r3, #0
 2967 0010 06D0     		beq	.L156
1360:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1361:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the selected DMA Tx Desc end of ring */
1362:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status |= ETH_DMATxDesc_TER;  
 2968              		.loc 1 1362 0
 2969 0012 7B68     		ldr	r3, [r7, #4]
 2970 0014 1B68     		ldr	r3, [r3]
 2971 0016 43F40012 		orr	r2, r3, #2097152
 2972 001a 7B68     		ldr	r3, [r7, #4]
 2973 001c 1A60     		str	r2, [r3]
 2974 001e 05E0     		b	.L155
 2975              	.L156:
1363:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1364:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1365:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1366:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the selected DMA Tx Desc end of ring */
1367:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status &= (~(uint32_t)ETH_DMATxDesc_TER); 
 2976              		.loc 1 1367 0
 2977 0020 7B68     		ldr	r3, [r7, #4]
 2978 0022 1B68     		ldr	r3, [r3]
 2979 0024 23F40012 		bic	r2, r3, #2097152
 2980 0028 7B68     		ldr	r3, [r7, #4]
 2981 002a 1A60     		str	r2, [r3]
 2982              	.L155:
1368:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1369:../STM32_ETH_Driver/src/stm32_eth.c **** }
 2983              		.loc 1 1369 0
 2984 002c 0C37     		adds	r7, r7, #12
 2985              		.cfi_def_cfa_offset 4
 2986 002e BD46     		mov	sp, r7
 2987              		.cfi_def_cfa_register 13
 2988              		@ sp needed
 2989 0030 5DF8047B 		ldr	r7, [sp], #4
 2990              		.cfi_restore 7
 2991              		.cfi_def_cfa_offset 0
 2992 0034 7047     		bx	lr
 2993              		.cfi_endproc
 2994              	.LFE62:
 2996 0036 00BF     		.section	.text.ETH_DMATxDescSecondAddressChainedCmd,"ax",%progbits
 2997              		.align	2
 2998              		.global	ETH_DMATxDescSecondAddressChainedCmd
 2999              		.thumb
 3000              		.thumb_func
 3002              	ETH_DMATxDescSecondAddressChainedCmd:
 3003              	.LFB63:
1370:../STM32_ETH_Driver/src/stm32_eth.c **** 
1371:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1372:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the DMA Tx Desc second address chained.
1373:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: pointer on a DMA Tx descriptor
1374:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified DMA Tx Desc second address chained.
1375:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
1376:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1377:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1378:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATxDescSecondAddressChainedCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState)
1379:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3004              		.loc 1 1379 0
 3005              		.cfi_startproc
 3006              		@ args = 0, pretend = 0, frame = 8
 3007              		@ frame_needed = 1, uses_anonymous_args = 0
 3008              		@ link register save eliminated.
 3009 0000 80B4     		push	{r7}
 3010              		.cfi_def_cfa_offset 4
 3011              		.cfi_offset 7, -4
 3012 0002 83B0     		sub	sp, sp, #12
 3013              		.cfi_def_cfa_offset 16
 3014 0004 00AF     		add	r7, sp, #0
 3015              		.cfi_def_cfa_register 7
 3016 0006 7860     		str	r0, [r7, #4]
 3017 0008 0B46     		mov	r3, r1
 3018 000a FB70     		strb	r3, [r7, #3]
1380:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1381:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1382:../STM32_ETH_Driver/src/stm32_eth.c ****   
1383:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 3019              		.loc 1 1383 0
 3020 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3021 000e 002B     		cmp	r3, #0
 3022 0010 06D0     		beq	.L159
1384:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1385:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the selected DMA Tx Desc second address chained */
1386:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status |= ETH_DMATxDesc_TCH;  
 3023              		.loc 1 1386 0
 3024 0012 7B68     		ldr	r3, [r7, #4]
 3025 0014 1B68     		ldr	r3, [r3]
 3026 0016 43F48012 		orr	r2, r3, #1048576
 3027 001a 7B68     		ldr	r3, [r7, #4]
 3028 001c 1A60     		str	r2, [r3]
 3029 001e 05E0     		b	.L158
 3030              	.L159:
1387:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1388:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1389:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1390:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the selected DMA Tx Desc second address chained */
1391:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status &=(~(uint32_t)ETH_DMATxDesc_TCH); 
 3031              		.loc 1 1391 0
 3032 0020 7B68     		ldr	r3, [r7, #4]
 3033 0022 1B68     		ldr	r3, [r3]
 3034 0024 23F48012 		bic	r2, r3, #1048576
 3035 0028 7B68     		ldr	r3, [r7, #4]
 3036 002a 1A60     		str	r2, [r3]
 3037              	.L158:
1392:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1393:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3038              		.loc 1 1393 0
 3039 002c 0C37     		adds	r7, r7, #12
 3040              		.cfi_def_cfa_offset 4
 3041 002e BD46     		mov	sp, r7
 3042              		.cfi_def_cfa_register 13
 3043              		@ sp needed
 3044 0030 5DF8047B 		ldr	r7, [sp], #4
 3045              		.cfi_restore 7
 3046              		.cfi_def_cfa_offset 0
 3047 0034 7047     		bx	lr
 3048              		.cfi_endproc
 3049              	.LFE63:
 3051 0036 00BF     		.section	.text.ETH_DMATxDescShortFramePaddingCmd,"ax",%progbits
 3052              		.align	2
 3053              		.global	ETH_DMATxDescShortFramePaddingCmd
 3054              		.thumb
 3055              		.thumb_func
 3057              	ETH_DMATxDescShortFramePaddingCmd:
 3058              	.LFB64:
1394:../STM32_ETH_Driver/src/stm32_eth.c **** 
1395:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1396:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the DMA Tx Desc padding for frame shorter than 64 bytes.
1397:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: pointer on a DMA Tx descriptor
1398:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified DMA Tx Desc padding for frame shorter than 64 byte
1399:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
1400:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1401:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1402:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATxDescShortFramePaddingCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState)
1403:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3059              		.loc 1 1403 0
 3060              		.cfi_startproc
 3061              		@ args = 0, pretend = 0, frame = 8
 3062              		@ frame_needed = 1, uses_anonymous_args = 0
 3063              		@ link register save eliminated.
 3064 0000 80B4     		push	{r7}
 3065              		.cfi_def_cfa_offset 4
 3066              		.cfi_offset 7, -4
 3067 0002 83B0     		sub	sp, sp, #12
 3068              		.cfi_def_cfa_offset 16
 3069 0004 00AF     		add	r7, sp, #0
 3070              		.cfi_def_cfa_register 7
 3071 0006 7860     		str	r0, [r7, #4]
 3072 0008 0B46     		mov	r3, r1
 3073 000a FB70     		strb	r3, [r7, #3]
1404:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1405:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1406:../STM32_ETH_Driver/src/stm32_eth.c ****   
1407:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 3074              		.loc 1 1407 0
 3075 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3076 000e 002B     		cmp	r3, #0
 3077 0010 06D0     		beq	.L162
1408:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1409:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the selected DMA Tx Desc padding for frame shorter than 64 bytes */
1410:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status &= (~(uint32_t)ETH_DMATxDesc_DP);
 3078              		.loc 1 1410 0
 3079 0012 7B68     		ldr	r3, [r7, #4]
 3080 0014 1B68     		ldr	r3, [r3]
 3081 0016 23F08062 		bic	r2, r3, #67108864
 3082 001a 7B68     		ldr	r3, [r7, #4]
 3083 001c 1A60     		str	r2, [r3]
 3084 001e 05E0     		b	.L161
 3085              	.L162:
1411:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1412:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1413:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1414:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the selected DMA Tx Desc padding for frame shorter than 64 bytes*/
1415:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status |= ETH_DMATxDesc_DP; 
 3086              		.loc 1 1415 0
 3087 0020 7B68     		ldr	r3, [r7, #4]
 3088 0022 1B68     		ldr	r3, [r3]
 3089 0024 43F08062 		orr	r2, r3, #67108864
 3090 0028 7B68     		ldr	r3, [r7, #4]
 3091 002a 1A60     		str	r2, [r3]
 3092              	.L161:
1416:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1417:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3093              		.loc 1 1417 0
 3094 002c 0C37     		adds	r7, r7, #12
 3095              		.cfi_def_cfa_offset 4
 3096 002e BD46     		mov	sp, r7
 3097              		.cfi_def_cfa_register 13
 3098              		@ sp needed
 3099 0030 5DF8047B 		ldr	r7, [sp], #4
 3100              		.cfi_restore 7
 3101              		.cfi_def_cfa_offset 0
 3102 0034 7047     		bx	lr
 3103              		.cfi_endproc
 3104              	.LFE64:
 3106 0036 00BF     		.section	.text.ETH_DMATxDescTimeStampCmd,"ax",%progbits
 3107              		.align	2
 3108              		.global	ETH_DMATxDescTimeStampCmd
 3109              		.thumb
 3110              		.thumb_func
 3112              	ETH_DMATxDescTimeStampCmd:
 3113              	.LFB65:
1418:../STM32_ETH_Driver/src/stm32_eth.c **** 
1419:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1420:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the DMA Tx Desc time stamp.
1421:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: pointer on a DMA Tx descriptor
1422:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified DMA Tx Desc time stamp.
1423:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
1424:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1425:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1426:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATxDescTimeStampCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState)
1427:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3114              		.loc 1 1427 0
 3115              		.cfi_startproc
 3116              		@ args = 0, pretend = 0, frame = 8
 3117              		@ frame_needed = 1, uses_anonymous_args = 0
 3118              		@ link register save eliminated.
 3119 0000 80B4     		push	{r7}
 3120              		.cfi_def_cfa_offset 4
 3121              		.cfi_offset 7, -4
 3122 0002 83B0     		sub	sp, sp, #12
 3123              		.cfi_def_cfa_offset 16
 3124 0004 00AF     		add	r7, sp, #0
 3125              		.cfi_def_cfa_register 7
 3126 0006 7860     		str	r0, [r7, #4]
 3127 0008 0B46     		mov	r3, r1
 3128 000a FB70     		strb	r3, [r7, #3]
1428:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1429:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1430:../STM32_ETH_Driver/src/stm32_eth.c ****   
1431:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 3129              		.loc 1 1431 0
 3130 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3131 000e 002B     		cmp	r3, #0
 3132 0010 06D0     		beq	.L165
1432:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1433:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the selected DMA Tx Desc time stamp */
1434:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status |= ETH_DMATxDesc_TTSE;  
 3133              		.loc 1 1434 0
 3134 0012 7B68     		ldr	r3, [r7, #4]
 3135 0014 1B68     		ldr	r3, [r3]
 3136 0016 43F00072 		orr	r2, r3, #33554432
 3137 001a 7B68     		ldr	r3, [r7, #4]
 3138 001c 1A60     		str	r2, [r3]
 3139 001e 05E0     		b	.L164
 3140              	.L165:
1435:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1436:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1437:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1438:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the selected DMA Tx Desc time stamp */
1439:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status &=(~(uint32_t)ETH_DMATxDesc_TTSE); 
 3141              		.loc 1 1439 0
 3142 0020 7B68     		ldr	r3, [r7, #4]
 3143 0022 1B68     		ldr	r3, [r3]
 3144 0024 23F00072 		bic	r2, r3, #33554432
 3145 0028 7B68     		ldr	r3, [r7, #4]
 3146 002a 1A60     		str	r2, [r3]
 3147              	.L164:
1440:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1441:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3148              		.loc 1 1441 0
 3149 002c 0C37     		adds	r7, r7, #12
 3150              		.cfi_def_cfa_offset 4
 3151 002e BD46     		mov	sp, r7
 3152              		.cfi_def_cfa_register 13
 3153              		@ sp needed
 3154 0030 5DF8047B 		ldr	r7, [sp], #4
 3155              		.cfi_restore 7
 3156              		.cfi_def_cfa_offset 0
 3157 0034 7047     		bx	lr
 3158              		.cfi_endproc
 3159              	.LFE65:
 3161 0036 00BF     		.section	.text.ETH_DMATxDescBufferSizeConfig,"ax",%progbits
 3162              		.align	2
 3163              		.global	ETH_DMATxDescBufferSizeConfig
 3164              		.thumb
 3165              		.thumb_func
 3167              	ETH_DMATxDescBufferSizeConfig:
 3168              	.LFB66:
1442:../STM32_ETH_Driver/src/stm32_eth.c **** 
1443:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1444:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Configures the specified DMA Tx Desc buffer1 and buffer2 sizes.
1445:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDesc: Pointer on a Tx desc
1446:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  BufferSize1: specifies the Tx desc buffer1 size.
1447:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  BufferSize2: specifies the Tx desc buffer2 size (put "0" if not used).
1448:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1449:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1450:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATxDescBufferSizeConfig(ETH_DMADESCTypeDef *DMATxDesc, uint32_t BufferSize1, uint32_t Bu
1451:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3169              		.loc 1 1451 0
 3170              		.cfi_startproc
 3171              		@ args = 0, pretend = 0, frame = 16
 3172              		@ frame_needed = 1, uses_anonymous_args = 0
 3173              		@ link register save eliminated.
 3174 0000 80B4     		push	{r7}
 3175              		.cfi_def_cfa_offset 4
 3176              		.cfi_offset 7, -4
 3177 0002 85B0     		sub	sp, sp, #20
 3178              		.cfi_def_cfa_offset 24
 3179 0004 00AF     		add	r7, sp, #0
 3180              		.cfi_def_cfa_register 7
 3181 0006 F860     		str	r0, [r7, #12]
 3182 0008 B960     		str	r1, [r7, #8]
 3183 000a 7A60     		str	r2, [r7, #4]
1452:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1453:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMATxDESC_BUFFER_SIZE(BufferSize1));
1454:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMATxDESC_BUFFER_SIZE(BufferSize2));
1455:../STM32_ETH_Driver/src/stm32_eth.c ****   
1456:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DMA Tx Desc buffer1 and buffer2 sizes values */
1457:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDesc->ControlBufferSize |= (BufferSize1 | (BufferSize2 << ETH_DMATXDESC_BUFFER2_SIZESHIFT));
 3184              		.loc 1 1457 0
 3185 000c FB68     		ldr	r3, [r7, #12]
 3186 000e 5A68     		ldr	r2, [r3, #4]
 3187 0010 7B68     		ldr	r3, [r7, #4]
 3188 0012 1904     		lsls	r1, r3, #16
 3189 0014 BB68     		ldr	r3, [r7, #8]
 3190 0016 0B43     		orrs	r3, r3, r1
 3191 0018 1A43     		orrs	r2, r2, r3
 3192 001a FB68     		ldr	r3, [r7, #12]
 3193 001c 5A60     		str	r2, [r3, #4]
1458:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3194              		.loc 1 1458 0
 3195 001e 1437     		adds	r7, r7, #20
 3196              		.cfi_def_cfa_offset 4
 3197 0020 BD46     		mov	sp, r7
 3198              		.cfi_def_cfa_register 13
 3199              		@ sp needed
 3200 0022 5DF8047B 		ldr	r7, [sp], #4
 3201              		.cfi_restore 7
 3202              		.cfi_def_cfa_offset 0
 3203 0026 7047     		bx	lr
 3204              		.cfi_endproc
 3205              	.LFE66:
 3207              		.section	.text.ETH_DMARxDescChainInit,"ax",%progbits
 3208              		.align	2
 3209              		.global	ETH_DMARxDescChainInit
 3210              		.thumb
 3211              		.thumb_func
 3213              	ETH_DMARxDescChainInit:
 3214              	.LFB67:
1459:../STM32_ETH_Driver/src/stm32_eth.c **** 
1460:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1461:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Initializes the DMA Rx descriptors in chain mode.
1462:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMARxDescTab: Pointer on the first Rx desc list 
1463:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  RxBuff: Pointer on the first RxBuffer list
1464:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  RxBuffCount: Number of the used Rx desc in the list
1465:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1466:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1467:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMARxDescChainInit(ETH_DMADESCTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount
1468:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3215              		.loc 1 1468 0
 3216              		.cfi_startproc
 3217              		@ args = 0, pretend = 0, frame = 24
 3218              		@ frame_needed = 1, uses_anonymous_args = 0
 3219              		@ link register save eliminated.
 3220 0000 80B4     		push	{r7}
 3221              		.cfi_def_cfa_offset 4
 3222              		.cfi_offset 7, -4
 3223 0002 87B0     		sub	sp, sp, #28
 3224              		.cfi_def_cfa_offset 32
 3225 0004 00AF     		add	r7, sp, #0
 3226              		.cfi_def_cfa_register 7
 3227 0006 F860     		str	r0, [r7, #12]
 3228 0008 B960     		str	r1, [r7, #8]
 3229 000a 7A60     		str	r2, [r7, #4]
1469:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t i = 0;
 3230              		.loc 1 1469 0
 3231 000c 0023     		movs	r3, #0
 3232 000e 7B61     		str	r3, [r7, #20]
1470:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_DMADESCTypeDef *DMARxDesc;
1471:../STM32_ETH_Driver/src/stm32_eth.c ****   
1472:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DMARxDescToGet pointer with the first one of the DMARxDescTab list */
1473:../STM32_ETH_Driver/src/stm32_eth.c ****   DMARxDescToGet = DMARxDescTab; 
 3233              		.loc 1 1473 0
 3234 0010 1F4A     		ldr	r2, .L173
 3235 0012 FB68     		ldr	r3, [r7, #12]
 3236 0014 1360     		str	r3, [r2]
1474:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Fill each DMARxDesc descriptor with the right values */
1475:../STM32_ETH_Driver/src/stm32_eth.c ****   for(i=0; i < RxBuffCount; i++)
 3237              		.loc 1 1475 0
 3238 0016 0023     		movs	r3, #0
 3239 0018 7B61     		str	r3, [r7, #20]
 3240 001a 2AE0     		b	.L169
 3241              	.L172:
1476:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1477:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Get the pointer on the ith member of the Rx Desc list */
1478:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc = DMARxDescTab+i;
 3242              		.loc 1 1478 0
 3243 001c 7B69     		ldr	r3, [r7, #20]
 3244 001e 1B01     		lsls	r3, r3, #4
 3245 0020 FA68     		ldr	r2, [r7, #12]
 3246 0022 1344     		add	r3, r3, r2
 3247 0024 3B61     		str	r3, [r7, #16]
1479:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Own bit of the Rx descriptor Status */
1480:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->Status = ETH_DMARxDesc_OWN;
 3248              		.loc 1 1480 0
 3249 0026 3B69     		ldr	r3, [r7, #16]
 3250 0028 4FF00042 		mov	r2, #-2147483648
 3251 002c 1A60     		str	r2, [r3]
1481:../STM32_ETH_Driver/src/stm32_eth.c **** 
1482:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Buffer1 size and Second Address Chained bit */
1483:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->ControlBufferSize = ETH_DMARxDesc_RCH | (uint32_t)ETH_MAX_PACKET_SIZE;  
 3252              		.loc 1 1483 0
 3253 002e 3B69     		ldr	r3, [r7, #16]
 3254 0030 44F2F452 		movw	r2, #17908
 3255 0034 5A60     		str	r2, [r3, #4]
1484:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Buffer1 address pointer */
1485:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_MAX_PACKET_SIZE]);
 3256              		.loc 1 1485 0
 3257 0036 7B69     		ldr	r3, [r7, #20]
 3258 0038 40F2F452 		movw	r2, #1524
 3259 003c 02FB03F3 		mul	r3, r2, r3
 3260 0040 BA68     		ldr	r2, [r7, #8]
 3261 0042 1344     		add	r3, r3, r2
 3262 0044 1A46     		mov	r2, r3
 3263 0046 3B69     		ldr	r3, [r7, #16]
 3264 0048 9A60     		str	r2, [r3, #8]
1486:../STM32_ETH_Driver/src/stm32_eth.c ****     
1487:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Initialize the next descriptor with the Next Desciptor Polling Enable */
1488:../STM32_ETH_Driver/src/stm32_eth.c ****     if(i < (RxBuffCount-1))
 3265              		.loc 1 1488 0
 3266 004a 7B68     		ldr	r3, [r7, #4]
 3267 004c 5A1E     		subs	r2, r3, #1
 3268 004e 7B69     		ldr	r3, [r7, #20]
 3269 0050 9A42     		cmp	r2, r3
 3270 0052 08D9     		bls	.L170
1489:../STM32_ETH_Driver/src/stm32_eth.c ****     {
1490:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Set next descriptor address register with next descriptor base address */
1491:../STM32_ETH_Driver/src/stm32_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 3271              		.loc 1 1491 0
 3272 0054 7B69     		ldr	r3, [r7, #20]
 3273 0056 0133     		adds	r3, r3, #1
 3274 0058 1B01     		lsls	r3, r3, #4
 3275 005a FA68     		ldr	r2, [r7, #12]
 3276 005c 1344     		add	r3, r3, r2
 3277 005e 1A46     		mov	r2, r3
 3278 0060 3B69     		ldr	r3, [r7, #16]
 3279 0062 DA60     		str	r2, [r3, #12]
 3280 0064 02E0     		b	.L171
 3281              	.L170:
1492:../STM32_ETH_Driver/src/stm32_eth.c ****     }
1493:../STM32_ETH_Driver/src/stm32_eth.c ****     else
1494:../STM32_ETH_Driver/src/stm32_eth.c ****     {
1495:../STM32_ETH_Driver/src/stm32_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
1496:../STM32_ETH_Driver/src/stm32_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 3282              		.loc 1 1496 0
 3283 0066 FA68     		ldr	r2, [r7, #12]
 3284 0068 3B69     		ldr	r3, [r7, #16]
 3285 006a DA60     		str	r2, [r3, #12]
 3286              	.L171:
1475:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 3287              		.loc 1 1475 0 discriminator 2
 3288 006c 7B69     		ldr	r3, [r7, #20]
 3289 006e 0133     		adds	r3, r3, #1
 3290 0070 7B61     		str	r3, [r7, #20]
 3291              	.L169:
1475:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 3292              		.loc 1 1475 0 is_stmt 0 discriminator 1
 3293 0072 7A69     		ldr	r2, [r7, #20]
 3294 0074 7B68     		ldr	r3, [r7, #4]
 3295 0076 9A42     		cmp	r2, r3
 3296 0078 D0D3     		bcc	.L172
1497:../STM32_ETH_Driver/src/stm32_eth.c ****     }
1498:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1499:../STM32_ETH_Driver/src/stm32_eth.c ****    
1500:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set Receive Desciptor List Address Register */
1501:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMARDLAR = (uint32_t) DMARxDescTab;  
 3297              		.loc 1 1501 0 is_stmt 1
 3298 007a 064B     		ldr	r3, .L173+4
 3299 007c FA68     		ldr	r2, [r7, #12]
 3300 007e 03F58053 		add	r3, r3, #4096
 3301 0082 0C33     		adds	r3, r3, #12
 3302 0084 1A60     		str	r2, [r3]
1502:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3303              		.loc 1 1502 0
 3304 0086 1C37     		adds	r7, r7, #28
 3305              		.cfi_def_cfa_offset 4
 3306 0088 BD46     		mov	sp, r7
 3307              		.cfi_def_cfa_register 13
 3308              		@ sp needed
 3309 008a 5DF8047B 		ldr	r7, [sp], #4
 3310              		.cfi_restore 7
 3311              		.cfi_def_cfa_offset 0
 3312 008e 7047     		bx	lr
 3313              	.L174:
 3314              		.align	2
 3315              	.L173:
 3316 0090 00000000 		.word	DMARxDescToGet
 3317 0094 00800240 		.word	1073905664
 3318              		.cfi_endproc
 3319              	.LFE67:
 3321              		.section	.text.ETH_DMARxDescRingInit,"ax",%progbits
 3322              		.align	2
 3323              		.global	ETH_DMARxDescRingInit
 3324              		.thumb
 3325              		.thumb_func
 3327              	ETH_DMARxDescRingInit:
 3328              	.LFB68:
1503:../STM32_ETH_Driver/src/stm32_eth.c **** 
1504:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1505:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Initializes the DMA Rx descriptors in ring mode.
1506:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMARxDescTab: Pointer on the first Rx desc list 
1507:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  RxBuff1: Pointer on the first RxBuffer1 list 
1508:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  RxBuff2: Pointer on the first RxBuffer2 list
1509:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  RxBuffCount: Number of the used Rx desc in the list
1510:../STM32_ETH_Driver/src/stm32_eth.c ****   *   Note: see decriptor skip length defined in ETH_DMA_InitStruct
1511:../STM32_ETH_Driver/src/stm32_eth.c ****   *   for the number of Words to skip between two unchained descriptors.  
1512:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1513:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1514:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMARxDescRingInit(ETH_DMADESCTypeDef *DMARxDescTab, uint8_t *RxBuff1, uint8_t *RxBuff2, ui
1515:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3329              		.loc 1 1515 0
 3330              		.cfi_startproc
 3331              		@ args = 0, pretend = 0, frame = 24
 3332              		@ frame_needed = 1, uses_anonymous_args = 0
 3333              		@ link register save eliminated.
 3334 0000 80B4     		push	{r7}
 3335              		.cfi_def_cfa_offset 4
 3336              		.cfi_offset 7, -4
 3337 0002 87B0     		sub	sp, sp, #28
 3338              		.cfi_def_cfa_offset 32
 3339 0004 00AF     		add	r7, sp, #0
 3340              		.cfi_def_cfa_register 7
 3341 0006 F860     		str	r0, [r7, #12]
 3342 0008 B960     		str	r1, [r7, #8]
 3343 000a 7A60     		str	r2, [r7, #4]
 3344 000c 3B60     		str	r3, [r7]
1516:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t i = 0;
 3345              		.loc 1 1516 0
 3346 000e 0023     		movs	r3, #0
 3347 0010 7B61     		str	r3, [r7, #20]
1517:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_DMADESCTypeDef *DMARxDesc;
1518:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DMARxDescToGet pointer with the first one of the DMARxDescTab list */
1519:../STM32_ETH_Driver/src/stm32_eth.c ****   DMARxDescToGet = DMARxDescTab; 
 3348              		.loc 1 1519 0
 3349 0012 224A     		ldr	r2, .L179
 3350 0014 FB68     		ldr	r3, [r7, #12]
 3351 0016 1360     		str	r3, [r2]
1520:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Fill each DMARxDesc descriptor with the right values */  
1521:../STM32_ETH_Driver/src/stm32_eth.c ****   for(i=0; i < RxBuffCount; i++)
 3352              		.loc 1 1521 0
 3353 0018 0023     		movs	r3, #0
 3354 001a 7B61     		str	r3, [r7, #20]
 3355 001c 2EE0     		b	.L176
 3356              	.L178:
1522:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1523:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Get the pointer on the ith member of the Rx Desc list */
1524:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc = DMARxDescTab+i; 
 3357              		.loc 1 1524 0
 3358 001e 7B69     		ldr	r3, [r7, #20]
 3359 0020 1B01     		lsls	r3, r3, #4
 3360 0022 FA68     		ldr	r2, [r7, #12]
 3361 0024 1344     		add	r3, r3, r2
 3362 0026 3B61     		str	r3, [r7, #16]
1525:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Own bit of the Rx descriptor Status */
1526:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->Status = ETH_DMARxDesc_OWN; 
 3363              		.loc 1 1526 0
 3364 0028 3B69     		ldr	r3, [r7, #16]
 3365 002a 4FF00042 		mov	r2, #-2147483648
 3366 002e 1A60     		str	r2, [r3]
1527:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Buffer1 size */
1528:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->ControlBufferSize = ETH_MAX_PACKET_SIZE;  
 3367              		.loc 1 1528 0
 3368 0030 3B69     		ldr	r3, [r7, #16]
 3369 0032 40F2F452 		movw	r2, #1524
 3370 0036 5A60     		str	r2, [r3, #4]
1529:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Buffer1 address pointer */
1530:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff1[i*ETH_MAX_PACKET_SIZE]); 
 3371              		.loc 1 1530 0
 3372 0038 7B69     		ldr	r3, [r7, #20]
 3373 003a 40F2F452 		movw	r2, #1524
 3374 003e 02FB03F3 		mul	r3, r2, r3
 3375 0042 BA68     		ldr	r2, [r7, #8]
 3376 0044 1344     		add	r3, r3, r2
 3377 0046 1A46     		mov	r2, r3
 3378 0048 3B69     		ldr	r3, [r7, #16]
 3379 004a 9A60     		str	r2, [r3, #8]
1531:../STM32_ETH_Driver/src/stm32_eth.c ****     
1532:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Buffer2 address pointer */
1533:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->Buffer2NextDescAddr = (uint32_t)(&RxBuff2[i*ETH_MAX_PACKET_SIZE]); 
 3380              		.loc 1 1533 0
 3381 004c 7B69     		ldr	r3, [r7, #20]
 3382 004e 40F2F452 		movw	r2, #1524
 3383 0052 02FB03F3 		mul	r3, r2, r3
 3384 0056 7A68     		ldr	r2, [r7, #4]
 3385 0058 1344     		add	r3, r3, r2
 3386 005a 1A46     		mov	r2, r3
 3387 005c 3B69     		ldr	r3, [r7, #16]
 3388 005e DA60     		str	r2, [r3, #12]
1534:../STM32_ETH_Driver/src/stm32_eth.c ****     
1535:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Receive End of Ring bit for last descriptor: The DMA returns to the base
1536:../STM32_ETH_Driver/src/stm32_eth.c ****        address of the list, creating a Desciptor Ring */
1537:../STM32_ETH_Driver/src/stm32_eth.c ****     if(i == (RxBuffCount-1))
 3389              		.loc 1 1537 0
 3390 0060 3B68     		ldr	r3, [r7]
 3391 0062 5A1E     		subs	r2, r3, #1
 3392 0064 7B69     		ldr	r3, [r7, #20]
 3393 0066 9A42     		cmp	r2, r3
 3394 0068 05D1     		bne	.L177
1538:../STM32_ETH_Driver/src/stm32_eth.c ****     {
1539:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Set Receive End of Ring bit */
1540:../STM32_ETH_Driver/src/stm32_eth.c ****       DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_RER;
 3395              		.loc 1 1540 0
 3396 006a 3B69     		ldr	r3, [r7, #16]
 3397 006c 5B68     		ldr	r3, [r3, #4]
 3398 006e 43F40042 		orr	r2, r3, #32768
 3399 0072 3B69     		ldr	r3, [r7, #16]
 3400 0074 5A60     		str	r2, [r3, #4]
 3401              	.L177:
1521:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 3402              		.loc 1 1521 0 discriminator 2
 3403 0076 7B69     		ldr	r3, [r7, #20]
 3404 0078 0133     		adds	r3, r3, #1
 3405 007a 7B61     		str	r3, [r7, #20]
 3406              	.L176:
1521:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 3407              		.loc 1 1521 0 is_stmt 0 discriminator 1
 3408 007c 7A69     		ldr	r2, [r7, #20]
 3409 007e 3B68     		ldr	r3, [r7]
 3410 0080 9A42     		cmp	r2, r3
 3411 0082 CCD3     		bcc	.L178
1541:../STM32_ETH_Driver/src/stm32_eth.c ****     }
1542:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1543:../STM32_ETH_Driver/src/stm32_eth.c ****    
1544:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set Receive Desciptor List Address Register */
1545:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMARDLAR = (uint32_t) DMARxDescTab;  
 3412              		.loc 1 1545 0 is_stmt 1
 3413 0084 064B     		ldr	r3, .L179+4
 3414 0086 FA68     		ldr	r2, [r7, #12]
 3415 0088 03F58053 		add	r3, r3, #4096
 3416 008c 0C33     		adds	r3, r3, #12
 3417 008e 1A60     		str	r2, [r3]
1546:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3418              		.loc 1 1546 0
 3419 0090 1C37     		adds	r7, r7, #28
 3420              		.cfi_def_cfa_offset 4
 3421 0092 BD46     		mov	sp, r7
 3422              		.cfi_def_cfa_register 13
 3423              		@ sp needed
 3424 0094 5DF8047B 		ldr	r7, [sp], #4
 3425              		.cfi_restore 7
 3426              		.cfi_def_cfa_offset 0
 3427 0098 7047     		bx	lr
 3428              	.L180:
 3429 009a 00BF     		.align	2
 3430              	.L179:
 3431 009c 00000000 		.word	DMARxDescToGet
 3432 00a0 00800240 		.word	1073905664
 3433              		.cfi_endproc
 3434              	.LFE68:
 3436              		.section	.text.ETH_GetDMARxDescFlagStatus,"ax",%progbits
 3437              		.align	2
 3438              		.global	ETH_GetDMARxDescFlagStatus
 3439              		.thumb
 3440              		.thumb_func
 3442              	ETH_GetDMARxDescFlagStatus:
 3443              	.LFB69:
1547:../STM32_ETH_Driver/src/stm32_eth.c **** 
1548:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1549:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the specified ETHERNET Rx Desc flag is set or not.
1550:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMARxDesc: pointer on a DMA Rx descriptor
1551:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_DMARxDescFlag: specifies the flag to check.
1552:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
1553:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_OWN:         OWN bit: descriptor is owned by DMA engine 
1554:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_AFM:         DA Filter Fail for the rx frame
1555:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_ES:          Error summary
1556:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_DE:          Desciptor error: no more descriptors for receive frame
1557:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_SAF:         SA Filter Fail for the received frame
1558:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_LE:          Frame size not matching with length field
1559:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_OE:          Overflow Error: Frame was damaged due to buffer overflow
1560:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_VLAN:        VLAN Tag: received frame is a VLAN frame
1561:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_FS:          First descriptor of the frame
1562:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_LS:          Last descriptor of the frame
1563:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_IPV4HCE:     IPC Checksum Error/Giant Frame: Rx Ipv4 header checksum err
1564:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_LC:          Late collision occurred during reception
1565:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_FT:          Frame type - Ethernet, otherwise 802.3
1566:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_RWT:         Receive Watchdog Timeout: watchdog timer expired during rec
1567:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_RE:          Receive error: error reported by MII interface
1568:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_DE:          Dribble bit error: frame contains non int multiple of 8 bit
1569:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_CE:          CRC error
1570:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_MAMPCE:      Rx MAC Address/Payload Checksum Error: Rx MAC address match
1571:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of ETH_DMARxDescFlag (SET or RESET).
1572:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1573:../STM32_ETH_Driver/src/stm32_eth.c **** FlagStatus ETH_GetDMARxDescFlagStatus(ETH_DMADESCTypeDef *DMARxDesc, uint32_t ETH_DMARxDescFlag)
1574:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3444              		.loc 1 1574 0
 3445              		.cfi_startproc
 3446              		@ args = 0, pretend = 0, frame = 16
 3447              		@ frame_needed = 1, uses_anonymous_args = 0
 3448              		@ link register save eliminated.
 3449 0000 80B4     		push	{r7}
 3450              		.cfi_def_cfa_offset 4
 3451              		.cfi_offset 7, -4
 3452 0002 85B0     		sub	sp, sp, #20
 3453              		.cfi_def_cfa_offset 24
 3454 0004 00AF     		add	r7, sp, #0
 3455              		.cfi_def_cfa_register 7
 3456 0006 7860     		str	r0, [r7, #4]
 3457 0008 3960     		str	r1, [r7]
1575:../STM32_ETH_Driver/src/stm32_eth.c ****   FlagStatus bitstatus = RESET;
 3458              		.loc 1 1575 0
 3459 000a 0023     		movs	r3, #0
 3460 000c FB73     		strb	r3, [r7, #15]
1576:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1577:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMARxDESC_GET_FLAG(ETH_DMARxDescFlag));
1578:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((DMARxDesc->Status & ETH_DMARxDescFlag) != (uint32_t)RESET)
 3461              		.loc 1 1578 0
 3462 000e 7B68     		ldr	r3, [r7, #4]
 3463 0010 1A68     		ldr	r2, [r3]
 3464 0012 3B68     		ldr	r3, [r7]
 3465 0014 1340     		ands	r3, r3, r2
 3466 0016 002B     		cmp	r3, #0
 3467 0018 02D0     		beq	.L182
1579:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1580:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 3468              		.loc 1 1580 0
 3469 001a 0123     		movs	r3, #1
 3470 001c FB73     		strb	r3, [r7, #15]
 3471 001e 01E0     		b	.L183
 3472              	.L182:
1581:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1582:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1583:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1584:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 3473              		.loc 1 1584 0
 3474 0020 0023     		movs	r3, #0
 3475 0022 FB73     		strb	r3, [r7, #15]
 3476              	.L183:
1585:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1586:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 3477              		.loc 1 1586 0
 3478 0024 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1587:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3479              		.loc 1 1587 0
 3480 0026 1846     		mov	r0, r3
 3481 0028 1437     		adds	r7, r7, #20
 3482              		.cfi_def_cfa_offset 4
 3483 002a BD46     		mov	sp, r7
 3484              		.cfi_def_cfa_register 13
 3485              		@ sp needed
 3486 002c 5DF8047B 		ldr	r7, [sp], #4
 3487              		.cfi_restore 7
 3488              		.cfi_def_cfa_offset 0
 3489 0030 7047     		bx	lr
 3490              		.cfi_endproc
 3491              	.LFE69:
 3493 0032 00BF     		.section	.text.ETH_SetDMARxDescOwnBit,"ax",%progbits
 3494              		.align	2
 3495              		.global	ETH_SetDMARxDescOwnBit
 3496              		.thumb
 3497              		.thumb_func
 3499              	ETH_SetDMARxDescOwnBit:
 3500              	.LFB70:
1588:../STM32_ETH_Driver/src/stm32_eth.c **** 
1589:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1590:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Set the specified DMA Rx Desc Own bit.
1591:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMARxDesc: Pointer on a Rx desc
1592:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1593:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1594:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_SetDMARxDescOwnBit(ETH_DMADESCTypeDef *DMARxDesc)
1595:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3501              		.loc 1 1595 0
 3502              		.cfi_startproc
 3503              		@ args = 0, pretend = 0, frame = 8
 3504              		@ frame_needed = 1, uses_anonymous_args = 0
 3505              		@ link register save eliminated.
 3506 0000 80B4     		push	{r7}
 3507              		.cfi_def_cfa_offset 4
 3508              		.cfi_offset 7, -4
 3509 0002 83B0     		sub	sp, sp, #12
 3510              		.cfi_def_cfa_offset 16
 3511 0004 00AF     		add	r7, sp, #0
 3512              		.cfi_def_cfa_register 7
 3513 0006 7860     		str	r0, [r7, #4]
1596:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DMA Rx Desc Own bit */
1597:../STM32_ETH_Driver/src/stm32_eth.c ****   DMARxDesc->Status |= ETH_DMARxDesc_OWN;
 3514              		.loc 1 1597 0
 3515 0008 7B68     		ldr	r3, [r7, #4]
 3516 000a 1B68     		ldr	r3, [r3]
 3517 000c 43F00042 		orr	r2, r3, #-2147483648
 3518 0010 7B68     		ldr	r3, [r7, #4]
 3519 0012 1A60     		str	r2, [r3]
1598:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3520              		.loc 1 1598 0
 3521 0014 0C37     		adds	r7, r7, #12
 3522              		.cfi_def_cfa_offset 4
 3523 0016 BD46     		mov	sp, r7
 3524              		.cfi_def_cfa_register 13
 3525              		@ sp needed
 3526 0018 5DF8047B 		ldr	r7, [sp], #4
 3527              		.cfi_restore 7
 3528              		.cfi_def_cfa_offset 0
 3529 001c 7047     		bx	lr
 3530              		.cfi_endproc
 3531              	.LFE70:
 3533 001e 00BF     		.section	.text.ETH_GetDMARxDescFrameLength,"ax",%progbits
 3534              		.align	2
 3535              		.global	ETH_GetDMARxDescFrameLength
 3536              		.thumb
 3537              		.thumb_func
 3539              	ETH_GetDMARxDescFrameLength:
 3540              	.LFB71:
1599:../STM32_ETH_Driver/src/stm32_eth.c **** 
1600:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1601:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Returns the specified DMA Rx Desc frame length.
1602:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMARxDesc: pointer on a DMA Rx descriptor                     
1603:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The Rx descriptor received frame length.
1604:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1605:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetDMARxDescFrameLength(ETH_DMADESCTypeDef *DMARxDesc)
1606:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3541              		.loc 1 1606 0
 3542              		.cfi_startproc
 3543              		@ args = 0, pretend = 0, frame = 8
 3544              		@ frame_needed = 1, uses_anonymous_args = 0
 3545              		@ link register save eliminated.
 3546 0000 80B4     		push	{r7}
 3547              		.cfi_def_cfa_offset 4
 3548              		.cfi_offset 7, -4
 3549 0002 83B0     		sub	sp, sp, #12
 3550              		.cfi_def_cfa_offset 16
 3551 0004 00AF     		add	r7, sp, #0
 3552              		.cfi_def_cfa_register 7
 3553 0006 7860     		str	r0, [r7, #4]
1607:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return the Receive descriptor frame length */
1608:../STM32_ETH_Driver/src/stm32_eth.c ****   return ((DMARxDesc->Status & ETH_DMARxDesc_FL) >> ETH_DMARXDESC_FRAME_LENGTHSHIFT);
 3554              		.loc 1 1608 0
 3555 0008 7B68     		ldr	r3, [r7, #4]
 3556 000a 1A68     		ldr	r2, [r3]
 3557 000c 044B     		ldr	r3, .L188
 3558 000e 1340     		ands	r3, r3, r2
 3559 0010 1B0C     		lsrs	r3, r3, #16
1609:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3560              		.loc 1 1609 0
 3561 0012 1846     		mov	r0, r3
 3562 0014 0C37     		adds	r7, r7, #12
 3563              		.cfi_def_cfa_offset 4
 3564 0016 BD46     		mov	sp, r7
 3565              		.cfi_def_cfa_register 13
 3566              		@ sp needed
 3567 0018 5DF8047B 		ldr	r7, [sp], #4
 3568              		.cfi_restore 7
 3569              		.cfi_def_cfa_offset 0
 3570 001c 7047     		bx	lr
 3571              	.L189:
 3572 001e 00BF     		.align	2
 3573              	.L188:
 3574 0020 0000FF3F 		.word	1073676288
 3575              		.cfi_endproc
 3576              	.LFE71:
 3578              		.section	.text.ETH_DMARxDescReceiveITConfig,"ax",%progbits
 3579              		.align	2
 3580              		.global	ETH_DMARxDescReceiveITConfig
 3581              		.thumb
 3582              		.thumb_func
 3584              	ETH_DMARxDescReceiveITConfig:
 3585              	.LFB72:
1610:../STM32_ETH_Driver/src/stm32_eth.c **** 
1611:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1612:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the specified DMA Rx Desc receive interrupt.
1613:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMARxDesc: Pointer on a Rx desc
1614:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified DMA Rx Desc interrupt.
1615:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.                   
1616:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1617:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1618:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMARxDescReceiveITConfig(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState)
1619:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3586              		.loc 1 1619 0
 3587              		.cfi_startproc
 3588              		@ args = 0, pretend = 0, frame = 8
 3589              		@ frame_needed = 1, uses_anonymous_args = 0
 3590              		@ link register save eliminated.
 3591 0000 80B4     		push	{r7}
 3592              		.cfi_def_cfa_offset 4
 3593              		.cfi_offset 7, -4
 3594 0002 83B0     		sub	sp, sp, #12
 3595              		.cfi_def_cfa_offset 16
 3596 0004 00AF     		add	r7, sp, #0
 3597              		.cfi_def_cfa_register 7
 3598 0006 7860     		str	r0, [r7, #4]
 3599 0008 0B46     		mov	r3, r1
 3600 000a FB70     		strb	r3, [r7, #3]
1620:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1621:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1622:../STM32_ETH_Driver/src/stm32_eth.c ****   
1623:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 3601              		.loc 1 1623 0
 3602 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3603 000e 002B     		cmp	r3, #0
 3604 0010 06D0     		beq	.L191
1624:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1625:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the DMA Rx Desc receive interrupt */
1626:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->ControlBufferSize &=(~(uint32_t)ETH_DMARxDesc_DIC);
 3605              		.loc 1 1626 0
 3606 0012 7B68     		ldr	r3, [r7, #4]
 3607 0014 5B68     		ldr	r3, [r3, #4]
 3608 0016 23F00042 		bic	r2, r3, #-2147483648
 3609 001a 7B68     		ldr	r3, [r7, #4]
 3610 001c 5A60     		str	r2, [r3, #4]
 3611 001e 05E0     		b	.L190
 3612              	.L191:
1627:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1628:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1629:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1630:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the DMA Rx Desc receive interrupt */
1631:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_DIC;
 3613              		.loc 1 1631 0
 3614 0020 7B68     		ldr	r3, [r7, #4]
 3615 0022 5B68     		ldr	r3, [r3, #4]
 3616 0024 43F00042 		orr	r2, r3, #-2147483648
 3617 0028 7B68     		ldr	r3, [r7, #4]
 3618 002a 5A60     		str	r2, [r3, #4]
 3619              	.L190:
1632:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1633:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3620              		.loc 1 1633 0
 3621 002c 0C37     		adds	r7, r7, #12
 3622              		.cfi_def_cfa_offset 4
 3623 002e BD46     		mov	sp, r7
 3624              		.cfi_def_cfa_register 13
 3625              		@ sp needed
 3626 0030 5DF8047B 		ldr	r7, [sp], #4
 3627              		.cfi_restore 7
 3628              		.cfi_def_cfa_offset 0
 3629 0034 7047     		bx	lr
 3630              		.cfi_endproc
 3631              	.LFE72:
 3633 0036 00BF     		.section	.text.ETH_DMARxDescEndOfRingCmd,"ax",%progbits
 3634              		.align	2
 3635              		.global	ETH_DMARxDescEndOfRingCmd
 3636              		.thumb
 3637              		.thumb_func
 3639              	ETH_DMARxDescEndOfRingCmd:
 3640              	.LFB73:
1634:../STM32_ETH_Driver/src/stm32_eth.c **** 
1635:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1636:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the DMA Rx Desc end of ring.
1637:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMARxDesc: pointer on a DMA Rx descriptor
1638:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified DMA Rx Desc end of ring.
1639:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
1640:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1641:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1642:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMARxDescEndOfRingCmd(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState)
1643:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3641              		.loc 1 1643 0
 3642              		.cfi_startproc
 3643              		@ args = 0, pretend = 0, frame = 8
 3644              		@ frame_needed = 1, uses_anonymous_args = 0
 3645              		@ link register save eliminated.
 3646 0000 80B4     		push	{r7}
 3647              		.cfi_def_cfa_offset 4
 3648              		.cfi_offset 7, -4
 3649 0002 83B0     		sub	sp, sp, #12
 3650              		.cfi_def_cfa_offset 16
 3651 0004 00AF     		add	r7, sp, #0
 3652              		.cfi_def_cfa_register 7
 3653 0006 7860     		str	r0, [r7, #4]
 3654 0008 0B46     		mov	r3, r1
 3655 000a FB70     		strb	r3, [r7, #3]
1644:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1645:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1646:../STM32_ETH_Driver/src/stm32_eth.c ****   
1647:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 3656              		.loc 1 1647 0
 3657 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3658 000e 002B     		cmp	r3, #0
 3659 0010 06D0     		beq	.L194
1648:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1649:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the selected DMA Rx Desc end of ring */
1650:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_RER;  
 3660              		.loc 1 1650 0
 3661 0012 7B68     		ldr	r3, [r7, #4]
 3662 0014 5B68     		ldr	r3, [r3, #4]
 3663 0016 43F40042 		orr	r2, r3, #32768
 3664 001a 7B68     		ldr	r3, [r7, #4]
 3665 001c 5A60     		str	r2, [r3, #4]
 3666 001e 05E0     		b	.L193
 3667              	.L194:
1651:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1652:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1653:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1654:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the selected DMA Rx Desc end of ring */
1655:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->ControlBufferSize &=(~(uint32_t)ETH_DMARxDesc_RER); 
 3668              		.loc 1 1655 0
 3669 0020 7B68     		ldr	r3, [r7, #4]
 3670 0022 5B68     		ldr	r3, [r3, #4]
 3671 0024 23F40042 		bic	r2, r3, #32768
 3672 0028 7B68     		ldr	r3, [r7, #4]
 3673 002a 5A60     		str	r2, [r3, #4]
 3674              	.L193:
1656:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1657:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3675              		.loc 1 1657 0
 3676 002c 0C37     		adds	r7, r7, #12
 3677              		.cfi_def_cfa_offset 4
 3678 002e BD46     		mov	sp, r7
 3679              		.cfi_def_cfa_register 13
 3680              		@ sp needed
 3681 0030 5DF8047B 		ldr	r7, [sp], #4
 3682              		.cfi_restore 7
 3683              		.cfi_def_cfa_offset 0
 3684 0034 7047     		bx	lr
 3685              		.cfi_endproc
 3686              	.LFE73:
 3688 0036 00BF     		.section	.text.ETH_DMARxDescSecondAddressChainedCmd,"ax",%progbits
 3689              		.align	2
 3690              		.global	ETH_DMARxDescSecondAddressChainedCmd
 3691              		.thumb
 3692              		.thumb_func
 3694              	ETH_DMARxDescSecondAddressChainedCmd:
 3695              	.LFB74:
1658:../STM32_ETH_Driver/src/stm32_eth.c **** 
1659:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1660:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the DMA Rx Desc second address chained.
1661:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMARxDesc: pointer on a DMA Rx descriptor
1662:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified DMA Rx Desc second address chained.
1663:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
1664:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1665:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1666:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMARxDescSecondAddressChainedCmd(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState)
1667:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3696              		.loc 1 1667 0
 3697              		.cfi_startproc
 3698              		@ args = 0, pretend = 0, frame = 8
 3699              		@ frame_needed = 1, uses_anonymous_args = 0
 3700              		@ link register save eliminated.
 3701 0000 80B4     		push	{r7}
 3702              		.cfi_def_cfa_offset 4
 3703              		.cfi_offset 7, -4
 3704 0002 83B0     		sub	sp, sp, #12
 3705              		.cfi_def_cfa_offset 16
 3706 0004 00AF     		add	r7, sp, #0
 3707              		.cfi_def_cfa_register 7
 3708 0006 7860     		str	r0, [r7, #4]
 3709 0008 0B46     		mov	r3, r1
 3710 000a FB70     		strb	r3, [r7, #3]
1668:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1669:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1670:../STM32_ETH_Driver/src/stm32_eth.c ****   
1671:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 3711              		.loc 1 1671 0
 3712 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3713 000e 002B     		cmp	r3, #0
 3714 0010 06D0     		beq	.L197
1672:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1673:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the selected DMA Rx Desc second address chained */
1674:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_RCH;  
 3715              		.loc 1 1674 0
 3716 0012 7B68     		ldr	r3, [r7, #4]
 3717 0014 5B68     		ldr	r3, [r3, #4]
 3718 0016 43F48042 		orr	r2, r3, #16384
 3719 001a 7B68     		ldr	r3, [r7, #4]
 3720 001c 5A60     		str	r2, [r3, #4]
 3721 001e 05E0     		b	.L196
 3722              	.L197:
1675:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1676:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1677:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1678:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the selected DMA Rx Desc second address chained */
1679:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->ControlBufferSize &=(~(uint32_t)ETH_DMARxDesc_RCH); 
 3723              		.loc 1 1679 0
 3724 0020 7B68     		ldr	r3, [r7, #4]
 3725 0022 5B68     		ldr	r3, [r3, #4]
 3726 0024 23F48042 		bic	r2, r3, #16384
 3727 0028 7B68     		ldr	r3, [r7, #4]
 3728 002a 5A60     		str	r2, [r3, #4]
 3729              	.L196:
1680:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1681:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3730              		.loc 1 1681 0
 3731 002c 0C37     		adds	r7, r7, #12
 3732              		.cfi_def_cfa_offset 4
 3733 002e BD46     		mov	sp, r7
 3734              		.cfi_def_cfa_register 13
 3735              		@ sp needed
 3736 0030 5DF8047B 		ldr	r7, [sp], #4
 3737              		.cfi_restore 7
 3738              		.cfi_def_cfa_offset 0
 3739 0034 7047     		bx	lr
 3740              		.cfi_endproc
 3741              	.LFE74:
 3743 0036 00BF     		.section	.text.ETH_GetDMARxDescBufferSize,"ax",%progbits
 3744              		.align	2
 3745              		.global	ETH_GetDMARxDescBufferSize
 3746              		.thumb
 3747              		.thumb_func
 3749              	ETH_GetDMARxDescBufferSize:
 3750              	.LFB75:
1682:../STM32_ETH_Driver/src/stm32_eth.c **** 
1683:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1684:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Returns the specified ETHERNET DMA Rx Desc buffer size.
1685:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMARxDesc: pointer on a DMA Rx descriptor 
1686:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMARxDesc_Buffer: specifies the DMA Rx Desc buffer.
1687:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be any one of the following values:
1688:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_Buffer1 : DMA Rx Desc Buffer1
1689:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMARxDesc_Buffer2 : DMA Rx Desc Buffer2                     
1690:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The Receive descriptor frame length.
1691:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1692:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetDMARxDescBufferSize(ETH_DMADESCTypeDef *DMARxDesc, uint32_t DMARxDesc_Buffer)
1693:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3751              		.loc 1 1693 0
 3752              		.cfi_startproc
 3753              		@ args = 0, pretend = 0, frame = 8
 3754              		@ frame_needed = 1, uses_anonymous_args = 0
 3755              		@ link register save eliminated.
 3756 0000 80B4     		push	{r7}
 3757              		.cfi_def_cfa_offset 4
 3758              		.cfi_offset 7, -4
 3759 0002 83B0     		sub	sp, sp, #12
 3760              		.cfi_def_cfa_offset 16
 3761 0004 00AF     		add	r7, sp, #0
 3762              		.cfi_def_cfa_register 7
 3763 0006 7860     		str	r0, [r7, #4]
 3764 0008 3960     		str	r1, [r7]
1694:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1695:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMA_RXDESC_BUFFER(DMARxDesc_Buffer));
1696:../STM32_ETH_Driver/src/stm32_eth.c ****   
1697:../STM32_ETH_Driver/src/stm32_eth.c ****   if(DMARxDesc_Buffer != ETH_DMARxDesc_Buffer1)
 3765              		.loc 1 1697 0
 3766 000a 3B68     		ldr	r3, [r7]
 3767 000c 002B     		cmp	r3, #0
 3768 000e 05D0     		beq	.L200
1698:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1699:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Return the DMA Rx Desc buffer2 size */
1700:../STM32_ETH_Driver/src/stm32_eth.c ****     return ((DMARxDesc->ControlBufferSize & ETH_DMARxDesc_RBS2) >> ETH_DMARXDESC_BUFFER2_SIZESHIFT)
 3769              		.loc 1 1700 0
 3770 0010 7B68     		ldr	r3, [r7, #4]
 3771 0012 5A68     		ldr	r2, [r3, #4]
 3772 0014 064B     		ldr	r3, .L202
 3773 0016 1340     		ands	r3, r3, r2
 3774 0018 1B0C     		lsrs	r3, r3, #16
 3775 001a 03E0     		b	.L201
 3776              	.L200:
1701:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1702:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1703:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1704:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Return the DMA Rx Desc buffer1 size */
1705:../STM32_ETH_Driver/src/stm32_eth.c ****     return (DMARxDesc->ControlBufferSize & ETH_DMARxDesc_RBS1); 
 3777              		.loc 1 1705 0
 3778 001c 7B68     		ldr	r3, [r7, #4]
 3779 001e 5B68     		ldr	r3, [r3, #4]
 3780 0020 C3F30C03 		ubfx	r3, r3, #0, #13
 3781              	.L201:
1706:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1707:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3782              		.loc 1 1707 0
 3783 0024 1846     		mov	r0, r3
 3784 0026 0C37     		adds	r7, r7, #12
 3785              		.cfi_def_cfa_offset 4
 3786 0028 BD46     		mov	sp, r7
 3787              		.cfi_def_cfa_register 13
 3788              		@ sp needed
 3789 002a 5DF8047B 		ldr	r7, [sp], #4
 3790              		.cfi_restore 7
 3791              		.cfi_def_cfa_offset 0
 3792 002e 7047     		bx	lr
 3793              	.L203:
 3794              		.align	2
 3795              	.L202:
 3796 0030 0000FF1F 		.word	536805376
 3797              		.cfi_endproc
 3798              	.LFE75:
 3800              		.section	.text.ETH_SoftwareReset,"ax",%progbits
 3801              		.align	2
 3802              		.global	ETH_SoftwareReset
 3803              		.thumb
 3804              		.thumb_func
 3806              	ETH_SoftwareReset:
 3807              	.LFB76:
1708:../STM32_ETH_Driver/src/stm32_eth.c **** 
1709:../STM32_ETH_Driver/src/stm32_eth.c **** /*---------------------------------  DMA  ------------------------------------*/
1710:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1711:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Resets all MAC subsystem internal registers and logic.
1712:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
1713:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1714:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1715:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_SoftwareReset(void)
1716:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3808              		.loc 1 1716 0
 3809              		.cfi_startproc
 3810              		@ args = 0, pretend = 0, frame = 0
 3811              		@ frame_needed = 1, uses_anonymous_args = 0
 3812              		@ link register save eliminated.
 3813 0000 80B4     		push	{r7}
 3814              		.cfi_def_cfa_offset 4
 3815              		.cfi_offset 7, -4
 3816 0002 00AF     		add	r7, sp, #0
 3817              		.cfi_def_cfa_register 7
1717:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
1718:../STM32_ETH_Driver/src/stm32_eth.c ****   /* After reset all the registers holds their respective reset values */
1719:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMABMR |= ETH_DMABMR_SR;
 3818              		.loc 1 1719 0
 3819 0004 0649     		ldr	r1, .L205
 3820 0006 064B     		ldr	r3, .L205
 3821 0008 03F58053 		add	r3, r3, #4096
 3822 000c 1B68     		ldr	r3, [r3]
 3823 000e 43F00102 		orr	r2, r3, #1
 3824 0012 01F58053 		add	r3, r1, #4096
 3825 0016 1A60     		str	r2, [r3]
1720:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3826              		.loc 1 1720 0
 3827 0018 BD46     		mov	sp, r7
 3828              		.cfi_def_cfa_register 13
 3829              		@ sp needed
 3830 001a 5DF8047B 		ldr	r7, [sp], #4
 3831              		.cfi_restore 7
 3832              		.cfi_def_cfa_offset 0
 3833 001e 7047     		bx	lr
 3834              	.L206:
 3835              		.align	2
 3836              	.L205:
 3837 0020 00800240 		.word	1073905664
 3838              		.cfi_endproc
 3839              	.LFE76:
 3841              		.section	.text.ETH_GetSoftwareResetStatus,"ax",%progbits
 3842              		.align	2
 3843              		.global	ETH_GetSoftwareResetStatus
 3844              		.thumb
 3845              		.thumb_func
 3847              	ETH_GetSoftwareResetStatus:
 3848              	.LFB77:
1721:../STM32_ETH_Driver/src/stm32_eth.c **** 
1722:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1723:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the ETHERNET software reset bit is set or not.
1724:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
1725:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of DMA Bus Mode register SR bit (SET or RESET).
1726:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1727:../STM32_ETH_Driver/src/stm32_eth.c **** FlagStatus ETH_GetSoftwareResetStatus(void)
1728:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3849              		.loc 1 1728 0
 3850              		.cfi_startproc
 3851              		@ args = 0, pretend = 0, frame = 8
 3852              		@ frame_needed = 1, uses_anonymous_args = 0
 3853              		@ link register save eliminated.
 3854 0000 80B4     		push	{r7}
 3855              		.cfi_def_cfa_offset 4
 3856              		.cfi_offset 7, -4
 3857 0002 83B0     		sub	sp, sp, #12
 3858              		.cfi_def_cfa_offset 16
 3859 0004 00AF     		add	r7, sp, #0
 3860              		.cfi_def_cfa_register 7
1729:../STM32_ETH_Driver/src/stm32_eth.c ****   FlagStatus bitstatus = RESET;
 3861              		.loc 1 1729 0
 3862 0006 0023     		movs	r3, #0
 3863 0008 FB71     		strb	r3, [r7, #7]
1730:../STM32_ETH_Driver/src/stm32_eth.c ****   if((ETH->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 3864              		.loc 1 1730 0
 3865 000a 0A4B     		ldr	r3, .L211
 3866 000c 03F58053 		add	r3, r3, #4096
 3867 0010 1B68     		ldr	r3, [r3]
 3868 0012 03F00103 		and	r3, r3, #1
 3869 0016 002B     		cmp	r3, #0
 3870 0018 02D0     		beq	.L208
1731:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1732:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 3871              		.loc 1 1732 0
 3872 001a 0123     		movs	r3, #1
 3873 001c FB71     		strb	r3, [r7, #7]
 3874 001e 01E0     		b	.L209
 3875              	.L208:
1733:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1734:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1735:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1736:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 3876              		.loc 1 1736 0
 3877 0020 0023     		movs	r3, #0
 3878 0022 FB71     		strb	r3, [r7, #7]
 3879              	.L209:
1737:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1738:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 3880              		.loc 1 1738 0
 3881 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1739:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3882              		.loc 1 1739 0
 3883 0026 1846     		mov	r0, r3
 3884 0028 0C37     		adds	r7, r7, #12
 3885              		.cfi_def_cfa_offset 4
 3886 002a BD46     		mov	sp, r7
 3887              		.cfi_def_cfa_register 13
 3888              		@ sp needed
 3889 002c 5DF8047B 		ldr	r7, [sp], #4
 3890              		.cfi_restore 7
 3891              		.cfi_def_cfa_offset 0
 3892 0030 7047     		bx	lr
 3893              	.L212:
 3894 0032 00BF     		.align	2
 3895              	.L211:
 3896 0034 00800240 		.word	1073905664
 3897              		.cfi_endproc
 3898              	.LFE77:
 3900              		.section	.text.ETH_GetDMAFlagStatus,"ax",%progbits
 3901              		.align	2
 3902              		.global	ETH_GetDMAFlagStatus
 3903              		.thumb
 3904              		.thumb_func
 3906              	ETH_GetDMAFlagStatus:
 3907              	.LFB78:
1740:../STM32_ETH_Driver/src/stm32_eth.c **** 
1741:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1742:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the specified ETHERNET DMA flag is set or not.
1743:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_DMA_FLAG: specifies the flag to check.
1744:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
1745:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_TST : Time-stamp trigger flag
1746:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_PMT : PMT flag 
1747:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_MMC : MMC flag 
1748:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_DataTransferError : Error bits 0-data buffer, 1-desc. access
1749:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_ReadWriteError    : Error bits 0-write trnsf, 1-read transfr
1750:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_AccessError       : Error bits 0-Rx DMA, 1-Tx DMA
1751:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_NIS : Normal interrupt summary flag
1752:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_AIS : Abnormal interrupt summary flag  
1753:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_ER  : Early receive flag 
1754:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_FBE : Fatal bus error flag 
1755:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_ET  : Early transmit flag 
1756:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_RWT : Receive watchdog timeout flag 
1757:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_RPS : Receive process stopped flag 
1758:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_RBU : Receive buffer unavailable flag 
1759:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_R   : Receive flag 
1760:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_TU  : Underflow flag 
1761:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_RO  : Overflow flag 
1762:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_TJT : Transmit jabber timeout flag 
1763:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_TBU : Transmit buffer unavailable flag 
1764:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_TPS : Transmit process stopped flag 
1765:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_T   : Transmit flag 
1766:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of ETH_DMA_FLAG (SET or RESET).
1767:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1768:../STM32_ETH_Driver/src/stm32_eth.c **** FlagStatus ETH_GetDMAFlagStatus(uint32_t ETH_DMA_FLAG)
1769:../STM32_ETH_Driver/src/stm32_eth.c **** {  
 3908              		.loc 1 1769 0
 3909              		.cfi_startproc
 3910              		@ args = 0, pretend = 0, frame = 16
 3911              		@ frame_needed = 1, uses_anonymous_args = 0
 3912              		@ link register save eliminated.
 3913 0000 80B4     		push	{r7}
 3914              		.cfi_def_cfa_offset 4
 3915              		.cfi_offset 7, -4
 3916 0002 85B0     		sub	sp, sp, #20
 3917              		.cfi_def_cfa_offset 24
 3918 0004 00AF     		add	r7, sp, #0
 3919              		.cfi_def_cfa_register 7
 3920 0006 7860     		str	r0, [r7, #4]
1770:../STM32_ETH_Driver/src/stm32_eth.c ****   FlagStatus bitstatus = RESET;
 3921              		.loc 1 1770 0
 3922 0008 0023     		movs	r3, #0
 3923 000a FB73     		strb	r3, [r7, #15]
1771:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1772:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMA_GET_IT(ETH_DMA_FLAG));
1773:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->DMASR & ETH_DMA_FLAG) != (uint32_t)RESET)
 3924              		.loc 1 1773 0
 3925 000c 0A4B     		ldr	r3, .L217
 3926 000e 03F58053 		add	r3, r3, #4096
 3927 0012 1433     		adds	r3, r3, #20
 3928 0014 1A68     		ldr	r2, [r3]
 3929 0016 7B68     		ldr	r3, [r7, #4]
 3930 0018 1340     		ands	r3, r3, r2
 3931 001a 002B     		cmp	r3, #0
 3932 001c 02D0     		beq	.L214
1774:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1775:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 3933              		.loc 1 1775 0
 3934 001e 0123     		movs	r3, #1
 3935 0020 FB73     		strb	r3, [r7, #15]
 3936 0022 01E0     		b	.L215
 3937              	.L214:
1776:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1777:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1778:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1779:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 3938              		.loc 1 1779 0
 3939 0024 0023     		movs	r3, #0
 3940 0026 FB73     		strb	r3, [r7, #15]
 3941              	.L215:
1780:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1781:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 3942              		.loc 1 1781 0
 3943 0028 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1782:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3944              		.loc 1 1782 0
 3945 002a 1846     		mov	r0, r3
 3946 002c 1437     		adds	r7, r7, #20
 3947              		.cfi_def_cfa_offset 4
 3948 002e BD46     		mov	sp, r7
 3949              		.cfi_def_cfa_register 13
 3950              		@ sp needed
 3951 0030 5DF8047B 		ldr	r7, [sp], #4
 3952              		.cfi_restore 7
 3953              		.cfi_def_cfa_offset 0
 3954 0034 7047     		bx	lr
 3955              	.L218:
 3956 0036 00BF     		.align	2
 3957              	.L217:
 3958 0038 00800240 		.word	1073905664
 3959              		.cfi_endproc
 3960              	.LFE78:
 3962              		.section	.text.ETH_DMAClearFlag,"ax",%progbits
 3963              		.align	2
 3964              		.global	ETH_DMAClearFlag
 3965              		.thumb
 3966              		.thumb_func
 3968              	ETH_DMAClearFlag:
 3969              	.LFB79:
1783:../STM32_ETH_Driver/src/stm32_eth.c **** 
1784:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1785:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Clears the ETHERNETs DMA pending flag.
1786:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_DMA_FLAG: specifies the flag to clear.
1787:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be any combination of the following values:
1788:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_NIS : Normal interrupt summary flag
1789:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_AIS : Abnormal interrupt summary flag 
1790:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_ER  : Early receive flag 
1791:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_FBE : Fatal bus error flag 
1792:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_ETI : Early transmit flag 
1793:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_RWT : Receive watchdog timeout flag 
1794:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_RPS : Receive process stopped flag 
1795:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_RBU : Receive buffer unavailable flag 
1796:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_R   : Receive flag 
1797:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_TU  : Transmit Underflow flag 
1798:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_RO  : Receive Overflow flag 
1799:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_TJT : Transmit jabber timeout flag 
1800:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_TBU : Transmit buffer unavailable flag 
1801:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_TPS : Transmit process stopped flag 
1802:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_FLAG_T   : Transmit flag
1803:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1804:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1805:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMAClearFlag(uint32_t ETH_DMA_FLAG)
1806:../STM32_ETH_Driver/src/stm32_eth.c **** {
 3970              		.loc 1 1806 0
 3971              		.cfi_startproc
 3972              		@ args = 0, pretend = 0, frame = 8
 3973              		@ frame_needed = 1, uses_anonymous_args = 0
 3974              		@ link register save eliminated.
 3975 0000 80B4     		push	{r7}
 3976              		.cfi_def_cfa_offset 4
 3977              		.cfi_offset 7, -4
 3978 0002 83B0     		sub	sp, sp, #12
 3979              		.cfi_def_cfa_offset 16
 3980 0004 00AF     		add	r7, sp, #0
 3981              		.cfi_def_cfa_register 7
 3982 0006 7860     		str	r0, [r7, #4]
1807:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1808:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMA_FLAG(ETH_DMA_FLAG));
1809:../STM32_ETH_Driver/src/stm32_eth.c ****   
1810:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Clear the selected ETHERNET DMA FLAG */
1811:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMASR = (uint32_t) ETH_DMA_FLAG;
 3983              		.loc 1 1811 0
 3984 0008 054B     		ldr	r3, .L220
 3985 000a 03F58053 		add	r3, r3, #4096
 3986 000e 1433     		adds	r3, r3, #20
 3987 0010 7A68     		ldr	r2, [r7, #4]
 3988 0012 1A60     		str	r2, [r3]
1812:../STM32_ETH_Driver/src/stm32_eth.c **** }
 3989              		.loc 1 1812 0
 3990 0014 0C37     		adds	r7, r7, #12
 3991              		.cfi_def_cfa_offset 4
 3992 0016 BD46     		mov	sp, r7
 3993              		.cfi_def_cfa_register 13
 3994              		@ sp needed
 3995 0018 5DF8047B 		ldr	r7, [sp], #4
 3996              		.cfi_restore 7
 3997              		.cfi_def_cfa_offset 0
 3998 001c 7047     		bx	lr
 3999              	.L221:
 4000 001e 00BF     		.align	2
 4001              	.L220:
 4002 0020 00800240 		.word	1073905664
 4003              		.cfi_endproc
 4004              	.LFE79:
 4006              		.section	.text.ETH_GetDMAITStatus,"ax",%progbits
 4007              		.align	2
 4008              		.global	ETH_GetDMAITStatus
 4009              		.thumb
 4010              		.thumb_func
 4012              	ETH_GetDMAITStatus:
 4013              	.LFB80:
1813:../STM32_ETH_Driver/src/stm32_eth.c **** 
1814:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1815:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the specified ETHERNET DMA interrupt has occured or not.
1816:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_DMA_IT: specifies the interrupt source to check.
1817:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
1818:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TST : Time-stamp trigger interrupt
1819:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_PMT : PMT interrupt 
1820:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_MMC : MMC interrupt
1821:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_NIS : Normal interrupt summary 
1822:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_AIS : Abnormal interrupt summary  
1823:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_ER  : Early receive interrupt 
1824:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_FBE : Fatal bus error interrupt 
1825:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_ET  : Early transmit interrupt 
1826:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RWT : Receive watchdog timeout interrupt 
1827:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RPS : Receive process stopped interrupt 
1828:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RBU : Receive buffer unavailable interrupt 
1829:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_R   : Receive interrupt 
1830:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TU  : Underflow interrupt 
1831:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RO  : Overflow interrupt 
1832:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TJT : Transmit jabber timeout interrupt 
1833:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TBU : Transmit buffer unavailable interrupt 
1834:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TPS : Transmit process stopped interrupt 
1835:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_T   : Transmit interrupt 
1836:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of ETH_DMA_IT (SET or RESET).
1837:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1838:../STM32_ETH_Driver/src/stm32_eth.c **** ITStatus ETH_GetDMAITStatus(uint32_t ETH_DMA_IT)
1839:../STM32_ETH_Driver/src/stm32_eth.c **** {  
 4014              		.loc 1 1839 0
 4015              		.cfi_startproc
 4016              		@ args = 0, pretend = 0, frame = 16
 4017              		@ frame_needed = 1, uses_anonymous_args = 0
 4018              		@ link register save eliminated.
 4019 0000 80B4     		push	{r7}
 4020              		.cfi_def_cfa_offset 4
 4021              		.cfi_offset 7, -4
 4022 0002 85B0     		sub	sp, sp, #20
 4023              		.cfi_def_cfa_offset 24
 4024 0004 00AF     		add	r7, sp, #0
 4025              		.cfi_def_cfa_register 7
 4026 0006 7860     		str	r0, [r7, #4]
1840:../STM32_ETH_Driver/src/stm32_eth.c ****   ITStatus bitstatus = RESET;
 4027              		.loc 1 1840 0
 4028 0008 0023     		movs	r3, #0
 4029 000a FB73     		strb	r3, [r7, #15]
1841:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1842:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMA_GET_IT(ETH_DMA_IT));
1843:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->DMASR & ETH_DMA_IT) != (uint32_t)RESET)
 4030              		.loc 1 1843 0
 4031 000c 0A4B     		ldr	r3, .L226
 4032 000e 03F58053 		add	r3, r3, #4096
 4033 0012 1433     		adds	r3, r3, #20
 4034 0014 1A68     		ldr	r2, [r3]
 4035 0016 7B68     		ldr	r3, [r7, #4]
 4036 0018 1340     		ands	r3, r3, r2
 4037 001a 002B     		cmp	r3, #0
 4038 001c 02D0     		beq	.L223
1844:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1845:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 4039              		.loc 1 1845 0
 4040 001e 0123     		movs	r3, #1
 4041 0020 FB73     		strb	r3, [r7, #15]
 4042 0022 01E0     		b	.L224
 4043              	.L223:
1846:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1847:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1848:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1849:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 4044              		.loc 1 1849 0
 4045 0024 0023     		movs	r3, #0
 4046 0026 FB73     		strb	r3, [r7, #15]
 4047              	.L224:
1850:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1851:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 4048              		.loc 1 1851 0
 4049 0028 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1852:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4050              		.loc 1 1852 0
 4051 002a 1846     		mov	r0, r3
 4052 002c 1437     		adds	r7, r7, #20
 4053              		.cfi_def_cfa_offset 4
 4054 002e BD46     		mov	sp, r7
 4055              		.cfi_def_cfa_register 13
 4056              		@ sp needed
 4057 0030 5DF8047B 		ldr	r7, [sp], #4
 4058              		.cfi_restore 7
 4059              		.cfi_def_cfa_offset 0
 4060 0034 7047     		bx	lr
 4061              	.L227:
 4062 0036 00BF     		.align	2
 4063              	.L226:
 4064 0038 00800240 		.word	1073905664
 4065              		.cfi_endproc
 4066              	.LFE80:
 4068              		.section	.text.ETH_DMAClearITPendingBit,"ax",%progbits
 4069              		.align	2
 4070              		.global	ETH_DMAClearITPendingBit
 4071              		.thumb
 4072              		.thumb_func
 4074              	ETH_DMAClearITPendingBit:
 4075              	.LFB81:
1853:../STM32_ETH_Driver/src/stm32_eth.c **** 
1854:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1855:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Clears the ETHERNETs DMA IT pending bit.
1856:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_DMA_IT: specifies the interrupt pending bit to clear.
1857:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be any combination of the following values:
1858:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_NIS : Normal interrupt summary 
1859:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_AIS : Abnormal interrupt summary  
1860:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_ER  : Early receive interrupt 
1861:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_FBE : Fatal bus error interrupt 
1862:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_ETI : Early transmit interrupt 
1863:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RWT : Receive watchdog timeout interrupt 
1864:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RPS : Receive process stopped interrupt 
1865:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RBU : Receive buffer unavailable interrupt 
1866:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_R   : Receive interrupt 
1867:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TU  : Transmit Underflow interrupt 
1868:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RO  : Receive Overflow interrupt 
1869:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TJT : Transmit jabber timeout interrupt 
1870:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TBU : Transmit buffer unavailable interrupt 
1871:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TPS : Transmit process stopped interrupt 
1872:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_T   : Transmit interrupt
1873:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1874:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1875:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMAClearITPendingBit(uint32_t ETH_DMA_IT)
1876:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4076              		.loc 1 1876 0
 4077              		.cfi_startproc
 4078              		@ args = 0, pretend = 0, frame = 8
 4079              		@ frame_needed = 1, uses_anonymous_args = 0
 4080              		@ link register save eliminated.
 4081 0000 80B4     		push	{r7}
 4082              		.cfi_def_cfa_offset 4
 4083              		.cfi_offset 7, -4
 4084 0002 83B0     		sub	sp, sp, #12
 4085              		.cfi_def_cfa_offset 16
 4086 0004 00AF     		add	r7, sp, #0
 4087              		.cfi_def_cfa_register 7
 4088 0006 7860     		str	r0, [r7, #4]
1877:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1878:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMA_IT(ETH_DMA_IT));
1879:../STM32_ETH_Driver/src/stm32_eth.c ****   
1880:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Clear the selected ETHERNET DMA IT */
1881:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMASR = (uint32_t) ETH_DMA_IT;
 4089              		.loc 1 1881 0
 4090 0008 054B     		ldr	r3, .L229
 4091 000a 03F58053 		add	r3, r3, #4096
 4092 000e 1433     		adds	r3, r3, #20
 4093 0010 7A68     		ldr	r2, [r7, #4]
 4094 0012 1A60     		str	r2, [r3]
1882:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4095              		.loc 1 1882 0
 4096 0014 0C37     		adds	r7, r7, #12
 4097              		.cfi_def_cfa_offset 4
 4098 0016 BD46     		mov	sp, r7
 4099              		.cfi_def_cfa_register 13
 4100              		@ sp needed
 4101 0018 5DF8047B 		ldr	r7, [sp], #4
 4102              		.cfi_restore 7
 4103              		.cfi_def_cfa_offset 0
 4104 001c 7047     		bx	lr
 4105              	.L230:
 4106 001e 00BF     		.align	2
 4107              	.L229:
 4108 0020 00800240 		.word	1073905664
 4109              		.cfi_endproc
 4110              	.LFE81:
 4112              		.section	.text.ETH_GetTransmitProcessState,"ax",%progbits
 4113              		.align	2
 4114              		.global	ETH_GetTransmitProcessState
 4115              		.thumb
 4116              		.thumb_func
 4118              	ETH_GetTransmitProcessState:
 4119              	.LFB82:
1883:../STM32_ETH_Driver/src/stm32_eth.c **** 
1884:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1885:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Returns the ETHERNET DMA Transmit Process State.
1886:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
1887:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new ETHERNET DMA Transmit Process State:
1888:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This can be one of the following values:
1889:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_TransmitProcess_Stopped   : Stopped - Reset or Stop Tx Command issued
1890:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_TransmitProcess_Fetching  : Running - fetching the Tx descriptor 
1891:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_TransmitProcess_Waiting   : Running - waiting for status
1892:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_TransmitProcess_Reading   : unning - reading the data from host memory
1893:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_TransmitProcess_Suspended : Suspended - Tx Desciptor unavailabe
1894:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_TransmitProcess_Closing   : Running - closing Rx descriptor  
1895:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1896:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetTransmitProcessState(void)
1897:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4120              		.loc 1 1897 0
 4121              		.cfi_startproc
 4122              		@ args = 0, pretend = 0, frame = 0
 4123              		@ frame_needed = 1, uses_anonymous_args = 0
 4124              		@ link register save eliminated.
 4125 0000 80B4     		push	{r7}
 4126              		.cfi_def_cfa_offset 4
 4127              		.cfi_offset 7, -4
 4128 0002 00AF     		add	r7, sp, #0
 4129              		.cfi_def_cfa_register 7
1898:../STM32_ETH_Driver/src/stm32_eth.c ****   return ((uint32_t)(ETH->DMASR & ETH_DMASR_TS)); 
 4130              		.loc 1 1898 0
 4131 0004 054B     		ldr	r3, .L233
 4132 0006 03F58053 		add	r3, r3, #4096
 4133 000a 1433     		adds	r3, r3, #20
 4134 000c 1B68     		ldr	r3, [r3]
 4135 000e 03F00103 		and	r3, r3, #1
1899:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4136              		.loc 1 1899 0
 4137 0012 1846     		mov	r0, r3
 4138 0014 BD46     		mov	sp, r7
 4139              		.cfi_def_cfa_register 13
 4140              		@ sp needed
 4141 0016 5DF8047B 		ldr	r7, [sp], #4
 4142              		.cfi_restore 7
 4143              		.cfi_def_cfa_offset 0
 4144 001a 7047     		bx	lr
 4145              	.L234:
 4146              		.align	2
 4147              	.L233:
 4148 001c 00800240 		.word	1073905664
 4149              		.cfi_endproc
 4150              	.LFE82:
 4152              		.section	.text.ETH_GetReceiveProcessState,"ax",%progbits
 4153              		.align	2
 4154              		.global	ETH_GetReceiveProcessState
 4155              		.thumb
 4156              		.thumb_func
 4158              	ETH_GetReceiveProcessState:
 4159              	.LFB83:
1900:../STM32_ETH_Driver/src/stm32_eth.c **** 
1901:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1902:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Returns the ETHERNET DMA Receive Process State.
1903:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
1904:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new ETHERNET DMA Receive Process State:
1905:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This can be one of the following values:
1906:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_ReceiveProcess_Stopped   : Stopped - Reset or Stop Rx Command issued
1907:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_ReceiveProcess_Fetching  : Running - fetching the Rx descriptor 
1908:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_ReceiveProcess_Waiting   : Running - waiting for packet
1909:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_ReceiveProcess_Suspended : Suspended - Rx Desciptor unavailable
1910:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_ReceiveProcess_Closing   : Running - closing descriptor
1911:../STM32_ETH_Driver/src/stm32_eth.c ****   *     - ETH_DMA_ReceiveProcess_Queuing   : Running - queuing the recieve frame into host memory  
1912:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1913:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetReceiveProcessState(void)
1914:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4160              		.loc 1 1914 0
 4161              		.cfi_startproc
 4162              		@ args = 0, pretend = 0, frame = 0
 4163              		@ frame_needed = 1, uses_anonymous_args = 0
 4164              		@ link register save eliminated.
 4165 0000 80B4     		push	{r7}
 4166              		.cfi_def_cfa_offset 4
 4167              		.cfi_offset 7, -4
 4168 0002 00AF     		add	r7, sp, #0
 4169              		.cfi_def_cfa_register 7
1915:../STM32_ETH_Driver/src/stm32_eth.c ****   return ((uint32_t)(ETH->DMASR & ETH_DMASR_RS)); 
 4170              		.loc 1 1915 0
 4171 0004 054B     		ldr	r3, .L237
 4172 0006 03F58053 		add	r3, r3, #4096
 4173 000a 1433     		adds	r3, r3, #20
 4174 000c 1B68     		ldr	r3, [r3]
 4175 000e 03F04003 		and	r3, r3, #64
1916:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4176              		.loc 1 1916 0
 4177 0012 1846     		mov	r0, r3
 4178 0014 BD46     		mov	sp, r7
 4179              		.cfi_def_cfa_register 13
 4180              		@ sp needed
 4181 0016 5DF8047B 		ldr	r7, [sp], #4
 4182              		.cfi_restore 7
 4183              		.cfi_def_cfa_offset 0
 4184 001a 7047     		bx	lr
 4185              	.L238:
 4186              		.align	2
 4187              	.L237:
 4188 001c 00800240 		.word	1073905664
 4189              		.cfi_endproc
 4190              	.LFE83:
 4192              		.section	.text.ETH_FlushTransmitFIFO,"ax",%progbits
 4193              		.align	2
 4194              		.global	ETH_FlushTransmitFIFO
 4195              		.thumb
 4196              		.thumb_func
 4198              	ETH_FlushTransmitFIFO:
 4199              	.LFB84:
1917:../STM32_ETH_Driver/src/stm32_eth.c **** 
1918:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1919:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Clears the ETHERNET transmit FIFO.
1920:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None                
1921:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1922:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1923:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_FlushTransmitFIFO(void)
1924:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4200              		.loc 1 1924 0
 4201              		.cfi_startproc
 4202              		@ args = 0, pretend = 0, frame = 0
 4203              		@ frame_needed = 1, uses_anonymous_args = 0
 4204              		@ link register save eliminated.
 4205 0000 80B4     		push	{r7}
 4206              		.cfi_def_cfa_offset 4
 4207              		.cfi_offset 7, -4
 4208 0002 00AF     		add	r7, sp, #0
 4209              		.cfi_def_cfa_register 7
1925:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the Flush Transmit FIFO bit */
1926:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMAOMR |= ETH_DMAOMR_FTF;  
 4210              		.loc 1 1926 0
 4211 0004 0749     		ldr	r1, .L240
 4212 0006 074B     		ldr	r3, .L240
 4213 0008 03F58053 		add	r3, r3, #4096
 4214 000c 1833     		adds	r3, r3, #24
 4215 000e 1B68     		ldr	r3, [r3]
 4216 0010 43F48012 		orr	r2, r3, #1048576
 4217 0014 01F58053 		add	r3, r1, #4096
 4218 0018 1833     		adds	r3, r3, #24
 4219 001a 1A60     		str	r2, [r3]
1927:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4220              		.loc 1 1927 0
 4221 001c BD46     		mov	sp, r7
 4222              		.cfi_def_cfa_register 13
 4223              		@ sp needed
 4224 001e 5DF8047B 		ldr	r7, [sp], #4
 4225              		.cfi_restore 7
 4226              		.cfi_def_cfa_offset 0
 4227 0022 7047     		bx	lr
 4228              	.L241:
 4229              		.align	2
 4230              	.L240:
 4231 0024 00800240 		.word	1073905664
 4232              		.cfi_endproc
 4233              	.LFE84:
 4235              		.section	.text.ETH_GetFlushTransmitFIFOStatus,"ax",%progbits
 4236              		.align	2
 4237              		.global	ETH_GetFlushTransmitFIFOStatus
 4238              		.thumb
 4239              		.thumb_func
 4241              	ETH_GetFlushTransmitFIFOStatus:
 4242              	.LFB85:
1928:../STM32_ETH_Driver/src/stm32_eth.c **** 
1929:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1930:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the ETHERNET transmit FIFO bit is cleared or not.
1931:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None                
1932:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of ETHERNET flush transmit FIFO bit (SET or RESET).
1933:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1934:../STM32_ETH_Driver/src/stm32_eth.c **** FlagStatus ETH_GetFlushTransmitFIFOStatus(void)
1935:../STM32_ETH_Driver/src/stm32_eth.c **** {   
 4243              		.loc 1 1935 0
 4244              		.cfi_startproc
 4245              		@ args = 0, pretend = 0, frame = 8
 4246              		@ frame_needed = 1, uses_anonymous_args = 0
 4247              		@ link register save eliminated.
 4248 0000 80B4     		push	{r7}
 4249              		.cfi_def_cfa_offset 4
 4250              		.cfi_offset 7, -4
 4251 0002 83B0     		sub	sp, sp, #12
 4252              		.cfi_def_cfa_offset 16
 4253 0004 00AF     		add	r7, sp, #0
 4254              		.cfi_def_cfa_register 7
1936:../STM32_ETH_Driver/src/stm32_eth.c ****   FlagStatus bitstatus = RESET;
 4255              		.loc 1 1936 0
 4256 0006 0023     		movs	r3, #0
 4257 0008 FB71     		strb	r3, [r7, #7]
1937:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->DMAOMR & ETH_DMAOMR_FTF) != (uint32_t)RESET)
 4258              		.loc 1 1937 0
 4259 000a 0A4B     		ldr	r3, .L246
 4260 000c 03F58053 		add	r3, r3, #4096
 4261 0010 1833     		adds	r3, r3, #24
 4262 0012 1B68     		ldr	r3, [r3]
 4263 0014 03F48013 		and	r3, r3, #1048576
 4264 0018 002B     		cmp	r3, #0
 4265 001a 02D0     		beq	.L243
1938:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1939:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 4266              		.loc 1 1939 0
 4267 001c 0123     		movs	r3, #1
 4268 001e FB71     		strb	r3, [r7, #7]
 4269 0020 01E0     		b	.L244
 4270              	.L243:
1940:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1941:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1942:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1943:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 4271              		.loc 1 1943 0
 4272 0022 0023     		movs	r3, #0
 4273 0024 FB71     		strb	r3, [r7, #7]
 4274              	.L244:
1944:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1945:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus; 
 4275              		.loc 1 1945 0
 4276 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1946:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4277              		.loc 1 1946 0
 4278 0028 1846     		mov	r0, r3
 4279 002a 0C37     		adds	r7, r7, #12
 4280              		.cfi_def_cfa_offset 4
 4281 002c BD46     		mov	sp, r7
 4282              		.cfi_def_cfa_register 13
 4283              		@ sp needed
 4284 002e 5DF8047B 		ldr	r7, [sp], #4
 4285              		.cfi_restore 7
 4286              		.cfi_def_cfa_offset 0
 4287 0032 7047     		bx	lr
 4288              	.L247:
 4289              		.align	2
 4290              	.L246:
 4291 0034 00800240 		.word	1073905664
 4292              		.cfi_endproc
 4293              	.LFE85:
 4295              		.section	.text.ETH_DMATransmissionCmd,"ax",%progbits
 4296              		.align	2
 4297              		.global	ETH_DMATransmissionCmd
 4298              		.thumb
 4299              		.thumb_func
 4301              	ETH_DMATransmissionCmd:
 4302              	.LFB86:
1947:../STM32_ETH_Driver/src/stm32_eth.c **** 
1948:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1949:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the DMA transmission.
1950:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the DMA transmission.
1951:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
1952:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1953:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1954:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMATransmissionCmd(FunctionalState NewState)
1955:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 4303              		.loc 1 1955 0
 4304              		.cfi_startproc
 4305              		@ args = 0, pretend = 0, frame = 8
 4306              		@ frame_needed = 1, uses_anonymous_args = 0
 4307              		@ link register save eliminated.
 4308 0000 80B4     		push	{r7}
 4309              		.cfi_def_cfa_offset 4
 4310              		.cfi_offset 7, -4
 4311 0002 83B0     		sub	sp, sp, #12
 4312              		.cfi_def_cfa_offset 16
 4313 0004 00AF     		add	r7, sp, #0
 4314              		.cfi_def_cfa_register 7
 4315 0006 0346     		mov	r3, r0
 4316 0008 FB71     		strb	r3, [r7, #7]
1956:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1957:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1958:../STM32_ETH_Driver/src/stm32_eth.c ****   
1959:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 4317              		.loc 1 1959 0
 4318 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4319 000c 002B     		cmp	r3, #0
 4320 000e 0CD0     		beq	.L249
1960:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1961:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the DMA transmission */
1962:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMAOMR |= ETH_DMAOMR_ST;  
 4321              		.loc 1 1962 0
 4322 0010 0E49     		ldr	r1, .L251
 4323 0012 0E4B     		ldr	r3, .L251
 4324 0014 03F58053 		add	r3, r3, #4096
 4325 0018 1833     		adds	r3, r3, #24
 4326 001a 1B68     		ldr	r3, [r3]
 4327 001c 43F40052 		orr	r2, r3, #8192
 4328 0020 01F58053 		add	r3, r1, #4096
 4329 0024 1833     		adds	r3, r3, #24
 4330 0026 1A60     		str	r2, [r3]
 4331 0028 0BE0     		b	.L248
 4332              	.L249:
1963:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1964:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1965:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1966:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the DMA transmission */
1967:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMAOMR &= ~ETH_DMAOMR_ST;
 4333              		.loc 1 1967 0
 4334 002a 0849     		ldr	r1, .L251
 4335 002c 074B     		ldr	r3, .L251
 4336 002e 03F58053 		add	r3, r3, #4096
 4337 0032 1833     		adds	r3, r3, #24
 4338 0034 1B68     		ldr	r3, [r3]
 4339 0036 23F40052 		bic	r2, r3, #8192
 4340 003a 01F58053 		add	r3, r1, #4096
 4341 003e 1833     		adds	r3, r3, #24
 4342 0040 1A60     		str	r2, [r3]
 4343              	.L248:
1968:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1969:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4344              		.loc 1 1969 0
 4345 0042 0C37     		adds	r7, r7, #12
 4346              		.cfi_def_cfa_offset 4
 4347 0044 BD46     		mov	sp, r7
 4348              		.cfi_def_cfa_register 13
 4349              		@ sp needed
 4350 0046 5DF8047B 		ldr	r7, [sp], #4
 4351              		.cfi_restore 7
 4352              		.cfi_def_cfa_offset 0
 4353 004a 7047     		bx	lr
 4354              	.L252:
 4355              		.align	2
 4356              	.L251:
 4357 004c 00800240 		.word	1073905664
 4358              		.cfi_endproc
 4359              	.LFE86:
 4361              		.section	.text.ETH_DMAReceptionCmd,"ax",%progbits
 4362              		.align	2
 4363              		.global	ETH_DMAReceptionCmd
 4364              		.thumb
 4365              		.thumb_func
 4367              	ETH_DMAReceptionCmd:
 4368              	.LFB87:
1970:../STM32_ETH_Driver/src/stm32_eth.c **** 
1971:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1972:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the DMA reception.
1973:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the DMA reception.
1974:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
1975:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
1976:../STM32_ETH_Driver/src/stm32_eth.c ****   */
1977:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMAReceptionCmd(FunctionalState NewState)
1978:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 4369              		.loc 1 1978 0
 4370              		.cfi_startproc
 4371              		@ args = 0, pretend = 0, frame = 8
 4372              		@ frame_needed = 1, uses_anonymous_args = 0
 4373              		@ link register save eliminated.
 4374 0000 80B4     		push	{r7}
 4375              		.cfi_def_cfa_offset 4
 4376              		.cfi_offset 7, -4
 4377 0002 83B0     		sub	sp, sp, #12
 4378              		.cfi_def_cfa_offset 16
 4379 0004 00AF     		add	r7, sp, #0
 4380              		.cfi_def_cfa_register 7
 4381 0006 0346     		mov	r3, r0
 4382 0008 FB71     		strb	r3, [r7, #7]
1979:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
1980:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1981:../STM32_ETH_Driver/src/stm32_eth.c ****   
1982:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 4383              		.loc 1 1982 0
 4384 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4385 000c 002B     		cmp	r3, #0
 4386 000e 0CD0     		beq	.L254
1983:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1984:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the DMA reception */
1985:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMAOMR |= ETH_DMAOMR_SR;  
 4387              		.loc 1 1985 0
 4388 0010 0E49     		ldr	r1, .L256
 4389 0012 0E4B     		ldr	r3, .L256
 4390 0014 03F58053 		add	r3, r3, #4096
 4391 0018 1833     		adds	r3, r3, #24
 4392 001a 1B68     		ldr	r3, [r3]
 4393 001c 43F00202 		orr	r2, r3, #2
 4394 0020 01F58053 		add	r3, r1, #4096
 4395 0024 1833     		adds	r3, r3, #24
 4396 0026 1A60     		str	r2, [r3]
 4397 0028 0BE0     		b	.L253
 4398              	.L254:
1986:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1987:../STM32_ETH_Driver/src/stm32_eth.c ****   else
1988:../STM32_ETH_Driver/src/stm32_eth.c ****   {
1989:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the DMA reception */
1990:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMAOMR &= ~ETH_DMAOMR_SR;
 4399              		.loc 1 1990 0
 4400 002a 0849     		ldr	r1, .L256
 4401 002c 074B     		ldr	r3, .L256
 4402 002e 03F58053 		add	r3, r3, #4096
 4403 0032 1833     		adds	r3, r3, #24
 4404 0034 1B68     		ldr	r3, [r3]
 4405 0036 23F00202 		bic	r2, r3, #2
 4406 003a 01F58053 		add	r3, r1, #4096
 4407 003e 1833     		adds	r3, r3, #24
 4408 0040 1A60     		str	r2, [r3]
 4409              	.L253:
1991:../STM32_ETH_Driver/src/stm32_eth.c ****   }
1992:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4410              		.loc 1 1992 0
 4411 0042 0C37     		adds	r7, r7, #12
 4412              		.cfi_def_cfa_offset 4
 4413 0044 BD46     		mov	sp, r7
 4414              		.cfi_def_cfa_register 13
 4415              		@ sp needed
 4416 0046 5DF8047B 		ldr	r7, [sp], #4
 4417              		.cfi_restore 7
 4418              		.cfi_def_cfa_offset 0
 4419 004a 7047     		bx	lr
 4420              	.L257:
 4421              		.align	2
 4422              	.L256:
 4423 004c 00800240 		.word	1073905664
 4424              		.cfi_endproc
 4425              	.LFE87:
 4427              		.section	.text.ETH_DMAITConfig,"ax",%progbits
 4428              		.align	2
 4429              		.global	ETH_DMAITConfig
 4430              		.thumb
 4431              		.thumb_func
 4433              	ETH_DMAITConfig:
 4434              	.LFB88:
1993:../STM32_ETH_Driver/src/stm32_eth.c **** 
1994:../STM32_ETH_Driver/src/stm32_eth.c **** /**
1995:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the specified ETHERNET DMA interrupts.
1996:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_DMA_IT: specifies the ETHERNET DMA interrupt sources to be
1997:../STM32_ETH_Driver/src/stm32_eth.c ****   *   enabled or disabled.
1998:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be any combination of the following values:
1999:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_NIS : Normal interrupt summary 
2000:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_AIS : Abnormal interrupt summary  
2001:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_ER  : Early receive interrupt 
2002:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_FBE : Fatal bus error interrupt 
2003:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_ET  : Early transmit interrupt 
2004:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RWT : Receive watchdog timeout interrupt 
2005:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RPS : Receive process stopped interrupt 
2006:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RBU : Receive buffer unavailable interrupt 
2007:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_R   : Receive interrupt 
2008:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TU  : Underflow interrupt 
2009:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_RO  : Overflow interrupt 
2010:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TJT : Transmit jabber timeout interrupt 
2011:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TBU : Transmit buffer unavailable interrupt 
2012:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_TPS : Transmit process stopped interrupt 
2013:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_IT_T   : Transmit interrupt
2014:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified ETHERNET DMA interrupts.
2015:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
2016:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2017:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2018:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMAITConfig(uint32_t ETH_DMA_IT, FunctionalState NewState)
2019:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4435              		.loc 1 2019 0
 4436              		.cfi_startproc
 4437              		@ args = 0, pretend = 0, frame = 8
 4438              		@ frame_needed = 1, uses_anonymous_args = 0
 4439              		@ link register save eliminated.
 4440 0000 80B4     		push	{r7}
 4441              		.cfi_def_cfa_offset 4
 4442              		.cfi_offset 7, -4
 4443 0002 83B0     		sub	sp, sp, #12
 4444              		.cfi_def_cfa_offset 16
 4445 0004 00AF     		add	r7, sp, #0
 4446              		.cfi_def_cfa_register 7
 4447 0006 7860     		str	r0, [r7, #4]
 4448 0008 0B46     		mov	r3, r1
 4449 000a FB70     		strb	r3, [r7, #3]
2020:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2021:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMA_IT(ETH_DMA_IT));
2022:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));  
2023:../STM32_ETH_Driver/src/stm32_eth.c ****   
2024:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 4450              		.loc 1 2024 0
 4451 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4452 000e 002B     		cmp	r3, #0
 4453 0010 0CD0     		beq	.L259
2025:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2026:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the selected ETHERNET DMA interrupts */
2027:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMAIER |= ETH_DMA_IT;
 4454              		.loc 1 2027 0
 4455 0012 0F49     		ldr	r1, .L261
 4456 0014 0E4B     		ldr	r3, .L261
 4457 0016 03F58053 		add	r3, r3, #4096
 4458 001a 1C33     		adds	r3, r3, #28
 4459 001c 1A68     		ldr	r2, [r3]
 4460 001e 7B68     		ldr	r3, [r7, #4]
 4461 0020 1A43     		orrs	r2, r2, r3
 4462 0022 01F58053 		add	r3, r1, #4096
 4463 0026 1C33     		adds	r3, r3, #28
 4464 0028 1A60     		str	r2, [r3]
 4465 002a 0CE0     		b	.L258
 4466              	.L259:
2028:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2029:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2030:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2031:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the selected ETHERNET DMA interrupts */
2032:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMAIER &=(~(uint32_t)ETH_DMA_IT);
 4467              		.loc 1 2032 0
 4468 002c 0849     		ldr	r1, .L261
 4469 002e 084B     		ldr	r3, .L261
 4470 0030 03F58053 		add	r3, r3, #4096
 4471 0034 1C33     		adds	r3, r3, #28
 4472 0036 1A68     		ldr	r2, [r3]
 4473 0038 7B68     		ldr	r3, [r7, #4]
 4474 003a DB43     		mvns	r3, r3
 4475 003c 1A40     		ands	r2, r2, r3
 4476 003e 01F58053 		add	r3, r1, #4096
 4477 0042 1C33     		adds	r3, r3, #28
 4478 0044 1A60     		str	r2, [r3]
 4479              	.L258:
2033:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2034:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4480              		.loc 1 2034 0
 4481 0046 0C37     		adds	r7, r7, #12
 4482              		.cfi_def_cfa_offset 4
 4483 0048 BD46     		mov	sp, r7
 4484              		.cfi_def_cfa_register 13
 4485              		@ sp needed
 4486 004a 5DF8047B 		ldr	r7, [sp], #4
 4487              		.cfi_restore 7
 4488              		.cfi_def_cfa_offset 0
 4489 004e 7047     		bx	lr
 4490              	.L262:
 4491              		.align	2
 4492              	.L261:
 4493 0050 00800240 		.word	1073905664
 4494              		.cfi_endproc
 4495              	.LFE88:
 4497              		.section	.text.ETH_GetDMAOverflowStatus,"ax",%progbits
 4498              		.align	2
 4499              		.global	ETH_GetDMAOverflowStatus
 4500              		.thumb
 4501              		.thumb_func
 4503              	ETH_GetDMAOverflowStatus:
 4504              	.LFB89:
2035:../STM32_ETH_Driver/src/stm32_eth.c **** 
2036:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2037:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the specified ETHERNET DMA overflow flag is set or not.
2038:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_DMA_Overflow: specifies the DMA overflow flag to check.
2039:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
2040:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_Overflow_RxFIFOCounter : Overflow for FIFO Overflow Counter
2041:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_DMA_Overflow_MissedFrameCounter : Overflow for Missed Frame Counter
2042:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of ETHERNET DMA overflow Flag (SET or RESET).
2043:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2044:../STM32_ETH_Driver/src/stm32_eth.c **** FlagStatus ETH_GetDMAOverflowStatus(uint32_t ETH_DMA_Overflow)
2045:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4505              		.loc 1 2045 0
 4506              		.cfi_startproc
 4507              		@ args = 0, pretend = 0, frame = 16
 4508              		@ frame_needed = 1, uses_anonymous_args = 0
 4509              		@ link register save eliminated.
 4510 0000 80B4     		push	{r7}
 4511              		.cfi_def_cfa_offset 4
 4512              		.cfi_offset 7, -4
 4513 0002 85B0     		sub	sp, sp, #20
 4514              		.cfi_def_cfa_offset 24
 4515 0004 00AF     		add	r7, sp, #0
 4516              		.cfi_def_cfa_register 7
 4517 0006 7860     		str	r0, [r7, #4]
2046:../STM32_ETH_Driver/src/stm32_eth.c ****   FlagStatus bitstatus = RESET;
 4518              		.loc 1 2046 0
 4519 0008 0023     		movs	r3, #0
 4520 000a FB73     		strb	r3, [r7, #15]
2047:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2048:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_DMA_GET_OVERFLOW(ETH_DMA_Overflow));
2049:../STM32_ETH_Driver/src/stm32_eth.c ****   
2050:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->DMAMFBOCR & ETH_DMA_Overflow) != (uint32_t)RESET)
 4521              		.loc 1 2050 0
 4522 000c 094B     		ldr	r3, .L267
 4523 000e 03F58153 		add	r3, r3, #4128
 4524 0012 1A68     		ldr	r2, [r3]
 4525 0014 7B68     		ldr	r3, [r7, #4]
 4526 0016 1340     		ands	r3, r3, r2
 4527 0018 002B     		cmp	r3, #0
 4528 001a 02D0     		beq	.L264
2051:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2052:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 4529              		.loc 1 2052 0
 4530 001c 0123     		movs	r3, #1
 4531 001e FB73     		strb	r3, [r7, #15]
 4532 0020 01E0     		b	.L265
 4533              	.L264:
2053:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2054:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2055:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2056:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 4534              		.loc 1 2056 0
 4535 0022 0023     		movs	r3, #0
 4536 0024 FB73     		strb	r3, [r7, #15]
 4537              	.L265:
2057:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2058:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 4538              		.loc 1 2058 0
 4539 0026 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2059:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4540              		.loc 1 2059 0
 4541 0028 1846     		mov	r0, r3
 4542 002a 1437     		adds	r7, r7, #20
 4543              		.cfi_def_cfa_offset 4
 4544 002c BD46     		mov	sp, r7
 4545              		.cfi_def_cfa_register 13
 4546              		@ sp needed
 4547 002e 5DF8047B 		ldr	r7, [sp], #4
 4548              		.cfi_restore 7
 4549              		.cfi_def_cfa_offset 0
 4550 0032 7047     		bx	lr
 4551              	.L268:
 4552              		.align	2
 4553              	.L267:
 4554 0034 00800240 		.word	1073905664
 4555              		.cfi_endproc
 4556              	.LFE89:
 4558              		.section	.text.ETH_GetRxOverflowMissedFrameCounter,"ax",%progbits
 4559              		.align	2
 4560              		.global	ETH_GetRxOverflowMissedFrameCounter
 4561              		.thumb
 4562              		.thumb_func
 4564              	ETH_GetRxOverflowMissedFrameCounter:
 4565              	.LFB90:
2060:../STM32_ETH_Driver/src/stm32_eth.c **** 
2061:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2062:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Get the ETHERNET DMA Rx Overflow Missed Frame Counter value.
2063:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2064:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The value of Rx overflow Missed Frame Counter.
2065:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2066:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetRxOverflowMissedFrameCounter(void)
2067:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4566              		.loc 1 2067 0
 4567              		.cfi_startproc
 4568              		@ args = 0, pretend = 0, frame = 0
 4569              		@ frame_needed = 1, uses_anonymous_args = 0
 4570              		@ link register save eliminated.
 4571 0000 80B4     		push	{r7}
 4572              		.cfi_def_cfa_offset 4
 4573              		.cfi_offset 7, -4
 4574 0002 00AF     		add	r7, sp, #0
 4575              		.cfi_def_cfa_register 7
2068:../STM32_ETH_Driver/src/stm32_eth.c ****   return ((uint32_t)((ETH->DMAMFBOCR & ETH_DMAMFBOCR_MFA)>>ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTER
 4576              		.loc 1 2068 0
 4577 0004 054B     		ldr	r3, .L271
 4578 0006 03F58153 		add	r3, r3, #4128
 4579 000a 1A68     		ldr	r2, [r3]
 4580 000c 044B     		ldr	r3, .L271+4
 4581 000e 1340     		ands	r3, r3, r2
 4582 0010 5B0C     		lsrs	r3, r3, #17
2069:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4583              		.loc 1 2069 0
 4584 0012 1846     		mov	r0, r3
 4585 0014 BD46     		mov	sp, r7
 4586              		.cfi_def_cfa_register 13
 4587              		@ sp needed
 4588 0016 5DF8047B 		ldr	r7, [sp], #4
 4589              		.cfi_restore 7
 4590              		.cfi_def_cfa_offset 0
 4591 001a 7047     		bx	lr
 4592              	.L272:
 4593              		.align	2
 4594              	.L271:
 4595 001c 00800240 		.word	1073905664
 4596 0020 0000FE0F 		.word	268304384
 4597              		.cfi_endproc
 4598              	.LFE90:
 4600              		.section	.text.ETH_GetBufferUnavailableMissedFrameCounter,"ax",%progbits
 4601              		.align	2
 4602              		.global	ETH_GetBufferUnavailableMissedFrameCounter
 4603              		.thumb
 4604              		.thumb_func
 4606              	ETH_GetBufferUnavailableMissedFrameCounter:
 4607              	.LFB91:
2070:../STM32_ETH_Driver/src/stm32_eth.c **** 
2071:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2072:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Get the ETHERNET DMA Buffer Unavailable Missed Frame Counter value.
2073:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2074:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The value of Buffer unavailable Missed Frame Counter.
2075:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2076:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetBufferUnavailableMissedFrameCounter(void)
2077:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4608              		.loc 1 2077 0
 4609              		.cfi_startproc
 4610              		@ args = 0, pretend = 0, frame = 0
 4611              		@ frame_needed = 1, uses_anonymous_args = 0
 4612              		@ link register save eliminated.
 4613 0000 80B4     		push	{r7}
 4614              		.cfi_def_cfa_offset 4
 4615              		.cfi_offset 7, -4
 4616 0002 00AF     		add	r7, sp, #0
 4617              		.cfi_def_cfa_register 7
2078:../STM32_ETH_Driver/src/stm32_eth.c ****   return ((uint32_t)(ETH->DMAMFBOCR) & ETH_DMAMFBOCR_MFC);
 4618              		.loc 1 2078 0
 4619 0004 044B     		ldr	r3, .L275
 4620 0006 03F58153 		add	r3, r3, #4128
 4621 000a 1B68     		ldr	r3, [r3]
 4622 000c 9BB2     		uxth	r3, r3
2079:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4623              		.loc 1 2079 0
 4624 000e 1846     		mov	r0, r3
 4625 0010 BD46     		mov	sp, r7
 4626              		.cfi_def_cfa_register 13
 4627              		@ sp needed
 4628 0012 5DF8047B 		ldr	r7, [sp], #4
 4629              		.cfi_restore 7
 4630              		.cfi_def_cfa_offset 0
 4631 0016 7047     		bx	lr
 4632              	.L276:
 4633              		.align	2
 4634              	.L275:
 4635 0018 00800240 		.word	1073905664
 4636              		.cfi_endproc
 4637              	.LFE91:
 4639              		.section	.text.ETH_GetCurrentTxDescStartAddress,"ax",%progbits
 4640              		.align	2
 4641              		.global	ETH_GetCurrentTxDescStartAddress
 4642              		.thumb
 4643              		.thumb_func
 4645              	ETH_GetCurrentTxDescStartAddress:
 4646              	.LFB92:
2080:../STM32_ETH_Driver/src/stm32_eth.c **** 
2081:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2082:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Get the ETHERNET DMA DMACHTDR register value.
2083:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2084:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The value of the current Tx desc start address.
2085:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2086:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetCurrentTxDescStartAddress(void)
2087:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4647              		.loc 1 2087 0
 4648              		.cfi_startproc
 4649              		@ args = 0, pretend = 0, frame = 0
 4650              		@ frame_needed = 1, uses_anonymous_args = 0
 4651              		@ link register save eliminated.
 4652 0000 80B4     		push	{r7}
 4653              		.cfi_def_cfa_offset 4
 4654              		.cfi_offset 7, -4
 4655 0002 00AF     		add	r7, sp, #0
 4656              		.cfi_def_cfa_register 7
2088:../STM32_ETH_Driver/src/stm32_eth.c ****   return ((uint32_t)(ETH->DMACHTDR));
 4657              		.loc 1 2088 0
 4658 0004 044B     		ldr	r3, .L279
 4659 0006 03F58253 		add	r3, r3, #4160
 4660 000a 0833     		adds	r3, r3, #8
 4661 000c 1B68     		ldr	r3, [r3]
2089:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4662              		.loc 1 2089 0
 4663 000e 1846     		mov	r0, r3
 4664 0010 BD46     		mov	sp, r7
 4665              		.cfi_def_cfa_register 13
 4666              		@ sp needed
 4667 0012 5DF8047B 		ldr	r7, [sp], #4
 4668              		.cfi_restore 7
 4669              		.cfi_def_cfa_offset 0
 4670 0016 7047     		bx	lr
 4671              	.L280:
 4672              		.align	2
 4673              	.L279:
 4674 0018 00800240 		.word	1073905664
 4675              		.cfi_endproc
 4676              	.LFE92:
 4678              		.section	.text.ETH_GetCurrentRxDescStartAddress,"ax",%progbits
 4679              		.align	2
 4680              		.global	ETH_GetCurrentRxDescStartAddress
 4681              		.thumb
 4682              		.thumb_func
 4684              	ETH_GetCurrentRxDescStartAddress:
 4685              	.LFB93:
2090:../STM32_ETH_Driver/src/stm32_eth.c **** 
2091:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2092:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Get the ETHERNET DMA DMACHRDR register value.
2093:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2094:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The value of the current Rx desc start address.
2095:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2096:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetCurrentRxDescStartAddress(void)
2097:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4686              		.loc 1 2097 0
 4687              		.cfi_startproc
 4688              		@ args = 0, pretend = 0, frame = 0
 4689              		@ frame_needed = 1, uses_anonymous_args = 0
 4690              		@ link register save eliminated.
 4691 0000 80B4     		push	{r7}
 4692              		.cfi_def_cfa_offset 4
 4693              		.cfi_offset 7, -4
 4694 0002 00AF     		add	r7, sp, #0
 4695              		.cfi_def_cfa_register 7
2098:../STM32_ETH_Driver/src/stm32_eth.c ****   return ((uint32_t)(ETH->DMACHRDR));
 4696              		.loc 1 2098 0
 4697 0004 044B     		ldr	r3, .L283
 4698 0006 03F58253 		add	r3, r3, #4160
 4699 000a 0C33     		adds	r3, r3, #12
 4700 000c 1B68     		ldr	r3, [r3]
2099:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4701              		.loc 1 2099 0
 4702 000e 1846     		mov	r0, r3
 4703 0010 BD46     		mov	sp, r7
 4704              		.cfi_def_cfa_register 13
 4705              		@ sp needed
 4706 0012 5DF8047B 		ldr	r7, [sp], #4
 4707              		.cfi_restore 7
 4708              		.cfi_def_cfa_offset 0
 4709 0016 7047     		bx	lr
 4710              	.L284:
 4711              		.align	2
 4712              	.L283:
 4713 0018 00800240 		.word	1073905664
 4714              		.cfi_endproc
 4715              	.LFE93:
 4717              		.section	.text.ETH_GetCurrentTxBufferAddress,"ax",%progbits
 4718              		.align	2
 4719              		.global	ETH_GetCurrentTxBufferAddress
 4720              		.thumb
 4721              		.thumb_func
 4723              	ETH_GetCurrentTxBufferAddress:
 4724              	.LFB94:
2100:../STM32_ETH_Driver/src/stm32_eth.c **** 
2101:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2102:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Get the ETHERNET DMA DMACHTBAR register value.
2103:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2104:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The value of the current Tx buffer address.
2105:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2106:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetCurrentTxBufferAddress(void)
2107:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4725              		.loc 1 2107 0
 4726              		.cfi_startproc
 4727              		@ args = 0, pretend = 0, frame = 0
 4728              		@ frame_needed = 1, uses_anonymous_args = 0
 4729              		@ link register save eliminated.
 4730 0000 80B4     		push	{r7}
 4731              		.cfi_def_cfa_offset 4
 4732              		.cfi_offset 7, -4
 4733 0002 00AF     		add	r7, sp, #0
 4734              		.cfi_def_cfa_register 7
2108:../STM32_ETH_Driver/src/stm32_eth.c ****   return ((uint32_t)(ETH->DMACHTBAR));
 4735              		.loc 1 2108 0
 4736 0004 044B     		ldr	r3, .L287
 4737 0006 03F58253 		add	r3, r3, #4160
 4738 000a 1033     		adds	r3, r3, #16
 4739 000c 1B68     		ldr	r3, [r3]
2109:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4740              		.loc 1 2109 0
 4741 000e 1846     		mov	r0, r3
 4742 0010 BD46     		mov	sp, r7
 4743              		.cfi_def_cfa_register 13
 4744              		@ sp needed
 4745 0012 5DF8047B 		ldr	r7, [sp], #4
 4746              		.cfi_restore 7
 4747              		.cfi_def_cfa_offset 0
 4748 0016 7047     		bx	lr
 4749              	.L288:
 4750              		.align	2
 4751              	.L287:
 4752 0018 00800240 		.word	1073905664
 4753              		.cfi_endproc
 4754              	.LFE94:
 4756              		.section	.text.ETH_GetCurrentRxBufferAddress,"ax",%progbits
 4757              		.align	2
 4758              		.global	ETH_GetCurrentRxBufferAddress
 4759              		.thumb
 4760              		.thumb_func
 4762              	ETH_GetCurrentRxBufferAddress:
 4763              	.LFB95:
2110:../STM32_ETH_Driver/src/stm32_eth.c **** 
2111:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2112:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Get the ETHERNET DMA DMACHRBAR register value.
2113:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2114:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The value of the current Rx buffer address.
2115:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2116:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetCurrentRxBufferAddress(void)
2117:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4764              		.loc 1 2117 0
 4765              		.cfi_startproc
 4766              		@ args = 0, pretend = 0, frame = 0
 4767              		@ frame_needed = 1, uses_anonymous_args = 0
 4768              		@ link register save eliminated.
 4769 0000 80B4     		push	{r7}
 4770              		.cfi_def_cfa_offset 4
 4771              		.cfi_offset 7, -4
 4772 0002 00AF     		add	r7, sp, #0
 4773              		.cfi_def_cfa_register 7
2118:../STM32_ETH_Driver/src/stm32_eth.c ****   return ((uint32_t)(ETH->DMACHRBAR));
 4774              		.loc 1 2118 0
 4775 0004 044B     		ldr	r3, .L291
 4776 0006 03F58253 		add	r3, r3, #4160
 4777 000a 1433     		adds	r3, r3, #20
 4778 000c 1B68     		ldr	r3, [r3]
2119:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4779              		.loc 1 2119 0
 4780 000e 1846     		mov	r0, r3
 4781 0010 BD46     		mov	sp, r7
 4782              		.cfi_def_cfa_register 13
 4783              		@ sp needed
 4784 0012 5DF8047B 		ldr	r7, [sp], #4
 4785              		.cfi_restore 7
 4786              		.cfi_def_cfa_offset 0
 4787 0016 7047     		bx	lr
 4788              	.L292:
 4789              		.align	2
 4790              	.L291:
 4791 0018 00800240 		.word	1073905664
 4792              		.cfi_endproc
 4793              	.LFE95:
 4795              		.section	.text.ETH_ResumeDMATransmission,"ax",%progbits
 4796              		.align	2
 4797              		.global	ETH_ResumeDMATransmission
 4798              		.thumb
 4799              		.thumb_func
 4801              	ETH_ResumeDMATransmission:
 4802              	.LFB96:
2120:../STM32_ETH_Driver/src/stm32_eth.c **** 
2121:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2122:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Resumes the DMA Transmission by writing to the DmaTxPollDemand register
2123:../STM32_ETH_Driver/src/stm32_eth.c ****   *   (the data written could be anything). This forces  the DMA to resume transmission.
2124:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2125:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None.
2126:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2127:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_ResumeDMATransmission(void)
2128:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4803              		.loc 1 2128 0
 4804              		.cfi_startproc
 4805              		@ args = 0, pretend = 0, frame = 0
 4806              		@ frame_needed = 1, uses_anonymous_args = 0
 4807              		@ link register save eliminated.
 4808 0000 80B4     		push	{r7}
 4809              		.cfi_def_cfa_offset 4
 4810              		.cfi_offset 7, -4
 4811 0002 00AF     		add	r7, sp, #0
 4812              		.cfi_def_cfa_register 7
2129:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMATPDR = 0;
 4813              		.loc 1 2129 0
 4814 0004 044B     		ldr	r3, .L294
 4815 0006 03F58053 		add	r3, r3, #4096
 4816 000a 0433     		adds	r3, r3, #4
 4817 000c 0022     		movs	r2, #0
 4818 000e 1A60     		str	r2, [r3]
2130:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4819              		.loc 1 2130 0
 4820 0010 BD46     		mov	sp, r7
 4821              		.cfi_def_cfa_register 13
 4822              		@ sp needed
 4823 0012 5DF8047B 		ldr	r7, [sp], #4
 4824              		.cfi_restore 7
 4825              		.cfi_def_cfa_offset 0
 4826 0016 7047     		bx	lr
 4827              	.L295:
 4828              		.align	2
 4829              	.L294:
 4830 0018 00800240 		.word	1073905664
 4831              		.cfi_endproc
 4832              	.LFE96:
 4834              		.section	.text.ETH_ResumeDMAReception,"ax",%progbits
 4835              		.align	2
 4836              		.global	ETH_ResumeDMAReception
 4837              		.thumb
 4838              		.thumb_func
 4840              	ETH_ResumeDMAReception:
 4841              	.LFB97:
2131:../STM32_ETH_Driver/src/stm32_eth.c **** 
2132:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2133:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Resumes the DMA Transmission by writing to the DmaRxPollDemand register
2134:../STM32_ETH_Driver/src/stm32_eth.c ****   *   (the data written could be anything). This forces the DMA to resume reception.
2135:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2136:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None.
2137:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2138:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_ResumeDMAReception(void)
2139:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4842              		.loc 1 2139 0
 4843              		.cfi_startproc
 4844              		@ args = 0, pretend = 0, frame = 0
 4845              		@ frame_needed = 1, uses_anonymous_args = 0
 4846              		@ link register save eliminated.
 4847 0000 80B4     		push	{r7}
 4848              		.cfi_def_cfa_offset 4
 4849              		.cfi_offset 7, -4
 4850 0002 00AF     		add	r7, sp, #0
 4851              		.cfi_def_cfa_register 7
2140:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMARPDR = 0;
 4852              		.loc 1 2140 0
 4853 0004 044B     		ldr	r3, .L297
 4854 0006 03F58053 		add	r3, r3, #4096
 4855 000a 0833     		adds	r3, r3, #8
 4856 000c 0022     		movs	r2, #0
 4857 000e 1A60     		str	r2, [r3]
2141:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4858              		.loc 1 2141 0
 4859 0010 BD46     		mov	sp, r7
 4860              		.cfi_def_cfa_register 13
 4861              		@ sp needed
 4862 0012 5DF8047B 		ldr	r7, [sp], #4
 4863              		.cfi_restore 7
 4864              		.cfi_def_cfa_offset 0
 4865 0016 7047     		bx	lr
 4866              	.L298:
 4867              		.align	2
 4868              	.L297:
 4869 0018 00800240 		.word	1073905664
 4870              		.cfi_endproc
 4871              	.LFE97:
 4873              		.section	.text.ETH_ResetWakeUpFrameFilterRegisterPointer,"ax",%progbits
 4874              		.align	2
 4875              		.global	ETH_ResetWakeUpFrameFilterRegisterPointer
 4876              		.thumb
 4877              		.thumb_func
 4879              	ETH_ResetWakeUpFrameFilterRegisterPointer:
 4880              	.LFB98:
2142:../STM32_ETH_Driver/src/stm32_eth.c **** 
2143:../STM32_ETH_Driver/src/stm32_eth.c **** /*---------------------------------  PMT  ------------------------------------*/
2144:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2145:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Reset Wakeup frame filter register pointer.
2146:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2147:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2148:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2149:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_ResetWakeUpFrameFilterRegisterPointer(void)
2150:../STM32_ETH_Driver/src/stm32_eth.c **** {  
 4881              		.loc 1 2150 0
 4882              		.cfi_startproc
 4883              		@ args = 0, pretend = 0, frame = 0
 4884              		@ frame_needed = 1, uses_anonymous_args = 0
 4885              		@ link register save eliminated.
 4886 0000 80B4     		push	{r7}
 4887              		.cfi_def_cfa_offset 4
 4888              		.cfi_offset 7, -4
 4889 0002 00AF     		add	r7, sp, #0
 4890              		.cfi_def_cfa_register 7
2151:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Resets the Remote Wake-up Frame Filter register pointer to 0x0000 */
2152:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MACPMTCSR |= ETH_MACPMTCSR_WFFRPR;  
 4891              		.loc 1 2152 0
 4892 0004 044A     		ldr	r2, .L300
 4893 0006 044B     		ldr	r3, .L300
 4894 0008 DB6A     		ldr	r3, [r3, #44]
 4895 000a 43F00043 		orr	r3, r3, #-2147483648
 4896 000e D362     		str	r3, [r2, #44]
2153:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4897              		.loc 1 2153 0
 4898 0010 BD46     		mov	sp, r7
 4899              		.cfi_def_cfa_register 13
 4900              		@ sp needed
 4901 0012 5DF8047B 		ldr	r7, [sp], #4
 4902              		.cfi_restore 7
 4903              		.cfi_def_cfa_offset 0
 4904 0016 7047     		bx	lr
 4905              	.L301:
 4906              		.align	2
 4907              	.L300:
 4908 0018 00800240 		.word	1073905664
 4909              		.cfi_endproc
 4910              	.LFE98:
 4912              		.section	.text.ETH_SetWakeUpFrameFilterRegister,"ax",%progbits
 4913              		.align	2
 4914              		.global	ETH_SetWakeUpFrameFilterRegister
 4915              		.thumb
 4916              		.thumb_func
 4918              	ETH_SetWakeUpFrameFilterRegister:
 4919              	.LFB99:
2154:../STM32_ETH_Driver/src/stm32_eth.c **** 
2155:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2156:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Populates the remote wakeup frame registers.
2157:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  Buffer: Pointer on remote WakeUp Frame Filter Register buffer data (8 words).
2158:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2159:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2160:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_SetWakeUpFrameFilterRegister(uint32_t *Buffer)
2161:../STM32_ETH_Driver/src/stm32_eth.c **** {
 4920              		.loc 1 2161 0
 4921              		.cfi_startproc
 4922              		@ args = 0, pretend = 0, frame = 16
 4923              		@ frame_needed = 1, uses_anonymous_args = 0
 4924              		@ link register save eliminated.
 4925 0000 80B4     		push	{r7}
 4926              		.cfi_def_cfa_offset 4
 4927              		.cfi_offset 7, -4
 4928 0002 85B0     		sub	sp, sp, #20
 4929              		.cfi_def_cfa_offset 24
 4930 0004 00AF     		add	r7, sp, #0
 4931              		.cfi_def_cfa_register 7
 4932 0006 7860     		str	r0, [r7, #4]
2162:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t i = 0;
 4933              		.loc 1 2162 0
 4934 0008 0023     		movs	r3, #0
 4935 000a FB60     		str	r3, [r7, #12]
2163:../STM32_ETH_Driver/src/stm32_eth.c ****   
2164:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Fill Remote Wake-up Frame Filter register with Buffer data */
2165:../STM32_ETH_Driver/src/stm32_eth.c ****   for(i =0; i<ETH_WAKEUP_REGISTER_LENGTH; i++)
 4936              		.loc 1 2165 0
 4937 000c 0023     		movs	r3, #0
 4938 000e FB60     		str	r3, [r7, #12]
 4939 0010 09E0     		b	.L303
 4940              	.L304:
2166:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2167:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Write each time to the same register */ 
2168:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACRWUFFR = Buffer[i];
 4941              		.loc 1 2168 0 discriminator 3
 4942 0012 0949     		ldr	r1, .L305
 4943 0014 FB68     		ldr	r3, [r7, #12]
 4944 0016 9B00     		lsls	r3, r3, #2
 4945 0018 7A68     		ldr	r2, [r7, #4]
 4946 001a 1344     		add	r3, r3, r2
 4947 001c 1B68     		ldr	r3, [r3]
 4948 001e 8B62     		str	r3, [r1, #40]
2165:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 4949              		.loc 1 2165 0 discriminator 3
 4950 0020 FB68     		ldr	r3, [r7, #12]
 4951 0022 0133     		adds	r3, r3, #1
 4952 0024 FB60     		str	r3, [r7, #12]
 4953              	.L303:
2165:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 4954              		.loc 1 2165 0 is_stmt 0 discriminator 1
 4955 0026 FB68     		ldr	r3, [r7, #12]
 4956 0028 072B     		cmp	r3, #7
 4957 002a F2D9     		bls	.L304
2169:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2170:../STM32_ETH_Driver/src/stm32_eth.c **** }
 4958              		.loc 1 2170 0 is_stmt 1
 4959 002c 1437     		adds	r7, r7, #20
 4960              		.cfi_def_cfa_offset 4
 4961 002e BD46     		mov	sp, r7
 4962              		.cfi_def_cfa_register 13
 4963              		@ sp needed
 4964 0030 5DF8047B 		ldr	r7, [sp], #4
 4965              		.cfi_restore 7
 4966              		.cfi_def_cfa_offset 0
 4967 0034 7047     		bx	lr
 4968              	.L306:
 4969 0036 00BF     		.align	2
 4970              	.L305:
 4971 0038 00800240 		.word	1073905664
 4972              		.cfi_endproc
 4973              	.LFE99:
 4975              		.section	.text.ETH_GlobalUnicastWakeUpCmd,"ax",%progbits
 4976              		.align	2
 4977              		.global	ETH_GlobalUnicastWakeUpCmd
 4978              		.thumb
 4979              		.thumb_func
 4981              	ETH_GlobalUnicastWakeUpCmd:
 4982              	.LFB100:
2171:../STM32_ETH_Driver/src/stm32_eth.c **** 
2172:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2173:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables any unicast packet filtered by the MAC address
2174:../STM32_ETH_Driver/src/stm32_eth.c ****   *   recognition to be a wake-up frame.
2175:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the MAC Global Unicast Wake-Up.
2176:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
2177:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2178:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2179:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_GlobalUnicastWakeUpCmd(FunctionalState NewState)
2180:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 4983              		.loc 1 2180 0
 4984              		.cfi_startproc
 4985              		@ args = 0, pretend = 0, frame = 8
 4986              		@ frame_needed = 1, uses_anonymous_args = 0
 4987              		@ link register save eliminated.
 4988 0000 80B4     		push	{r7}
 4989              		.cfi_def_cfa_offset 4
 4990              		.cfi_offset 7, -4
 4991 0002 83B0     		sub	sp, sp, #12
 4992              		.cfi_def_cfa_offset 16
 4993 0004 00AF     		add	r7, sp, #0
 4994              		.cfi_def_cfa_register 7
 4995 0006 0346     		mov	r3, r0
 4996 0008 FB71     		strb	r3, [r7, #7]
2181:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2182:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2183:../STM32_ETH_Driver/src/stm32_eth.c ****   
2184:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 4997              		.loc 1 2184 0
 4998 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4999 000c 002B     		cmp	r3, #0
 5000 000e 06D0     		beq	.L308
2185:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2186:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the MAC Global Unicast Wake-Up */
2187:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACPMTCSR |= ETH_MACPMTCSR_GU;  
 5001              		.loc 1 2187 0
 5002 0010 084A     		ldr	r2, .L310
 5003 0012 084B     		ldr	r3, .L310
 5004 0014 DB6A     		ldr	r3, [r3, #44]
 5005 0016 43F40073 		orr	r3, r3, #512
 5006 001a D362     		str	r3, [r2, #44]
 5007 001c 05E0     		b	.L307
 5008              	.L308:
2188:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2189:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2190:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2191:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the MAC Global Unicast Wake-Up */ 
2192:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACPMTCSR &= ~ETH_MACPMTCSR_GU;
 5009              		.loc 1 2192 0
 5010 001e 054A     		ldr	r2, .L310
 5011 0020 044B     		ldr	r3, .L310
 5012 0022 DB6A     		ldr	r3, [r3, #44]
 5013 0024 23F40073 		bic	r3, r3, #512
 5014 0028 D362     		str	r3, [r2, #44]
 5015              	.L307:
2193:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2194:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5016              		.loc 1 2194 0
 5017 002a 0C37     		adds	r7, r7, #12
 5018              		.cfi_def_cfa_offset 4
 5019 002c BD46     		mov	sp, r7
 5020              		.cfi_def_cfa_register 13
 5021              		@ sp needed
 5022 002e 5DF8047B 		ldr	r7, [sp], #4
 5023              		.cfi_restore 7
 5024              		.cfi_def_cfa_offset 0
 5025 0032 7047     		bx	lr
 5026              	.L311:
 5027              		.align	2
 5028              	.L310:
 5029 0034 00800240 		.word	1073905664
 5030              		.cfi_endproc
 5031              	.LFE100:
 5033              		.section	.text.ETH_GetPMTFlagStatus,"ax",%progbits
 5034              		.align	2
 5035              		.global	ETH_GetPMTFlagStatus
 5036              		.thumb
 5037              		.thumb_func
 5039              	ETH_GetPMTFlagStatus:
 5040              	.LFB101:
2195:../STM32_ETH_Driver/src/stm32_eth.c **** 
2196:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2197:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the specified ETHERNET PMT flag is set or not.
2198:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_PMT_FLAG: specifies the flag to check.
2199:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
2200:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PMT_FLAG_WUFFRPR : Wake-Up Frame Filter Register Poniter Reset 
2201:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PMT_FLAG_WUFR    : Wake-Up Frame Received 
2202:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PMT_FLAG_MPR     : Magic Packet Received
2203:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of ETHERNET PMT Flag (SET or RESET).
2204:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2205:../STM32_ETH_Driver/src/stm32_eth.c **** FlagStatus ETH_GetPMTFlagStatus(uint32_t ETH_PMT_FLAG)
2206:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5041              		.loc 1 2206 0
 5042              		.cfi_startproc
 5043              		@ args = 0, pretend = 0, frame = 16
 5044              		@ frame_needed = 1, uses_anonymous_args = 0
 5045              		@ link register save eliminated.
 5046 0000 80B4     		push	{r7}
 5047              		.cfi_def_cfa_offset 4
 5048              		.cfi_offset 7, -4
 5049 0002 85B0     		sub	sp, sp, #20
 5050              		.cfi_def_cfa_offset 24
 5051 0004 00AF     		add	r7, sp, #0
 5052              		.cfi_def_cfa_register 7
 5053 0006 7860     		str	r0, [r7, #4]
2207:../STM32_ETH_Driver/src/stm32_eth.c ****   FlagStatus bitstatus = RESET;
 5054              		.loc 1 2207 0
 5055 0008 0023     		movs	r3, #0
 5056 000a FB73     		strb	r3, [r7, #15]
2208:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2209:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PMT_GET_FLAG(ETH_PMT_FLAG));
2210:../STM32_ETH_Driver/src/stm32_eth.c ****   
2211:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->MACPMTCSR & ETH_PMT_FLAG) != (uint32_t)RESET)
 5057              		.loc 1 2211 0
 5058 000c 084B     		ldr	r3, .L316
 5059 000e DA6A     		ldr	r2, [r3, #44]
 5060 0010 7B68     		ldr	r3, [r7, #4]
 5061 0012 1340     		ands	r3, r3, r2
 5062 0014 002B     		cmp	r3, #0
 5063 0016 02D0     		beq	.L313
2212:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2213:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 5064              		.loc 1 2213 0
 5065 0018 0123     		movs	r3, #1
 5066 001a FB73     		strb	r3, [r7, #15]
 5067 001c 01E0     		b	.L314
 5068              	.L313:
2214:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2215:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2216:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2217:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 5069              		.loc 1 2217 0
 5070 001e 0023     		movs	r3, #0
 5071 0020 FB73     		strb	r3, [r7, #15]
 5072              	.L314:
2218:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2219:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 5073              		.loc 1 2219 0
 5074 0022 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2220:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5075              		.loc 1 2220 0
 5076 0024 1846     		mov	r0, r3
 5077 0026 1437     		adds	r7, r7, #20
 5078              		.cfi_def_cfa_offset 4
 5079 0028 BD46     		mov	sp, r7
 5080              		.cfi_def_cfa_register 13
 5081              		@ sp needed
 5082 002a 5DF8047B 		ldr	r7, [sp], #4
 5083              		.cfi_restore 7
 5084              		.cfi_def_cfa_offset 0
 5085 002e 7047     		bx	lr
 5086              	.L317:
 5087              		.align	2
 5088              	.L316:
 5089 0030 00800240 		.word	1073905664
 5090              		.cfi_endproc
 5091              	.LFE101:
 5093              		.section	.text.ETH_WakeUpFrameDetectionCmd,"ax",%progbits
 5094              		.align	2
 5095              		.global	ETH_WakeUpFrameDetectionCmd
 5096              		.thumb
 5097              		.thumb_func
 5099              	ETH_WakeUpFrameDetectionCmd:
 5100              	.LFB102:
2221:../STM32_ETH_Driver/src/stm32_eth.c **** 
2222:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2223:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the MAC Wake-Up Frame Detection.
2224:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the MAC Wake-Up Frame Detection.
2225:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
2226:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2227:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2228:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_WakeUpFrameDetectionCmd(FunctionalState NewState)
2229:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 5101              		.loc 1 2229 0
 5102              		.cfi_startproc
 5103              		@ args = 0, pretend = 0, frame = 8
 5104              		@ frame_needed = 1, uses_anonymous_args = 0
 5105              		@ link register save eliminated.
 5106 0000 80B4     		push	{r7}
 5107              		.cfi_def_cfa_offset 4
 5108              		.cfi_offset 7, -4
 5109 0002 83B0     		sub	sp, sp, #12
 5110              		.cfi_def_cfa_offset 16
 5111 0004 00AF     		add	r7, sp, #0
 5112              		.cfi_def_cfa_register 7
 5113 0006 0346     		mov	r3, r0
 5114 0008 FB71     		strb	r3, [r7, #7]
2230:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2231:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2232:../STM32_ETH_Driver/src/stm32_eth.c ****   
2233:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 5115              		.loc 1 2233 0
 5116 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5117 000c 002B     		cmp	r3, #0
 5118 000e 06D0     		beq	.L319
2234:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2235:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the MAC Wake-Up Frame Detection */
2236:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACPMTCSR |= ETH_MACPMTCSR_WFE;  
 5119              		.loc 1 2236 0
 5120 0010 084A     		ldr	r2, .L321
 5121 0012 084B     		ldr	r3, .L321
 5122 0014 DB6A     		ldr	r3, [r3, #44]
 5123 0016 43F00403 		orr	r3, r3, #4
 5124 001a D362     		str	r3, [r2, #44]
 5125 001c 05E0     		b	.L318
 5126              	.L319:
2237:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2238:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2239:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2240:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the MAC Wake-Up Frame Detection */ 
2241:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACPMTCSR &= ~ETH_MACPMTCSR_WFE;
 5127              		.loc 1 2241 0
 5128 001e 054A     		ldr	r2, .L321
 5129 0020 044B     		ldr	r3, .L321
 5130 0022 DB6A     		ldr	r3, [r3, #44]
 5131 0024 23F00403 		bic	r3, r3, #4
 5132 0028 D362     		str	r3, [r2, #44]
 5133              	.L318:
2242:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2243:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5134              		.loc 1 2243 0
 5135 002a 0C37     		adds	r7, r7, #12
 5136              		.cfi_def_cfa_offset 4
 5137 002c BD46     		mov	sp, r7
 5138              		.cfi_def_cfa_register 13
 5139              		@ sp needed
 5140 002e 5DF8047B 		ldr	r7, [sp], #4
 5141              		.cfi_restore 7
 5142              		.cfi_def_cfa_offset 0
 5143 0032 7047     		bx	lr
 5144              	.L322:
 5145              		.align	2
 5146              	.L321:
 5147 0034 00800240 		.word	1073905664
 5148              		.cfi_endproc
 5149              	.LFE102:
 5151              		.section	.text.ETH_MagicPacketDetectionCmd,"ax",%progbits
 5152              		.align	2
 5153              		.global	ETH_MagicPacketDetectionCmd
 5154              		.thumb
 5155              		.thumb_func
 5157              	ETH_MagicPacketDetectionCmd:
 5158              	.LFB103:
2244:../STM32_ETH_Driver/src/stm32_eth.c **** 
2245:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2246:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the MAC Magic Packet Detection.
2247:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the MAC Magic Packet Detection.
2248:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
2249:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2250:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2251:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MagicPacketDetectionCmd(FunctionalState NewState)
2252:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 5159              		.loc 1 2252 0
 5160              		.cfi_startproc
 5161              		@ args = 0, pretend = 0, frame = 8
 5162              		@ frame_needed = 1, uses_anonymous_args = 0
 5163              		@ link register save eliminated.
 5164 0000 80B4     		push	{r7}
 5165              		.cfi_def_cfa_offset 4
 5166              		.cfi_offset 7, -4
 5167 0002 83B0     		sub	sp, sp, #12
 5168              		.cfi_def_cfa_offset 16
 5169 0004 00AF     		add	r7, sp, #0
 5170              		.cfi_def_cfa_register 7
 5171 0006 0346     		mov	r3, r0
 5172 0008 FB71     		strb	r3, [r7, #7]
2253:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2254:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2255:../STM32_ETH_Driver/src/stm32_eth.c ****   
2256:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 5173              		.loc 1 2256 0
 5174 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5175 000c 002B     		cmp	r3, #0
 5176 000e 06D0     		beq	.L324
2257:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2258:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the MAC Magic Packet Detection */
2259:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACPMTCSR |= ETH_MACPMTCSR_MPE;  
 5177              		.loc 1 2259 0
 5178 0010 084A     		ldr	r2, .L326
 5179 0012 084B     		ldr	r3, .L326
 5180 0014 DB6A     		ldr	r3, [r3, #44]
 5181 0016 43F00203 		orr	r3, r3, #2
 5182 001a D362     		str	r3, [r2, #44]
 5183 001c 05E0     		b	.L323
 5184              	.L324:
2260:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2261:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2262:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2263:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the MAC Magic Packet Detection */ 
2264:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACPMTCSR &= ~ETH_MACPMTCSR_MPE;
 5185              		.loc 1 2264 0
 5186 001e 054A     		ldr	r2, .L326
 5187 0020 044B     		ldr	r3, .L326
 5188 0022 DB6A     		ldr	r3, [r3, #44]
 5189 0024 23F00203 		bic	r3, r3, #2
 5190 0028 D362     		str	r3, [r2, #44]
 5191              	.L323:
2265:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2266:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5192              		.loc 1 2266 0
 5193 002a 0C37     		adds	r7, r7, #12
 5194              		.cfi_def_cfa_offset 4
 5195 002c BD46     		mov	sp, r7
 5196              		.cfi_def_cfa_register 13
 5197              		@ sp needed
 5198 002e 5DF8047B 		ldr	r7, [sp], #4
 5199              		.cfi_restore 7
 5200              		.cfi_def_cfa_offset 0
 5201 0032 7047     		bx	lr
 5202              	.L327:
 5203              		.align	2
 5204              	.L326:
 5205 0034 00800240 		.word	1073905664
 5206              		.cfi_endproc
 5207              	.LFE103:
 5209              		.section	.text.ETH_PowerDownCmd,"ax",%progbits
 5210              		.align	2
 5211              		.global	ETH_PowerDownCmd
 5212              		.thumb
 5213              		.thumb_func
 5215              	ETH_PowerDownCmd:
 5216              	.LFB104:
2267:../STM32_ETH_Driver/src/stm32_eth.c **** 
2268:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2269:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the MAC Power Down.
2270:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the MAC Power Down.
2271:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
2272:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2273:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2274:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_PowerDownCmd(FunctionalState NewState)
2275:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 5217              		.loc 1 2275 0
 5218              		.cfi_startproc
 5219              		@ args = 0, pretend = 0, frame = 8
 5220              		@ frame_needed = 1, uses_anonymous_args = 0
 5221              		@ link register save eliminated.
 5222 0000 80B4     		push	{r7}
 5223              		.cfi_def_cfa_offset 4
 5224              		.cfi_offset 7, -4
 5225 0002 83B0     		sub	sp, sp, #12
 5226              		.cfi_def_cfa_offset 16
 5227 0004 00AF     		add	r7, sp, #0
 5228              		.cfi_def_cfa_register 7
 5229 0006 0346     		mov	r3, r0
 5230 0008 FB71     		strb	r3, [r7, #7]
2276:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2277:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2278:../STM32_ETH_Driver/src/stm32_eth.c ****   
2279:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 5231              		.loc 1 2279 0
 5232 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5233 000c 002B     		cmp	r3, #0
 5234 000e 06D0     		beq	.L329
2280:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2281:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the MAC Power Down */
2282:../STM32_ETH_Driver/src/stm32_eth.c ****     /* This puts the MAC in power down mode */
2283:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACPMTCSR |= ETH_MACPMTCSR_PD;  
 5235              		.loc 1 2283 0
 5236 0010 084A     		ldr	r2, .L331
 5237 0012 084B     		ldr	r3, .L331
 5238 0014 DB6A     		ldr	r3, [r3, #44]
 5239 0016 43F00103 		orr	r3, r3, #1
 5240 001a D362     		str	r3, [r2, #44]
 5241 001c 05E0     		b	.L328
 5242              	.L329:
2284:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2285:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2286:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2287:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the MAC Power Down */ 
2288:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MACPMTCSR &= ~ETH_MACPMTCSR_PD;
 5243              		.loc 1 2288 0
 5244 001e 054A     		ldr	r2, .L331
 5245 0020 044B     		ldr	r3, .L331
 5246 0022 DB6A     		ldr	r3, [r3, #44]
 5247 0024 23F00103 		bic	r3, r3, #1
 5248 0028 D362     		str	r3, [r2, #44]
 5249              	.L328:
2289:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2290:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5250              		.loc 1 2290 0
 5251 002a 0C37     		adds	r7, r7, #12
 5252              		.cfi_def_cfa_offset 4
 5253 002c BD46     		mov	sp, r7
 5254              		.cfi_def_cfa_register 13
 5255              		@ sp needed
 5256 002e 5DF8047B 		ldr	r7, [sp], #4
 5257              		.cfi_restore 7
 5258              		.cfi_def_cfa_offset 0
 5259 0032 7047     		bx	lr
 5260              	.L332:
 5261              		.align	2
 5262              	.L331:
 5263 0034 00800240 		.word	1073905664
 5264              		.cfi_endproc
 5265              	.LFE104:
 5267              		.section	.text.ETH_MMCCounterFreezeCmd,"ax",%progbits
 5268              		.align	2
 5269              		.global	ETH_MMCCounterFreezeCmd
 5270              		.thumb
 5271              		.thumb_func
 5273              	ETH_MMCCounterFreezeCmd:
 5274              	.LFB105:
2291:../STM32_ETH_Driver/src/stm32_eth.c **** 
2292:../STM32_ETH_Driver/src/stm32_eth.c **** /*---------------------------------  MMC  ------------------------------------*/
2293:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2294:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the MMC Counter Freeze.
2295:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the MMC Counter Freeze.
2296:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
2297:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2298:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2299:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MMCCounterFreezeCmd(FunctionalState NewState)
2300:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5275              		.loc 1 2300 0
 5276              		.cfi_startproc
 5277              		@ args = 0, pretend = 0, frame = 8
 5278              		@ frame_needed = 1, uses_anonymous_args = 0
 5279              		@ link register save eliminated.
 5280 0000 80B4     		push	{r7}
 5281              		.cfi_def_cfa_offset 4
 5282              		.cfi_offset 7, -4
 5283 0002 83B0     		sub	sp, sp, #12
 5284              		.cfi_def_cfa_offset 16
 5285 0004 00AF     		add	r7, sp, #0
 5286              		.cfi_def_cfa_register 7
 5287 0006 0346     		mov	r3, r0
 5288 0008 FB71     		strb	r3, [r7, #7]
2301:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2302:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2303:../STM32_ETH_Driver/src/stm32_eth.c ****   
2304:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 5289              		.loc 1 2304 0
 5290 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5291 000c 002B     		cmp	r3, #0
 5292 000e 08D0     		beq	.L334
2305:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2306:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the MMC Counter Freeze */
2307:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MMCCR |= ETH_MMCCR_MCF;
 5293              		.loc 1 2307 0
 5294 0010 0A4A     		ldr	r2, .L336
 5295 0012 0A4B     		ldr	r3, .L336
 5296 0014 D3F80031 		ldr	r3, [r3, #256]
 5297 0018 43F00803 		orr	r3, r3, #8
 5298 001c C2F80031 		str	r3, [r2, #256]
 5299 0020 07E0     		b	.L333
 5300              	.L334:
2308:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2309:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2310:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2311:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the MMC Counter Freeze */
2312:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MMCCR &= ~ETH_MMCCR_MCF;
 5301              		.loc 1 2312 0
 5302 0022 064A     		ldr	r2, .L336
 5303 0024 054B     		ldr	r3, .L336
 5304 0026 D3F80031 		ldr	r3, [r3, #256]
 5305 002a 23F00803 		bic	r3, r3, #8
 5306 002e C2F80031 		str	r3, [r2, #256]
 5307              	.L333:
2313:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2314:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5308              		.loc 1 2314 0
 5309 0032 0C37     		adds	r7, r7, #12
 5310              		.cfi_def_cfa_offset 4
 5311 0034 BD46     		mov	sp, r7
 5312              		.cfi_def_cfa_register 13
 5313              		@ sp needed
 5314 0036 5DF8047B 		ldr	r7, [sp], #4
 5315              		.cfi_restore 7
 5316              		.cfi_def_cfa_offset 0
 5317 003a 7047     		bx	lr
 5318              	.L337:
 5319              		.align	2
 5320              	.L336:
 5321 003c 00800240 		.word	1073905664
 5322              		.cfi_endproc
 5323              	.LFE105:
 5325              		.section	.text.ETH_MMCResetOnReadCmd,"ax",%progbits
 5326              		.align	2
 5327              		.global	ETH_MMCResetOnReadCmd
 5328              		.thumb
 5329              		.thumb_func
 5331              	ETH_MMCResetOnReadCmd:
 5332              	.LFB106:
2315:../STM32_ETH_Driver/src/stm32_eth.c **** 
2316:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2317:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the MMC Reset On Read.
2318:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the MMC Reset On Read.
2319:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
2320:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2321:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2322:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MMCResetOnReadCmd(FunctionalState NewState)
2323:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5333              		.loc 1 2323 0
 5334              		.cfi_startproc
 5335              		@ args = 0, pretend = 0, frame = 8
 5336              		@ frame_needed = 1, uses_anonymous_args = 0
 5337              		@ link register save eliminated.
 5338 0000 80B4     		push	{r7}
 5339              		.cfi_def_cfa_offset 4
 5340              		.cfi_offset 7, -4
 5341 0002 83B0     		sub	sp, sp, #12
 5342              		.cfi_def_cfa_offset 16
 5343 0004 00AF     		add	r7, sp, #0
 5344              		.cfi_def_cfa_register 7
 5345 0006 0346     		mov	r3, r0
 5346 0008 FB71     		strb	r3, [r7, #7]
2324:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2325:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2326:../STM32_ETH_Driver/src/stm32_eth.c ****   
2327:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 5347              		.loc 1 2327 0
 5348 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5349 000c 002B     		cmp	r3, #0
 5350 000e 08D0     		beq	.L339
2328:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2329:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the MMC Counter reset on read */
2330:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MMCCR |= ETH_MMCCR_ROR; 
 5351              		.loc 1 2330 0
 5352 0010 0A4A     		ldr	r2, .L341
 5353 0012 0A4B     		ldr	r3, .L341
 5354 0014 D3F80031 		ldr	r3, [r3, #256]
 5355 0018 43F00403 		orr	r3, r3, #4
 5356 001c C2F80031 		str	r3, [r2, #256]
 5357 0020 07E0     		b	.L338
 5358              	.L339:
2331:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2332:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2333:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2334:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the MMC Counter reset on read */
2335:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MMCCR &= ~ETH_MMCCR_ROR;
 5359              		.loc 1 2335 0
 5360 0022 064A     		ldr	r2, .L341
 5361 0024 054B     		ldr	r3, .L341
 5362 0026 D3F80031 		ldr	r3, [r3, #256]
 5363 002a 23F00403 		bic	r3, r3, #4
 5364 002e C2F80031 		str	r3, [r2, #256]
 5365              	.L338:
2336:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2337:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5366              		.loc 1 2337 0
 5367 0032 0C37     		adds	r7, r7, #12
 5368              		.cfi_def_cfa_offset 4
 5369 0034 BD46     		mov	sp, r7
 5370              		.cfi_def_cfa_register 13
 5371              		@ sp needed
 5372 0036 5DF8047B 		ldr	r7, [sp], #4
 5373              		.cfi_restore 7
 5374              		.cfi_def_cfa_offset 0
 5375 003a 7047     		bx	lr
 5376              	.L342:
 5377              		.align	2
 5378              	.L341:
 5379 003c 00800240 		.word	1073905664
 5380              		.cfi_endproc
 5381              	.LFE106:
 5383              		.section	.text.ETH_MMCCounterRolloverCmd,"ax",%progbits
 5384              		.align	2
 5385              		.global	ETH_MMCCounterRolloverCmd
 5386              		.thumb
 5387              		.thumb_func
 5389              	ETH_MMCCounterRolloverCmd:
 5390              	.LFB107:
2338:../STM32_ETH_Driver/src/stm32_eth.c **** 
2339:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2340:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the MMC Counter Stop Rollover.
2341:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the MMC Counter Stop Rollover.
2342:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
2343:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2344:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2345:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MMCCounterRolloverCmd(FunctionalState NewState)
2346:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5391              		.loc 1 2346 0
 5392              		.cfi_startproc
 5393              		@ args = 0, pretend = 0, frame = 8
 5394              		@ frame_needed = 1, uses_anonymous_args = 0
 5395              		@ link register save eliminated.
 5396 0000 80B4     		push	{r7}
 5397              		.cfi_def_cfa_offset 4
 5398              		.cfi_offset 7, -4
 5399 0002 83B0     		sub	sp, sp, #12
 5400              		.cfi_def_cfa_offset 16
 5401 0004 00AF     		add	r7, sp, #0
 5402              		.cfi_def_cfa_register 7
 5403 0006 0346     		mov	r3, r0
 5404 0008 FB71     		strb	r3, [r7, #7]
2347:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2348:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2349:../STM32_ETH_Driver/src/stm32_eth.c ****   
2350:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 5405              		.loc 1 2350 0
 5406 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5407 000c 002B     		cmp	r3, #0
 5408 000e 08D0     		beq	.L344
2351:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2352:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the MMC Counter Stop Rollover  */
2353:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MMCCR &= ~ETH_MMCCR_CSR;
 5409              		.loc 1 2353 0
 5410 0010 0A4A     		ldr	r2, .L346
 5411 0012 0A4B     		ldr	r3, .L346
 5412 0014 D3F80031 		ldr	r3, [r3, #256]
 5413 0018 23F00203 		bic	r3, r3, #2
 5414 001c C2F80031 		str	r3, [r2, #256]
 5415 0020 07E0     		b	.L343
 5416              	.L344:
2354:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2355:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2356:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2357:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the MMC Counter Stop Rollover */
2358:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->MMCCR |= ETH_MMCCR_CSR; 
 5417              		.loc 1 2358 0
 5418 0022 064A     		ldr	r2, .L346
 5419 0024 054B     		ldr	r3, .L346
 5420 0026 D3F80031 		ldr	r3, [r3, #256]
 5421 002a 43F00203 		orr	r3, r3, #2
 5422 002e C2F80031 		str	r3, [r2, #256]
 5423              	.L343:
2359:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2360:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5424              		.loc 1 2360 0
 5425 0032 0C37     		adds	r7, r7, #12
 5426              		.cfi_def_cfa_offset 4
 5427 0034 BD46     		mov	sp, r7
 5428              		.cfi_def_cfa_register 13
 5429              		@ sp needed
 5430 0036 5DF8047B 		ldr	r7, [sp], #4
 5431              		.cfi_restore 7
 5432              		.cfi_def_cfa_offset 0
 5433 003a 7047     		bx	lr
 5434              	.L347:
 5435              		.align	2
 5436              	.L346:
 5437 003c 00800240 		.word	1073905664
 5438              		.cfi_endproc
 5439              	.LFE107:
 5441              		.section	.text.ETH_MMCCountersReset,"ax",%progbits
 5442              		.align	2
 5443              		.global	ETH_MMCCountersReset
 5444              		.thumb
 5445              		.thumb_func
 5447              	ETH_MMCCountersReset:
 5448              	.LFB108:
2361:../STM32_ETH_Driver/src/stm32_eth.c **** 
2362:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2363:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Resets the MMC Counters.
2364:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2365:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2366:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2367:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MMCCountersReset(void)
2368:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5449              		.loc 1 2368 0
 5450              		.cfi_startproc
 5451              		@ args = 0, pretend = 0, frame = 0
 5452              		@ frame_needed = 1, uses_anonymous_args = 0
 5453              		@ link register save eliminated.
 5454 0000 80B4     		push	{r7}
 5455              		.cfi_def_cfa_offset 4
 5456              		.cfi_offset 7, -4
 5457 0002 00AF     		add	r7, sp, #0
 5458              		.cfi_def_cfa_register 7
2369:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Resets the MMC Counters */
2370:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->MMCCR |= ETH_MMCCR_CR; 
 5459              		.loc 1 2370 0
 5460 0004 054A     		ldr	r2, .L349
 5461 0006 054B     		ldr	r3, .L349
 5462 0008 D3F80031 		ldr	r3, [r3, #256]
 5463 000c 43F00103 		orr	r3, r3, #1
 5464 0010 C2F80031 		str	r3, [r2, #256]
2371:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5465              		.loc 1 2371 0
 5466 0014 BD46     		mov	sp, r7
 5467              		.cfi_def_cfa_register 13
 5468              		@ sp needed
 5469 0016 5DF8047B 		ldr	r7, [sp], #4
 5470              		.cfi_restore 7
 5471              		.cfi_def_cfa_offset 0
 5472 001a 7047     		bx	lr
 5473              	.L350:
 5474              		.align	2
 5475              	.L349:
 5476 001c 00800240 		.word	1073905664
 5477              		.cfi_endproc
 5478              	.LFE108:
 5480              		.section	.text.ETH_MMCITConfig,"ax",%progbits
 5481              		.align	2
 5482              		.global	ETH_MMCITConfig
 5483              		.thumb
 5484              		.thumb_func
 5486              	ETH_MMCITConfig:
 5487              	.LFB109:
2372:../STM32_ETH_Driver/src/stm32_eth.c **** 
2373:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2374:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the specified ETHERNET MMC interrupts.
2375:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_MMC_IT: specifies the ETHERNET MMC interrupt sources to be enabled or disabled.
2376:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be any combination of Tx interrupt or 
2377:../STM32_ETH_Driver/src/stm32_eth.c ****   *   any combination of Rx interrupt (but not both)of the following values: 
2378:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_TGF   : When Tx good frame counter reaches half the maximum value 
2379:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_TGFMSC: When Tx good multi col counter reaches half the maximum value 
2380:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_TGFSC : When Tx good single col counter reaches half the maximum value 
2381:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_RGUF  : When Rx good unicast frames counter reaches half the maximum value 
2382:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_RFAE  : When Rx alignment error counter reaches half the maximum value 
2383:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_RFCE  : When Rx crc error counter reaches half the maximum value
2384:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the specified ETHERNET MMC interrupts.
2385:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
2386:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2387:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2388:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_MMCITConfig(uint32_t ETH_MMC_IT, FunctionalState NewState)
2389:../STM32_ETH_Driver/src/stm32_eth.c **** { 
 5488              		.loc 1 2389 0
 5489              		.cfi_startproc
 5490              		@ args = 0, pretend = 0, frame = 8
 5491              		@ frame_needed = 1, uses_anonymous_args = 0
 5492              		@ link register save eliminated.
 5493 0000 80B4     		push	{r7}
 5494              		.cfi_def_cfa_offset 4
 5495              		.cfi_offset 7, -4
 5496 0002 83B0     		sub	sp, sp, #12
 5497              		.cfi_def_cfa_offset 16
 5498 0004 00AF     		add	r7, sp, #0
 5499              		.cfi_def_cfa_register 7
 5500 0006 7860     		str	r0, [r7, #4]
 5501 0008 0B46     		mov	r3, r1
 5502 000a FB70     		strb	r3, [r7, #3]
2390:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2391:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MMC_IT(ETH_MMC_IT));  
2392:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2393:../STM32_ETH_Driver/src/stm32_eth.c ****    
2394:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH_MMC_IT & (uint32_t)0x10000000) != (uint32_t)RESET)
 5503              		.loc 1 2394 0
 5504 000c 7B68     		ldr	r3, [r7, #4]
 5505 000e 03F08053 		and	r3, r3, #268435456
 5506 0012 002B     		cmp	r3, #0
 5507 0014 19D0     		beq	.L352
2395:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2396:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Remove egister mak from IT */
2397:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH_MMC_IT &= 0xEFFFFFFF;
 5508              		.loc 1 2397 0
 5509 0016 7B68     		ldr	r3, [r7, #4]
 5510 0018 23F08053 		bic	r3, r3, #268435456
 5511 001c 7B60     		str	r3, [r7, #4]
2398:../STM32_ETH_Driver/src/stm32_eth.c ****   
2399:../STM32_ETH_Driver/src/stm32_eth.c ****     /* ETHERNET MMC Rx interrupts selected */
2400:../STM32_ETH_Driver/src/stm32_eth.c ****     if (NewState != DISABLE)
 5512              		.loc 1 2400 0
 5513 001e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5514 0020 002B     		cmp	r3, #0
 5515 0022 09D0     		beq	.L353
2401:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2402:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Enable the selected ETHERNET MMC interrupts */
2403:../STM32_ETH_Driver/src/stm32_eth.c ****       ETH->MMCRIMR &=(~(uint32_t)ETH_MMC_IT);
 5516              		.loc 1 2403 0
 5517 0024 1649     		ldr	r1, .L357
 5518 0026 164B     		ldr	r3, .L357
 5519 0028 D3F80C21 		ldr	r2, [r3, #268]
 5520 002c 7B68     		ldr	r3, [r7, #4]
 5521 002e DB43     		mvns	r3, r3
 5522 0030 1340     		ands	r3, r3, r2
 5523 0032 C1F80C31 		str	r3, [r1, #268]
 5524 0036 1DE0     		b	.L351
 5525              	.L353:
2404:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2405:../STM32_ETH_Driver/src/stm32_eth.c ****     else
2406:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2407:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Disable the selected ETHERNET MMC interrupts */
2408:../STM32_ETH_Driver/src/stm32_eth.c ****       ETH->MMCRIMR |= ETH_MMC_IT;    
 5526              		.loc 1 2408 0
 5527 0038 1149     		ldr	r1, .L357
 5528 003a 114B     		ldr	r3, .L357
 5529 003c D3F80C21 		ldr	r2, [r3, #268]
 5530 0040 7B68     		ldr	r3, [r7, #4]
 5531 0042 1343     		orrs	r3, r3, r2
 5532 0044 C1F80C31 		str	r3, [r1, #268]
 5533 0048 14E0     		b	.L351
 5534              	.L352:
2409:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2410:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2411:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2412:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2413:../STM32_ETH_Driver/src/stm32_eth.c ****     /* ETHERNET MMC Tx interrupts selected */
2414:../STM32_ETH_Driver/src/stm32_eth.c ****     if (NewState != DISABLE)
 5535              		.loc 1 2414 0
 5536 004a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5537 004c 002B     		cmp	r3, #0
 5538 004e 09D0     		beq	.L356
2415:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2416:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Enable the selected ETHERNET MMC interrupts */
2417:../STM32_ETH_Driver/src/stm32_eth.c ****       ETH->MMCTIMR &=(~(uint32_t)ETH_MMC_IT);
 5539              		.loc 1 2417 0
 5540 0050 0B49     		ldr	r1, .L357
 5541 0052 0B4B     		ldr	r3, .L357
 5542 0054 D3F81021 		ldr	r2, [r3, #272]
 5543 0058 7B68     		ldr	r3, [r7, #4]
 5544 005a DB43     		mvns	r3, r3
 5545 005c 1340     		ands	r3, r3, r2
 5546 005e C1F81031 		str	r3, [r1, #272]
 5547 0062 07E0     		b	.L351
 5548              	.L356:
2418:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2419:../STM32_ETH_Driver/src/stm32_eth.c ****     else
2420:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2421:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Disable the selected ETHERNET MMC interrupts */
2422:../STM32_ETH_Driver/src/stm32_eth.c ****       ETH->MMCTIMR |= ETH_MMC_IT;    
 5549              		.loc 1 2422 0
 5550 0064 0649     		ldr	r1, .L357
 5551 0066 064B     		ldr	r3, .L357
 5552 0068 D3F81021 		ldr	r2, [r3, #272]
 5553 006c 7B68     		ldr	r3, [r7, #4]
 5554 006e 1343     		orrs	r3, r3, r2
 5555 0070 C1F81031 		str	r3, [r1, #272]
 5556              	.L351:
2423:../STM32_ETH_Driver/src/stm32_eth.c ****     }  
2424:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2425:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5557              		.loc 1 2425 0
 5558 0074 0C37     		adds	r7, r7, #12
 5559              		.cfi_def_cfa_offset 4
 5560 0076 BD46     		mov	sp, r7
 5561              		.cfi_def_cfa_register 13
 5562              		@ sp needed
 5563 0078 5DF8047B 		ldr	r7, [sp], #4
 5564              		.cfi_restore 7
 5565              		.cfi_def_cfa_offset 0
 5566 007c 7047     		bx	lr
 5567              	.L358:
 5568 007e 00BF     		.align	2
 5569              	.L357:
 5570 0080 00800240 		.word	1073905664
 5571              		.cfi_endproc
 5572              	.LFE109:
 5574              		.section	.text.ETH_GetMMCITStatus,"ax",%progbits
 5575              		.align	2
 5576              		.global	ETH_GetMMCITStatus
 5577              		.thumb
 5578              		.thumb_func
 5580              	ETH_GetMMCITStatus:
 5581              	.LFB110:
2426:../STM32_ETH_Driver/src/stm32_eth.c **** 
2427:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2428:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the specified ETHERNET MMC IT is set or not.
2429:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_MMC_IT: specifies the ETHERNET MMC interrupt.
2430:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
2431:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_TxFCGC: When Tx good frame counter reaches half the maximum value 
2432:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_TxMCGC: When Tx good multi col counter reaches half the maximum value 
2433:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_TxSCGC: When Tx good single col counter reaches half the maximum value 
2434:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_RxUGFC: When Rx good unicast frames counter reaches half the maximum value 
2435:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_RxAEC : When Rx alignment error counter reaches half the maximum value 
2436:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMC_IT_RxCEC : When Rx crc error counter reaches half the maximum value 
2437:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The value of ETHERNET MMC IT (SET or RESET).
2438:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2439:../STM32_ETH_Driver/src/stm32_eth.c **** ITStatus ETH_GetMMCITStatus(uint32_t ETH_MMC_IT)
2440:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5582              		.loc 1 2440 0
 5583              		.cfi_startproc
 5584              		@ args = 0, pretend = 0, frame = 16
 5585              		@ frame_needed = 1, uses_anonymous_args = 0
 5586              		@ link register save eliminated.
 5587 0000 80B4     		push	{r7}
 5588              		.cfi_def_cfa_offset 4
 5589              		.cfi_offset 7, -4
 5590 0002 85B0     		sub	sp, sp, #20
 5591              		.cfi_def_cfa_offset 24
 5592 0004 00AF     		add	r7, sp, #0
 5593              		.cfi_def_cfa_register 7
 5594 0006 7860     		str	r0, [r7, #4]
2441:../STM32_ETH_Driver/src/stm32_eth.c ****   ITStatus bitstatus = RESET;
 5595              		.loc 1 2441 0
 5596 0008 0023     		movs	r3, #0
 5597 000a FB73     		strb	r3, [r7, #15]
2442:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2443:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MMC_GET_IT(ETH_MMC_IT)); 
2444:../STM32_ETH_Driver/src/stm32_eth.c ****   
2445:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH_MMC_IT & (uint32_t)0x10000000) != (uint32_t)RESET)
 5598              		.loc 1 2445 0
 5599 000c 7B68     		ldr	r3, [r7, #4]
 5600 000e 03F08053 		and	r3, r3, #268435456
 5601 0012 002B     		cmp	r3, #0
 5602 0014 13D0     		beq	.L360
2446:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2447:../STM32_ETH_Driver/src/stm32_eth.c ****     /* ETHERNET MMC Rx interrupts selected */
2448:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Check if the ETHERNET MMC Rx selected interrupt is enabled and occured */ 
2449:../STM32_ETH_Driver/src/stm32_eth.c ****     if ((((ETH->MMCRIR & ETH_MMC_IT) != (uint32_t)RESET)) && ((ETH->MMCRIMR & ETH_MMC_IT) != (uint3
 5603              		.loc 1 2449 0
 5604 0016 174B     		ldr	r3, .L366
 5605 0018 D3F80421 		ldr	r2, [r3, #260]
 5606 001c 7B68     		ldr	r3, [r7, #4]
 5607 001e 1340     		ands	r3, r3, r2
 5608 0020 002B     		cmp	r3, #0
 5609 0022 09D0     		beq	.L361
 5610              		.loc 1 2449 0 is_stmt 0 discriminator 1
 5611 0024 134B     		ldr	r3, .L366
 5612 0026 D3F80C21 		ldr	r2, [r3, #268]
 5613 002a 7B68     		ldr	r3, [r7, #4]
 5614 002c 1340     		ands	r3, r3, r2
 5615 002e 002B     		cmp	r3, #0
 5616 0030 02D0     		beq	.L361
2450:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2451:../STM32_ETH_Driver/src/stm32_eth.c ****       bitstatus = SET;
 5617              		.loc 1 2451 0 is_stmt 1
 5618 0032 0123     		movs	r3, #1
 5619 0034 FB73     		strb	r3, [r7, #15]
 5620 0036 15E0     		b	.L363
 5621              	.L361:
2452:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2453:../STM32_ETH_Driver/src/stm32_eth.c ****     else
2454:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2455:../STM32_ETH_Driver/src/stm32_eth.c ****       bitstatus = RESET;
 5622              		.loc 1 2455 0
 5623 0038 0023     		movs	r3, #0
 5624 003a FB73     		strb	r3, [r7, #15]
 5625 003c 12E0     		b	.L363
 5626              	.L360:
2456:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2457:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2458:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2459:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2460:../STM32_ETH_Driver/src/stm32_eth.c ****     /* ETHERNET MMC Tx interrupts selected */
2461:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Check if the ETHERNET MMC Tx selected interrupt is enabled and occured */  
2462:../STM32_ETH_Driver/src/stm32_eth.c ****     if ((((ETH->MMCTIR & ETH_MMC_IT) != (uint32_t)RESET)) && ((ETH->MMCRIMR & ETH_MMC_IT) != (uint3
 5627              		.loc 1 2462 0
 5628 003e 0D4B     		ldr	r3, .L366
 5629 0040 D3F80821 		ldr	r2, [r3, #264]
 5630 0044 7B68     		ldr	r3, [r7, #4]
 5631 0046 1340     		ands	r3, r3, r2
 5632 0048 002B     		cmp	r3, #0
 5633 004a 09D0     		beq	.L364
 5634              		.loc 1 2462 0 is_stmt 0 discriminator 1
 5635 004c 094B     		ldr	r3, .L366
 5636 004e D3F80C21 		ldr	r2, [r3, #268]
 5637 0052 7B68     		ldr	r3, [r7, #4]
 5638 0054 1340     		ands	r3, r3, r2
 5639 0056 002B     		cmp	r3, #0
 5640 0058 02D0     		beq	.L364
2463:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2464:../STM32_ETH_Driver/src/stm32_eth.c ****       bitstatus = SET;
 5641              		.loc 1 2464 0 is_stmt 1
 5642 005a 0123     		movs	r3, #1
 5643 005c FB73     		strb	r3, [r7, #15]
 5644 005e 01E0     		b	.L363
 5645              	.L364:
2465:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2466:../STM32_ETH_Driver/src/stm32_eth.c ****     else
2467:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2468:../STM32_ETH_Driver/src/stm32_eth.c ****       bitstatus = RESET;
 5646              		.loc 1 2468 0
 5647 0060 0023     		movs	r3, #0
 5648 0062 FB73     		strb	r3, [r7, #15]
 5649              	.L363:
2469:../STM32_ETH_Driver/src/stm32_eth.c ****     }  
2470:../STM32_ETH_Driver/src/stm32_eth.c ****   }    
2471:../STM32_ETH_Driver/src/stm32_eth.c ****     
2472:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 5650              		.loc 1 2472 0
 5651 0064 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2473:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5652              		.loc 1 2473 0
 5653 0066 1846     		mov	r0, r3
 5654 0068 1437     		adds	r7, r7, #20
 5655              		.cfi_def_cfa_offset 4
 5656 006a BD46     		mov	sp, r7
 5657              		.cfi_def_cfa_register 13
 5658              		@ sp needed
 5659 006c 5DF8047B 		ldr	r7, [sp], #4
 5660              		.cfi_restore 7
 5661              		.cfi_def_cfa_offset 0
 5662 0070 7047     		bx	lr
 5663              	.L367:
 5664 0072 00BF     		.align	2
 5665              	.L366:
 5666 0074 00800240 		.word	1073905664
 5667              		.cfi_endproc
 5668              	.LFE110:
 5670              		.section	.text.ETH_GetMMCRegister,"ax",%progbits
 5671              		.align	2
 5672              		.global	ETH_GetMMCRegister
 5673              		.thumb
 5674              		.thumb_func
 5676              	ETH_GetMMCRegister:
 5677              	.LFB111:
2474:../STM32_ETH_Driver/src/stm32_eth.c **** 
2475:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2476:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Get the specified ETHERNET MMC register value.
2477:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_MMCReg: specifies the ETHERNET MMC register.
2478:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
2479:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMCCR      : MMC CR register 
2480:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMCRIR     : MMC RIR register 
2481:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMCTIR     : MMC TIR register 
2482:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMCRIMR    : MMC RIMR register 
2483:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMCTIMR    : MMC TIMR register 
2484:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMCTGFSCCR : MMC TGFSCCR register 
2485:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMCTGFMSCCR: MMC TGFMSCCR register  
2486:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMCTGFCR   : MMC TGFCR register
2487:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMCRFCECR  : MMC RFCECR register 
2488:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMCRFAECR  : MMC RFAECR register 
2489:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_MMCRGUFCR  : MMC RGUFCRregister 
2490:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The value of ETHERNET MMC Register value.
2491:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2492:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetMMCRegister(uint32_t ETH_MMCReg)
2493:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5678              		.loc 1 2493 0
 5679              		.cfi_startproc
 5680              		@ args = 0, pretend = 0, frame = 8
 5681              		@ frame_needed = 1, uses_anonymous_args = 0
 5682              		@ link register save eliminated.
 5683 0000 80B4     		push	{r7}
 5684              		.cfi_def_cfa_offset 4
 5685              		.cfi_offset 7, -4
 5686 0002 83B0     		sub	sp, sp, #12
 5687              		.cfi_def_cfa_offset 16
 5688 0004 00AF     		add	r7, sp, #0
 5689              		.cfi_def_cfa_register 7
 5690 0006 7860     		str	r0, [r7, #4]
2494:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2495:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_MMC_REGISTER(ETH_MMCReg));
2496:../STM32_ETH_Driver/src/stm32_eth.c ****   
2497:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return the selected register value */
2498:../STM32_ETH_Driver/src/stm32_eth.c ****   return (*(__IO uint32_t *)(ETH_MAC_BASE + ETH_MMCReg));
 5691              		.loc 1 2498 0
 5692 0008 7B68     		ldr	r3, [r7, #4]
 5693 000a 03F18043 		add	r3, r3, #1073741824
 5694 000e 03F52033 		add	r3, r3, #163840
 5695 0012 1B68     		ldr	r3, [r3]
2499:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5696              		.loc 1 2499 0
 5697 0014 1846     		mov	r0, r3
 5698 0016 0C37     		adds	r7, r7, #12
 5699              		.cfi_def_cfa_offset 4
 5700 0018 BD46     		mov	sp, r7
 5701              		.cfi_def_cfa_register 13
 5702              		@ sp needed
 5703 001a 5DF8047B 		ldr	r7, [sp], #4
 5704              		.cfi_restore 7
 5705              		.cfi_def_cfa_offset 0
 5706 001e 7047     		bx	lr
 5707              		.cfi_endproc
 5708              	.LFE111:
 5710              		.section	.text.ETH_EnablePTPTimeStampAddend,"ax",%progbits
 5711              		.align	2
 5712              		.global	ETH_EnablePTPTimeStampAddend
 5713              		.thumb
 5714              		.thumb_func
 5716              	ETH_EnablePTPTimeStampAddend:
 5717              	.LFB112:
2500:../STM32_ETH_Driver/src/stm32_eth.c **** /*---------------------------------  PTP  ------------------------------------*/
2501:../STM32_ETH_Driver/src/stm32_eth.c **** 
2502:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2503:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Updated the PTP block for fine correction with the Time Stamp Addend register value.
2504:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2505:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2506:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2507:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_EnablePTPTimeStampAddend(void)
2508:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5718              		.loc 1 2508 0
 5719              		.cfi_startproc
 5720              		@ args = 0, pretend = 0, frame = 0
 5721              		@ frame_needed = 1, uses_anonymous_args = 0
 5722              		@ link register save eliminated.
 5723 0000 80B4     		push	{r7}
 5724              		.cfi_def_cfa_offset 4
 5725              		.cfi_offset 7, -4
 5726 0002 00AF     		add	r7, sp, #0
 5727              		.cfi_def_cfa_register 7
2509:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Enable the PTP block update with the Time Stamp Addend register value */
2510:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->PTPTSCR |= ETH_PTPTSCR_TSARU;    
 5728              		.loc 1 2510 0
 5729 0004 054A     		ldr	r2, .L371
 5730 0006 054B     		ldr	r3, .L371
 5731 0008 D3F80037 		ldr	r3, [r3, #1792]
 5732 000c 43F02003 		orr	r3, r3, #32
 5733 0010 C2F80037 		str	r3, [r2, #1792]
2511:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5734              		.loc 1 2511 0
 5735 0014 BD46     		mov	sp, r7
 5736              		.cfi_def_cfa_register 13
 5737              		@ sp needed
 5738 0016 5DF8047B 		ldr	r7, [sp], #4
 5739              		.cfi_restore 7
 5740              		.cfi_def_cfa_offset 0
 5741 001a 7047     		bx	lr
 5742              	.L372:
 5743              		.align	2
 5744              	.L371:
 5745 001c 00800240 		.word	1073905664
 5746              		.cfi_endproc
 5747              	.LFE112:
 5749              		.section	.text.ETH_EnablePTPTimeStampInterruptTrigger,"ax",%progbits
 5750              		.align	2
 5751              		.global	ETH_EnablePTPTimeStampInterruptTrigger
 5752              		.thumb
 5753              		.thumb_func
 5755              	ETH_EnablePTPTimeStampInterruptTrigger:
 5756              	.LFB113:
2512:../STM32_ETH_Driver/src/stm32_eth.c **** 
2513:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2514:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enable the PTP Time Stamp interrupt trigger
2515:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2516:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2517:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2518:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_EnablePTPTimeStampInterruptTrigger(void)
2519:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5757              		.loc 1 2519 0
 5758              		.cfi_startproc
 5759              		@ args = 0, pretend = 0, frame = 0
 5760              		@ frame_needed = 1, uses_anonymous_args = 0
 5761              		@ link register save eliminated.
 5762 0000 80B4     		push	{r7}
 5763              		.cfi_def_cfa_offset 4
 5764              		.cfi_offset 7, -4
 5765 0002 00AF     		add	r7, sp, #0
 5766              		.cfi_def_cfa_register 7
2520:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Enable the PTP target time interrupt */
2521:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->PTPTSCR |= ETH_PTPTSCR_TSITE;    
 5767              		.loc 1 2521 0
 5768 0004 054A     		ldr	r2, .L374
 5769 0006 054B     		ldr	r3, .L374
 5770 0008 D3F80037 		ldr	r3, [r3, #1792]
 5771 000c 43F01003 		orr	r3, r3, #16
 5772 0010 C2F80037 		str	r3, [r2, #1792]
2522:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5773              		.loc 1 2522 0
 5774 0014 BD46     		mov	sp, r7
 5775              		.cfi_def_cfa_register 13
 5776              		@ sp needed
 5777 0016 5DF8047B 		ldr	r7, [sp], #4
 5778              		.cfi_restore 7
 5779              		.cfi_def_cfa_offset 0
 5780 001a 7047     		bx	lr
 5781              	.L375:
 5782              		.align	2
 5783              	.L374:
 5784 001c 00800240 		.word	1073905664
 5785              		.cfi_endproc
 5786              	.LFE113:
 5788              		.section	.text.ETH_EnablePTPTimeStampUpdate,"ax",%progbits
 5789              		.align	2
 5790              		.global	ETH_EnablePTPTimeStampUpdate
 5791              		.thumb
 5792              		.thumb_func
 5794              	ETH_EnablePTPTimeStampUpdate:
 5795              	.LFB114:
2523:../STM32_ETH_Driver/src/stm32_eth.c **** 
2524:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2525:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Updated the PTP system time with the Time Stamp Update register value.
2526:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2527:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2528:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2529:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_EnablePTPTimeStampUpdate(void)
2530:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5796              		.loc 1 2530 0
 5797              		.cfi_startproc
 5798              		@ args = 0, pretend = 0, frame = 0
 5799              		@ frame_needed = 1, uses_anonymous_args = 0
 5800              		@ link register save eliminated.
 5801 0000 80B4     		push	{r7}
 5802              		.cfi_def_cfa_offset 4
 5803              		.cfi_offset 7, -4
 5804 0002 00AF     		add	r7, sp, #0
 5805              		.cfi_def_cfa_register 7
2531:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Enable the PTP system time update with the Time Stamp Update register value */
2532:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->PTPTSCR |= ETH_PTPTSCR_TSSTU;    
 5806              		.loc 1 2532 0
 5807 0004 054A     		ldr	r2, .L377
 5808 0006 054B     		ldr	r3, .L377
 5809 0008 D3F80037 		ldr	r3, [r3, #1792]
 5810 000c 43F00803 		orr	r3, r3, #8
 5811 0010 C2F80037 		str	r3, [r2, #1792]
2533:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5812              		.loc 1 2533 0
 5813 0014 BD46     		mov	sp, r7
 5814              		.cfi_def_cfa_register 13
 5815              		@ sp needed
 5816 0016 5DF8047B 		ldr	r7, [sp], #4
 5817              		.cfi_restore 7
 5818              		.cfi_def_cfa_offset 0
 5819 001a 7047     		bx	lr
 5820              	.L378:
 5821              		.align	2
 5822              	.L377:
 5823 001c 00800240 		.word	1073905664
 5824              		.cfi_endproc
 5825              	.LFE114:
 5827              		.section	.text.ETH_InitializePTPTimeStamp,"ax",%progbits
 5828              		.align	2
 5829              		.global	ETH_InitializePTPTimeStamp
 5830              		.thumb
 5831              		.thumb_func
 5833              	ETH_InitializePTPTimeStamp:
 5834              	.LFB115:
2534:../STM32_ETH_Driver/src/stm32_eth.c **** 
2535:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2536:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Initialize the PTP Time Stamp
2537:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  None
2538:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2539:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2540:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_InitializePTPTimeStamp(void)
2541:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5835              		.loc 1 2541 0
 5836              		.cfi_startproc
 5837              		@ args = 0, pretend = 0, frame = 0
 5838              		@ frame_needed = 1, uses_anonymous_args = 0
 5839              		@ link register save eliminated.
 5840 0000 80B4     		push	{r7}
 5841              		.cfi_def_cfa_offset 4
 5842              		.cfi_offset 7, -4
 5843 0002 00AF     		add	r7, sp, #0
 5844              		.cfi_def_cfa_register 7
2542:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Initialize the PTP Time Stamp */
2543:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->PTPTSCR |= ETH_PTPTSCR_TSSTI;    
 5845              		.loc 1 2543 0
 5846 0004 054A     		ldr	r2, .L380
 5847 0006 054B     		ldr	r3, .L380
 5848 0008 D3F80037 		ldr	r3, [r3, #1792]
 5849 000c 43F00403 		orr	r3, r3, #4
 5850 0010 C2F80037 		str	r3, [r2, #1792]
2544:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5851              		.loc 1 2544 0
 5852 0014 BD46     		mov	sp, r7
 5853              		.cfi_def_cfa_register 13
 5854              		@ sp needed
 5855 0016 5DF8047B 		ldr	r7, [sp], #4
 5856              		.cfi_restore 7
 5857              		.cfi_def_cfa_offset 0
 5858 001a 7047     		bx	lr
 5859              	.L381:
 5860              		.align	2
 5861              	.L380:
 5862 001c 00800240 		.word	1073905664
 5863              		.cfi_endproc
 5864              	.LFE115:
 5866              		.section	.text.ETH_PTPUpdateMethodConfig,"ax",%progbits
 5867              		.align	2
 5868              		.global	ETH_PTPUpdateMethodConfig
 5869              		.thumb
 5870              		.thumb_func
 5872              	ETH_PTPUpdateMethodConfig:
 5873              	.LFB116:
2545:../STM32_ETH_Driver/src/stm32_eth.c **** 
2546:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2547:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Selects the PTP Update method
2548:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  UpdateMethod: the PTP Update method
2549:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
2550:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTP_FineUpdate   : Fine Update method 
2551:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTP_CoarseUpdate : Coarse Update method 
2552:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2553:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2554:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_PTPUpdateMethodConfig(uint32_t UpdateMethod)
2555:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5874              		.loc 1 2555 0
 5875              		.cfi_startproc
 5876              		@ args = 0, pretend = 0, frame = 8
 5877              		@ frame_needed = 1, uses_anonymous_args = 0
 5878              		@ link register save eliminated.
 5879 0000 80B4     		push	{r7}
 5880              		.cfi_def_cfa_offset 4
 5881              		.cfi_offset 7, -4
 5882 0002 83B0     		sub	sp, sp, #12
 5883              		.cfi_def_cfa_offset 16
 5884 0004 00AF     		add	r7, sp, #0
 5885              		.cfi_def_cfa_register 7
 5886 0006 7860     		str	r0, [r7, #4]
2556:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2557:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PTP_UPDATE(UpdateMethod));
2558:../STM32_ETH_Driver/src/stm32_eth.c ****   
2559:../STM32_ETH_Driver/src/stm32_eth.c ****   if (UpdateMethod != ETH_PTP_CoarseUpdate)
 5887              		.loc 1 2559 0
 5888 0008 7B68     		ldr	r3, [r7, #4]
 5889 000a 002B     		cmp	r3, #0
 5890 000c 08D0     		beq	.L383
2560:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2561:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the PTP Fine Update method */
2562:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->PTPTSCR |= ETH_PTPTSCR_TSFCU;
 5891              		.loc 1 2562 0
 5892 000e 0B4A     		ldr	r2, .L385
 5893 0010 0A4B     		ldr	r3, .L385
 5894 0012 D3F80037 		ldr	r3, [r3, #1792]
 5895 0016 43F00203 		orr	r3, r3, #2
 5896 001a C2F80037 		str	r3, [r2, #1792]
 5897 001e 07E0     		b	.L382
 5898              	.L383:
2563:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2564:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2565:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2566:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the PTP Coarse Update method */
2567:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->PTPTSCR &= (~(uint32_t)ETH_PTPTSCR_TSFCU);
 5899              		.loc 1 2567 0
 5900 0020 064A     		ldr	r2, .L385
 5901 0022 064B     		ldr	r3, .L385
 5902 0024 D3F80037 		ldr	r3, [r3, #1792]
 5903 0028 23F00203 		bic	r3, r3, #2
 5904 002c C2F80037 		str	r3, [r2, #1792]
 5905              	.L382:
2568:../STM32_ETH_Driver/src/stm32_eth.c ****   } 
2569:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5906              		.loc 1 2569 0
 5907 0030 0C37     		adds	r7, r7, #12
 5908              		.cfi_def_cfa_offset 4
 5909 0032 BD46     		mov	sp, r7
 5910              		.cfi_def_cfa_register 13
 5911              		@ sp needed
 5912 0034 5DF8047B 		ldr	r7, [sp], #4
 5913              		.cfi_restore 7
 5914              		.cfi_def_cfa_offset 0
 5915 0038 7047     		bx	lr
 5916              	.L386:
 5917 003a 00BF     		.align	2
 5918              	.L385:
 5919 003c 00800240 		.word	1073905664
 5920              		.cfi_endproc
 5921              	.LFE116:
 5923              		.section	.text.ETH_PTPTimeStampCmd,"ax",%progbits
 5924              		.align	2
 5925              		.global	ETH_PTPTimeStampCmd
 5926              		.thumb
 5927              		.thumb_func
 5929              	ETH_PTPTimeStampCmd:
 5930              	.LFB117:
2570:../STM32_ETH_Driver/src/stm32_eth.c **** 
2571:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2572:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Enables or disables the PTP time stamp for transmit and receive frames.
2573:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  NewState: new state of the PTP time stamp for transmit and receive frames
2574:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be: ENABLE or DISABLE.
2575:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2576:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2577:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_PTPTimeStampCmd(FunctionalState NewState)
2578:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5931              		.loc 1 2578 0
 5932              		.cfi_startproc
 5933              		@ args = 0, pretend = 0, frame = 8
 5934              		@ frame_needed = 1, uses_anonymous_args = 0
 5935              		@ link register save eliminated.
 5936 0000 80B4     		push	{r7}
 5937              		.cfi_def_cfa_offset 4
 5938              		.cfi_offset 7, -4
 5939 0002 83B0     		sub	sp, sp, #12
 5940              		.cfi_def_cfa_offset 16
 5941 0004 00AF     		add	r7, sp, #0
 5942              		.cfi_def_cfa_register 7
 5943 0006 0346     		mov	r3, r0
 5944 0008 FB71     		strb	r3, [r7, #7]
2579:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2580:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2581:../STM32_ETH_Driver/src/stm32_eth.c ****   
2582:../STM32_ETH_Driver/src/stm32_eth.c ****   if (NewState != DISABLE)
 5945              		.loc 1 2582 0
 5946 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5947 000c 002B     		cmp	r3, #0
 5948 000e 08D0     		beq	.L388
2583:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2584:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Enable the PTP time stamp for transmit and receive frames */
2585:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->PTPTSCR |= ETH_PTPTSCR_TSE;
 5949              		.loc 1 2585 0
 5950 0010 0A4A     		ldr	r2, .L390
 5951 0012 0A4B     		ldr	r3, .L390
 5952 0014 D3F80037 		ldr	r3, [r3, #1792]
 5953 0018 43F00103 		orr	r3, r3, #1
 5954 001c C2F80037 		str	r3, [r2, #1792]
 5955 0020 07E0     		b	.L387
 5956              	.L388:
2586:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2587:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2588:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2589:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Disable the PTP time stamp for transmit and receive frames */
2590:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->PTPTSCR &= (~(uint32_t)ETH_PTPTSCR_TSE);
 5957              		.loc 1 2590 0
 5958 0022 064A     		ldr	r2, .L390
 5959 0024 054B     		ldr	r3, .L390
 5960 0026 D3F80037 		ldr	r3, [r3, #1792]
 5961 002a 23F00103 		bic	r3, r3, #1
 5962 002e C2F80037 		str	r3, [r2, #1792]
 5963              	.L387:
2591:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2592:../STM32_ETH_Driver/src/stm32_eth.c **** }
 5964              		.loc 1 2592 0
 5965 0032 0C37     		adds	r7, r7, #12
 5966              		.cfi_def_cfa_offset 4
 5967 0034 BD46     		mov	sp, r7
 5968              		.cfi_def_cfa_register 13
 5969              		@ sp needed
 5970 0036 5DF8047B 		ldr	r7, [sp], #4
 5971              		.cfi_restore 7
 5972              		.cfi_def_cfa_offset 0
 5973 003a 7047     		bx	lr
 5974              	.L391:
 5975              		.align	2
 5976              	.L390:
 5977 003c 00800240 		.word	1073905664
 5978              		.cfi_endproc
 5979              	.LFE117:
 5981              		.section	.text.ETH_GetPTPFlagStatus,"ax",%progbits
 5982              		.align	2
 5983              		.global	ETH_GetPTPFlagStatus
 5984              		.thumb
 5985              		.thumb_func
 5987              	ETH_GetPTPFlagStatus:
 5988              	.LFB118:
2593:../STM32_ETH_Driver/src/stm32_eth.c **** 
2594:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2595:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Checks whether the specified ETHERNET PTP flag is set or not.
2596:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_PTP_FLAG: specifies the flag to check.
2597:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
2598:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTP_FLAG_TSARU : Addend Register Update 
2599:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTP_FLAG_TSITE : Time Stamp Interrupt Trigger Enable 
2600:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTP_FLAG_TSSTU : Time Stamp Update 
2601:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTP_FLAG_TSSTI  : Time Stamp Initialize                       
2602:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The new state of ETHERNET PTP Flag (SET or RESET).
2603:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2604:../STM32_ETH_Driver/src/stm32_eth.c **** FlagStatus ETH_GetPTPFlagStatus(uint32_t ETH_PTP_FLAG)
2605:../STM32_ETH_Driver/src/stm32_eth.c **** {
 5989              		.loc 1 2605 0
 5990              		.cfi_startproc
 5991              		@ args = 0, pretend = 0, frame = 16
 5992              		@ frame_needed = 1, uses_anonymous_args = 0
 5993              		@ link register save eliminated.
 5994 0000 80B4     		push	{r7}
 5995              		.cfi_def_cfa_offset 4
 5996              		.cfi_offset 7, -4
 5997 0002 85B0     		sub	sp, sp, #20
 5998              		.cfi_def_cfa_offset 24
 5999 0004 00AF     		add	r7, sp, #0
 6000              		.cfi_def_cfa_register 7
 6001 0006 7860     		str	r0, [r7, #4]
2606:../STM32_ETH_Driver/src/stm32_eth.c ****   FlagStatus bitstatus = RESET;
 6002              		.loc 1 2606 0
 6003 0008 0023     		movs	r3, #0
 6004 000a FB73     		strb	r3, [r7, #15]
2607:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2608:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PTP_GET_FLAG(ETH_PTP_FLAG));
2609:../STM32_ETH_Driver/src/stm32_eth.c ****   
2610:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->PTPTSCR & ETH_PTP_FLAG) != (uint32_t)RESET)
 6005              		.loc 1 2610 0
 6006 000c 094B     		ldr	r3, .L396
 6007 000e D3F80027 		ldr	r2, [r3, #1792]
 6008 0012 7B68     		ldr	r3, [r7, #4]
 6009 0014 1340     		ands	r3, r3, r2
 6010 0016 002B     		cmp	r3, #0
 6011 0018 02D0     		beq	.L393
2611:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2612:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = SET;
 6012              		.loc 1 2612 0
 6013 001a 0123     		movs	r3, #1
 6014 001c FB73     		strb	r3, [r7, #15]
 6015 001e 01E0     		b	.L394
 6016              	.L393:
2613:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2614:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2615:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2616:../STM32_ETH_Driver/src/stm32_eth.c ****     bitstatus = RESET;
 6017              		.loc 1 2616 0
 6018 0020 0023     		movs	r3, #0
 6019 0022 FB73     		strb	r3, [r7, #15]
 6020              	.L394:
2617:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2618:../STM32_ETH_Driver/src/stm32_eth.c ****   return bitstatus;
 6021              		.loc 1 2618 0
 6022 0024 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2619:../STM32_ETH_Driver/src/stm32_eth.c **** }
 6023              		.loc 1 2619 0
 6024 0026 1846     		mov	r0, r3
 6025 0028 1437     		adds	r7, r7, #20
 6026              		.cfi_def_cfa_offset 4
 6027 002a BD46     		mov	sp, r7
 6028              		.cfi_def_cfa_register 13
 6029              		@ sp needed
 6030 002c 5DF8047B 		ldr	r7, [sp], #4
 6031              		.cfi_restore 7
 6032              		.cfi_def_cfa_offset 0
 6033 0030 7047     		bx	lr
 6034              	.L397:
 6035 0032 00BF     		.align	2
 6036              	.L396:
 6037 0034 00800240 		.word	1073905664
 6038              		.cfi_endproc
 6039              	.LFE118:
 6041              		.section	.text.ETH_SetPTPSubSecondIncrement,"ax",%progbits
 6042              		.align	2
 6043              		.global	ETH_SetPTPSubSecondIncrement
 6044              		.thumb
 6045              		.thumb_func
 6047              	ETH_SetPTPSubSecondIncrement:
 6048              	.LFB119:
2620:../STM32_ETH_Driver/src/stm32_eth.c **** 
2621:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2622:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Sets the system time Sub-Second Increment value.
2623:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  SubSecondValue: specifies the PTP Sub-Second Increment Register value.
2624:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2625:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2626:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_SetPTPSubSecondIncrement(uint32_t SubSecondValue)
2627:../STM32_ETH_Driver/src/stm32_eth.c **** {
 6049              		.loc 1 2627 0
 6050              		.cfi_startproc
 6051              		@ args = 0, pretend = 0, frame = 8
 6052              		@ frame_needed = 1, uses_anonymous_args = 0
 6053              		@ link register save eliminated.
 6054 0000 80B4     		push	{r7}
 6055              		.cfi_def_cfa_offset 4
 6056              		.cfi_offset 7, -4
 6057 0002 83B0     		sub	sp, sp, #12
 6058              		.cfi_def_cfa_offset 16
 6059 0004 00AF     		add	r7, sp, #0
 6060              		.cfi_def_cfa_register 7
 6061 0006 7860     		str	r0, [r7, #4]
2628:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2629:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PTP_SUBSECOND_INCREMENT(SubSecondValue));
2630:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PTP Sub-Second Increment Register */
2631:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->PTPSSIR = SubSecondValue;    
 6062              		.loc 1 2631 0
 6063 0008 044A     		ldr	r2, .L399
 6064 000a 7B68     		ldr	r3, [r7, #4]
 6065 000c C2F80437 		str	r3, [r2, #1796]
2632:../STM32_ETH_Driver/src/stm32_eth.c **** }
 6066              		.loc 1 2632 0
 6067 0010 0C37     		adds	r7, r7, #12
 6068              		.cfi_def_cfa_offset 4
 6069 0012 BD46     		mov	sp, r7
 6070              		.cfi_def_cfa_register 13
 6071              		@ sp needed
 6072 0014 5DF8047B 		ldr	r7, [sp], #4
 6073              		.cfi_restore 7
 6074              		.cfi_def_cfa_offset 0
 6075 0018 7047     		bx	lr
 6076              	.L400:
 6077 001a 00BF     		.align	2
 6078              	.L399:
 6079 001c 00800240 		.word	1073905664
 6080              		.cfi_endproc
 6081              	.LFE119:
 6083              		.section	.text.ETH_SetPTPTimeStampUpdate,"ax",%progbits
 6084              		.align	2
 6085              		.global	ETH_SetPTPTimeStampUpdate
 6086              		.thumb
 6087              		.thumb_func
 6089              	ETH_SetPTPTimeStampUpdate:
 6090              	.LFB120:
2633:../STM32_ETH_Driver/src/stm32_eth.c **** 
2634:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2635:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Sets the Time Stamp update sign and values.
2636:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  Sign: specifies the PTP Time update value sign.
2637:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
2638:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTP_PositiveTime : positive time value. 
2639:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTP_NegativeTime : negative time value.  
2640:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  SecondValue: specifies the PTP Time update second value. 
2641:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  SubSecondValue: specifies the PTP Time update sub-second value.
2642:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter is a 31 bit value, bit32 correspond to the sign.
2643:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2644:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2645:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_SetPTPTimeStampUpdate(uint32_t Sign, uint32_t SecondValue, uint32_t SubSecondValue)
2646:../STM32_ETH_Driver/src/stm32_eth.c **** {
 6091              		.loc 1 2646 0
 6092              		.cfi_startproc
 6093              		@ args = 0, pretend = 0, frame = 16
 6094              		@ frame_needed = 1, uses_anonymous_args = 0
 6095              		@ link register save eliminated.
 6096 0000 80B4     		push	{r7}
 6097              		.cfi_def_cfa_offset 4
 6098              		.cfi_offset 7, -4
 6099 0002 85B0     		sub	sp, sp, #20
 6100              		.cfi_def_cfa_offset 24
 6101 0004 00AF     		add	r7, sp, #0
 6102              		.cfi_def_cfa_register 7
 6103 0006 F860     		str	r0, [r7, #12]
 6104 0008 B960     		str	r1, [r7, #8]
 6105 000a 7A60     		str	r2, [r7, #4]
2647:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2648:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PTP_TIME_SIGN(Sign));  
2649:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PTP_TIME_STAMP_UPDATE_SUBSECOND(SubSecondValue)); 
2650:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PTP Time Update High Register */
2651:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->PTPTSHUR = SecondValue;
 6106              		.loc 1 2651 0
 6107 000c 074A     		ldr	r2, .L402
 6108 000e BB68     		ldr	r3, [r7, #8]
 6109 0010 C2F81037 		str	r3, [r2, #1808]
2652:../STM32_ETH_Driver/src/stm32_eth.c ****   
2653:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PTP Time Update Low Register with sign */
2654:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->PTPTSLUR = Sign | SubSecondValue;   
 6110              		.loc 1 2654 0
 6111 0014 0549     		ldr	r1, .L402
 6112 0016 FA68     		ldr	r2, [r7, #12]
 6113 0018 7B68     		ldr	r3, [r7, #4]
 6114 001a 1343     		orrs	r3, r3, r2
 6115 001c C1F81437 		str	r3, [r1, #1812]
2655:../STM32_ETH_Driver/src/stm32_eth.c **** }
 6116              		.loc 1 2655 0
 6117 0020 1437     		adds	r7, r7, #20
 6118              		.cfi_def_cfa_offset 4
 6119 0022 BD46     		mov	sp, r7
 6120              		.cfi_def_cfa_register 13
 6121              		@ sp needed
 6122 0024 5DF8047B 		ldr	r7, [sp], #4
 6123              		.cfi_restore 7
 6124              		.cfi_def_cfa_offset 0
 6125 0028 7047     		bx	lr
 6126              	.L403:
 6127 002a 00BF     		.align	2
 6128              	.L402:
 6129 002c 00800240 		.word	1073905664
 6130              		.cfi_endproc
 6131              	.LFE120:
 6133              		.section	.text.ETH_SetPTPTimeStampAddend,"ax",%progbits
 6134              		.align	2
 6135              		.global	ETH_SetPTPTimeStampAddend
 6136              		.thumb
 6137              		.thumb_func
 6139              	ETH_SetPTPTimeStampAddend:
 6140              	.LFB121:
2656:../STM32_ETH_Driver/src/stm32_eth.c **** 
2657:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2658:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Sets the Time Stamp Addend value.
2659:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  Value: specifies the PTP Time Stamp Addend Register value.
2660:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2661:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2662:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_SetPTPTimeStampAddend(uint32_t Value)
2663:../STM32_ETH_Driver/src/stm32_eth.c **** {
 6141              		.loc 1 2663 0
 6142              		.cfi_startproc
 6143              		@ args = 0, pretend = 0, frame = 8
 6144              		@ frame_needed = 1, uses_anonymous_args = 0
 6145              		@ link register save eliminated.
 6146 0000 80B4     		push	{r7}
 6147              		.cfi_def_cfa_offset 4
 6148              		.cfi_offset 7, -4
 6149 0002 83B0     		sub	sp, sp, #12
 6150              		.cfi_def_cfa_offset 16
 6151 0004 00AF     		add	r7, sp, #0
 6152              		.cfi_def_cfa_register 7
 6153 0006 7860     		str	r0, [r7, #4]
2664:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PTP Time Stamp Addend Register */
2665:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->PTPTSAR = Value;    
 6154              		.loc 1 2665 0
 6155 0008 044A     		ldr	r2, .L405
 6156 000a 7B68     		ldr	r3, [r7, #4]
 6157 000c C2F81837 		str	r3, [r2, #1816]
2666:../STM32_ETH_Driver/src/stm32_eth.c **** }
 6158              		.loc 1 2666 0
 6159 0010 0C37     		adds	r7, r7, #12
 6160              		.cfi_def_cfa_offset 4
 6161 0012 BD46     		mov	sp, r7
 6162              		.cfi_def_cfa_register 13
 6163              		@ sp needed
 6164 0014 5DF8047B 		ldr	r7, [sp], #4
 6165              		.cfi_restore 7
 6166              		.cfi_def_cfa_offset 0
 6167 0018 7047     		bx	lr
 6168              	.L406:
 6169 001a 00BF     		.align	2
 6170              	.L405:
 6171 001c 00800240 		.word	1073905664
 6172              		.cfi_endproc
 6173              	.LFE121:
 6175              		.section	.text.ETH_SetPTPTargetTime,"ax",%progbits
 6176              		.align	2
 6177              		.global	ETH_SetPTPTargetTime
 6178              		.thumb
 6179              		.thumb_func
 6181              	ETH_SetPTPTargetTime:
 6182              	.LFB122:
2667:../STM32_ETH_Driver/src/stm32_eth.c **** 
2668:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2669:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Sets the Target Time registers values.
2670:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  HighValue: specifies the PTP Target Time High Register value.
2671:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  LowValue: specifies the PTP Target Time Low Register value.
2672:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2673:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2674:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_SetPTPTargetTime(uint32_t HighValue, uint32_t LowValue)
2675:../STM32_ETH_Driver/src/stm32_eth.c **** {
 6183              		.loc 1 2675 0
 6184              		.cfi_startproc
 6185              		@ args = 0, pretend = 0, frame = 8
 6186              		@ frame_needed = 1, uses_anonymous_args = 0
 6187              		@ link register save eliminated.
 6188 0000 80B4     		push	{r7}
 6189              		.cfi_def_cfa_offset 4
 6190              		.cfi_offset 7, -4
 6191 0002 83B0     		sub	sp, sp, #12
 6192              		.cfi_def_cfa_offset 16
 6193 0004 00AF     		add	r7, sp, #0
 6194              		.cfi_def_cfa_register 7
 6195 0006 7860     		str	r0, [r7, #4]
 6196 0008 3960     		str	r1, [r7]
2676:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PTP Target Time High Register */
2677:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->PTPTTHR = HighValue;
 6197              		.loc 1 2677 0
 6198 000a 064A     		ldr	r2, .L408
 6199 000c 7B68     		ldr	r3, [r7, #4]
 6200 000e C2F81C37 		str	r3, [r2, #1820]
2678:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the PTP Target Time Low Register */
2679:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->PTPTTLR = LowValue;    
 6201              		.loc 1 2679 0
 6202 0012 044A     		ldr	r2, .L408
 6203 0014 3B68     		ldr	r3, [r7]
 6204 0016 C2F82037 		str	r3, [r2, #1824]
2680:../STM32_ETH_Driver/src/stm32_eth.c **** }
 6205              		.loc 1 2680 0
 6206 001a 0C37     		adds	r7, r7, #12
 6207              		.cfi_def_cfa_offset 4
 6208 001c BD46     		mov	sp, r7
 6209              		.cfi_def_cfa_register 13
 6210              		@ sp needed
 6211 001e 5DF8047B 		ldr	r7, [sp], #4
 6212              		.cfi_restore 7
 6213              		.cfi_def_cfa_offset 0
 6214 0022 7047     		bx	lr
 6215              	.L409:
 6216              		.align	2
 6217              	.L408:
 6218 0024 00800240 		.word	1073905664
 6219              		.cfi_endproc
 6220              	.LFE122:
 6222              		.section	.text.ETH_GetPTPRegister,"ax",%progbits
 6223              		.align	2
 6224              		.global	ETH_GetPTPRegister
 6225              		.thumb
 6226              		.thumb_func
 6228              	ETH_GetPTPRegister:
 6229              	.LFB123:
2681:../STM32_ETH_Driver/src/stm32_eth.c **** 
2682:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2683:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Get the specified ETHERNET PTP register value.
2684:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ETH_PTPReg: specifies the ETHERNET PTP register.
2685:../STM32_ETH_Driver/src/stm32_eth.c ****   *   This parameter can be one of the following values:
2686:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTPTSCR  : Sub-Second Increment Register 
2687:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTPSSIR  : Sub-Second Increment Register 
2688:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTPTSHR  : Time Stamp High Register
2689:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTPTSLR  : Time Stamp Low Register 
2690:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTPTSHUR : Time Stamp High Update Register  
2691:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTPTSLUR : Time Stamp Low Update Register
2692:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTPTSAR  : Time Stamp Addend Register
2693:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTPTTHR  : Target Time High Register 
2694:../STM32_ETH_Driver/src/stm32_eth.c ****   *     @arg ETH_PTPTTLR  : Target Time Low Register 
2695:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval The value of ETHERNET PTP Register value.
2696:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2697:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_GetPTPRegister(uint32_t ETH_PTPReg)
2698:../STM32_ETH_Driver/src/stm32_eth.c **** {
 6230              		.loc 1 2698 0
 6231              		.cfi_startproc
 6232              		@ args = 0, pretend = 0, frame = 8
 6233              		@ frame_needed = 1, uses_anonymous_args = 0
 6234              		@ link register save eliminated.
 6235 0000 80B4     		push	{r7}
 6236              		.cfi_def_cfa_offset 4
 6237              		.cfi_offset 7, -4
 6238 0002 83B0     		sub	sp, sp, #12
 6239              		.cfi_def_cfa_offset 16
 6240 0004 00AF     		add	r7, sp, #0
 6241              		.cfi_def_cfa_register 7
 6242 0006 7860     		str	r0, [r7, #4]
2699:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check the parameters */
2700:../STM32_ETH_Driver/src/stm32_eth.c ****   assert_param(IS_ETH_PTP_REGISTER(ETH_PTPReg));
2701:../STM32_ETH_Driver/src/stm32_eth.c ****   
2702:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return the selected register value */
2703:../STM32_ETH_Driver/src/stm32_eth.c ****   return (*(__IO uint32_t *)(ETH_MAC_BASE + ETH_PTPReg));
 6243              		.loc 1 2703 0
 6244 0008 7B68     		ldr	r3, [r7, #4]
 6245 000a 03F18043 		add	r3, r3, #1073741824
 6246 000e 03F52033 		add	r3, r3, #163840
 6247 0012 1B68     		ldr	r3, [r3]
2704:../STM32_ETH_Driver/src/stm32_eth.c **** }
 6248              		.loc 1 2704 0
 6249 0014 1846     		mov	r0, r3
 6250 0016 0C37     		adds	r7, r7, #12
 6251              		.cfi_def_cfa_offset 4
 6252 0018 BD46     		mov	sp, r7
 6253              		.cfi_def_cfa_register 13
 6254              		@ sp needed
 6255 001a 5DF8047B 		ldr	r7, [sp], #4
 6256              		.cfi_restore 7
 6257              		.cfi_def_cfa_offset 0
 6258 001e 7047     		bx	lr
 6259              		.cfi_endproc
 6260              	.LFE123:
 6262              		.section	.text.ETH_DMAPTPTxDescChainInit,"ax",%progbits
 6263              		.align	2
 6264              		.global	ETH_DMAPTPTxDescChainInit
 6265              		.thumb
 6266              		.thumb_func
 6268              	ETH_DMAPTPTxDescChainInit:
 6269              	.LFB124:
2705:../STM32_ETH_Driver/src/stm32_eth.c **** 
2706:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2707:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Initializes the DMA Tx descriptors in chain mode with PTP.
2708:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMATxDescTab: Pointer on the first Tx desc list 
2709:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMAPTPTxDescTab: Pointer on the first PTP Tx desc list
2710:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  TxBuff: Pointer on the first TxBuffer list
2711:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  TxBuffCount: Number of the used Tx desc in the list
2712:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2713:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2714:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMAPTPTxDescChainInit(ETH_DMADESCTypeDef *DMATxDescTab, ETH_DMADESCTypeDef *DMAPTPTxDescTa
2715:../STM32_ETH_Driver/src/stm32_eth.c ****                                uint8_t* TxBuff, uint32_t TxBuffCount)
2716:../STM32_ETH_Driver/src/stm32_eth.c **** {
 6270              		.loc 1 2716 0
 6271              		.cfi_startproc
 6272              		@ args = 0, pretend = 0, frame = 24
 6273              		@ frame_needed = 1, uses_anonymous_args = 0
 6274              		@ link register save eliminated.
 6275 0000 80B4     		push	{r7}
 6276              		.cfi_def_cfa_offset 4
 6277              		.cfi_offset 7, -4
 6278 0002 87B0     		sub	sp, sp, #28
 6279              		.cfi_def_cfa_offset 32
 6280 0004 00AF     		add	r7, sp, #0
 6281              		.cfi_def_cfa_register 7
 6282 0006 F860     		str	r0, [r7, #12]
 6283 0008 B960     		str	r1, [r7, #8]
 6284 000a 7A60     		str	r2, [r7, #4]
 6285 000c 3B60     		str	r3, [r7]
2717:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t i = 0;
 6286              		.loc 1 2717 0
 6287 000e 0023     		movs	r3, #0
 6288 0010 7B61     		str	r3, [r7, #20]
2718:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_DMADESCTypeDef *DMATxDesc;
2719:../STM32_ETH_Driver/src/stm32_eth.c ****   
2720:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
2721:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDescToSet = DMATxDescTab;
 6289              		.loc 1 2721 0
 6290 0012 2B4A     		ldr	r2, .L417
 6291 0014 FB68     		ldr	r3, [r7, #12]
 6292 0016 1360     		str	r3, [r2]
2722:../STM32_ETH_Driver/src/stm32_eth.c ****   DMAPTPTxDescToSet = DMAPTPTxDescTab;
 6293              		.loc 1 2722 0
 6294 0018 2A4A     		ldr	r2, .L417+4
 6295 001a BB68     		ldr	r3, [r7, #8]
 6296 001c 1360     		str	r3, [r2]
2723:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Fill each DMATxDesc descriptor with the right values */   
2724:../STM32_ETH_Driver/src/stm32_eth.c ****   for(i=0; i < TxBuffCount; i++)
 6297              		.loc 1 2724 0
 6298 001e 0023     		movs	r3, #0
 6299 0020 7B61     		str	r3, [r7, #20]
 6300 0022 34E0     		b	.L413
 6301              	.L416:
2725:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2726:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Get the pointer on the ith member of the Tx Desc list */
2727:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc = DMATxDescTab+i;
 6302              		.loc 1 2727 0
 6303 0024 7B69     		ldr	r3, [r7, #20]
 6304 0026 1B01     		lsls	r3, r3, #4
 6305 0028 FA68     		ldr	r2, [r7, #12]
 6306 002a 1344     		add	r3, r3, r2
 6307 002c 3B61     		str	r3, [r7, #16]
2728:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Second Address Chained bit and enable PTP */
2729:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Status = ETH_DMATxDesc_TCH | ETH_DMATxDesc_TTSE;  
 6308              		.loc 1 2729 0
 6309 002e 3B69     		ldr	r3, [r7, #16]
 6310 0030 4FF00472 		mov	r2, #34603008
 6311 0034 1A60     		str	r2, [r3]
2730:../STM32_ETH_Driver/src/stm32_eth.c ****        
2731:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Buffer1 address pointer */
2732:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDesc->Buffer1Addr =(uint32_t)(&TxBuff[i*ETH_MAX_PACKET_SIZE]);
 6312              		.loc 1 2732 0
 6313 0036 7B69     		ldr	r3, [r7, #20]
 6314 0038 40F2F452 		movw	r2, #1524
 6315 003c 02FB03F3 		mul	r3, r2, r3
 6316 0040 7A68     		ldr	r2, [r7, #4]
 6317 0042 1344     		add	r3, r3, r2
 6318 0044 1A46     		mov	r2, r3
 6319 0046 3B69     		ldr	r3, [r7, #16]
 6320 0048 9A60     		str	r2, [r3, #8]
2733:../STM32_ETH_Driver/src/stm32_eth.c ****     
2734:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Initialize the next descriptor with the Next Desciptor Polling Enable */
2735:../STM32_ETH_Driver/src/stm32_eth.c ****     if(i < (TxBuffCount-1))
 6321              		.loc 1 2735 0
 6322 004a 3B68     		ldr	r3, [r7]
 6323 004c 5A1E     		subs	r2, r3, #1
 6324 004e 7B69     		ldr	r3, [r7, #20]
 6325 0050 9A42     		cmp	r2, r3
 6326 0052 08D9     		bls	.L414
2736:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2737:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Set next descriptor address register with next descriptor base address */
2738:../STM32_ETH_Driver/src/stm32_eth.c ****       DMATxDesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 6327              		.loc 1 2738 0
 6328 0054 7B69     		ldr	r3, [r7, #20]
 6329 0056 0133     		adds	r3, r3, #1
 6330 0058 1B01     		lsls	r3, r3, #4
 6331 005a FA68     		ldr	r2, [r7, #12]
 6332 005c 1344     		add	r3, r3, r2
 6333 005e 1A46     		mov	r2, r3
 6334 0060 3B69     		ldr	r3, [r7, #16]
 6335 0062 DA60     		str	r2, [r3, #12]
 6336 0064 02E0     		b	.L415
 6337              	.L414:
2739:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2740:../STM32_ETH_Driver/src/stm32_eth.c ****     else
2741:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2742:../STM32_ETH_Driver/src/stm32_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
2743:../STM32_ETH_Driver/src/stm32_eth.c ****       DMATxDesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 6338              		.loc 1 2743 0
 6339 0066 FA68     		ldr	r2, [r7, #12]
 6340 0068 3B69     		ldr	r3, [r7, #16]
 6341 006a DA60     		str	r2, [r3, #12]
 6342              	.L415:
2744:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2745:../STM32_ETH_Driver/src/stm32_eth.c ****     /* make DMAPTPTxDescTab points to the same addresses as DMATxDescTab */
2746:../STM32_ETH_Driver/src/stm32_eth.c ****     (&DMAPTPTxDescTab[i])->Buffer1Addr = DMATxDesc->Buffer1Addr;
 6343              		.loc 1 2746 0 discriminator 2
 6344 006c 7B69     		ldr	r3, [r7, #20]
 6345 006e 1B01     		lsls	r3, r3, #4
 6346 0070 BA68     		ldr	r2, [r7, #8]
 6347 0072 1344     		add	r3, r3, r2
 6348 0074 3A69     		ldr	r2, [r7, #16]
 6349 0076 9268     		ldr	r2, [r2, #8]
 6350 0078 9A60     		str	r2, [r3, #8]
2747:../STM32_ETH_Driver/src/stm32_eth.c ****     (&DMAPTPTxDescTab[i])->Buffer2NextDescAddr = DMATxDesc->Buffer2NextDescAddr;
 6351              		.loc 1 2747 0 discriminator 2
 6352 007a 7B69     		ldr	r3, [r7, #20]
 6353 007c 1B01     		lsls	r3, r3, #4
 6354 007e BA68     		ldr	r2, [r7, #8]
 6355 0080 1344     		add	r3, r3, r2
 6356 0082 3A69     		ldr	r2, [r7, #16]
 6357 0084 D268     		ldr	r2, [r2, #12]
 6358 0086 DA60     		str	r2, [r3, #12]
2724:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 6359              		.loc 1 2724 0 discriminator 2
 6360 0088 7B69     		ldr	r3, [r7, #20]
 6361 008a 0133     		adds	r3, r3, #1
 6362 008c 7B61     		str	r3, [r7, #20]
 6363              	.L413:
2724:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 6364              		.loc 1 2724 0 is_stmt 0 discriminator 1
 6365 008e 7A69     		ldr	r2, [r7, #20]
 6366 0090 3B68     		ldr	r3, [r7]
 6367 0092 9A42     		cmp	r2, r3
 6368 0094 C6D3     		bcc	.L416
2748:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2749:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Store on the last DMAPTPTxDescTab desc status record the first list address */
2750:../STM32_ETH_Driver/src/stm32_eth.c ****   (&DMAPTPTxDescTab[i-1])->Status = (uint32_t) DMAPTPTxDescTab;
 6369              		.loc 1 2750 0 is_stmt 1
 6370 0096 7B69     		ldr	r3, [r7, #20]
 6371 0098 03F18053 		add	r3, r3, #268435456
 6372 009c 013B     		subs	r3, r3, #1
 6373 009e 1B01     		lsls	r3, r3, #4
 6374 00a0 BA68     		ldr	r2, [r7, #8]
 6375 00a2 1344     		add	r3, r3, r2
 6376 00a4 BA68     		ldr	r2, [r7, #8]
 6377 00a6 1A60     		str	r2, [r3]
2751:../STM32_ETH_Driver/src/stm32_eth.c **** 
2752:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set Transmit Desciptor List Address Register */
2753:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMATDLAR = (uint32_t) DMATxDescTab;
 6378              		.loc 1 2753 0
 6379 00a8 074B     		ldr	r3, .L417+8
 6380 00aa FA68     		ldr	r2, [r7, #12]
 6381 00ac 03F58053 		add	r3, r3, #4096
 6382 00b0 1033     		adds	r3, r3, #16
 6383 00b2 1A60     		str	r2, [r3]
2754:../STM32_ETH_Driver/src/stm32_eth.c **** }
 6384              		.loc 1 2754 0
 6385 00b4 1C37     		adds	r7, r7, #28
 6386              		.cfi_def_cfa_offset 4
 6387 00b6 BD46     		mov	sp, r7
 6388              		.cfi_def_cfa_register 13
 6389              		@ sp needed
 6390 00b8 5DF8047B 		ldr	r7, [sp], #4
 6391              		.cfi_restore 7
 6392              		.cfi_def_cfa_offset 0
 6393 00bc 7047     		bx	lr
 6394              	.L418:
 6395 00be 00BF     		.align	2
 6396              	.L417:
 6397 00c0 00000000 		.word	DMATxDescToSet
 6398 00c4 00000000 		.word	DMAPTPTxDescToSet
 6399 00c8 00800240 		.word	1073905664
 6400              		.cfi_endproc
 6401              	.LFE124:
 6403              		.section	.text.ETH_DMAPTPRxDescChainInit,"ax",%progbits
 6404              		.align	2
 6405              		.global	ETH_DMAPTPRxDescChainInit
 6406              		.thumb
 6407              		.thumb_func
 6409              	ETH_DMAPTPRxDescChainInit:
 6410              	.LFB125:
2755:../STM32_ETH_Driver/src/stm32_eth.c **** 
2756:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2757:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Initializes the DMA Rx descriptors in chain mode.
2758:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMARxDescTab: Pointer on the first Rx desc list 
2759:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  DMAPTPRxDescTab: Pointer on the first PTP Rx desc list
2760:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  RxBuff: Pointer on the first RxBuffer list
2761:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  RxBuffCount: Number of the used Rx desc in the list
2762:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2763:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2764:../STM32_ETH_Driver/src/stm32_eth.c **** void ETH_DMAPTPRxDescChainInit(ETH_DMADESCTypeDef *DMARxDescTab, ETH_DMADESCTypeDef *DMAPTPRxDescTa
2765:../STM32_ETH_Driver/src/stm32_eth.c ****                                uint8_t *RxBuff, uint32_t RxBuffCount)
2766:../STM32_ETH_Driver/src/stm32_eth.c **** {
 6411              		.loc 1 2766 0
 6412              		.cfi_startproc
 6413              		@ args = 0, pretend = 0, frame = 24
 6414              		@ frame_needed = 1, uses_anonymous_args = 0
 6415              		@ link register save eliminated.
 6416 0000 80B4     		push	{r7}
 6417              		.cfi_def_cfa_offset 4
 6418              		.cfi_offset 7, -4
 6419 0002 87B0     		sub	sp, sp, #28
 6420              		.cfi_def_cfa_offset 32
 6421 0004 00AF     		add	r7, sp, #0
 6422              		.cfi_def_cfa_register 7
 6423 0006 F860     		str	r0, [r7, #12]
 6424 0008 B960     		str	r1, [r7, #8]
 6425 000a 7A60     		str	r2, [r7, #4]
 6426 000c 3B60     		str	r3, [r7]
2767:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t i = 0;
 6427              		.loc 1 2767 0
 6428 000e 0023     		movs	r3, #0
 6429 0010 7B61     		str	r3, [r7, #20]
2768:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH_DMADESCTypeDef *DMARxDesc;
2769:../STM32_ETH_Driver/src/stm32_eth.c ****   
2770:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set the DMARxDescToGet pointer with the first one of the DMARxDescTab list */
2771:../STM32_ETH_Driver/src/stm32_eth.c ****   DMARxDescToGet = DMARxDescTab; 
 6430              		.loc 1 2771 0
 6431 0012 2D4A     		ldr	r2, .L424
 6432 0014 FB68     		ldr	r3, [r7, #12]
 6433 0016 1360     		str	r3, [r2]
2772:../STM32_ETH_Driver/src/stm32_eth.c ****   DMAPTPRxDescToGet = DMAPTPRxDescTab;
 6434              		.loc 1 2772 0
 6435 0018 2C4A     		ldr	r2, .L424+4
 6436 001a BB68     		ldr	r3, [r7, #8]
 6437 001c 1360     		str	r3, [r2]
2773:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Fill each DMARxDesc descriptor with the right values */
2774:../STM32_ETH_Driver/src/stm32_eth.c ****   for(i=0; i < RxBuffCount; i++)
 6438              		.loc 1 2774 0
 6439 001e 0023     		movs	r3, #0
 6440 0020 7B61     		str	r3, [r7, #20]
 6441 0022 38E0     		b	.L420
 6442              	.L423:
2775:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2776:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Get the pointer on the ith member of the Rx Desc list */
2777:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc = DMARxDescTab+i;
 6443              		.loc 1 2777 0
 6444 0024 7B69     		ldr	r3, [r7, #20]
 6445 0026 1B01     		lsls	r3, r3, #4
 6446 0028 FA68     		ldr	r2, [r7, #12]
 6447 002a 1344     		add	r3, r3, r2
 6448 002c 3B61     		str	r3, [r7, #16]
2778:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Own bit of the Rx descriptor Status */
2779:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->Status = ETH_DMARxDesc_OWN;
 6449              		.loc 1 2779 0
 6450 002e 3B69     		ldr	r3, [r7, #16]
 6451 0030 4FF00042 		mov	r2, #-2147483648
 6452 0034 1A60     		str	r2, [r3]
2780:../STM32_ETH_Driver/src/stm32_eth.c **** 
2781:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Buffer1 size and Second Address Chained bit */
2782:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->ControlBufferSize = ETH_DMARxDesc_RCH | (uint32_t)ETH_MAX_PACKET_SIZE;  
 6453              		.loc 1 2782 0
 6454 0036 3B69     		ldr	r3, [r7, #16]
 6455 0038 44F2F452 		movw	r2, #17908
 6456 003c 5A60     		str	r2, [r3, #4]
2783:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Set Buffer1 address pointer */
2784:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_MAX_PACKET_SIZE]);
 6457              		.loc 1 2784 0
 6458 003e 7B69     		ldr	r3, [r7, #20]
 6459 0040 40F2F452 		movw	r2, #1524
 6460 0044 02FB03F3 		mul	r3, r2, r3
 6461 0048 7A68     		ldr	r2, [r7, #4]
 6462 004a 1344     		add	r3, r3, r2
 6463 004c 1A46     		mov	r2, r3
 6464 004e 3B69     		ldr	r3, [r7, #16]
 6465 0050 9A60     		str	r2, [r3, #8]
2785:../STM32_ETH_Driver/src/stm32_eth.c ****     
2786:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Initialize the next descriptor with the Next Desciptor Polling Enable */
2787:../STM32_ETH_Driver/src/stm32_eth.c ****     if(i < (RxBuffCount-1))
 6466              		.loc 1 2787 0
 6467 0052 3B68     		ldr	r3, [r7]
 6468 0054 5A1E     		subs	r2, r3, #1
 6469 0056 7B69     		ldr	r3, [r7, #20]
 6470 0058 9A42     		cmp	r2, r3
 6471 005a 08D9     		bls	.L421
2788:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2789:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Set next descriptor address register with next descriptor base address */
2790:../STM32_ETH_Driver/src/stm32_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 6472              		.loc 1 2790 0
 6473 005c 7B69     		ldr	r3, [r7, #20]
 6474 005e 0133     		adds	r3, r3, #1
 6475 0060 1B01     		lsls	r3, r3, #4
 6476 0062 FA68     		ldr	r2, [r7, #12]
 6477 0064 1344     		add	r3, r3, r2
 6478 0066 1A46     		mov	r2, r3
 6479 0068 3B69     		ldr	r3, [r7, #16]
 6480 006a DA60     		str	r2, [r3, #12]
 6481 006c 02E0     		b	.L422
 6482              	.L421:
2791:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2792:../STM32_ETH_Driver/src/stm32_eth.c ****     else
2793:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2794:../STM32_ETH_Driver/src/stm32_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
2795:../STM32_ETH_Driver/src/stm32_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 6483              		.loc 1 2795 0
 6484 006e FA68     		ldr	r2, [r7, #12]
 6485 0070 3B69     		ldr	r3, [r7, #16]
 6486 0072 DA60     		str	r2, [r3, #12]
 6487              	.L422:
2796:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2797:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Make DMAPTPRxDescTab points to the same addresses as DMARxDescTab */
2798:../STM32_ETH_Driver/src/stm32_eth.c ****     (&DMAPTPRxDescTab[i])->Buffer1Addr = DMARxDesc->Buffer1Addr;
 6488              		.loc 1 2798 0 discriminator 2
 6489 0074 7B69     		ldr	r3, [r7, #20]
 6490 0076 1B01     		lsls	r3, r3, #4
 6491 0078 BA68     		ldr	r2, [r7, #8]
 6492 007a 1344     		add	r3, r3, r2
 6493 007c 3A69     		ldr	r2, [r7, #16]
 6494 007e 9268     		ldr	r2, [r2, #8]
 6495 0080 9A60     		str	r2, [r3, #8]
2799:../STM32_ETH_Driver/src/stm32_eth.c ****     (&DMAPTPRxDescTab[i])->Buffer2NextDescAddr = DMARxDesc->Buffer2NextDescAddr;
 6496              		.loc 1 2799 0 discriminator 2
 6497 0082 7B69     		ldr	r3, [r7, #20]
 6498 0084 1B01     		lsls	r3, r3, #4
 6499 0086 BA68     		ldr	r2, [r7, #8]
 6500 0088 1344     		add	r3, r3, r2
 6501 008a 3A69     		ldr	r2, [r7, #16]
 6502 008c D268     		ldr	r2, [r2, #12]
 6503 008e DA60     		str	r2, [r3, #12]
2774:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 6504              		.loc 1 2774 0 discriminator 2
 6505 0090 7B69     		ldr	r3, [r7, #20]
 6506 0092 0133     		adds	r3, r3, #1
 6507 0094 7B61     		str	r3, [r7, #20]
 6508              	.L420:
2774:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 6509              		.loc 1 2774 0 is_stmt 0 discriminator 1
 6510 0096 7A69     		ldr	r2, [r7, #20]
 6511 0098 3B68     		ldr	r3, [r7]
 6512 009a 9A42     		cmp	r2, r3
 6513 009c C2D3     		bcc	.L423
2800:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2801:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Store on the last DMAPTPRxDescTab desc status record the first list address */
2802:../STM32_ETH_Driver/src/stm32_eth.c ****   (&DMAPTPRxDescTab[i-1])->Status = (uint32_t) DMAPTPRxDescTab;
 6514              		.loc 1 2802 0 is_stmt 1
 6515 009e 7B69     		ldr	r3, [r7, #20]
 6516 00a0 03F18053 		add	r3, r3, #268435456
 6517 00a4 013B     		subs	r3, r3, #1
 6518 00a6 1B01     		lsls	r3, r3, #4
 6519 00a8 BA68     		ldr	r2, [r7, #8]
 6520 00aa 1344     		add	r3, r3, r2
 6521 00ac BA68     		ldr	r2, [r7, #8]
 6522 00ae 1A60     		str	r2, [r3]
2803:../STM32_ETH_Driver/src/stm32_eth.c **** 
2804:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set Receive Desciptor List Address Register */
2805:../STM32_ETH_Driver/src/stm32_eth.c ****   ETH->DMARDLAR = (uint32_t) DMARxDescTab;  
 6523              		.loc 1 2805 0
 6524 00b0 074B     		ldr	r3, .L424+8
 6525 00b2 FA68     		ldr	r2, [r7, #12]
 6526 00b4 03F58053 		add	r3, r3, #4096
 6527 00b8 0C33     		adds	r3, r3, #12
 6528 00ba 1A60     		str	r2, [r3]
2806:../STM32_ETH_Driver/src/stm32_eth.c **** }
 6529              		.loc 1 2806 0
 6530 00bc 1C37     		adds	r7, r7, #28
 6531              		.cfi_def_cfa_offset 4
 6532 00be BD46     		mov	sp, r7
 6533              		.cfi_def_cfa_register 13
 6534              		@ sp needed
 6535 00c0 5DF8047B 		ldr	r7, [sp], #4
 6536              		.cfi_restore 7
 6537              		.cfi_def_cfa_offset 0
 6538 00c4 7047     		bx	lr
 6539              	.L425:
 6540 00c6 00BF     		.align	2
 6541              	.L424:
 6542 00c8 00000000 		.word	DMARxDescToGet
 6543 00cc 00000000 		.word	DMAPTPRxDescToGet
 6544 00d0 00800240 		.word	1073905664
 6545              		.cfi_endproc
 6546              	.LFE125:
 6548              		.section	.text.ETH_HandlePTPTxPkt,"ax",%progbits
 6549              		.align	2
 6550              		.global	ETH_HandlePTPTxPkt
 6551              		.thumb
 6552              		.thumb_func
 6554              	ETH_HandlePTPTxPkt:
 6555              	.LFB126:
2807:../STM32_ETH_Driver/src/stm32_eth.c **** 
2808:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2809:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Transmits a packet, from application buffer, pointed by ppkt with Time Stamp values.
2810:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ppkt: pointer to application packet buffer to transmit.
2811:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  FrameLength: Tx Packet size.
2812:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  PTPTxTab: Pointer on the first PTP Tx table to store Time stamp values.
2813:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval ETH_ERROR: in case of Tx desc owned by DMA
2814:../STM32_ETH_Driver/src/stm32_eth.c ****   *         ETH_SUCCESS: for correct transmission
2815:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2816:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_HandlePTPTxPkt(uint8_t *ppkt, uint16_t FrameLength, uint32_t *PTPTxTab)
2817:../STM32_ETH_Driver/src/stm32_eth.c **** {
 6556              		.loc 1 2817 0
 6557              		.cfi_startproc
 6558              		@ args = 0, pretend = 0, frame = 24
 6559              		@ frame_needed = 1, uses_anonymous_args = 0
 6560              		@ link register save eliminated.
 6561 0000 80B4     		push	{r7}
 6562              		.cfi_def_cfa_offset 4
 6563              		.cfi_offset 7, -4
 6564 0002 87B0     		sub	sp, sp, #28
 6565              		.cfi_def_cfa_offset 32
 6566 0004 00AF     		add	r7, sp, #0
 6567              		.cfi_def_cfa_register 7
 6568 0006 F860     		str	r0, [r7, #12]
 6569 0008 0B46     		mov	r3, r1
 6570 000a 7A60     		str	r2, [r7, #4]
 6571 000c 7B81     		strh	r3, [r7, #10]	@ movhi
2818:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t offset = 0, timeout = 0;
 6572              		.loc 1 2818 0
 6573 000e 0023     		movs	r3, #0
 6574 0010 7B61     		str	r3, [r7, #20]
 6575 0012 0023     		movs	r3, #0
 6576 0014 3B61     		str	r3, [r7, #16]
2819:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
2820:../STM32_ETH_Driver/src/stm32_eth.c ****   if((DMATxDescToSet->Status & ETH_DMATxDesc_OWN) != (uint32_t)RESET)
 6577              		.loc 1 2820 0
 6578 0016 654B     		ldr	r3, .L439
 6579 0018 1B68     		ldr	r3, [r3]
 6580 001a 1B68     		ldr	r3, [r3]
 6581 001c 002B     		cmp	r3, #0
 6582 001e 01DA     		bge	.L427
2821:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2822:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Return ERROR: OWN bit set */
2823:../STM32_ETH_Driver/src/stm32_eth.c ****     return ETH_ERROR;
 6583              		.loc 1 2823 0
 6584 0020 0023     		movs	r3, #0
 6585 0022 BCE0     		b	.L428
 6586              	.L427:
2824:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2825:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Copy the frame to be sent into memory pointed by the current ETHERNET DMA Tx descriptor */    
2826:../STM32_ETH_Driver/src/stm32_eth.c ****   for(offset=0; offset<FrameLength; offset++)
 6587              		.loc 1 2826 0
 6588 0024 0023     		movs	r3, #0
 6589 0026 7B61     		str	r3, [r7, #20]
 6590 0028 0DE0     		b	.L429
 6591              	.L430:
2827:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2828:../STM32_ETH_Driver/src/stm32_eth.c ****     (*(__IO uint8_t *)((DMAPTPTxDescToSet->Buffer1Addr) + offset)) = (*(ppkt + offset));
 6592              		.loc 1 2828 0 discriminator 3
 6593 002a 614B     		ldr	r3, .L439+4
 6594 002c 1B68     		ldr	r3, [r3]
 6595 002e 9A68     		ldr	r2, [r3, #8]
 6596 0030 7B69     		ldr	r3, [r7, #20]
 6597 0032 1344     		add	r3, r3, r2
 6598 0034 1946     		mov	r1, r3
 6599 0036 FA68     		ldr	r2, [r7, #12]
 6600 0038 7B69     		ldr	r3, [r7, #20]
 6601 003a 1344     		add	r3, r3, r2
 6602 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 6603 003e 0B70     		strb	r3, [r1]
2826:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 6604              		.loc 1 2826 0 discriminator 3
 6605 0040 7B69     		ldr	r3, [r7, #20]
 6606 0042 0133     		adds	r3, r3, #1
 6607 0044 7B61     		str	r3, [r7, #20]
 6608              	.L429:
2826:../STM32_ETH_Driver/src/stm32_eth.c ****   {
 6609              		.loc 1 2826 0 is_stmt 0 discriminator 1
 6610 0046 7A89     		ldrh	r2, [r7, #10]
 6611 0048 7B69     		ldr	r3, [r7, #20]
 6612 004a 9A42     		cmp	r2, r3
 6613 004c EDD8     		bhi	.L430
2829:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2830:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Setting the Frame Length: bits[12:0] */
2831:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDescToSet->ControlBufferSize = (FrameLength & (uint32_t)0x1FFF);
 6614              		.loc 1 2831 0 is_stmt 1
 6615 004e 574B     		ldr	r3, .L439
 6616 0050 1B68     		ldr	r3, [r3]
 6617 0052 7A89     		ldrh	r2, [r7, #10]
 6618 0054 C2F30C02 		ubfx	r2, r2, #0, #13
 6619 0058 5A60     		str	r2, [r3, #4]
2832:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Setting the last segment and first segment bits (in this case a frame is transmitted in one de
2833:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDescToSet->Status |= ETH_DMATxDesc_LS | ETH_DMATxDesc_FS;
 6620              		.loc 1 2833 0
 6621 005a 544B     		ldr	r3, .L439
 6622 005c 1B68     		ldr	r3, [r3]
 6623 005e 534A     		ldr	r2, .L439
 6624 0060 1268     		ldr	r2, [r2]
 6625 0062 1268     		ldr	r2, [r2]
 6626 0064 42F04052 		orr	r2, r2, #805306368
 6627 0068 1A60     		str	r2, [r3]
2834:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
2835:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDescToSet->Status |= ETH_DMATxDesc_OWN;
 6628              		.loc 1 2835 0
 6629 006a 504B     		ldr	r3, .L439
 6630 006c 1B68     		ldr	r3, [r3]
 6631 006e 4F4A     		ldr	r2, .L439
 6632 0070 1268     		ldr	r2, [r2]
 6633 0072 1268     		ldr	r2, [r2]
 6634 0074 42F00042 		orr	r2, r2, #-2147483648
 6635 0078 1A60     		str	r2, [r3]
2836:../STM32_ETH_Driver/src/stm32_eth.c ****   /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
2837:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 6636              		.loc 1 2837 0
 6637 007a 4E4B     		ldr	r3, .L439+8
 6638 007c 03F58053 		add	r3, r3, #4096
 6639 0080 1433     		adds	r3, r3, #20
 6640 0082 1B68     		ldr	r3, [r3]
 6641 0084 03F00403 		and	r3, r3, #4
 6642 0088 002B     		cmp	r3, #0
 6643 008a 0BD0     		beq	.L431
2838:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2839:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Clear TBUS ETHERNET DMA flag */
2840:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMASR = ETH_DMASR_TBUS;
 6644              		.loc 1 2840 0
 6645 008c 494B     		ldr	r3, .L439+8
 6646 008e 03F58053 		add	r3, r3, #4096
 6647 0092 1433     		adds	r3, r3, #20
 6648 0094 0422     		movs	r2, #4
 6649 0096 1A60     		str	r2, [r3]
2841:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Resume DMA transmission*/
2842:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMATPDR = 0;
 6650              		.loc 1 2842 0
 6651 0098 464B     		ldr	r3, .L439+8
 6652 009a 03F58053 		add	r3, r3, #4096
 6653 009e 0433     		adds	r3, r3, #4
 6654 00a0 0022     		movs	r2, #0
 6655 00a2 1A60     		str	r2, [r3]
 6656              	.L431:
2843:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2844:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Wait for ETH_DMATxDesc_TTSS flag to be set */
2845:../STM32_ETH_Driver/src/stm32_eth.c ****   do
2846:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2847:../STM32_ETH_Driver/src/stm32_eth.c ****     timeout++;
 6657              		.loc 1 2847 0 discriminator 2
 6658 00a4 3B69     		ldr	r3, [r7, #16]
 6659 00a6 0133     		adds	r3, r3, #1
 6660 00a8 3B61     		str	r3, [r7, #16]
2848:../STM32_ETH_Driver/src/stm32_eth.c ****   } while (!(DMATxDescToSet->Status & ETH_DMATxDesc_TTSS) && (timeout < 0xFFFF));
 6661              		.loc 1 2848 0 discriminator 2
 6662 00aa 404B     		ldr	r3, .L439
 6663 00ac 1B68     		ldr	r3, [r3]
 6664 00ae 1B68     		ldr	r3, [r3]
 6665 00b0 03F40033 		and	r3, r3, #131072
 6666 00b4 002B     		cmp	r3, #0
 6667 00b6 04D1     		bne	.L432
 6668              		.loc 1 2848 0 is_stmt 0 discriminator 1
 6669 00b8 3B69     		ldr	r3, [r7, #16]
 6670 00ba 4FF6FE72 		movw	r2, #65534
 6671 00be 9342     		cmp	r3, r2
 6672 00c0 F0D9     		bls	.L431
 6673              	.L432:
2849:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return ERROR in case of timeout */
2850:../STM32_ETH_Driver/src/stm32_eth.c ****   if(timeout == PHY_READ_TO)
 6674              		.loc 1 2850 0 is_stmt 1
 6675 00c2 3B69     		ldr	r3, [r7, #16]
 6676 00c4 3C4A     		ldr	r2, .L439+12
 6677 00c6 9342     		cmp	r3, r2
 6678 00c8 01D1     		bne	.L433
2851:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2852:../STM32_ETH_Driver/src/stm32_eth.c ****     return ETH_ERROR;
 6679              		.loc 1 2852 0
 6680 00ca 0023     		movs	r3, #0
 6681 00cc 67E0     		b	.L428
 6682              	.L433:
2853:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2854:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Clear the DMATxDescToSet status register TTSS flag */
2855:../STM32_ETH_Driver/src/stm32_eth.c ****   DMATxDescToSet->Status &= ~ETH_DMATxDesc_TTSS;
 6683              		.loc 1 2855 0
 6684 00ce 374B     		ldr	r3, .L439
 6685 00d0 1B68     		ldr	r3, [r3]
 6686 00d2 364A     		ldr	r2, .L439
 6687 00d4 1268     		ldr	r2, [r2]
 6688 00d6 1268     		ldr	r2, [r2]
 6689 00d8 22F40032 		bic	r2, r2, #131072
 6690 00dc 1A60     		str	r2, [r3]
2856:../STM32_ETH_Driver/src/stm32_eth.c ****   *PTPTxTab++ = DMATxDescToSet->Buffer1Addr;
 6691              		.loc 1 2856 0
 6692 00de 7B68     		ldr	r3, [r7, #4]
 6693 00e0 1A1D     		adds	r2, r3, #4
 6694 00e2 7A60     		str	r2, [r7, #4]
 6695 00e4 314A     		ldr	r2, .L439
 6696 00e6 1268     		ldr	r2, [r2]
 6697 00e8 9268     		ldr	r2, [r2, #8]
 6698 00ea 1A60     		str	r2, [r3]
2857:../STM32_ETH_Driver/src/stm32_eth.c ****   *PTPTxTab = DMATxDescToSet->Buffer2NextDescAddr;
 6699              		.loc 1 2857 0
 6700 00ec 2F4B     		ldr	r3, .L439
 6701 00ee 1B68     		ldr	r3, [r3]
 6702 00f0 DA68     		ldr	r2, [r3, #12]
 6703 00f2 7B68     		ldr	r3, [r7, #4]
 6704 00f4 1A60     		str	r2, [r3]
2858:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Update the ENET DMA current descriptor */
2859:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Chained Mode */
2860:../STM32_ETH_Driver/src/stm32_eth.c ****   if((DMATxDescToSet->Status & ETH_DMATxDesc_TCH) != (uint32_t)RESET)
 6705              		.loc 1 2860 0
 6706 00f6 2D4B     		ldr	r3, .L439
 6707 00f8 1B68     		ldr	r3, [r3]
 6708 00fa 1B68     		ldr	r3, [r3]
 6709 00fc 03F48013 		and	r3, r3, #1048576
 6710 0100 002B     		cmp	r3, #0
 6711 0102 17D0     		beq	.L434
2861:../STM32_ETH_Driver/src/stm32_eth.c ****   {  
2862:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Selects the next DMA Tx descriptor list for next buffer read */ 
2863:../STM32_ETH_Driver/src/stm32_eth.c ****     DMATxDescToSet = (ETH_DMADESCTypeDef*) (DMAPTPTxDescToSet->Buffer2NextDescAddr);
 6712              		.loc 1 2863 0
 6713 0104 2A4B     		ldr	r3, .L439+4
 6714 0106 1B68     		ldr	r3, [r3]
 6715 0108 DB68     		ldr	r3, [r3, #12]
 6716 010a 1A46     		mov	r2, r3
 6717 010c 274B     		ldr	r3, .L439
 6718 010e 1A60     		str	r2, [r3]
2864:../STM32_ETH_Driver/src/stm32_eth.c ****     if(DMAPTPTxDescToSet->Status != 0)
 6719              		.loc 1 2864 0
 6720 0110 274B     		ldr	r3, .L439+4
 6721 0112 1B68     		ldr	r3, [r3]
 6722 0114 1B68     		ldr	r3, [r3]
 6723 0116 002B     		cmp	r3, #0
 6724 0118 06D0     		beq	.L435
2865:../STM32_ETH_Driver/src/stm32_eth.c ****     { 
2866:../STM32_ETH_Driver/src/stm32_eth.c ****       DMAPTPTxDescToSet = (ETH_DMADESCTypeDef*) (DMAPTPTxDescToSet->Status);
 6725              		.loc 1 2866 0
 6726 011a 254B     		ldr	r3, .L439+4
 6727 011c 1B68     		ldr	r3, [r3]
 6728 011e 1B68     		ldr	r3, [r3]
 6729 0120 1A46     		mov	r2, r3
 6730 0122 234B     		ldr	r3, .L439+4
 6731 0124 1A60     		str	r2, [r3]
 6732 0126 39E0     		b	.L437
 6733              	.L435:
2867:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2868:../STM32_ETH_Driver/src/stm32_eth.c ****     else
2869:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2870:../STM32_ETH_Driver/src/stm32_eth.c ****       DMAPTPTxDescToSet++;
 6734              		.loc 1 2870 0
 6735 0128 214B     		ldr	r3, .L439+4
 6736 012a 1B68     		ldr	r3, [r3]
 6737 012c 1033     		adds	r3, r3, #16
 6738 012e 204A     		ldr	r2, .L439+4
 6739 0130 1360     		str	r3, [r2]
 6740 0132 33E0     		b	.L437
 6741              	.L434:
2871:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2872:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2873:../STM32_ETH_Driver/src/stm32_eth.c ****   else /* Ring Mode */
2874:../STM32_ETH_Driver/src/stm32_eth.c ****   {  
2875:../STM32_ETH_Driver/src/stm32_eth.c ****     if((DMATxDescToSet->Status & ETH_DMATxDesc_TER) != (uint32_t)RESET)
 6742              		.loc 1 2875 0
 6743 0134 1D4B     		ldr	r3, .L439
 6744 0136 1B68     		ldr	r3, [r3]
 6745 0138 1B68     		ldr	r3, [r3]
 6746 013a 03F40013 		and	r3, r3, #2097152
 6747 013e 002B     		cmp	r3, #0
 6748 0140 10D0     		beq	.L438
2876:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2877:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Selects the next DMA Tx descriptor list for next buffer read: this will
2878:../STM32_ETH_Driver/src/stm32_eth.c ****          be the first Tx descriptor in this case */
2879:../STM32_ETH_Driver/src/stm32_eth.c ****       DMATxDescToSet = (ETH_DMADESCTypeDef*) (ETH->DMATDLAR); 
 6749              		.loc 1 2879 0
 6750 0142 1C4B     		ldr	r3, .L439+8
 6751 0144 03F58053 		add	r3, r3, #4096
 6752 0148 1033     		adds	r3, r3, #16
 6753 014a 1B68     		ldr	r3, [r3]
 6754 014c 1A46     		mov	r2, r3
 6755 014e 174B     		ldr	r3, .L439
 6756 0150 1A60     		str	r2, [r3]
2880:../STM32_ETH_Driver/src/stm32_eth.c ****       DMAPTPTxDescToSet = (ETH_DMADESCTypeDef*) (ETH->DMATDLAR);
 6757              		.loc 1 2880 0
 6758 0152 184B     		ldr	r3, .L439+8
 6759 0154 03F58053 		add	r3, r3, #4096
 6760 0158 1033     		adds	r3, r3, #16
 6761 015a 1B68     		ldr	r3, [r3]
 6762 015c 1A46     		mov	r2, r3
 6763 015e 144B     		ldr	r3, .L439+4
 6764 0160 1A60     		str	r2, [r3]
 6765 0162 1BE0     		b	.L437
 6766              	.L438:
2881:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2882:../STM32_ETH_Driver/src/stm32_eth.c ****     else
2883:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2884:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Selects the next DMA Tx descriptor list for next buffer read */
2885:../STM32_ETH_Driver/src/stm32_eth.c ****       DMATxDescToSet = (ETH_DMADESCTypeDef*) ((uint32_t)DMATxDescToSet + 0x10 + ((ETH->DMABMR & ETH
 6767              		.loc 1 2885 0
 6768 0164 134B     		ldr	r3, .L439+8
 6769 0166 03F58053 		add	r3, r3, #4096
 6770 016a 1B68     		ldr	r3, [r3]
 6771 016c 03F07C03 		and	r3, r3, #124
 6772 0170 9B08     		lsrs	r3, r3, #2
 6773 0172 0E4A     		ldr	r2, .L439
 6774 0174 1268     		ldr	r2, [r2]
 6775 0176 1344     		add	r3, r3, r2
 6776 0178 1033     		adds	r3, r3, #16
 6777 017a 1A46     		mov	r2, r3
 6778 017c 0B4B     		ldr	r3, .L439
 6779 017e 1A60     		str	r2, [r3]
2886:../STM32_ETH_Driver/src/stm32_eth.c ****       DMAPTPTxDescToSet = (ETH_DMADESCTypeDef*) ((uint32_t)DMAPTPTxDescToSet + 0x10 + ((ETH->DMABMR
 6780              		.loc 1 2886 0
 6781 0180 0C4B     		ldr	r3, .L439+8
 6782 0182 03F58053 		add	r3, r3, #4096
 6783 0186 1B68     		ldr	r3, [r3]
 6784 0188 03F07C03 		and	r3, r3, #124
 6785 018c 9B08     		lsrs	r3, r3, #2
 6786 018e 084A     		ldr	r2, .L439+4
 6787 0190 1268     		ldr	r2, [r2]
 6788 0192 1344     		add	r3, r3, r2
 6789 0194 1033     		adds	r3, r3, #16
 6790 0196 1A46     		mov	r2, r3
 6791 0198 054B     		ldr	r3, .L439+4
 6792 019a 1A60     		str	r2, [r3]
 6793              	.L437:
2887:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2888:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2889:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return SUCCESS */
2890:../STM32_ETH_Driver/src/stm32_eth.c ****   return ETH_SUCCESS;
 6794              		.loc 1 2890 0
 6795 019c 0123     		movs	r3, #1
 6796              	.L428:
2891:../STM32_ETH_Driver/src/stm32_eth.c **** }
 6797              		.loc 1 2891 0
 6798 019e 1846     		mov	r0, r3
 6799 01a0 1C37     		adds	r7, r7, #28
 6800              		.cfi_def_cfa_offset 4
 6801 01a2 BD46     		mov	sp, r7
 6802              		.cfi_def_cfa_register 13
 6803              		@ sp needed
 6804 01a4 5DF8047B 		ldr	r7, [sp], #4
 6805              		.cfi_restore 7
 6806              		.cfi_def_cfa_offset 0
 6807 01a8 7047     		bx	lr
 6808              	.L440:
 6809 01aa 00BF     		.align	2
 6810              	.L439:
 6811 01ac 00000000 		.word	DMATxDescToSet
 6812 01b0 00000000 		.word	DMAPTPTxDescToSet
 6813 01b4 00800240 		.word	1073905664
 6814 01b8 FFFF0400 		.word	327679
 6815              		.cfi_endproc
 6816              	.LFE126:
 6818              		.section	.text.ETH_HandlePTPRxPkt,"ax",%progbits
 6819              		.align	2
 6820              		.global	ETH_HandlePTPRxPkt
 6821              		.thumb
 6822              		.thumb_func
 6824              	ETH_HandlePTPRxPkt:
 6825              	.LFB127:
2892:../STM32_ETH_Driver/src/stm32_eth.c **** 
2893:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2894:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Receives a packet and copies it to memory pointed by ppkt with Time Stamp values.
2895:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  ppkt: pointer to application packet receive buffer.  
2896:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  PTPRxTab: Pointer on the first PTP Rx table to store Time stamp values.
2897:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval ETH_ERROR: if there is error in reception
2898:../STM32_ETH_Driver/src/stm32_eth.c ****   *         framelength: received packet size if packet reception is correct
2899:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2900:../STM32_ETH_Driver/src/stm32_eth.c **** uint32_t ETH_HandlePTPRxPkt(uint8_t *ppkt, uint32_t *PTPRxTab)
2901:../STM32_ETH_Driver/src/stm32_eth.c **** {
 6826              		.loc 1 2901 0
 6827              		.cfi_startproc
 6828              		@ args = 0, pretend = 0, frame = 16
 6829              		@ frame_needed = 1, uses_anonymous_args = 0
 6830              		@ link register save eliminated.
 6831 0000 80B4     		push	{r7}
 6832              		.cfi_def_cfa_offset 4
 6833              		.cfi_offset 7, -4
 6834 0002 85B0     		sub	sp, sp, #20
 6835              		.cfi_def_cfa_offset 24
 6836 0004 00AF     		add	r7, sp, #0
 6837              		.cfi_def_cfa_register 7
 6838 0006 7860     		str	r0, [r7, #4]
 6839 0008 3960     		str	r1, [r7]
2902:../STM32_ETH_Driver/src/stm32_eth.c ****   uint32_t offset = 0, framelength = 0;
 6840              		.loc 1 2902 0
 6841 000a 0023     		movs	r3, #0
 6842 000c FB60     		str	r3, [r7, #12]
 6843 000e 0023     		movs	r3, #0
 6844 0010 BB60     		str	r3, [r7, #8]
2903:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Check if the descriptor is owned by the ENET or CPU */
2904:../STM32_ETH_Driver/src/stm32_eth.c ****   if((DMARxDescToGet->Status & ETH_DMARxDesc_OWN) != (uint32_t)RESET)
 6845              		.loc 1 2904 0
 6846 0012 544B     		ldr	r3, .L454
 6847 0014 1B68     		ldr	r3, [r3]
 6848 0016 1B68     		ldr	r3, [r3]
 6849 0018 002B     		cmp	r3, #0
 6850 001a 01DA     		bge	.L442
2905:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2906:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Return error: OWN bit set */
2907:../STM32_ETH_Driver/src/stm32_eth.c ****     return ETH_ERROR;
 6851              		.loc 1 2907 0
 6852 001c 0023     		movs	r3, #0
 6853 001e 9BE0     		b	.L443
 6854              	.L442:
2908:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2909:../STM32_ETH_Driver/src/stm32_eth.c ****   if(((DMARxDescToGet->Status & ETH_DMARxDesc_ES) == (uint32_t)RESET) &&
 6855              		.loc 1 2909 0
 6856 0020 504B     		ldr	r3, .L454
 6857 0022 1B68     		ldr	r3, [r3]
 6858 0024 1B68     		ldr	r3, [r3]
 6859 0026 03F40043 		and	r3, r3, #32768
 6860 002a 002B     		cmp	r3, #0
 6861 002c 2BD1     		bne	.L444
2910:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&
 6862              		.loc 1 2910 0 discriminator 1
 6863 002e 4D4B     		ldr	r3, .L454
 6864 0030 1B68     		ldr	r3, [r3]
 6865 0032 1B68     		ldr	r3, [r3]
 6866 0034 03F48073 		and	r3, r3, #256
2909:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&
 6867              		.loc 1 2909 0 discriminator 1
 6868 0038 002B     		cmp	r3, #0
 6869 003a 24D0     		beq	.L444
2911:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_FS) != (uint32_t)RESET))
 6870              		.loc 1 2911 0
 6871 003c 494B     		ldr	r3, .L454
 6872 003e 1B68     		ldr	r3, [r3]
 6873 0040 1B68     		ldr	r3, [r3]
 6874 0042 03F40073 		and	r3, r3, #512
2910:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&
 6875              		.loc 1 2910 0
 6876 0046 002B     		cmp	r3, #0
 6877 0048 1DD0     		beq	.L444
2912:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2913:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
2914:../STM32_ETH_Driver/src/stm32_eth.c ****     framelength = ((DMARxDescToGet->Status & ETH_DMARxDesc_FL) >> ETH_DMARXDESC_FRAME_LENGTHSHIFT) 
 6878              		.loc 1 2914 0
 6879 004a 464B     		ldr	r3, .L454
 6880 004c 1B68     		ldr	r3, [r3]
 6881 004e 1A68     		ldr	r2, [r3]
 6882 0050 454B     		ldr	r3, .L454+4
 6883 0052 1340     		ands	r3, r3, r2
 6884 0054 1B0C     		lsrs	r3, r3, #16
 6885 0056 043B     		subs	r3, r3, #4
 6886 0058 BB60     		str	r3, [r7, #8]
2915:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Copy the received frame into buffer from memory pointed by the current ETHERNET DMA Rx descr
2916:../STM32_ETH_Driver/src/stm32_eth.c ****     for(offset=0; offset<framelength; offset++)
 6887              		.loc 1 2916 0
 6888 005a 0023     		movs	r3, #0
 6889 005c FB60     		str	r3, [r7, #12]
 6890 005e 0DE0     		b	.L445
 6891              	.L446:
2917:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2918:../STM32_ETH_Driver/src/stm32_eth.c ****       (*(ppkt + offset)) = (*(__IO uint8_t *)((DMAPTPRxDescToGet->Buffer1Addr) + offset));
 6892              		.loc 1 2918 0 discriminator 3
 6893 0060 7A68     		ldr	r2, [r7, #4]
 6894 0062 FB68     		ldr	r3, [r7, #12]
 6895 0064 1344     		add	r3, r3, r2
 6896 0066 414A     		ldr	r2, .L454+8
 6897 0068 1268     		ldr	r2, [r2]
 6898 006a 9168     		ldr	r1, [r2, #8]
 6899 006c FA68     		ldr	r2, [r7, #12]
 6900 006e 0A44     		add	r2, r2, r1
 6901 0070 1278     		ldrb	r2, [r2]
 6902 0072 D2B2     		uxtb	r2, r2
 6903 0074 1A70     		strb	r2, [r3]
2916:../STM32_ETH_Driver/src/stm32_eth.c ****     {
 6904              		.loc 1 2916 0 discriminator 3
 6905 0076 FB68     		ldr	r3, [r7, #12]
 6906 0078 0133     		adds	r3, r3, #1
 6907 007a FB60     		str	r3, [r7, #12]
 6908              	.L445:
2916:../STM32_ETH_Driver/src/stm32_eth.c ****     {
 6909              		.loc 1 2916 0 is_stmt 0 discriminator 1
 6910 007c FA68     		ldr	r2, [r7, #12]
 6911 007e BB68     		ldr	r3, [r7, #8]
 6912 0080 9A42     		cmp	r2, r3
 6913 0082 EDD3     		bcc	.L446
2909:../STM32_ETH_Driver/src/stm32_eth.c ****      ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&
 6914              		.loc 1 2909 0 is_stmt 1
 6915 0084 01E0     		b	.L447
 6916              	.L444:
2919:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2920:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2921:../STM32_ETH_Driver/src/stm32_eth.c ****   else
2922:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2923:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Return ERROR */
2924:../STM32_ETH_Driver/src/stm32_eth.c ****     framelength = ETH_ERROR;
 6917              		.loc 1 2924 0
 6918 0086 0023     		movs	r3, #0
 6919 0088 BB60     		str	r3, [r7, #8]
 6920              	.L447:
2925:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2926:../STM32_ETH_Driver/src/stm32_eth.c ****   /* When Rx Buffer unavailable flag is set: clear it and resume reception */
2927:../STM32_ETH_Driver/src/stm32_eth.c ****   if ((ETH->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 6921              		.loc 1 2927 0
 6922 008a 394B     		ldr	r3, .L454+12
 6923 008c 03F58053 		add	r3, r3, #4096
 6924 0090 1433     		adds	r3, r3, #20
 6925 0092 1B68     		ldr	r3, [r3]
 6926 0094 03F08003 		and	r3, r3, #128
 6927 0098 002B     		cmp	r3, #0
 6928 009a 0BD0     		beq	.L448
2928:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2929:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Clear RBUS ETHERNET DMA flag */
2930:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMASR = ETH_DMASR_RBUS;
 6929              		.loc 1 2930 0
 6930 009c 344B     		ldr	r3, .L454+12
 6931 009e 03F58053 		add	r3, r3, #4096
 6932 00a2 1433     		adds	r3, r3, #20
 6933 00a4 8022     		movs	r2, #128
 6934 00a6 1A60     		str	r2, [r3]
2931:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Resume DMA reception */
2932:../STM32_ETH_Driver/src/stm32_eth.c ****     ETH->DMARPDR = 0;
 6935              		.loc 1 2932 0
 6936 00a8 314B     		ldr	r3, .L454+12
 6937 00aa 03F58053 		add	r3, r3, #4096
 6938 00ae 0833     		adds	r3, r3, #8
 6939 00b0 0022     		movs	r2, #0
 6940 00b2 1A60     		str	r2, [r3]
 6941              	.L448:
2933:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2934:../STM32_ETH_Driver/src/stm32_eth.c ****   *PTPRxTab++ = DMARxDescToGet->Buffer1Addr;
 6942              		.loc 1 2934 0
 6943 00b4 3B68     		ldr	r3, [r7]
 6944 00b6 1A1D     		adds	r2, r3, #4
 6945 00b8 3A60     		str	r2, [r7]
 6946 00ba 2A4A     		ldr	r2, .L454
 6947 00bc 1268     		ldr	r2, [r2]
 6948 00be 9268     		ldr	r2, [r2, #8]
 6949 00c0 1A60     		str	r2, [r3]
2935:../STM32_ETH_Driver/src/stm32_eth.c ****   *PTPRxTab = DMARxDescToGet->Buffer2NextDescAddr;
 6950              		.loc 1 2935 0
 6951 00c2 284B     		ldr	r3, .L454
 6952 00c4 1B68     		ldr	r3, [r3]
 6953 00c6 DA68     		ldr	r2, [r3, #12]
 6954 00c8 3B68     		ldr	r3, [r7]
 6955 00ca 1A60     		str	r2, [r3]
2936:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Set Own bit of the Rx descriptor Status: gives the buffer back to ETHERNET DMA */
2937:../STM32_ETH_Driver/src/stm32_eth.c ****   DMARxDescToGet->Status |= ETH_DMARxDesc_OWN;
 6956              		.loc 1 2937 0
 6957 00cc 254B     		ldr	r3, .L454
 6958 00ce 1B68     		ldr	r3, [r3]
 6959 00d0 244A     		ldr	r2, .L454
 6960 00d2 1268     		ldr	r2, [r2]
 6961 00d4 1268     		ldr	r2, [r2]
 6962 00d6 42F00042 		orr	r2, r2, #-2147483648
 6963 00da 1A60     		str	r2, [r3]
2938:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Update the ETHERNET DMA global Rx descriptor with next Rx decriptor */
2939:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Chained Mode */
2940:../STM32_ETH_Driver/src/stm32_eth.c ****   if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RCH) != (uint32_t)RESET)
 6964              		.loc 1 2940 0
 6965 00dc 214B     		ldr	r3, .L454
 6966 00de 1B68     		ldr	r3, [r3]
 6967 00e0 5B68     		ldr	r3, [r3, #4]
 6968 00e2 03F48043 		and	r3, r3, #16384
 6969 00e6 002B     		cmp	r3, #0
 6970 00e8 17D0     		beq	.L449
2941:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2942:../STM32_ETH_Driver/src/stm32_eth.c ****     /* Selects the next DMA Rx descriptor list for next buffer read */
2943:../STM32_ETH_Driver/src/stm32_eth.c ****     DMARxDescToGet = (ETH_DMADESCTypeDef*) (DMAPTPRxDescToGet->Buffer2NextDescAddr);
 6971              		.loc 1 2943 0
 6972 00ea 204B     		ldr	r3, .L454+8
 6973 00ec 1B68     		ldr	r3, [r3]
 6974 00ee DB68     		ldr	r3, [r3, #12]
 6975 00f0 1A46     		mov	r2, r3
 6976 00f2 1C4B     		ldr	r3, .L454
 6977 00f4 1A60     		str	r2, [r3]
2944:../STM32_ETH_Driver/src/stm32_eth.c ****     if(DMAPTPRxDescToGet->Status != 0)
 6978              		.loc 1 2944 0
 6979 00f6 1D4B     		ldr	r3, .L454+8
 6980 00f8 1B68     		ldr	r3, [r3]
 6981 00fa 1B68     		ldr	r3, [r3]
 6982 00fc 002B     		cmp	r3, #0
 6983 00fe 06D0     		beq	.L450
2945:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2946:../STM32_ETH_Driver/src/stm32_eth.c ****       DMAPTPRxDescToGet = (ETH_DMADESCTypeDef*) (DMAPTPRxDescToGet->Status);
 6984              		.loc 1 2946 0
 6985 0100 1A4B     		ldr	r3, .L454+8
 6986 0102 1B68     		ldr	r3, [r3]
 6987 0104 1B68     		ldr	r3, [r3]
 6988 0106 1A46     		mov	r2, r3
 6989 0108 184B     		ldr	r3, .L454+8
 6990 010a 1A60     		str	r2, [r3]
 6991 010c 23E0     		b	.L452
 6992              	.L450:
2947:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2948:../STM32_ETH_Driver/src/stm32_eth.c ****     else
2949:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2950:../STM32_ETH_Driver/src/stm32_eth.c ****       DMAPTPRxDescToGet++;
 6993              		.loc 1 2950 0
 6994 010e 174B     		ldr	r3, .L454+8
 6995 0110 1B68     		ldr	r3, [r3]
 6996 0112 1033     		adds	r3, r3, #16
 6997 0114 154A     		ldr	r2, .L454+8
 6998 0116 1360     		str	r3, [r2]
 6999 0118 1DE0     		b	.L452
 7000              	.L449:
2951:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2952:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2953:../STM32_ETH_Driver/src/stm32_eth.c ****   else /* Ring Mode */
2954:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2955:../STM32_ETH_Driver/src/stm32_eth.c ****     if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RER) != (uint32_t)RESET)
 7001              		.loc 1 2955 0
 7002 011a 124B     		ldr	r3, .L454
 7003 011c 1B68     		ldr	r3, [r3]
 7004 011e 5B68     		ldr	r3, [r3, #4]
 7005 0120 03F40043 		and	r3, r3, #32768
 7006 0124 002B     		cmp	r3, #0
 7007 0126 08D0     		beq	.L453
2956:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2957:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Selects the first DMA Rx descriptor for next buffer to read: last Rx descriptor was used *
2958:../STM32_ETH_Driver/src/stm32_eth.c ****       DMARxDescToGet = (ETH_DMADESCTypeDef*) (ETH->DMARDLAR);
 7008              		.loc 1 2958 0
 7009 0128 114B     		ldr	r3, .L454+12
 7010 012a 03F58053 		add	r3, r3, #4096
 7011 012e 0C33     		adds	r3, r3, #12
 7012 0130 1B68     		ldr	r3, [r3]
 7013 0132 1A46     		mov	r2, r3
 7014 0134 0B4B     		ldr	r3, .L454
 7015 0136 1A60     		str	r2, [r3]
 7016 0138 0DE0     		b	.L452
 7017              	.L453:
2959:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2960:../STM32_ETH_Driver/src/stm32_eth.c ****     else
2961:../STM32_ETH_Driver/src/stm32_eth.c ****     {
2962:../STM32_ETH_Driver/src/stm32_eth.c ****       /* Selects the next DMA Rx descriptor list for next buffer to read */
2963:../STM32_ETH_Driver/src/stm32_eth.c ****       DMARxDescToGet = (ETH_DMADESCTypeDef*) ((uint32_t)DMARxDescToGet + 0x10 + ((ETH->DMABMR & ETH
 7018              		.loc 1 2963 0
 7019 013a 0D4B     		ldr	r3, .L454+12
 7020 013c 03F58053 		add	r3, r3, #4096
 7021 0140 1B68     		ldr	r3, [r3]
 7022 0142 03F07C03 		and	r3, r3, #124
 7023 0146 9B08     		lsrs	r3, r3, #2
 7024 0148 064A     		ldr	r2, .L454
 7025 014a 1268     		ldr	r2, [r2]
 7026 014c 1344     		add	r3, r3, r2
 7027 014e 1033     		adds	r3, r3, #16
 7028 0150 1A46     		mov	r2, r3
 7029 0152 044B     		ldr	r3, .L454
 7030 0154 1A60     		str	r2, [r3]
 7031              	.L452:
2964:../STM32_ETH_Driver/src/stm32_eth.c ****     }
2965:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2966:../STM32_ETH_Driver/src/stm32_eth.c ****   /* Return Frame Length/ERROR */
2967:../STM32_ETH_Driver/src/stm32_eth.c ****   return (framelength);
 7032              		.loc 1 2967 0
 7033 0156 BB68     		ldr	r3, [r7, #8]
 7034              	.L443:
2968:../STM32_ETH_Driver/src/stm32_eth.c **** }
 7035              		.loc 1 2968 0
 7036 0158 1846     		mov	r0, r3
 7037 015a 1437     		adds	r7, r7, #20
 7038              		.cfi_def_cfa_offset 4
 7039 015c BD46     		mov	sp, r7
 7040              		.cfi_def_cfa_register 13
 7041              		@ sp needed
 7042 015e 5DF8047B 		ldr	r7, [sp], #4
 7043              		.cfi_restore 7
 7044              		.cfi_def_cfa_offset 0
 7045 0162 7047     		bx	lr
 7046              	.L455:
 7047              		.align	2
 7048              	.L454:
 7049 0164 00000000 		.word	DMARxDescToGet
 7050 0168 0000FF3F 		.word	1073676288
 7051 016c 00000000 		.word	DMAPTPRxDescToGet
 7052 0170 00800240 		.word	1073905664
 7053              		.cfi_endproc
 7054              	.LFE127:
 7056              		.section	.text.ETH_Delay,"ax",%progbits
 7057              		.align	2
 7058              		.thumb
 7059              		.thumb_func
 7061              	ETH_Delay:
 7062              	.LFB128:
2969:../STM32_ETH_Driver/src/stm32_eth.c **** 
2970:../STM32_ETH_Driver/src/stm32_eth.c **** #ifndef USE_Delay
2971:../STM32_ETH_Driver/src/stm32_eth.c **** /**
2972:../STM32_ETH_Driver/src/stm32_eth.c ****   * @brief  Inserts a delay time.
2973:../STM32_ETH_Driver/src/stm32_eth.c ****   * @param  nCount: specifies the delay time length.
2974:../STM32_ETH_Driver/src/stm32_eth.c ****   * @retval None
2975:../STM32_ETH_Driver/src/stm32_eth.c ****   */
2976:../STM32_ETH_Driver/src/stm32_eth.c **** static void ETH_Delay(__IO uint32_t nCount)
2977:../STM32_ETH_Driver/src/stm32_eth.c **** {
 7063              		.loc 1 2977 0
 7064              		.cfi_startproc
 7065              		@ args = 0, pretend = 0, frame = 16
 7066              		@ frame_needed = 1, uses_anonymous_args = 0
 7067              		@ link register save eliminated.
 7068 0000 80B4     		push	{r7}
 7069              		.cfi_def_cfa_offset 4
 7070              		.cfi_offset 7, -4
 7071 0002 85B0     		sub	sp, sp, #20
 7072              		.cfi_def_cfa_offset 24
 7073 0004 00AF     		add	r7, sp, #0
 7074              		.cfi_def_cfa_register 7
 7075 0006 7860     		str	r0, [r7, #4]
2978:../STM32_ETH_Driver/src/stm32_eth.c ****   __IO uint32_t index = 0; 
 7076              		.loc 1 2978 0
 7077 0008 0023     		movs	r3, #0
 7078 000a FB60     		str	r3, [r7, #12]
2979:../STM32_ETH_Driver/src/stm32_eth.c ****   for(index = nCount; index != 0; index--)
 7079              		.loc 1 2979 0
 7080 000c 7B68     		ldr	r3, [r7, #4]
 7081 000e FB60     		str	r3, [r7, #12]
 7082 0010 02E0     		b	.L457
 7083              	.L458:
 7084              		.loc 1 2979 0 is_stmt 0 discriminator 3
 7085 0012 FB68     		ldr	r3, [r7, #12]
 7086 0014 013B     		subs	r3, r3, #1
 7087 0016 FB60     		str	r3, [r7, #12]
 7088              	.L457:
 7089              		.loc 1 2979 0 discriminator 1
 7090 0018 FB68     		ldr	r3, [r7, #12]
 7091 001a 002B     		cmp	r3, #0
 7092 001c F9D1     		bne	.L458
2980:../STM32_ETH_Driver/src/stm32_eth.c ****   {
2981:../STM32_ETH_Driver/src/stm32_eth.c ****   }
2982:../STM32_ETH_Driver/src/stm32_eth.c **** }
 7093              		.loc 1 2982 0 is_stmt 1
 7094 001e 1437     		adds	r7, r7, #20
 7095              		.cfi_def_cfa_offset 4
 7096 0020 BD46     		mov	sp, r7
 7097              		.cfi_def_cfa_register 13
 7098              		@ sp needed
 7099 0022 5DF8047B 		ldr	r7, [sp], #4
 7100              		.cfi_restore 7
 7101              		.cfi_def_cfa_offset 0
 7102 0026 7047     		bx	lr
 7103              		.cfi_endproc
 7104              	.LFE128:
 7106              		.text
 7107              	.Letext0:
 7108              		.file 2 "f:\\eclipse\\gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 7109              		.file 3 "f:\\eclipse\\gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 7110              		.file 4 "F:\\ARM\\STM32 Eclipse Firmware\\STM32F107_Template\\cmsis/stm32f10x.h"
 7111              		.file 5 "F:\\ARM\\STM32 Eclipse Firmware\\STM32F107_Template\\inc/stm32f10x_rcc.h"
 7112              		.file 6 "F:\\ARM\\STM32 Eclipse Firmware\\STM32F107_Template\\STM32_ETH_Driver\\inc/stm32_eth.h"
 7113              		.file 7 "F:\\ARM\\STM32 Eclipse Firmware\\STM32F107_Template\\cmsis/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32_eth.c
                            *COM*:00000004 DMATxDescToSet
                            *COM*:00000004 DMARxDescToGet
                            *COM*:00000004 DMAPTPTxDescToSet
                            *COM*:00000004 DMAPTPRxDescToGet
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:23     .text.ETH_DeInit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:28     .text.ETH_DeInit:00000000 ETH_DeInit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:55     .text.ETH_Init:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:60     .text.ETH_Init:00000000 ETH_Init
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1375   .text.ETH_WritePHYRegister:00000000 ETH_WritePHYRegister
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:7061   .text.ETH_Delay:00000000 ETH_Delay
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:444    .text.ETH_Init:00000230 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:456    .text.ETH_StructInit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:461    .text.ETH_StructInit:00000000 ETH_StructInit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:678    .text.ETH_Start:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:683    .text.ETH_Start:00000000 ETH_Start
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1575   .text.ETH_MACTransmissionCmd:00000000 ETH_MACTransmissionCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4198   .text.ETH_FlushTransmitFIFO:00000000 ETH_FlushTransmitFIFO
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1633   .text.ETH_MACReceptionCmd:00000000 ETH_MACReceptionCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4301   .text.ETH_DMATransmissionCmd:00000000 ETH_DMATransmissionCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4367   .text.ETH_DMAReceptionCmd:00000000 ETH_DMAReceptionCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:715    .text.ETH_HandleTxPkt:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:720    .text.ETH_HandleTxPkt:00000000 ETH_HandleTxPkt
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:884    .text.ETH_HandleTxPkt:00000104 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:890    .text.ETH_HandleRxPkt:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:895    .text.ETH_HandleRxPkt:00000000 ETH_HandleRxPkt
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1081   .text.ETH_HandleRxPkt:00000124 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1088   .text.ETH_GetRxPktSize:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1093   .text.ETH_GetRxPktSize:00000000 ETH_GetRxPktSize
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3539   .text.ETH_GetDMARxDescFrameLength:00000000 ETH_GetDMARxDescFrameLength
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1160   .text.ETH_GetRxPktSize:00000054 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1165   .text.ETH_DropRxPkt:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1170   .text.ETH_DropRxPkt:00000000 ETH_DropRxPkt
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1245   .text.ETH_DropRxPkt:00000070 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1251   .text.ETH_ReadPHYRegister:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1256   .text.ETH_ReadPHYRegister:00000000 ETH_ReadPHYRegister
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1363   .text.ETH_ReadPHYRegister:00000094 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1370   .text.ETH_WritePHYRegister:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1485   .text.ETH_WritePHYRegister:00000098 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1492   .text.ETH_PHYLoopBackCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1497   .text.ETH_PHYLoopBackCmd:00000000 ETH_PHYLoopBackCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1570   .text.ETH_MACTransmissionCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1623   .text.ETH_MACTransmissionCmd:00000034 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1628   .text.ETH_MACReceptionCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1681   .text.ETH_MACReceptionCmd:00000034 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1686   .text.ETH_GetFlowControlBusyStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1691   .text.ETH_GetFlowControlBusyStatus:00000000 ETH_GetFlowControlBusyStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1739   .text.ETH_GetFlowControlBusyStatus:00000030 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1744   .text.ETH_InitiatePauseControlFrame:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1749   .text.ETH_InitiatePauseControlFrame:00000000 ETH_InitiatePauseControlFrame
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1778   .text.ETH_InitiatePauseControlFrame:00000018 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1783   .text.ETH_BackPressureActivationCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1788   .text.ETH_BackPressureActivationCmd:00000000 ETH_BackPressureActivationCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1836   .text.ETH_BackPressureActivationCmd:00000034 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1841   .text.ETH_GetMACFlagStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1846   .text.ETH_GetMACFlagStatus:00000000 ETH_GetMACFlagStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1896   .text.ETH_GetMACFlagStatus:00000030 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1901   .text.ETH_GetMACITStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1906   .text.ETH_GetMACITStatus:00000000 ETH_GetMACITStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1956   .text.ETH_GetMACITStatus:00000030 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1961   .text.ETH_MACITConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:1966   .text.ETH_MACITConfig:00000000 ETH_MACITConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2018   .text.ETH_MACITConfig:00000038 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2023   .text.ETH_MACAddressConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2028   .text.ETH_MACAddressConfig:00000000 ETH_MACAddressConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2100   .text.ETH_MACAddressConfig:00000064 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2106   .text.ETH_GetMACAddress:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2111   .text.ETH_GetMACAddress:00000000 ETH_GetMACAddress
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2191   .text.ETH_GetMACAddress:0000006c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2197   .text.ETH_MACAddressPerfectFilterCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2202   .text.ETH_MACAddressPerfectFilterCmd:00000000 ETH_MACAddressPerfectFilterCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2261   .text.ETH_MACAddressPerfectFilterCmd:0000004c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2266   .text.ETH_MACAddressFilterConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2271   .text.ETH_MACAddressFilterConfig:00000000 ETH_MACAddressFilterConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2329   .text.ETH_MACAddressFilterConfig:00000048 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2334   .text.ETH_MACAddressMaskBytesFilterConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2339   .text.ETH_MACAddressMaskBytesFilterConfig:00000000 ETH_MACAddressMaskBytesFilterConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2391   .text.ETH_MACAddressMaskBytesFilterConfig:00000040 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2396   .text.ETH_DMATxDescChainInit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2401   .text.ETH_DMATxDescChainInit:00000000 ETH_DMATxDescChainInit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2500   .text.ETH_DMATxDescChainInit:00000088 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2506   .text.ETH_DMATxDescRingInit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2511   .text.ETH_DMATxDescRingInit:00000000 ETH_DMATxDescRingInit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2605   .text.ETH_DMATxDescRingInit:00000088 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2611   .text.ETH_GetDMATxDescFlagStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2616   .text.ETH_GetDMATxDescFlagStatus:00000000 ETH_GetDMATxDescFlagStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2668   .text.ETH_GetDMATxDescCollisionCount:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2673   .text.ETH_GetDMATxDescCollisionCount:00000000 ETH_GetDMATxDescCollisionCount
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2708   .text.ETH_SetDMATxDescOwnBit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2713   .text.ETH_SetDMATxDescOwnBit:00000000 ETH_SetDMATxDescOwnBit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2748   .text.ETH_DMATxDescTransmitITConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2753   .text.ETH_DMATxDescTransmitITConfig:00000000 ETH_DMATxDescTransmitITConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2803   .text.ETH_DMATxDescFrameSegmentConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2808   .text.ETH_DMATxDescFrameSegmentConfig:00000000 ETH_DMATxDescFrameSegmentConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2845   .text.ETH_DMATxDescChecksumInsertionConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2850   .text.ETH_DMATxDescChecksumInsertionConfig:00000000 ETH_DMATxDescChecksumInsertionConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2887   .text.ETH_DMATxDescCRCCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2892   .text.ETH_DMATxDescCRCCmd:00000000 ETH_DMATxDescCRCCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2942   .text.ETH_DMATxDescEndOfRingCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2947   .text.ETH_DMATxDescEndOfRingCmd:00000000 ETH_DMATxDescEndOfRingCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:2997   .text.ETH_DMATxDescSecondAddressChainedCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3002   .text.ETH_DMATxDescSecondAddressChainedCmd:00000000 ETH_DMATxDescSecondAddressChainedCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3052   .text.ETH_DMATxDescShortFramePaddingCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3057   .text.ETH_DMATxDescShortFramePaddingCmd:00000000 ETH_DMATxDescShortFramePaddingCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3107   .text.ETH_DMATxDescTimeStampCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3112   .text.ETH_DMATxDescTimeStampCmd:00000000 ETH_DMATxDescTimeStampCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3162   .text.ETH_DMATxDescBufferSizeConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3167   .text.ETH_DMATxDescBufferSizeConfig:00000000 ETH_DMATxDescBufferSizeConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3208   .text.ETH_DMARxDescChainInit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3213   .text.ETH_DMARxDescChainInit:00000000 ETH_DMARxDescChainInit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3316   .text.ETH_DMARxDescChainInit:00000090 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3322   .text.ETH_DMARxDescRingInit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3327   .text.ETH_DMARxDescRingInit:00000000 ETH_DMARxDescRingInit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3431   .text.ETH_DMARxDescRingInit:0000009c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3437   .text.ETH_GetDMARxDescFlagStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3442   .text.ETH_GetDMARxDescFlagStatus:00000000 ETH_GetDMARxDescFlagStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3494   .text.ETH_SetDMARxDescOwnBit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3499   .text.ETH_SetDMARxDescOwnBit:00000000 ETH_SetDMARxDescOwnBit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3534   .text.ETH_GetDMARxDescFrameLength:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3574   .text.ETH_GetDMARxDescFrameLength:00000020 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3579   .text.ETH_DMARxDescReceiveITConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3584   .text.ETH_DMARxDescReceiveITConfig:00000000 ETH_DMARxDescReceiveITConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3634   .text.ETH_DMARxDescEndOfRingCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3639   .text.ETH_DMARxDescEndOfRingCmd:00000000 ETH_DMARxDescEndOfRingCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3689   .text.ETH_DMARxDescSecondAddressChainedCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3694   .text.ETH_DMARxDescSecondAddressChainedCmd:00000000 ETH_DMARxDescSecondAddressChainedCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3744   .text.ETH_GetDMARxDescBufferSize:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3749   .text.ETH_GetDMARxDescBufferSize:00000000 ETH_GetDMARxDescBufferSize
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3796   .text.ETH_GetDMARxDescBufferSize:00000030 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3801   .text.ETH_SoftwareReset:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3806   .text.ETH_SoftwareReset:00000000 ETH_SoftwareReset
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3837   .text.ETH_SoftwareReset:00000020 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3842   .text.ETH_GetSoftwareResetStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3847   .text.ETH_GetSoftwareResetStatus:00000000 ETH_GetSoftwareResetStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3896   .text.ETH_GetSoftwareResetStatus:00000034 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3901   .text.ETH_GetDMAFlagStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3906   .text.ETH_GetDMAFlagStatus:00000000 ETH_GetDMAFlagStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3958   .text.ETH_GetDMAFlagStatus:00000038 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3963   .text.ETH_DMAClearFlag:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:3968   .text.ETH_DMAClearFlag:00000000 ETH_DMAClearFlag
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4002   .text.ETH_DMAClearFlag:00000020 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4007   .text.ETH_GetDMAITStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4012   .text.ETH_GetDMAITStatus:00000000 ETH_GetDMAITStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4064   .text.ETH_GetDMAITStatus:00000038 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4069   .text.ETH_DMAClearITPendingBit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4074   .text.ETH_DMAClearITPendingBit:00000000 ETH_DMAClearITPendingBit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4108   .text.ETH_DMAClearITPendingBit:00000020 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4113   .text.ETH_GetTransmitProcessState:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4118   .text.ETH_GetTransmitProcessState:00000000 ETH_GetTransmitProcessState
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4148   .text.ETH_GetTransmitProcessState:0000001c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4153   .text.ETH_GetReceiveProcessState:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4158   .text.ETH_GetReceiveProcessState:00000000 ETH_GetReceiveProcessState
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4188   .text.ETH_GetReceiveProcessState:0000001c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4193   .text.ETH_FlushTransmitFIFO:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4231   .text.ETH_FlushTransmitFIFO:00000024 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4236   .text.ETH_GetFlushTransmitFIFOStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4241   .text.ETH_GetFlushTransmitFIFOStatus:00000000 ETH_GetFlushTransmitFIFOStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4291   .text.ETH_GetFlushTransmitFIFOStatus:00000034 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4296   .text.ETH_DMATransmissionCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4357   .text.ETH_DMATransmissionCmd:0000004c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4362   .text.ETH_DMAReceptionCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4423   .text.ETH_DMAReceptionCmd:0000004c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4428   .text.ETH_DMAITConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4433   .text.ETH_DMAITConfig:00000000 ETH_DMAITConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4493   .text.ETH_DMAITConfig:00000050 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4498   .text.ETH_GetDMAOverflowStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4503   .text.ETH_GetDMAOverflowStatus:00000000 ETH_GetDMAOverflowStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4554   .text.ETH_GetDMAOverflowStatus:00000034 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4559   .text.ETH_GetRxOverflowMissedFrameCounter:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4564   .text.ETH_GetRxOverflowMissedFrameCounter:00000000 ETH_GetRxOverflowMissedFrameCounter
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4595   .text.ETH_GetRxOverflowMissedFrameCounter:0000001c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4601   .text.ETH_GetBufferUnavailableMissedFrameCounter:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4606   .text.ETH_GetBufferUnavailableMissedFrameCounter:00000000 ETH_GetBufferUnavailableMissedFrameCounter
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4635   .text.ETH_GetBufferUnavailableMissedFrameCounter:00000018 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4640   .text.ETH_GetCurrentTxDescStartAddress:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4645   .text.ETH_GetCurrentTxDescStartAddress:00000000 ETH_GetCurrentTxDescStartAddress
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4674   .text.ETH_GetCurrentTxDescStartAddress:00000018 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4679   .text.ETH_GetCurrentRxDescStartAddress:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4684   .text.ETH_GetCurrentRxDescStartAddress:00000000 ETH_GetCurrentRxDescStartAddress
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4713   .text.ETH_GetCurrentRxDescStartAddress:00000018 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4718   .text.ETH_GetCurrentTxBufferAddress:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4723   .text.ETH_GetCurrentTxBufferAddress:00000000 ETH_GetCurrentTxBufferAddress
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4752   .text.ETH_GetCurrentTxBufferAddress:00000018 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4757   .text.ETH_GetCurrentRxBufferAddress:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4762   .text.ETH_GetCurrentRxBufferAddress:00000000 ETH_GetCurrentRxBufferAddress
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4791   .text.ETH_GetCurrentRxBufferAddress:00000018 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4796   .text.ETH_ResumeDMATransmission:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4801   .text.ETH_ResumeDMATransmission:00000000 ETH_ResumeDMATransmission
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4830   .text.ETH_ResumeDMATransmission:00000018 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4835   .text.ETH_ResumeDMAReception:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4840   .text.ETH_ResumeDMAReception:00000000 ETH_ResumeDMAReception
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4869   .text.ETH_ResumeDMAReception:00000018 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4874   .text.ETH_ResetWakeUpFrameFilterRegisterPointer:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4879   .text.ETH_ResetWakeUpFrameFilterRegisterPointer:00000000 ETH_ResetWakeUpFrameFilterRegisterPointer
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4908   .text.ETH_ResetWakeUpFrameFilterRegisterPointer:00000018 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4913   .text.ETH_SetWakeUpFrameFilterRegister:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4918   .text.ETH_SetWakeUpFrameFilterRegister:00000000 ETH_SetWakeUpFrameFilterRegister
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4971   .text.ETH_SetWakeUpFrameFilterRegister:00000038 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4976   .text.ETH_GlobalUnicastWakeUpCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:4981   .text.ETH_GlobalUnicastWakeUpCmd:00000000 ETH_GlobalUnicastWakeUpCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5029   .text.ETH_GlobalUnicastWakeUpCmd:00000034 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5034   .text.ETH_GetPMTFlagStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5039   .text.ETH_GetPMTFlagStatus:00000000 ETH_GetPMTFlagStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5089   .text.ETH_GetPMTFlagStatus:00000030 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5094   .text.ETH_WakeUpFrameDetectionCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5099   .text.ETH_WakeUpFrameDetectionCmd:00000000 ETH_WakeUpFrameDetectionCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5147   .text.ETH_WakeUpFrameDetectionCmd:00000034 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5152   .text.ETH_MagicPacketDetectionCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5157   .text.ETH_MagicPacketDetectionCmd:00000000 ETH_MagicPacketDetectionCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5205   .text.ETH_MagicPacketDetectionCmd:00000034 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5210   .text.ETH_PowerDownCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5215   .text.ETH_PowerDownCmd:00000000 ETH_PowerDownCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5263   .text.ETH_PowerDownCmd:00000034 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5268   .text.ETH_MMCCounterFreezeCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5273   .text.ETH_MMCCounterFreezeCmd:00000000 ETH_MMCCounterFreezeCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5321   .text.ETH_MMCCounterFreezeCmd:0000003c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5326   .text.ETH_MMCResetOnReadCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5331   .text.ETH_MMCResetOnReadCmd:00000000 ETH_MMCResetOnReadCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5379   .text.ETH_MMCResetOnReadCmd:0000003c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5384   .text.ETH_MMCCounterRolloverCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5389   .text.ETH_MMCCounterRolloverCmd:00000000 ETH_MMCCounterRolloverCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5437   .text.ETH_MMCCounterRolloverCmd:0000003c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5442   .text.ETH_MMCCountersReset:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5447   .text.ETH_MMCCountersReset:00000000 ETH_MMCCountersReset
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5476   .text.ETH_MMCCountersReset:0000001c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5481   .text.ETH_MMCITConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5486   .text.ETH_MMCITConfig:00000000 ETH_MMCITConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5570   .text.ETH_MMCITConfig:00000080 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5575   .text.ETH_GetMMCITStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5580   .text.ETH_GetMMCITStatus:00000000 ETH_GetMMCITStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5666   .text.ETH_GetMMCITStatus:00000074 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5671   .text.ETH_GetMMCRegister:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5676   .text.ETH_GetMMCRegister:00000000 ETH_GetMMCRegister
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5711   .text.ETH_EnablePTPTimeStampAddend:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5716   .text.ETH_EnablePTPTimeStampAddend:00000000 ETH_EnablePTPTimeStampAddend
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5745   .text.ETH_EnablePTPTimeStampAddend:0000001c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5750   .text.ETH_EnablePTPTimeStampInterruptTrigger:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5755   .text.ETH_EnablePTPTimeStampInterruptTrigger:00000000 ETH_EnablePTPTimeStampInterruptTrigger
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5784   .text.ETH_EnablePTPTimeStampInterruptTrigger:0000001c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5789   .text.ETH_EnablePTPTimeStampUpdate:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5794   .text.ETH_EnablePTPTimeStampUpdate:00000000 ETH_EnablePTPTimeStampUpdate
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5823   .text.ETH_EnablePTPTimeStampUpdate:0000001c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5828   .text.ETH_InitializePTPTimeStamp:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5833   .text.ETH_InitializePTPTimeStamp:00000000 ETH_InitializePTPTimeStamp
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5862   .text.ETH_InitializePTPTimeStamp:0000001c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5867   .text.ETH_PTPUpdateMethodConfig:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5872   .text.ETH_PTPUpdateMethodConfig:00000000 ETH_PTPUpdateMethodConfig
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5919   .text.ETH_PTPUpdateMethodConfig:0000003c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5924   .text.ETH_PTPTimeStampCmd:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5929   .text.ETH_PTPTimeStampCmd:00000000 ETH_PTPTimeStampCmd
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5977   .text.ETH_PTPTimeStampCmd:0000003c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5982   .text.ETH_GetPTPFlagStatus:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:5987   .text.ETH_GetPTPFlagStatus:00000000 ETH_GetPTPFlagStatus
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6037   .text.ETH_GetPTPFlagStatus:00000034 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6042   .text.ETH_SetPTPSubSecondIncrement:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6047   .text.ETH_SetPTPSubSecondIncrement:00000000 ETH_SetPTPSubSecondIncrement
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6079   .text.ETH_SetPTPSubSecondIncrement:0000001c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6084   .text.ETH_SetPTPTimeStampUpdate:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6089   .text.ETH_SetPTPTimeStampUpdate:00000000 ETH_SetPTPTimeStampUpdate
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6129   .text.ETH_SetPTPTimeStampUpdate:0000002c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6134   .text.ETH_SetPTPTimeStampAddend:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6139   .text.ETH_SetPTPTimeStampAddend:00000000 ETH_SetPTPTimeStampAddend
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6171   .text.ETH_SetPTPTimeStampAddend:0000001c $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6176   .text.ETH_SetPTPTargetTime:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6181   .text.ETH_SetPTPTargetTime:00000000 ETH_SetPTPTargetTime
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6218   .text.ETH_SetPTPTargetTime:00000024 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6223   .text.ETH_GetPTPRegister:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6228   .text.ETH_GetPTPRegister:00000000 ETH_GetPTPRegister
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6263   .text.ETH_DMAPTPTxDescChainInit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6268   .text.ETH_DMAPTPTxDescChainInit:00000000 ETH_DMAPTPTxDescChainInit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6397   .text.ETH_DMAPTPTxDescChainInit:000000c0 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6404   .text.ETH_DMAPTPRxDescChainInit:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6409   .text.ETH_DMAPTPRxDescChainInit:00000000 ETH_DMAPTPRxDescChainInit
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6542   .text.ETH_DMAPTPRxDescChainInit:000000c8 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6549   .text.ETH_HandlePTPTxPkt:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6554   .text.ETH_HandlePTPTxPkt:00000000 ETH_HandlePTPTxPkt
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6811   .text.ETH_HandlePTPTxPkt:000001ac $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6819   .text.ETH_HandlePTPRxPkt:00000000 $t
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:6824   .text.ETH_HandlePTPRxPkt:00000000 ETH_HandlePTPRxPkt
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:7049   .text.ETH_HandlePTPRxPkt:00000164 $d
C:\Users\MISAKA~1.MIS\AppData\Local\Temp\ccfvSV9h.s:7057   .text.ETH_Delay:00000000 $t
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.2d80f1b5ce3c69d13e258577ddf29668
                           .group:00000000 wm4.stm32f10x.h.51.6e18fa0f6016a7ea66d7cfe7c3be3cd1
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.features.h.22.2e382148a0560adabf236cddd4e880f4
                           .group:00000000 wm4._default_types.h.15.933e8edd27a65e0b69af4a865eb623d2
                           .group:00000000 wm4._intsup.h.10.35a45952db64d30146faa63a55c20c1c
                           .group:00000000 wm4._stdint.h.10.f76354baea1c7088202064e6f3d4f5e3
                           .group:00000000 wm4.stdint.h.23.373a9d32a9e4c2e88fd347156532d281
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.34c9721dbd76a587b38991fd58e2fdab
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.cb32a32bef653f9e9414120b411eb1bf
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32_eth.h.37.832674a43908e6ddab9faceeb2b697fc

UNDEFINED SYMBOLS
RCC_AHBPeriphResetCmd
RCC_GetClocksFreq
