
ECSE-362 Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001648  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000844  08001804  08001804  00002804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002048  08002048  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002048  08002048  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002048  08002048  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002048  08002048  00003048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800204c  0800204c  0000304c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002050  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  0800205c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800205c  0000402c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000088da  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000157b  00000000  00000000  0000c916  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005e0  00000000  00000000  0000de98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003f1  00000000  00000000  0000e478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001c87  00000000  00000000  0000e869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000602a  00000000  00000000  000104f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff1b1  00000000  00000000  0001651a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001156cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001440  00000000  00000000  00115784  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  00116bc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000001f4  00000000  00000000  00116c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000020  00000000  00000000  00116e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080017ec 	.word	0x080017ec

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	080017ec 	.word	0x080017ec

080001fc <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b088      	sub	sp, #32
 8000200:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000202:	f000 f978 	bl	80004f6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000206:	f000 f833 	bl	8000270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800020a:	f000 f883 	bl	8000314 <MX_GPIO_Init>
	//	  82.70, 77.73};

  // Variables
  //float32_t x = 25;			// value to find square root of
  //float32_t sqrt_x;		// square root of value
  float32_t epsilon = 0.00000001;
 800020e:	4b16      	ldr	r3, [pc, #88]	@ (8000268 <main+0x6c>)
 8000210:	61bb      	str	r3, [r7, #24]
  uint16_t maxIter = 1000;
 8000212:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000216:	82fb      	strh	r3, [r7, #22]
  float32_t x0 = 0.5f;
 8000218:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800021c:	613b      	str	r3, [r7, #16]
  float32_t omega = 1.0f;
 800021e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000222:	60fb      	str	r3, [r7, #12]
  float32_t phi = 1.0f;
 8000224:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000228:	60bb      	str	r3, [r7, #8]





	  ITM_Port32(31) = 1;
 800022a:	4b10      	ldr	r3, [pc, #64]	@ (800026c <main+0x70>)
 800022c:	2201      	movs	r2, #1
 800022e:	601a      	str	r2, [r3, #0]
	  for (uint32_t i=0; i<1000; i++) {
 8000230:	2300      	movs	r3, #0
 8000232:	61fb      	str	r3, [r7, #28]
 8000234:	e010      	b.n	8000258 <main+0x5c>

		  // C Transcendental Solver
		  //transcend(x0, omega, phi, epsilon, maxIter, &root);

		  // ASM Transcendental Solver
		  asmTrans(x0, omega, phi, epsilon, maxIter, &root);
 8000236:	1d3a      	adds	r2, r7, #4
 8000238:	8afb      	ldrh	r3, [r7, #22]
 800023a:	4611      	mov	r1, r2
 800023c:	4618      	mov	r0, r3
 800023e:	edd7 1a06 	vldr	s3, [r7, #24]
 8000242:	ed97 1a02 	vldr	s2, [r7, #8]
 8000246:	edd7 0a03 	vldr	s1, [r7, #12]
 800024a:	ed97 0a04 	vldr	s0, [r7, #16]
 800024e:	f000 f8e5 	bl	800041c <asmTrans>
	  for (uint32_t i=0; i<1000; i++) {
 8000252:	69fb      	ldr	r3, [r7, #28]
 8000254:	3301      	adds	r3, #1
 8000256:	61fb      	str	r3, [r7, #28]
 8000258:	69fb      	ldr	r3, [r7, #28]
 800025a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800025e:	d3ea      	bcc.n	8000236 <main+0x3a>

	  }
	  ITM_Port32(31) = 2;
 8000260:	4b02      	ldr	r3, [pc, #8]	@ (800026c <main+0x70>)
 8000262:	2202      	movs	r2, #2
 8000264:	601a      	str	r2, [r3, #0]
	  ITM_Port32(31) = 1;
 8000266:	e7e0      	b.n	800022a <main+0x2e>
 8000268:	322bcc77 	.word	0x322bcc77
 800026c:	e000007c 	.word	0xe000007c

08000270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b096      	sub	sp, #88	@ 0x58
 8000274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000276:	f107 0314 	add.w	r3, r7, #20
 800027a:	2244      	movs	r2, #68	@ 0x44
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f001 fa88 	bl	8001794 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000284:	463b      	mov	r3, r7
 8000286:	2200      	movs	r2, #0
 8000288:	601a      	str	r2, [r3, #0]
 800028a:	605a      	str	r2, [r3, #4]
 800028c:	609a      	str	r2, [r3, #8]
 800028e:	60da      	str	r2, [r3, #12]
 8000290:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000292:	2000      	movs	r0, #0
 8000294:	f000 faaa 	bl	80007ec <HAL_PWREx_ControlVoltageScaling>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800029e:	f000 f851 	bl	8000344 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002a2:	2310      	movs	r3, #16
 80002a4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002a6:	2301      	movs	r3, #1
 80002a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002aa:	2300      	movs	r3, #0
 80002ac:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002ae:	2360      	movs	r3, #96	@ 0x60
 80002b0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b2:	2302      	movs	r3, #2
 80002b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80002b6:	2301      	movs	r3, #1
 80002b8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80002ba:	2301      	movs	r3, #1
 80002bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80002be:	233c      	movs	r3, #60	@ 0x3c
 80002c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002c2:	2302      	movs	r3, #2
 80002c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002c6:	2302      	movs	r3, #2
 80002c8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002ca:	2302      	movs	r3, #2
 80002cc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ce:	f107 0314 	add.w	r3, r7, #20
 80002d2:	4618      	mov	r0, r3
 80002d4:	f000 fb2e 	bl	8000934 <HAL_RCC_OscConfig>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d001      	beq.n	80002e2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80002de:	f000 f831 	bl	8000344 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e2:	230f      	movs	r3, #15
 80002e4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002e6:	2303      	movs	r3, #3
 80002e8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ea:	2300      	movs	r3, #0
 80002ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ee:	2300      	movs	r3, #0
 80002f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f2:	2300      	movs	r3, #0
 80002f4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80002f6:	463b      	mov	r3, r7
 80002f8:	2105      	movs	r1, #5
 80002fa:	4618      	mov	r0, r3
 80002fc:	f000 ff34 	bl	8001168 <HAL_RCC_ClockConfig>
 8000300:	4603      	mov	r3, r0
 8000302:	2b00      	cmp	r3, #0
 8000304:	d001      	beq.n	800030a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000306:	f000 f81d 	bl	8000344 <Error_Handler>
  }
}
 800030a:	bf00      	nop
 800030c:	3758      	adds	r7, #88	@ 0x58
 800030e:	46bd      	mov	sp, r7
 8000310:	bd80      	pop	{r7, pc}
	...

08000314 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000314:	b480      	push	{r7}
 8000316:	b083      	sub	sp, #12
 8000318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800031a:	4b09      	ldr	r3, [pc, #36]	@ (8000340 <MX_GPIO_Init+0x2c>)
 800031c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800031e:	4a08      	ldr	r2, [pc, #32]	@ (8000340 <MX_GPIO_Init+0x2c>)
 8000320:	f043 0302 	orr.w	r3, r3, #2
 8000324:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000326:	4b06      	ldr	r3, [pc, #24]	@ (8000340 <MX_GPIO_Init+0x2c>)
 8000328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800032a:	f003 0302 	and.w	r3, r3, #2
 800032e:	607b      	str	r3, [r7, #4]
 8000330:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000332:	bf00      	nop
 8000334:	370c      	adds	r7, #12
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	40021000 	.word	0x40021000

08000344 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000348:	b672      	cpsid	i
}
 800034a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800034c:	bf00      	nop
 800034e:	e7fd      	b.n	800034c <Error_Handler+0x8>

08000350 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000350:	b480      	push	{r7}
 8000352:	b083      	sub	sp, #12
 8000354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000356:	4b0f      	ldr	r3, [pc, #60]	@ (8000394 <HAL_MspInit+0x44>)
 8000358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800035a:	4a0e      	ldr	r2, [pc, #56]	@ (8000394 <HAL_MspInit+0x44>)
 800035c:	f043 0301 	orr.w	r3, r3, #1
 8000360:	6613      	str	r3, [r2, #96]	@ 0x60
 8000362:	4b0c      	ldr	r3, [pc, #48]	@ (8000394 <HAL_MspInit+0x44>)
 8000364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000366:	f003 0301 	and.w	r3, r3, #1
 800036a:	607b      	str	r3, [r7, #4]
 800036c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800036e:	4b09      	ldr	r3, [pc, #36]	@ (8000394 <HAL_MspInit+0x44>)
 8000370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000372:	4a08      	ldr	r2, [pc, #32]	@ (8000394 <HAL_MspInit+0x44>)
 8000374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000378:	6593      	str	r3, [r2, #88]	@ 0x58
 800037a:	4b06      	ldr	r3, [pc, #24]	@ (8000394 <HAL_MspInit+0x44>)
 800037c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800037e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000382:	603b      	str	r3, [r7, #0]
 8000384:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000386:	bf00      	nop
 8000388:	370c      	adds	r7, #12
 800038a:	46bd      	mov	sp, r7
 800038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000390:	4770      	bx	lr
 8000392:	bf00      	nop
 8000394:	40021000 	.word	0x40021000

08000398 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800039c:	bf00      	nop
 800039e:	e7fd      	b.n	800039c <NMI_Handler+0x4>

080003a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003a4:	bf00      	nop
 80003a6:	e7fd      	b.n	80003a4 <HardFault_Handler+0x4>

080003a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003ac:	bf00      	nop
 80003ae:	e7fd      	b.n	80003ac <MemManage_Handler+0x4>

080003b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003b4:	bf00      	nop
 80003b6:	e7fd      	b.n	80003b4 <BusFault_Handler+0x4>

080003b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003bc:	bf00      	nop
 80003be:	e7fd      	b.n	80003bc <UsageFault_Handler+0x4>

080003c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr

080003ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003ce:	b480      	push	{r7}
 80003d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003d2:	bf00      	nop
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr

080003dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr

080003ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003ea:	b580      	push	{r7, lr}
 80003ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003ee:	f000 f8d7 	bl	80005a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003f2:	bf00      	nop
 80003f4:	bd80      	pop	{r7, pc}
	...

080003f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80003fc:	4b06      	ldr	r3, [pc, #24]	@ (8000418 <SystemInit+0x20>)
 80003fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000402:	4a05      	ldr	r2, [pc, #20]	@ (8000418 <SystemInit+0x20>)
 8000404:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000408:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800040c:	bf00      	nop
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	e000ed00 	.word	0xe000ed00

0800041c <asmTrans>:
// S11 = imm. register
// S12 = 0 register
// S13 = 2 register
// S14 = 1 register

	VMOV S9, S0 // move xCurrent = x0 from S0 to S9
 800041c:	eef0 4a40 	vmov.f32	s9, s0
	MOV R2, #0 // set loop counter to 0
 8000420:	f04f 0200 	mov.w	r2, #0
	VLDR.F32 S12, =zero
 8000424:	ed9f 6a1d 	vldr	s12, [pc, #116]	@ 800049c <zero+0x6>
	VLDR.F32 S13, =two
 8000428:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 80004a0 <zero+0xa>

0800042c <loop>:

loop:

// Increment loop counter
	ADD R2, R2, #1
 800042c:	f102 0201 	add.w	r2, r2, #1

// f(x) = x^2 - cos(omega*x + phi)

	// calculate omega*x
	VMUL.F32 S8, S1, S9 // VMUL Sd Sn Sm
 8000430:	ee20 4aa4 	vmul.f32	s8, s1, s9

	// calculate (omega*x) + phi
	VADD.F32 S10, S8, S2 // VADD Sd Sn Sm
 8000434:	ee34 5a01 	vadd.f32	s10, s8, s2

	// calculate cos((omega*x) + phi)
	VMOV S0, S10 	// move function argument into S0
 8000438:	eeb0 0a45 	vmov.f32	s0, s10
	BL arm_cos_f32	// call cosine function, output put in S0
 800043c:	f001 f960 	bl	8001700 <arm_cos_f32>
	VMOV S8, S0		// move output from S0 into S9
 8000440:	eeb0 4a40 	vmov.f32	s8, s0

	// calculate x^2
	VMUL.F32 S11, S9, S9
 8000444:	ee64 5aa4 	vmul.f32	s11, s9, s9

	// calculate fVal = x^2 - cos(omega*x + phi)
	VSUB.F32 S4, S11, S8
 8000448:	ee35 2ac4 	vsub.f32	s4, s11, s8


// f'(x) = 2*x + omega*sin(omega*x + phi)

	// calculate sin(omega*x + phi)
	VMOV S0, S10		// move funciton argument into S0
 800044c:	eeb0 0a45 	vmov.f32	s0, s10
	BL arm_sin_f32  // call sine function, output put into S0
 8000450:	f001 f910 	bl	8001674 <arm_sin_f32>
	VMOV S8, S0		// move output from S0 into S8
 8000454:	eeb0 4a40 	vmov.f32	s8, s0

	// calculate omega*sin(omega*x + phi)
	VMUL.F32 S8, S1, S8
 8000458:	ee20 4a84 	vmul.f32	s8, s1, s8

	// calculate 2*x
	VMUL.F32 S11, S9, S13
 800045c:	ee64 5aa6 	vmul.f32	s11, s9, s13

	// calculate dfVal = 2*x + omega*sin(omega*x + phi)
	VADD.F32 S5, S11, S8
 8000460:	ee75 2a84 	vadd.f32	s5, s11, s8

// Compute next x value

	// compute fVal/dfVal
	VDIV.F32 S8, S4, S5
 8000464:	ee82 4a22 	vdiv.f32	s8, s4, s5

	// compute xNext = xCurrent -fVal/dfVal
	VSUB.F32 S6, S9, S8
 8000468:	ee34 3ac4 	vsub.f32	s6, s9, s8

// Check epsilon

	// diff = xNext - xCurrent;
	VSUB.F32 S8, S6, S9
 800046c:	ee33 4a64 	vsub.f32	s8, s6, s9

	// fabs(diff)
	VABS.F32 S8, S8
 8000470:	eeb0 4ac4 	vabs.f32	s8, s8

	// if (fabs(diff) < epsilon)
	VCMP.F32 S8, S3
 8000474:	eeb4 4a61 	vcmp.f32	s8, s3
	BLT success // if comparison succeeds, done
 8000478:	db04      	blt.n	8000484 <success>

// Check number of iterations
	CMP R2, R0
 800047a:	4282      	cmp	r2, r0
	BGE fail
 800047c:	da05      	bge.n	800048a <fail>

// Else, prepare for next iteration
	// xCurrent = xNext;
	VMOV S6, S9
 800047e:	eeb0 3a64 	vmov.f32	s6, s9
	B loop
 8000482:	e7d3      	b.n	800042c <loop>

08000484 <success>:


success:
	// *root = xNext;
	// store xNext at memory location for the root
	VSTR.F32 S6, [R1]
 8000484:	ed81 3a00 	vstr	s6, [r1]
	B end
 8000488:	e002      	b.n	8000490 <end>

0800048a <fail>:


fail:
	VSTR.F32 S12, [R1]
 800048a:	ed81 6a00 	vstr	s12, [r1]
	B end
 800048e:	e7ff      	b.n	8000490 <end>

08000490 <end>:


end:
	BX LR
 8000490:	4770      	bx	lr

08000492 <two>:
 8000492:	0000      	.short	0x0000
 8000494:	4000      	.short	0x4000

08000496 <zero>:
 8000496:	0000      	.short	0x0000
 8000498:	00000000 	.word	0x00000000
	VLDR.F32 S12, =zero
 800049c:	08000496 	.word	0x08000496
	VLDR.F32 S13, =two
 80004a0:	08000492 	.word	0x08000492

080004a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80004a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80004dc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004a8:	f7ff ffa6 	bl	80003f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004ac:	480c      	ldr	r0, [pc, #48]	@ (80004e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80004ae:	490d      	ldr	r1, [pc, #52]	@ (80004e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004b0:	4a0d      	ldr	r2, [pc, #52]	@ (80004e8 <LoopForever+0xe>)
  movs r3, #0
 80004b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004b4:	e002      	b.n	80004bc <LoopCopyDataInit>

080004b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ba:	3304      	adds	r3, #4

080004bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004c0:	d3f9      	bcc.n	80004b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004c2:	4a0a      	ldr	r2, [pc, #40]	@ (80004ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80004c4:	4c0a      	ldr	r4, [pc, #40]	@ (80004f0 <LoopForever+0x16>)
  movs r3, #0
 80004c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004c8:	e001      	b.n	80004ce <LoopFillZerobss>

080004ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004cc:	3204      	adds	r2, #4

080004ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004d0:	d3fb      	bcc.n	80004ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004d2:	f001 f967 	bl	80017a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004d6:	f7ff fe91 	bl	80001fc <main>

080004da <LoopForever>:

LoopForever:
    b LoopForever
 80004da:	e7fe      	b.n	80004da <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80004dc:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80004e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004e4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004e8:	08002050 	.word	0x08002050
  ldr r2, =_sbss
 80004ec:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004f0:	2000002c 	.word	0x2000002c

080004f4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004f4:	e7fe      	b.n	80004f4 <ADC1_IRQHandler>

080004f6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004f6:	b580      	push	{r7, lr}
 80004f8:	b082      	sub	sp, #8
 80004fa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004fc:	2300      	movs	r3, #0
 80004fe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000500:	2003      	movs	r0, #3
 8000502:	f000 f91f 	bl	8000744 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000506:	2000      	movs	r0, #0
 8000508:	f000 f80e 	bl	8000528 <HAL_InitTick>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d002      	beq.n	8000518 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000512:	2301      	movs	r3, #1
 8000514:	71fb      	strb	r3, [r7, #7]
 8000516:	e001      	b.n	800051c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000518:	f7ff ff1a 	bl	8000350 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800051c:	79fb      	ldrb	r3, [r7, #7]
}
 800051e:	4618      	mov	r0, r3
 8000520:	3708      	adds	r7, #8
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
	...

08000528 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000530:	2300      	movs	r3, #0
 8000532:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000534:	4b17      	ldr	r3, [pc, #92]	@ (8000594 <HAL_InitTick+0x6c>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	2b00      	cmp	r3, #0
 800053a:	d023      	beq.n	8000584 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800053c:	4b16      	ldr	r3, [pc, #88]	@ (8000598 <HAL_InitTick+0x70>)
 800053e:	681a      	ldr	r2, [r3, #0]
 8000540:	4b14      	ldr	r3, [pc, #80]	@ (8000594 <HAL_InitTick+0x6c>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	4619      	mov	r1, r3
 8000546:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800054a:	fbb3 f3f1 	udiv	r3, r3, r1
 800054e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000552:	4618      	mov	r0, r3
 8000554:	f000 f91d 	bl	8000792 <HAL_SYSTICK_Config>
 8000558:	4603      	mov	r3, r0
 800055a:	2b00      	cmp	r3, #0
 800055c:	d10f      	bne.n	800057e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	2b0f      	cmp	r3, #15
 8000562:	d809      	bhi.n	8000578 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000564:	2200      	movs	r2, #0
 8000566:	6879      	ldr	r1, [r7, #4]
 8000568:	f04f 30ff 	mov.w	r0, #4294967295
 800056c:	f000 f8f5 	bl	800075a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000570:	4a0a      	ldr	r2, [pc, #40]	@ (800059c <HAL_InitTick+0x74>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	6013      	str	r3, [r2, #0]
 8000576:	e007      	b.n	8000588 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000578:	2301      	movs	r3, #1
 800057a:	73fb      	strb	r3, [r7, #15]
 800057c:	e004      	b.n	8000588 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800057e:	2301      	movs	r3, #1
 8000580:	73fb      	strb	r3, [r7, #15]
 8000582:	e001      	b.n	8000588 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000584:	2301      	movs	r3, #1
 8000586:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000588:	7bfb      	ldrb	r3, [r7, #15]
}
 800058a:	4618      	mov	r0, r3
 800058c:	3710      	adds	r7, #16
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	20000008 	.word	0x20000008
 8000598:	20000000 	.word	0x20000000
 800059c:	20000004 	.word	0x20000004

080005a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005a4:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <HAL_IncTick+0x20>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	461a      	mov	r2, r3
 80005aa:	4b06      	ldr	r3, [pc, #24]	@ (80005c4 <HAL_IncTick+0x24>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4413      	add	r3, r2
 80005b0:	4a04      	ldr	r2, [pc, #16]	@ (80005c4 <HAL_IncTick+0x24>)
 80005b2:	6013      	str	r3, [r2, #0]
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	20000008 	.word	0x20000008
 80005c4:	20000028 	.word	0x20000028

080005c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  return uwTick;
 80005cc:	4b03      	ldr	r3, [pc, #12]	@ (80005dc <HAL_GetTick+0x14>)
 80005ce:	681b      	ldr	r3, [r3, #0]
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	20000028 	.word	0x20000028

080005e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b085      	sub	sp, #20
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f003 0307 	and.w	r3, r3, #7
 80005ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <__NVIC_SetPriorityGrouping+0x44>)
 80005f2:	68db      	ldr	r3, [r3, #12]
 80005f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005f6:	68ba      	ldr	r2, [r7, #8]
 80005f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005fc:	4013      	ands	r3, r2
 80005fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000608:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800060c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000612:	4a04      	ldr	r2, [pc, #16]	@ (8000624 <__NVIC_SetPriorityGrouping+0x44>)
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	60d3      	str	r3, [r2, #12]
}
 8000618:	bf00      	nop
 800061a:	3714      	adds	r7, #20
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr
 8000624:	e000ed00 	.word	0xe000ed00

08000628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800062c:	4b04      	ldr	r3, [pc, #16]	@ (8000640 <__NVIC_GetPriorityGrouping+0x18>)
 800062e:	68db      	ldr	r3, [r3, #12]
 8000630:	0a1b      	lsrs	r3, r3, #8
 8000632:	f003 0307 	and.w	r3, r3, #7
}
 8000636:	4618      	mov	r0, r3
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	e000ed00 	.word	0xe000ed00

08000644 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	6039      	str	r1, [r7, #0]
 800064e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000654:	2b00      	cmp	r3, #0
 8000656:	db0a      	blt.n	800066e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	b2da      	uxtb	r2, r3
 800065c:	490c      	ldr	r1, [pc, #48]	@ (8000690 <__NVIC_SetPriority+0x4c>)
 800065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000662:	0112      	lsls	r2, r2, #4
 8000664:	b2d2      	uxtb	r2, r2
 8000666:	440b      	add	r3, r1
 8000668:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800066c:	e00a      	b.n	8000684 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	b2da      	uxtb	r2, r3
 8000672:	4908      	ldr	r1, [pc, #32]	@ (8000694 <__NVIC_SetPriority+0x50>)
 8000674:	79fb      	ldrb	r3, [r7, #7]
 8000676:	f003 030f 	and.w	r3, r3, #15
 800067a:	3b04      	subs	r3, #4
 800067c:	0112      	lsls	r2, r2, #4
 800067e:	b2d2      	uxtb	r2, r2
 8000680:	440b      	add	r3, r1
 8000682:	761a      	strb	r2, [r3, #24]
}
 8000684:	bf00      	nop
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	e000e100 	.word	0xe000e100
 8000694:	e000ed00 	.word	0xe000ed00

08000698 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000698:	b480      	push	{r7}
 800069a:	b089      	sub	sp, #36	@ 0x24
 800069c:	af00      	add	r7, sp, #0
 800069e:	60f8      	str	r0, [r7, #12]
 80006a0:	60b9      	str	r1, [r7, #8]
 80006a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	f003 0307 	and.w	r3, r3, #7
 80006aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006ac:	69fb      	ldr	r3, [r7, #28]
 80006ae:	f1c3 0307 	rsb	r3, r3, #7
 80006b2:	2b04      	cmp	r3, #4
 80006b4:	bf28      	it	cs
 80006b6:	2304      	movcs	r3, #4
 80006b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ba:	69fb      	ldr	r3, [r7, #28]
 80006bc:	3304      	adds	r3, #4
 80006be:	2b06      	cmp	r3, #6
 80006c0:	d902      	bls.n	80006c8 <NVIC_EncodePriority+0x30>
 80006c2:	69fb      	ldr	r3, [r7, #28]
 80006c4:	3b03      	subs	r3, #3
 80006c6:	e000      	b.n	80006ca <NVIC_EncodePriority+0x32>
 80006c8:	2300      	movs	r3, #0
 80006ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006cc:	f04f 32ff 	mov.w	r2, #4294967295
 80006d0:	69bb      	ldr	r3, [r7, #24]
 80006d2:	fa02 f303 	lsl.w	r3, r2, r3
 80006d6:	43da      	mvns	r2, r3
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	401a      	ands	r2, r3
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006e0:	f04f 31ff 	mov.w	r1, #4294967295
 80006e4:	697b      	ldr	r3, [r7, #20]
 80006e6:	fa01 f303 	lsl.w	r3, r1, r3
 80006ea:	43d9      	mvns	r1, r3
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f0:	4313      	orrs	r3, r2
         );
}
 80006f2:	4618      	mov	r0, r3
 80006f4:	3724      	adds	r7, #36	@ 0x24
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
	...

08000700 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	3b01      	subs	r3, #1
 800070c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000710:	d301      	bcc.n	8000716 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000712:	2301      	movs	r3, #1
 8000714:	e00f      	b.n	8000736 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000716:	4a0a      	ldr	r2, [pc, #40]	@ (8000740 <SysTick_Config+0x40>)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	3b01      	subs	r3, #1
 800071c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800071e:	210f      	movs	r1, #15
 8000720:	f04f 30ff 	mov.w	r0, #4294967295
 8000724:	f7ff ff8e 	bl	8000644 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000728:	4b05      	ldr	r3, [pc, #20]	@ (8000740 <SysTick_Config+0x40>)
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800072e:	4b04      	ldr	r3, [pc, #16]	@ (8000740 <SysTick_Config+0x40>)
 8000730:	2207      	movs	r2, #7
 8000732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000734:	2300      	movs	r3, #0
}
 8000736:	4618      	mov	r0, r3
 8000738:	3708      	adds	r7, #8
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	e000e010 	.word	0xe000e010

08000744 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800074c:	6878      	ldr	r0, [r7, #4]
 800074e:	f7ff ff47 	bl	80005e0 <__NVIC_SetPriorityGrouping>
}
 8000752:	bf00      	nop
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}

0800075a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800075a:	b580      	push	{r7, lr}
 800075c:	b086      	sub	sp, #24
 800075e:	af00      	add	r7, sp, #0
 8000760:	4603      	mov	r3, r0
 8000762:	60b9      	str	r1, [r7, #8]
 8000764:	607a      	str	r2, [r7, #4]
 8000766:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000768:	2300      	movs	r3, #0
 800076a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800076c:	f7ff ff5c 	bl	8000628 <__NVIC_GetPriorityGrouping>
 8000770:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	68b9      	ldr	r1, [r7, #8]
 8000776:	6978      	ldr	r0, [r7, #20]
 8000778:	f7ff ff8e 	bl	8000698 <NVIC_EncodePriority>
 800077c:	4602      	mov	r2, r0
 800077e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000782:	4611      	mov	r1, r2
 8000784:	4618      	mov	r0, r3
 8000786:	f7ff ff5d 	bl	8000644 <__NVIC_SetPriority>
}
 800078a:	bf00      	nop
 800078c:	3718      	adds	r7, #24
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}

08000792 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000792:	b580      	push	{r7, lr}
 8000794:	b082      	sub	sp, #8
 8000796:	af00      	add	r7, sp, #0
 8000798:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800079a:	6878      	ldr	r0, [r7, #4]
 800079c:	f7ff ffb0 	bl	8000700 <SysTick_Config>
 80007a0:	4603      	mov	r3, r0
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
	...

080007ac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80007b0:	4b0d      	ldr	r3, [pc, #52]	@ (80007e8 <HAL_PWREx_GetVoltageRange+0x3c>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80007b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007bc:	d102      	bne.n	80007c4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80007be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007c2:	e00b      	b.n	80007dc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80007c4:	4b08      	ldr	r3, [pc, #32]	@ (80007e8 <HAL_PWREx_GetVoltageRange+0x3c>)
 80007c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80007ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80007ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80007d2:	d102      	bne.n	80007da <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80007d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007d8:	e000      	b.n	80007dc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80007da:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80007dc:	4618      	mov	r0, r3
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	40007000 	.word	0x40007000

080007ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b085      	sub	sp, #20
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d141      	bne.n	800087e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80007fa:	4b4b      	ldr	r3, [pc, #300]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000802:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000806:	d131      	bne.n	800086c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000808:	4b47      	ldr	r3, [pc, #284]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800080a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800080e:	4a46      	ldr	r2, [pc, #280]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000810:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000814:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000818:	4b43      	ldr	r3, [pc, #268]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000820:	4a41      	ldr	r2, [pc, #260]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000822:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000826:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000828:	4b40      	ldr	r3, [pc, #256]	@ (800092c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2232      	movs	r2, #50	@ 0x32
 800082e:	fb02 f303 	mul.w	r3, r2, r3
 8000832:	4a3f      	ldr	r2, [pc, #252]	@ (8000930 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000834:	fba2 2303 	umull	r2, r3, r2, r3
 8000838:	0c9b      	lsrs	r3, r3, #18
 800083a:	3301      	adds	r3, #1
 800083c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800083e:	e002      	b.n	8000846 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	3b01      	subs	r3, #1
 8000844:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000846:	4b38      	ldr	r3, [pc, #224]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000848:	695b      	ldr	r3, [r3, #20]
 800084a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800084e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000852:	d102      	bne.n	800085a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d1f2      	bne.n	8000840 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800085a:	4b33      	ldr	r3, [pc, #204]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800085c:	695b      	ldr	r3, [r3, #20]
 800085e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000866:	d158      	bne.n	800091a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000868:	2303      	movs	r3, #3
 800086a:	e057      	b.n	800091c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800086c:	4b2e      	ldr	r3, [pc, #184]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800086e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000872:	4a2d      	ldr	r2, [pc, #180]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000874:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000878:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800087c:	e04d      	b.n	800091a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000884:	d141      	bne.n	800090a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000886:	4b28      	ldr	r3, [pc, #160]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800088e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000892:	d131      	bne.n	80008f8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000894:	4b24      	ldr	r3, [pc, #144]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000896:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800089a:	4a23      	ldr	r2, [pc, #140]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800089c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80008a4:	4b20      	ldr	r3, [pc, #128]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80008ac:	4a1e      	ldr	r2, [pc, #120]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80008b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80008b4:	4b1d      	ldr	r3, [pc, #116]	@ (800092c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2232      	movs	r2, #50	@ 0x32
 80008ba:	fb02 f303 	mul.w	r3, r2, r3
 80008be:	4a1c      	ldr	r2, [pc, #112]	@ (8000930 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80008c0:	fba2 2303 	umull	r2, r3, r2, r3
 80008c4:	0c9b      	lsrs	r3, r3, #18
 80008c6:	3301      	adds	r3, #1
 80008c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80008ca:	e002      	b.n	80008d2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	3b01      	subs	r3, #1
 80008d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80008d2:	4b15      	ldr	r3, [pc, #84]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008d4:	695b      	ldr	r3, [r3, #20]
 80008d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80008de:	d102      	bne.n	80008e6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d1f2      	bne.n	80008cc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80008e6:	4b10      	ldr	r3, [pc, #64]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008e8:	695b      	ldr	r3, [r3, #20]
 80008ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80008f2:	d112      	bne.n	800091a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80008f4:	2303      	movs	r3, #3
 80008f6:	e011      	b.n	800091c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80008f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80008fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000900:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000904:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000908:	e007      	b.n	800091a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800090a:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000912:	4a05      	ldr	r2, [pc, #20]	@ (8000928 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000914:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000918:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800091a:	2300      	movs	r3, #0
}
 800091c:	4618      	mov	r0, r3
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr
 8000928:	40007000 	.word	0x40007000
 800092c:	20000000 	.word	0x20000000
 8000930:	431bde83 	.word	0x431bde83

08000934 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d102      	bne.n	8000948 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000942:	2301      	movs	r3, #1
 8000944:	f000 bc08 	b.w	8001158 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000948:	4b96      	ldr	r3, [pc, #600]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 800094a:	689b      	ldr	r3, [r3, #8]
 800094c:	f003 030c 	and.w	r3, r3, #12
 8000950:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000952:	4b94      	ldr	r3, [pc, #592]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000954:	68db      	ldr	r3, [r3, #12]
 8000956:	f003 0303 	and.w	r3, r3, #3
 800095a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f003 0310 	and.w	r3, r3, #16
 8000964:	2b00      	cmp	r3, #0
 8000966:	f000 80e4 	beq.w	8000b32 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800096a:	69bb      	ldr	r3, [r7, #24]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d007      	beq.n	8000980 <HAL_RCC_OscConfig+0x4c>
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	2b0c      	cmp	r3, #12
 8000974:	f040 808b 	bne.w	8000a8e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	2b01      	cmp	r3, #1
 800097c:	f040 8087 	bne.w	8000a8e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000980:	4b88      	ldr	r3, [pc, #544]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f003 0302 	and.w	r3, r3, #2
 8000988:	2b00      	cmp	r3, #0
 800098a:	d005      	beq.n	8000998 <HAL_RCC_OscConfig+0x64>
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d101      	bne.n	8000998 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000994:	2301      	movs	r3, #1
 8000996:	e3df      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6a1a      	ldr	r2, [r3, #32]
 800099c:	4b81      	ldr	r3, [pc, #516]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	f003 0308 	and.w	r3, r3, #8
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d004      	beq.n	80009b2 <HAL_RCC_OscConfig+0x7e>
 80009a8:	4b7e      	ldr	r3, [pc, #504]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80009b0:	e005      	b.n	80009be <HAL_RCC_OscConfig+0x8a>
 80009b2:	4b7c      	ldr	r3, [pc, #496]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 80009b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80009b8:	091b      	lsrs	r3, r3, #4
 80009ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80009be:	4293      	cmp	r3, r2
 80009c0:	d223      	bcs.n	8000a0a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	6a1b      	ldr	r3, [r3, #32]
 80009c6:	4618      	mov	r0, r3
 80009c8:	f000 fd94 	bl	80014f4 <RCC_SetFlashLatencyFromMSIRange>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80009d2:	2301      	movs	r3, #1
 80009d4:	e3c0      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009d6:	4b73      	ldr	r3, [pc, #460]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a72      	ldr	r2, [pc, #456]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 80009dc:	f043 0308 	orr.w	r3, r3, #8
 80009e0:	6013      	str	r3, [r2, #0]
 80009e2:	4b70      	ldr	r3, [pc, #448]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	6a1b      	ldr	r3, [r3, #32]
 80009ee:	496d      	ldr	r1, [pc, #436]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 80009f0:	4313      	orrs	r3, r2
 80009f2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009f4:	4b6b      	ldr	r3, [pc, #428]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 80009f6:	685b      	ldr	r3, [r3, #4]
 80009f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	69db      	ldr	r3, [r3, #28]
 8000a00:	021b      	lsls	r3, r3, #8
 8000a02:	4968      	ldr	r1, [pc, #416]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000a04:	4313      	orrs	r3, r2
 8000a06:	604b      	str	r3, [r1, #4]
 8000a08:	e025      	b.n	8000a56 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a0a:	4b66      	ldr	r3, [pc, #408]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a65      	ldr	r2, [pc, #404]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000a10:	f043 0308 	orr.w	r3, r3, #8
 8000a14:	6013      	str	r3, [r2, #0]
 8000a16:	4b63      	ldr	r3, [pc, #396]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	6a1b      	ldr	r3, [r3, #32]
 8000a22:	4960      	ldr	r1, [pc, #384]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000a24:	4313      	orrs	r3, r2
 8000a26:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a28:	4b5e      	ldr	r3, [pc, #376]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	69db      	ldr	r3, [r3, #28]
 8000a34:	021b      	lsls	r3, r3, #8
 8000a36:	495b      	ldr	r1, [pc, #364]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000a3c:	69bb      	ldr	r3, [r7, #24]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d109      	bne.n	8000a56 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	6a1b      	ldr	r3, [r3, #32]
 8000a46:	4618      	mov	r0, r3
 8000a48:	f000 fd54 	bl	80014f4 <RCC_SetFlashLatencyFromMSIRange>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000a52:	2301      	movs	r3, #1
 8000a54:	e380      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000a56:	f000 fcc1 	bl	80013dc <HAL_RCC_GetSysClockFreq>
 8000a5a:	4602      	mov	r2, r0
 8000a5c:	4b51      	ldr	r3, [pc, #324]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000a5e:	689b      	ldr	r3, [r3, #8]
 8000a60:	091b      	lsrs	r3, r3, #4
 8000a62:	f003 030f 	and.w	r3, r3, #15
 8000a66:	4950      	ldr	r1, [pc, #320]	@ (8000ba8 <HAL_RCC_OscConfig+0x274>)
 8000a68:	5ccb      	ldrb	r3, [r1, r3]
 8000a6a:	f003 031f 	and.w	r3, r3, #31
 8000a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8000a72:	4a4e      	ldr	r2, [pc, #312]	@ (8000bac <HAL_RCC_OscConfig+0x278>)
 8000a74:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000a76:	4b4e      	ldr	r3, [pc, #312]	@ (8000bb0 <HAL_RCC_OscConfig+0x27c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fd54 	bl	8000528 <HAL_InitTick>
 8000a80:	4603      	mov	r3, r0
 8000a82:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000a84:	7bfb      	ldrb	r3, [r7, #15]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d052      	beq.n	8000b30 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000a8a:	7bfb      	ldrb	r3, [r7, #15]
 8000a8c:	e364      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	699b      	ldr	r3, [r3, #24]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d032      	beq.n	8000afc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000a96:	4b43      	ldr	r3, [pc, #268]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a42      	ldr	r2, [pc, #264]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000aa2:	f7ff fd91 	bl	80005c8 <HAL_GetTick>
 8000aa6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000aa8:	e008      	b.n	8000abc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000aaa:	f7ff fd8d 	bl	80005c8 <HAL_GetTick>
 8000aae:	4602      	mov	r2, r0
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	1ad3      	subs	r3, r2, r3
 8000ab4:	2b02      	cmp	r3, #2
 8000ab6:	d901      	bls.n	8000abc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000ab8:	2303      	movs	r3, #3
 8000aba:	e34d      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000abc:	4b39      	ldr	r3, [pc, #228]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f003 0302 	and.w	r3, r3, #2
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d0f0      	beq.n	8000aaa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ac8:	4b36      	ldr	r3, [pc, #216]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a35      	ldr	r2, [pc, #212]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000ace:	f043 0308 	orr.w	r3, r3, #8
 8000ad2:	6013      	str	r3, [r2, #0]
 8000ad4:	4b33      	ldr	r3, [pc, #204]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6a1b      	ldr	r3, [r3, #32]
 8000ae0:	4930      	ldr	r1, [pc, #192]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ae6:	4b2f      	ldr	r3, [pc, #188]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	69db      	ldr	r3, [r3, #28]
 8000af2:	021b      	lsls	r3, r3, #8
 8000af4:	492b      	ldr	r1, [pc, #172]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000af6:	4313      	orrs	r3, r2
 8000af8:	604b      	str	r3, [r1, #4]
 8000afa:	e01a      	b.n	8000b32 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000afc:	4b29      	ldr	r3, [pc, #164]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a28      	ldr	r2, [pc, #160]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000b02:	f023 0301 	bic.w	r3, r3, #1
 8000b06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000b08:	f7ff fd5e 	bl	80005c8 <HAL_GetTick>
 8000b0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000b0e:	e008      	b.n	8000b22 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b10:	f7ff fd5a 	bl	80005c8 <HAL_GetTick>
 8000b14:	4602      	mov	r2, r0
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d901      	bls.n	8000b22 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000b1e:	2303      	movs	r3, #3
 8000b20:	e31a      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000b22:	4b20      	ldr	r3, [pc, #128]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f003 0302 	and.w	r3, r3, #2
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d1f0      	bne.n	8000b10 <HAL_RCC_OscConfig+0x1dc>
 8000b2e:	e000      	b.n	8000b32 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000b30:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d073      	beq.n	8000c26 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000b3e:	69bb      	ldr	r3, [r7, #24]
 8000b40:	2b08      	cmp	r3, #8
 8000b42:	d005      	beq.n	8000b50 <HAL_RCC_OscConfig+0x21c>
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	2b0c      	cmp	r3, #12
 8000b48:	d10e      	bne.n	8000b68 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	2b03      	cmp	r3, #3
 8000b4e:	d10b      	bne.n	8000b68 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b50:	4b14      	ldr	r3, [pc, #80]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d063      	beq.n	8000c24 <HAL_RCC_OscConfig+0x2f0>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d15f      	bne.n	8000c24 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	e2f7      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b70:	d106      	bne.n	8000b80 <HAL_RCC_OscConfig+0x24c>
 8000b72:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a0b      	ldr	r2, [pc, #44]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000b78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b7c:	6013      	str	r3, [r2, #0]
 8000b7e:	e025      	b.n	8000bcc <HAL_RCC_OscConfig+0x298>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b88:	d114      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x280>
 8000b8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000b90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b94:	6013      	str	r3, [r2, #0]
 8000b96:	4b03      	ldr	r3, [pc, #12]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a02      	ldr	r2, [pc, #8]	@ (8000ba4 <HAL_RCC_OscConfig+0x270>)
 8000b9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ba0:	6013      	str	r3, [r2, #0]
 8000ba2:	e013      	b.n	8000bcc <HAL_RCC_OscConfig+0x298>
 8000ba4:	40021000 	.word	0x40021000
 8000ba8:	08001804 	.word	0x08001804
 8000bac:	20000000 	.word	0x20000000
 8000bb0:	20000004 	.word	0x20000004
 8000bb4:	4ba0      	ldr	r3, [pc, #640]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a9f      	ldr	r2, [pc, #636]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000bba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000bbe:	6013      	str	r3, [r2, #0]
 8000bc0:	4b9d      	ldr	r3, [pc, #628]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a9c      	ldr	r2, [pc, #624]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000bc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000bca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d013      	beq.n	8000bfc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bd4:	f7ff fcf8 	bl	80005c8 <HAL_GetTick>
 8000bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000bda:	e008      	b.n	8000bee <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bdc:	f7ff fcf4 	bl	80005c8 <HAL_GetTick>
 8000be0:	4602      	mov	r2, r0
 8000be2:	693b      	ldr	r3, [r7, #16]
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	2b64      	cmp	r3, #100	@ 0x64
 8000be8:	d901      	bls.n	8000bee <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000bea:	2303      	movs	r3, #3
 8000bec:	e2b4      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000bee:	4b92      	ldr	r3, [pc, #584]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d0f0      	beq.n	8000bdc <HAL_RCC_OscConfig+0x2a8>
 8000bfa:	e014      	b.n	8000c26 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bfc:	f7ff fce4 	bl	80005c8 <HAL_GetTick>
 8000c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c02:	e008      	b.n	8000c16 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c04:	f7ff fce0 	bl	80005c8 <HAL_GetTick>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	2b64      	cmp	r3, #100	@ 0x64
 8000c10:	d901      	bls.n	8000c16 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000c12:	2303      	movs	r3, #3
 8000c14:	e2a0      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c16:	4b88      	ldr	r3, [pc, #544]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d1f0      	bne.n	8000c04 <HAL_RCC_OscConfig+0x2d0>
 8000c22:	e000      	b.n	8000c26 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f003 0302 	and.w	r3, r3, #2
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d060      	beq.n	8000cf4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000c32:	69bb      	ldr	r3, [r7, #24]
 8000c34:	2b04      	cmp	r3, #4
 8000c36:	d005      	beq.n	8000c44 <HAL_RCC_OscConfig+0x310>
 8000c38:	69bb      	ldr	r3, [r7, #24]
 8000c3a:	2b0c      	cmp	r3, #12
 8000c3c:	d119      	bne.n	8000c72 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d116      	bne.n	8000c72 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c44:	4b7c      	ldr	r3, [pc, #496]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d005      	beq.n	8000c5c <HAL_RCC_OscConfig+0x328>
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	68db      	ldr	r3, [r3, #12]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d101      	bne.n	8000c5c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	e27d      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c5c:	4b76      	ldr	r3, [pc, #472]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	691b      	ldr	r3, [r3, #16]
 8000c68:	061b      	lsls	r3, r3, #24
 8000c6a:	4973      	ldr	r1, [pc, #460]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c70:	e040      	b.n	8000cf4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d023      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c7a:	4b6f      	ldr	r3, [pc, #444]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a6e      	ldr	r2, [pc, #440]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000c80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c86:	f7ff fc9f 	bl	80005c8 <HAL_GetTick>
 8000c8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c8c:	e008      	b.n	8000ca0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c8e:	f7ff fc9b 	bl	80005c8 <HAL_GetTick>
 8000c92:	4602      	mov	r2, r0
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	1ad3      	subs	r3, r2, r3
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	d901      	bls.n	8000ca0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	e25b      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ca0:	4b65      	ldr	r3, [pc, #404]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d0f0      	beq.n	8000c8e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cac:	4b62      	ldr	r3, [pc, #392]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	691b      	ldr	r3, [r3, #16]
 8000cb8:	061b      	lsls	r3, r3, #24
 8000cba:	495f      	ldr	r1, [pc, #380]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	604b      	str	r3, [r1, #4]
 8000cc0:	e018      	b.n	8000cf4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000cc2:	4b5d      	ldr	r3, [pc, #372]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a5c      	ldr	r2, [pc, #368]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000cc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000ccc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cce:	f7ff fc7b 	bl	80005c8 <HAL_GetTick>
 8000cd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000cd4:	e008      	b.n	8000ce8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cd6:	f7ff fc77 	bl	80005c8 <HAL_GetTick>
 8000cda:	4602      	mov	r2, r0
 8000cdc:	693b      	ldr	r3, [r7, #16]
 8000cde:	1ad3      	subs	r3, r2, r3
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	d901      	bls.n	8000ce8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	e237      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ce8:	4b53      	ldr	r3, [pc, #332]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d1f0      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f003 0308 	and.w	r3, r3, #8
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d03c      	beq.n	8000d7a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	695b      	ldr	r3, [r3, #20]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d01c      	beq.n	8000d42 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d08:	4b4b      	ldr	r3, [pc, #300]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000d0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d0e:	4a4a      	ldr	r2, [pc, #296]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d18:	f7ff fc56 	bl	80005c8 <HAL_GetTick>
 8000d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000d1e:	e008      	b.n	8000d32 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d20:	f7ff fc52 	bl	80005c8 <HAL_GetTick>
 8000d24:	4602      	mov	r2, r0
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	2b02      	cmp	r3, #2
 8000d2c:	d901      	bls.n	8000d32 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	e212      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000d32:	4b41      	ldr	r3, [pc, #260]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000d34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d38:	f003 0302 	and.w	r3, r3, #2
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d0ef      	beq.n	8000d20 <HAL_RCC_OscConfig+0x3ec>
 8000d40:	e01b      	b.n	8000d7a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d42:	4b3d      	ldr	r3, [pc, #244]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000d44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d48:	4a3b      	ldr	r2, [pc, #236]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000d4a:	f023 0301 	bic.w	r3, r3, #1
 8000d4e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d52:	f7ff fc39 	bl	80005c8 <HAL_GetTick>
 8000d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000d58:	e008      	b.n	8000d6c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d5a:	f7ff fc35 	bl	80005c8 <HAL_GetTick>
 8000d5e:	4602      	mov	r2, r0
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	1ad3      	subs	r3, r2, r3
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d901      	bls.n	8000d6c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	e1f5      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000d6c:	4b32      	ldr	r3, [pc, #200]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000d6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d72:	f003 0302 	and.w	r3, r3, #2
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d1ef      	bne.n	8000d5a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f003 0304 	and.w	r3, r3, #4
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f000 80a6 	beq.w	8000ed4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000d8c:	4b2a      	ldr	r3, [pc, #168]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000d8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d10d      	bne.n	8000db4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d98:	4b27      	ldr	r3, [pc, #156]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d9c:	4a26      	ldr	r2, [pc, #152]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000d9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000da2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000da4:	4b24      	ldr	r3, [pc, #144]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000da8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dac:	60bb      	str	r3, [r7, #8]
 8000dae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000db0:	2301      	movs	r3, #1
 8000db2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000db4:	4b21      	ldr	r3, [pc, #132]	@ (8000e3c <HAL_RCC_OscConfig+0x508>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d118      	bne.n	8000df2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000dc0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e3c <HAL_RCC_OscConfig+0x508>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8000e3c <HAL_RCC_OscConfig+0x508>)
 8000dc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000dcc:	f7ff fbfc 	bl	80005c8 <HAL_GetTick>
 8000dd0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000dd2:	e008      	b.n	8000de6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000dd4:	f7ff fbf8 	bl	80005c8 <HAL_GetTick>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d901      	bls.n	8000de6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000de2:	2303      	movs	r3, #3
 8000de4:	e1b8      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000de6:	4b15      	ldr	r3, [pc, #84]	@ (8000e3c <HAL_RCC_OscConfig+0x508>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d0f0      	beq.n	8000dd4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	689b      	ldr	r3, [r3, #8]
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d108      	bne.n	8000e0c <HAL_RCC_OscConfig+0x4d8>
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e00:	4a0d      	ldr	r2, [pc, #52]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000e02:	f043 0301 	orr.w	r3, r3, #1
 8000e06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000e0a:	e029      	b.n	8000e60 <HAL_RCC_OscConfig+0x52c>
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	2b05      	cmp	r3, #5
 8000e12:	d115      	bne.n	8000e40 <HAL_RCC_OscConfig+0x50c>
 8000e14:	4b08      	ldr	r3, [pc, #32]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e1a:	4a07      	ldr	r2, [pc, #28]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000e1c:	f043 0304 	orr.w	r3, r3, #4
 8000e20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000e24:	4b04      	ldr	r3, [pc, #16]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e2a:	4a03      	ldr	r2, [pc, #12]	@ (8000e38 <HAL_RCC_OscConfig+0x504>)
 8000e2c:	f043 0301 	orr.w	r3, r3, #1
 8000e30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000e34:	e014      	b.n	8000e60 <HAL_RCC_OscConfig+0x52c>
 8000e36:	bf00      	nop
 8000e38:	40021000 	.word	0x40021000
 8000e3c:	40007000 	.word	0x40007000
 8000e40:	4b9d      	ldr	r3, [pc, #628]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e46:	4a9c      	ldr	r2, [pc, #624]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000e48:	f023 0301 	bic.w	r3, r3, #1
 8000e4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000e50:	4b99      	ldr	r3, [pc, #612]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e56:	4a98      	ldr	r2, [pc, #608]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000e58:	f023 0304 	bic.w	r3, r3, #4
 8000e5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d016      	beq.n	8000e96 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e68:	f7ff fbae 	bl	80005c8 <HAL_GetTick>
 8000e6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000e6e:	e00a      	b.n	8000e86 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e70:	f7ff fbaa 	bl	80005c8 <HAL_GetTick>
 8000e74:	4602      	mov	r2, r0
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d901      	bls.n	8000e86 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000e82:	2303      	movs	r3, #3
 8000e84:	e168      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000e86:	4b8c      	ldr	r3, [pc, #560]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e8c:	f003 0302 	and.w	r3, r3, #2
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d0ed      	beq.n	8000e70 <HAL_RCC_OscConfig+0x53c>
 8000e94:	e015      	b.n	8000ec2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e96:	f7ff fb97 	bl	80005c8 <HAL_GetTick>
 8000e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000e9c:	e00a      	b.n	8000eb4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e9e:	f7ff fb93 	bl	80005c8 <HAL_GetTick>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	1ad3      	subs	r3, r2, r3
 8000ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d901      	bls.n	8000eb4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	e151      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000eb4:	4b80      	ldr	r3, [pc, #512]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000eba:	f003 0302 	and.w	r3, r3, #2
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d1ed      	bne.n	8000e9e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000ec2:	7ffb      	ldrb	r3, [r7, #31]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d105      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ec8:	4b7b      	ldr	r3, [pc, #492]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ecc:	4a7a      	ldr	r2, [pc, #488]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000ece:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000ed2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f003 0320 	and.w	r3, r3, #32
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d03c      	beq.n	8000f5a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d01c      	beq.n	8000f22 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000ee8:	4b73      	ldr	r3, [pc, #460]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000eea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000eee:	4a72      	ldr	r2, [pc, #456]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000ef0:	f043 0301 	orr.w	r3, r3, #1
 8000ef4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ef8:	f7ff fb66 	bl	80005c8 <HAL_GetTick>
 8000efc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000efe:	e008      	b.n	8000f12 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f00:	f7ff fb62 	bl	80005c8 <HAL_GetTick>
 8000f04:	4602      	mov	r2, r0
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	2b02      	cmp	r3, #2
 8000f0c:	d901      	bls.n	8000f12 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	e122      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000f12:	4b69      	ldr	r3, [pc, #420]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000f14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000f18:	f003 0302 	and.w	r3, r3, #2
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d0ef      	beq.n	8000f00 <HAL_RCC_OscConfig+0x5cc>
 8000f20:	e01b      	b.n	8000f5a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000f22:	4b65      	ldr	r3, [pc, #404]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000f24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000f28:	4a63      	ldr	r2, [pc, #396]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000f2a:	f023 0301 	bic.w	r3, r3, #1
 8000f2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f32:	f7ff fb49 	bl	80005c8 <HAL_GetTick>
 8000f36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000f38:	e008      	b.n	8000f4c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f3a:	f7ff fb45 	bl	80005c8 <HAL_GetTick>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d901      	bls.n	8000f4c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	e105      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000f4c:	4b5a      	ldr	r3, [pc, #360]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000f4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000f52:	f003 0302 	and.w	r3, r3, #2
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d1ef      	bne.n	8000f3a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	f000 80f9 	beq.w	8001156 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	f040 80cf 	bne.w	800110c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000f6e:	4b52      	ldr	r3, [pc, #328]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000f70:	68db      	ldr	r3, [r3, #12]
 8000f72:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	f003 0203 	and.w	r2, r3, #3
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d12c      	bne.n	8000fdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8c:	3b01      	subs	r3, #1
 8000f8e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d123      	bne.n	8000fdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f9e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d11b      	bne.n	8000fdc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000fae:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d113      	bne.n	8000fdc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fbe:	085b      	lsrs	r3, r3, #1
 8000fc0:	3b01      	subs	r3, #1
 8000fc2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d109      	bne.n	8000fdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd2:	085b      	lsrs	r3, r3, #1
 8000fd4:	3b01      	subs	r3, #1
 8000fd6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d071      	beq.n	80010c0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	2b0c      	cmp	r3, #12
 8000fe0:	d068      	beq.n	80010b4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000fe2:	4b35      	ldr	r3, [pc, #212]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d105      	bne.n	8000ffa <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8000fee:	4b32      	ldr	r3, [pc, #200]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e0ac      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8000ffe:	4b2e      	ldr	r3, [pc, #184]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a2d      	ldr	r2, [pc, #180]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8001004:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001008:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800100a:	f7ff fadd 	bl	80005c8 <HAL_GetTick>
 800100e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001010:	e008      	b.n	8001024 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001012:	f7ff fad9 	bl	80005c8 <HAL_GetTick>
 8001016:	4602      	mov	r2, r0
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	2b02      	cmp	r3, #2
 800101e:	d901      	bls.n	8001024 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001020:	2303      	movs	r3, #3
 8001022:	e099      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001024:	4b24      	ldr	r3, [pc, #144]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800102c:	2b00      	cmp	r3, #0
 800102e:	d1f0      	bne.n	8001012 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001030:	4b21      	ldr	r3, [pc, #132]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8001032:	68da      	ldr	r2, [r3, #12]
 8001034:	4b21      	ldr	r3, [pc, #132]	@ (80010bc <HAL_RCC_OscConfig+0x788>)
 8001036:	4013      	ands	r3, r2
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001040:	3a01      	subs	r2, #1
 8001042:	0112      	lsls	r2, r2, #4
 8001044:	4311      	orrs	r1, r2
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800104a:	0212      	lsls	r2, r2, #8
 800104c:	4311      	orrs	r1, r2
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001052:	0852      	lsrs	r2, r2, #1
 8001054:	3a01      	subs	r2, #1
 8001056:	0552      	lsls	r2, r2, #21
 8001058:	4311      	orrs	r1, r2
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800105e:	0852      	lsrs	r2, r2, #1
 8001060:	3a01      	subs	r2, #1
 8001062:	0652      	lsls	r2, r2, #25
 8001064:	4311      	orrs	r1, r2
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800106a:	06d2      	lsls	r2, r2, #27
 800106c:	430a      	orrs	r2, r1
 800106e:	4912      	ldr	r1, [pc, #72]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8001070:	4313      	orrs	r3, r2
 8001072:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001074:	4b10      	ldr	r3, [pc, #64]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a0f      	ldr	r2, [pc, #60]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 800107a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800107e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001080:	4b0d      	ldr	r3, [pc, #52]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	4a0c      	ldr	r2, [pc, #48]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 8001086:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800108a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800108c:	f7ff fa9c 	bl	80005c8 <HAL_GetTick>
 8001090:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001092:	e008      	b.n	80010a6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001094:	f7ff fa98 	bl	80005c8 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e058      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010a6:	4b04      	ldr	r3, [pc, #16]	@ (80010b8 <HAL_RCC_OscConfig+0x784>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d0f0      	beq.n	8001094 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80010b2:	e050      	b.n	8001156 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80010b4:	2301      	movs	r3, #1
 80010b6:	e04f      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
 80010b8:	40021000 	.word	0x40021000
 80010bc:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010c0:	4b27      	ldr	r3, [pc, #156]	@ (8001160 <HAL_RCC_OscConfig+0x82c>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d144      	bne.n	8001156 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80010cc:	4b24      	ldr	r3, [pc, #144]	@ (8001160 <HAL_RCC_OscConfig+0x82c>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a23      	ldr	r2, [pc, #140]	@ (8001160 <HAL_RCC_OscConfig+0x82c>)
 80010d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80010d6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80010d8:	4b21      	ldr	r3, [pc, #132]	@ (8001160 <HAL_RCC_OscConfig+0x82c>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	4a20      	ldr	r2, [pc, #128]	@ (8001160 <HAL_RCC_OscConfig+0x82c>)
 80010de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80010e2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80010e4:	f7ff fa70 	bl	80005c8 <HAL_GetTick>
 80010e8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010ea:	e008      	b.n	80010fe <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ec:	f7ff fa6c 	bl	80005c8 <HAL_GetTick>
 80010f0:	4602      	mov	r2, r0
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d901      	bls.n	80010fe <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e02c      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010fe:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <HAL_RCC_OscConfig+0x82c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001106:	2b00      	cmp	r3, #0
 8001108:	d0f0      	beq.n	80010ec <HAL_RCC_OscConfig+0x7b8>
 800110a:	e024      	b.n	8001156 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	2b0c      	cmp	r3, #12
 8001110:	d01f      	beq.n	8001152 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001112:	4b13      	ldr	r3, [pc, #76]	@ (8001160 <HAL_RCC_OscConfig+0x82c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a12      	ldr	r2, [pc, #72]	@ (8001160 <HAL_RCC_OscConfig+0x82c>)
 8001118:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800111c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800111e:	f7ff fa53 	bl	80005c8 <HAL_GetTick>
 8001122:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001124:	e008      	b.n	8001138 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001126:	f7ff fa4f 	bl	80005c8 <HAL_GetTick>
 800112a:	4602      	mov	r2, r0
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e00f      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001138:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <HAL_RCC_OscConfig+0x82c>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001140:	2b00      	cmp	r3, #0
 8001142:	d1f0      	bne.n	8001126 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001144:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <HAL_RCC_OscConfig+0x82c>)
 8001146:	68da      	ldr	r2, [r3, #12]
 8001148:	4905      	ldr	r1, [pc, #20]	@ (8001160 <HAL_RCC_OscConfig+0x82c>)
 800114a:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <HAL_RCC_OscConfig+0x830>)
 800114c:	4013      	ands	r3, r2
 800114e:	60cb      	str	r3, [r1, #12]
 8001150:	e001      	b.n	8001156 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	e000      	b.n	8001158 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001156:	2300      	movs	r3, #0
}
 8001158:	4618      	mov	r0, r3
 800115a:	3720      	adds	r7, #32
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40021000 	.word	0x40021000
 8001164:	feeefffc 	.word	0xfeeefffc

08001168 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d101      	bne.n	8001180 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e11d      	b.n	80013bc <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001180:	4b90      	ldr	r3, [pc, #576]	@ (80013c4 <HAL_RCC_ClockConfig+0x25c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 030f 	and.w	r3, r3, #15
 8001188:	683a      	ldr	r2, [r7, #0]
 800118a:	429a      	cmp	r2, r3
 800118c:	d910      	bls.n	80011b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800118e:	4b8d      	ldr	r3, [pc, #564]	@ (80013c4 <HAL_RCC_ClockConfig+0x25c>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f023 020f 	bic.w	r2, r3, #15
 8001196:	498b      	ldr	r1, [pc, #556]	@ (80013c4 <HAL_RCC_ClockConfig+0x25c>)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	4313      	orrs	r3, r2
 800119c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800119e:	4b89      	ldr	r3, [pc, #548]	@ (80013c4 <HAL_RCC_ClockConfig+0x25c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 030f 	and.w	r3, r3, #15
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d001      	beq.n	80011b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e105      	b.n	80013bc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 0302 	and.w	r3, r3, #2
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d010      	beq.n	80011de <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	4b81      	ldr	r3, [pc, #516]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d908      	bls.n	80011de <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011cc:	4b7e      	ldr	r3, [pc, #504]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	689b      	ldr	r3, [r3, #8]
 80011d8:	497b      	ldr	r1, [pc, #492]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 80011da:	4313      	orrs	r3, r2
 80011dc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d079      	beq.n	80012de <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	2b03      	cmp	r3, #3
 80011f0:	d11e      	bne.n	8001230 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011f2:	4b75      	ldr	r3, [pc, #468]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d101      	bne.n	8001202 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	e0dc      	b.n	80013bc <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001202:	f000 f9d1 	bl	80015a8 <RCC_GetSysClockFreqFromPLLSource>
 8001206:	4603      	mov	r3, r0
 8001208:	4a70      	ldr	r2, [pc, #448]	@ (80013cc <HAL_RCC_ClockConfig+0x264>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d946      	bls.n	800129c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800120e:	4b6e      	ldr	r3, [pc, #440]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d140      	bne.n	800129c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800121a:	4b6b      	ldr	r3, [pc, #428]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001222:	4a69      	ldr	r2, [pc, #420]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 8001224:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001228:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800122a:	2380      	movs	r3, #128	@ 0x80
 800122c:	617b      	str	r3, [r7, #20]
 800122e:	e035      	b.n	800129c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	2b02      	cmp	r3, #2
 8001236:	d107      	bne.n	8001248 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001238:	4b63      	ldr	r3, [pc, #396]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d115      	bne.n	8001270 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001244:	2301      	movs	r3, #1
 8001246:	e0b9      	b.n	80013bc <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d107      	bne.n	8001260 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001250:	4b5d      	ldr	r3, [pc, #372]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0302 	and.w	r3, r3, #2
 8001258:	2b00      	cmp	r3, #0
 800125a:	d109      	bne.n	8001270 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	e0ad      	b.n	80013bc <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001260:	4b59      	ldr	r3, [pc, #356]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001268:	2b00      	cmp	r3, #0
 800126a:	d101      	bne.n	8001270 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e0a5      	b.n	80013bc <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001270:	f000 f8b4 	bl	80013dc <HAL_RCC_GetSysClockFreq>
 8001274:	4603      	mov	r3, r0
 8001276:	4a55      	ldr	r2, [pc, #340]	@ (80013cc <HAL_RCC_ClockConfig+0x264>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d90f      	bls.n	800129c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800127c:	4b52      	ldr	r3, [pc, #328]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d109      	bne.n	800129c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001288:	4b4f      	ldr	r3, [pc, #316]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001290:	4a4d      	ldr	r2, [pc, #308]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 8001292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001296:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001298:	2380      	movs	r3, #128	@ 0x80
 800129a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800129c:	4b4a      	ldr	r3, [pc, #296]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f023 0203 	bic.w	r2, r3, #3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	4947      	ldr	r1, [pc, #284]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 80012aa:	4313      	orrs	r3, r2
 80012ac:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80012ae:	f7ff f98b 	bl	80005c8 <HAL_GetTick>
 80012b2:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012b4:	e00a      	b.n	80012cc <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012b6:	f7ff f987 	bl	80005c8 <HAL_GetTick>
 80012ba:	4602      	mov	r2, r0
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d901      	bls.n	80012cc <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80012c8:	2303      	movs	r3, #3
 80012ca:	e077      	b.n	80013bc <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012cc:	4b3e      	ldr	r3, [pc, #248]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	f003 020c 	and.w	r2, r3, #12
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	429a      	cmp	r2, r3
 80012dc:	d1eb      	bne.n	80012b6 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	2b80      	cmp	r3, #128	@ 0x80
 80012e2:	d105      	bne.n	80012f0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80012e4:	4b38      	ldr	r3, [pc, #224]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	4a37      	ldr	r2, [pc, #220]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 80012ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80012ee:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0302 	and.w	r3, r3, #2
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d010      	beq.n	800131e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	689a      	ldr	r2, [r3, #8]
 8001300:	4b31      	ldr	r3, [pc, #196]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001308:	429a      	cmp	r2, r3
 800130a:	d208      	bcs.n	800131e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800130c:	4b2e      	ldr	r3, [pc, #184]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	492b      	ldr	r1, [pc, #172]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 800131a:	4313      	orrs	r3, r2
 800131c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800131e:	4b29      	ldr	r3, [pc, #164]	@ (80013c4 <HAL_RCC_ClockConfig+0x25c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	683a      	ldr	r2, [r7, #0]
 8001328:	429a      	cmp	r2, r3
 800132a:	d210      	bcs.n	800134e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800132c:	4b25      	ldr	r3, [pc, #148]	@ (80013c4 <HAL_RCC_ClockConfig+0x25c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f023 020f 	bic.w	r2, r3, #15
 8001334:	4923      	ldr	r1, [pc, #140]	@ (80013c4 <HAL_RCC_ClockConfig+0x25c>)
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	4313      	orrs	r3, r2
 800133a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800133c:	4b21      	ldr	r3, [pc, #132]	@ (80013c4 <HAL_RCC_ClockConfig+0x25c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 030f 	and.w	r3, r3, #15
 8001344:	683a      	ldr	r2, [r7, #0]
 8001346:	429a      	cmp	r2, r3
 8001348:	d001      	beq.n	800134e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e036      	b.n	80013bc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0304 	and.w	r3, r3, #4
 8001356:	2b00      	cmp	r3, #0
 8001358:	d008      	beq.n	800136c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800135a:	4b1b      	ldr	r3, [pc, #108]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	4918      	ldr	r1, [pc, #96]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 8001368:	4313      	orrs	r3, r2
 800136a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0308 	and.w	r3, r3, #8
 8001374:	2b00      	cmp	r3, #0
 8001376:	d009      	beq.n	800138c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001378:	4b13      	ldr	r3, [pc, #76]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	691b      	ldr	r3, [r3, #16]
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	4910      	ldr	r1, [pc, #64]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 8001388:	4313      	orrs	r3, r2
 800138a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800138c:	f000 f826 	bl	80013dc <HAL_RCC_GetSysClockFreq>
 8001390:	4602      	mov	r2, r0
 8001392:	4b0d      	ldr	r3, [pc, #52]	@ (80013c8 <HAL_RCC_ClockConfig+0x260>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	091b      	lsrs	r3, r3, #4
 8001398:	f003 030f 	and.w	r3, r3, #15
 800139c:	490c      	ldr	r1, [pc, #48]	@ (80013d0 <HAL_RCC_ClockConfig+0x268>)
 800139e:	5ccb      	ldrb	r3, [r1, r3]
 80013a0:	f003 031f 	and.w	r3, r3, #31
 80013a4:	fa22 f303 	lsr.w	r3, r2, r3
 80013a8:	4a0a      	ldr	r2, [pc, #40]	@ (80013d4 <HAL_RCC_ClockConfig+0x26c>)
 80013aa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80013ac:	4b0a      	ldr	r3, [pc, #40]	@ (80013d8 <HAL_RCC_ClockConfig+0x270>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff f8b9 	bl	8000528 <HAL_InitTick>
 80013b6:	4603      	mov	r3, r0
 80013b8:	73fb      	strb	r3, [r7, #15]

  return status;
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40022000 	.word	0x40022000
 80013c8:	40021000 	.word	0x40021000
 80013cc:	04c4b400 	.word	0x04c4b400
 80013d0:	08001804 	.word	0x08001804
 80013d4:	20000000 	.word	0x20000000
 80013d8:	20000004 	.word	0x20000004

080013dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	b089      	sub	sp, #36	@ 0x24
 80013e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
 80013e6:	2300      	movs	r3, #0
 80013e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013ea:	4b3e      	ldr	r3, [pc, #248]	@ (80014e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f003 030c 	and.w	r3, r3, #12
 80013f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013f4:	4b3b      	ldr	r3, [pc, #236]	@ (80014e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	f003 0303 	and.w	r3, r3, #3
 80013fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d005      	beq.n	8001410 <HAL_RCC_GetSysClockFreq+0x34>
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	2b0c      	cmp	r3, #12
 8001408:	d121      	bne.n	800144e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	2b01      	cmp	r3, #1
 800140e:	d11e      	bne.n	800144e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001410:	4b34      	ldr	r3, [pc, #208]	@ (80014e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0308 	and.w	r3, r3, #8
 8001418:	2b00      	cmp	r3, #0
 800141a:	d107      	bne.n	800142c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800141c:	4b31      	ldr	r3, [pc, #196]	@ (80014e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800141e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001422:	0a1b      	lsrs	r3, r3, #8
 8001424:	f003 030f 	and.w	r3, r3, #15
 8001428:	61fb      	str	r3, [r7, #28]
 800142a:	e005      	b.n	8001438 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800142c:	4b2d      	ldr	r3, [pc, #180]	@ (80014e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	091b      	lsrs	r3, r3, #4
 8001432:	f003 030f 	and.w	r3, r3, #15
 8001436:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001438:	4a2b      	ldr	r2, [pc, #172]	@ (80014e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001440:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d10d      	bne.n	8001464 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800144c:	e00a      	b.n	8001464 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	2b04      	cmp	r3, #4
 8001452:	d102      	bne.n	800145a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001454:	4b25      	ldr	r3, [pc, #148]	@ (80014ec <HAL_RCC_GetSysClockFreq+0x110>)
 8001456:	61bb      	str	r3, [r7, #24]
 8001458:	e004      	b.n	8001464 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	2b08      	cmp	r3, #8
 800145e:	d101      	bne.n	8001464 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001460:	4b23      	ldr	r3, [pc, #140]	@ (80014f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001462:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	2b0c      	cmp	r3, #12
 8001468:	d134      	bne.n	80014d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800146a:	4b1e      	ldr	r3, [pc, #120]	@ (80014e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	f003 0303 	and.w	r3, r3, #3
 8001472:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	2b02      	cmp	r3, #2
 8001478:	d003      	beq.n	8001482 <HAL_RCC_GetSysClockFreq+0xa6>
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	2b03      	cmp	r3, #3
 800147e:	d003      	beq.n	8001488 <HAL_RCC_GetSysClockFreq+0xac>
 8001480:	e005      	b.n	800148e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001482:	4b1a      	ldr	r3, [pc, #104]	@ (80014ec <HAL_RCC_GetSysClockFreq+0x110>)
 8001484:	617b      	str	r3, [r7, #20]
      break;
 8001486:	e005      	b.n	8001494 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001488:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800148a:	617b      	str	r3, [r7, #20]
      break;
 800148c:	e002      	b.n	8001494 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	617b      	str	r3, [r7, #20]
      break;
 8001492:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001494:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	091b      	lsrs	r3, r3, #4
 800149a:	f003 030f 	and.w	r3, r3, #15
 800149e:	3301      	adds	r3, #1
 80014a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	0a1b      	lsrs	r3, r3, #8
 80014a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80014ac:	697a      	ldr	r2, [r7, #20]
 80014ae:	fb03 f202 	mul.w	r2, r3, r2
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80014ba:	4b0a      	ldr	r3, [pc, #40]	@ (80014e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80014bc:	68db      	ldr	r3, [r3, #12]
 80014be:	0e5b      	lsrs	r3, r3, #25
 80014c0:	f003 0303 	and.w	r3, r3, #3
 80014c4:	3301      	adds	r3, #1
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80014ca:	697a      	ldr	r2, [r7, #20]
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80014d4:	69bb      	ldr	r3, [r7, #24]
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3724      	adds	r7, #36	@ 0x24
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	40021000 	.word	0x40021000
 80014e8:	08001814 	.word	0x08001814
 80014ec:	00f42400 	.word	0x00f42400
 80014f0:	007a1200 	.word	0x007a1200

080014f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b086      	sub	sp, #24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80014fc:	2300      	movs	r3, #0
 80014fe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001500:	4b27      	ldr	r3, [pc, #156]	@ (80015a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001504:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d003      	beq.n	8001514 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800150c:	f7ff f94e 	bl	80007ac <HAL_PWREx_GetVoltageRange>
 8001510:	6178      	str	r0, [r7, #20]
 8001512:	e014      	b.n	800153e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001514:	4b22      	ldr	r3, [pc, #136]	@ (80015a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001518:	4a21      	ldr	r2, [pc, #132]	@ (80015a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800151a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800151e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001520:	4b1f      	ldr	r3, [pc, #124]	@ (80015a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800152c:	f7ff f93e 	bl	80007ac <HAL_PWREx_GetVoltageRange>
 8001530:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001532:	4b1b      	ldr	r3, [pc, #108]	@ (80015a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001536:	4a1a      	ldr	r2, [pc, #104]	@ (80015a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001538:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800153c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001544:	d10b      	bne.n	800155e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2b80      	cmp	r3, #128	@ 0x80
 800154a:	d913      	bls.n	8001574 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001550:	d902      	bls.n	8001558 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001552:	2302      	movs	r3, #2
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	e00d      	b.n	8001574 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001558:	2301      	movs	r3, #1
 800155a:	613b      	str	r3, [r7, #16]
 800155c:	e00a      	b.n	8001574 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2b7f      	cmp	r3, #127	@ 0x7f
 8001562:	d902      	bls.n	800156a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001564:	2302      	movs	r3, #2
 8001566:	613b      	str	r3, [r7, #16]
 8001568:	e004      	b.n	8001574 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2b70      	cmp	r3, #112	@ 0x70
 800156e:	d101      	bne.n	8001574 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001570:	2301      	movs	r3, #1
 8001572:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001574:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f023 020f 	bic.w	r2, r3, #15
 800157c:	4909      	ldr	r1, [pc, #36]	@ (80015a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	4313      	orrs	r3, r2
 8001582:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001584:	4b07      	ldr	r3, [pc, #28]	@ (80015a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 030f 	and.w	r3, r3, #15
 800158c:	693a      	ldr	r2, [r7, #16]
 800158e:	429a      	cmp	r2, r3
 8001590:	d001      	beq.n	8001596 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e000      	b.n	8001598 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40021000 	.word	0x40021000
 80015a4:	40022000 	.word	0x40022000

080015a8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b087      	sub	sp, #28
 80015ac:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80015ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001664 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	f003 0303 	and.w	r3, r3, #3
 80015b6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	2b03      	cmp	r3, #3
 80015bc:	d00b      	beq.n	80015d6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	2b03      	cmp	r3, #3
 80015c2:	d825      	bhi.n	8001610 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d008      	beq.n	80015dc <RCC_GetSysClockFreqFromPLLSource+0x34>
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d11f      	bne.n	8001610 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80015d0:	4b25      	ldr	r3, [pc, #148]	@ (8001668 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80015d2:	613b      	str	r3, [r7, #16]
    break;
 80015d4:	e01f      	b.n	8001616 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80015d6:	4b25      	ldr	r3, [pc, #148]	@ (800166c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80015d8:	613b      	str	r3, [r7, #16]
    break;
 80015da:	e01c      	b.n	8001616 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80015dc:	4b21      	ldr	r3, [pc, #132]	@ (8001664 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 0308 	and.w	r3, r3, #8
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d107      	bne.n	80015f8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80015e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001664 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80015ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015ee:	0a1b      	lsrs	r3, r3, #8
 80015f0:	f003 030f 	and.w	r3, r3, #15
 80015f4:	617b      	str	r3, [r7, #20]
 80015f6:	e005      	b.n	8001604 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80015f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001664 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	091b      	lsrs	r3, r3, #4
 80015fe:	f003 030f 	and.w	r3, r3, #15
 8001602:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8001604:	4a1a      	ldr	r2, [pc, #104]	@ (8001670 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800160c:	613b      	str	r3, [r7, #16]
    break;
 800160e:	e002      	b.n	8001616 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	613b      	str	r3, [r7, #16]
    break;
 8001614:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001616:	4b13      	ldr	r3, [pc, #76]	@ (8001664 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	091b      	lsrs	r3, r3, #4
 800161c:	f003 030f 	and.w	r3, r3, #15
 8001620:	3301      	adds	r3, #1
 8001622:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001624:	4b0f      	ldr	r3, [pc, #60]	@ (8001664 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	0a1b      	lsrs	r3, r3, #8
 800162a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	fb03 f202 	mul.w	r2, r3, r2
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	fbb2 f3f3 	udiv	r3, r2, r3
 800163a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800163c:	4b09      	ldr	r3, [pc, #36]	@ (8001664 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	0e5b      	lsrs	r3, r3, #25
 8001642:	f003 0303 	and.w	r3, r3, #3
 8001646:	3301      	adds	r3, #1
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	fbb2 f3f3 	udiv	r3, r2, r3
 8001654:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8001656:	683b      	ldr	r3, [r7, #0]
}
 8001658:	4618      	mov	r0, r3
 800165a:	371c      	adds	r7, #28
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	40021000 	.word	0x40021000
 8001668:	00f42400 	.word	0x00f42400
 800166c:	007a1200 	.word	0x007a1200
 8001670:	08001814 	.word	0x08001814

08001674 <arm_sin_f32>:
 8001674:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80016f4 <arm_sin_f32+0x80>
 8001678:	ee20 0a27 	vmul.f32	s0, s0, s15
 800167c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001684:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8001688:	d504      	bpl.n	8001694 <arm_sin_f32+0x20>
 800168a:	ee17 3a90 	vmov	r3, s15
 800168e:	3b01      	subs	r3, #1
 8001690:	ee07 3a90 	vmov	s15, r3
 8001694:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001698:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80016f8 <arm_sin_f32+0x84>
 800169c:	ee30 0a67 	vsub.f32	s0, s0, s15
 80016a0:	ee20 0a07 	vmul.f32	s0, s0, s14
 80016a4:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80016a8:	ee17 3a90 	vmov	r3, s15
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80016b2:	d21a      	bcs.n	80016ea <arm_sin_f32+0x76>
 80016b4:	ee07 3a90 	vmov	s15, r3
 80016b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016bc:	1c59      	adds	r1, r3, #1
 80016be:	ee30 0a67 	vsub.f32	s0, s0, s15
 80016c2:	4a0e      	ldr	r2, [pc, #56]	@ (80016fc <arm_sin_f32+0x88>)
 80016c4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80016c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80016cc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80016d0:	ed93 7a00 	vldr	s14, [r3]
 80016d4:	edd2 6a00 	vldr	s13, [r2]
 80016d8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80016dc:	ee20 0a26 	vmul.f32	s0, s0, s13
 80016e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016e4:	ee37 0a80 	vadd.f32	s0, s15, s0
 80016e8:	4770      	bx	lr
 80016ea:	ee30 0a47 	vsub.f32	s0, s0, s14
 80016ee:	2101      	movs	r1, #1
 80016f0:	2300      	movs	r3, #0
 80016f2:	e7e6      	b.n	80016c2 <arm_sin_f32+0x4e>
 80016f4:	3e22f983 	.word	0x3e22f983
 80016f8:	44000000 	.word	0x44000000
 80016fc:	08001844 	.word	0x08001844

08001700 <arm_cos_f32>:
 8001700:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8001788 <arm_cos_f32+0x88>
 8001704:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001708:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800170c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001710:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001718:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800171c:	d504      	bpl.n	8001728 <arm_cos_f32+0x28>
 800171e:	ee17 3a90 	vmov	r3, s15
 8001722:	3b01      	subs	r3, #1
 8001724:	ee07 3a90 	vmov	s15, r3
 8001728:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800172c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800178c <arm_cos_f32+0x8c>
 8001730:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001734:	ee20 0a07 	vmul.f32	s0, s0, s14
 8001738:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800173c:	ee17 3a90 	vmov	r3, s15
 8001740:	b29b      	uxth	r3, r3
 8001742:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001746:	d21a      	bcs.n	800177e <arm_cos_f32+0x7e>
 8001748:	ee07 3a90 	vmov	s15, r3
 800174c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001750:	1c59      	adds	r1, r3, #1
 8001752:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001756:	4a0e      	ldr	r2, [pc, #56]	@ (8001790 <arm_cos_f32+0x90>)
 8001758:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800175c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001760:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8001764:	ed93 7a00 	vldr	s14, [r3]
 8001768:	edd2 6a00 	vldr	s13, [r2]
 800176c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8001770:	ee20 0a26 	vmul.f32	s0, s0, s13
 8001774:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001778:	ee37 0a80 	vadd.f32	s0, s15, s0
 800177c:	4770      	bx	lr
 800177e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8001782:	2101      	movs	r1, #1
 8001784:	2300      	movs	r3, #0
 8001786:	e7e6      	b.n	8001756 <arm_cos_f32+0x56>
 8001788:	3e22f983 	.word	0x3e22f983
 800178c:	44000000 	.word	0x44000000
 8001790:	08001844 	.word	0x08001844

08001794 <memset>:
 8001794:	4402      	add	r2, r0
 8001796:	4603      	mov	r3, r0
 8001798:	4293      	cmp	r3, r2
 800179a:	d100      	bne.n	800179e <memset+0xa>
 800179c:	4770      	bx	lr
 800179e:	f803 1b01 	strb.w	r1, [r3], #1
 80017a2:	e7f9      	b.n	8001798 <memset+0x4>

080017a4 <__libc_init_array>:
 80017a4:	b570      	push	{r4, r5, r6, lr}
 80017a6:	4d0d      	ldr	r5, [pc, #52]	@ (80017dc <__libc_init_array+0x38>)
 80017a8:	4c0d      	ldr	r4, [pc, #52]	@ (80017e0 <__libc_init_array+0x3c>)
 80017aa:	1b64      	subs	r4, r4, r5
 80017ac:	10a4      	asrs	r4, r4, #2
 80017ae:	2600      	movs	r6, #0
 80017b0:	42a6      	cmp	r6, r4
 80017b2:	d109      	bne.n	80017c8 <__libc_init_array+0x24>
 80017b4:	4d0b      	ldr	r5, [pc, #44]	@ (80017e4 <__libc_init_array+0x40>)
 80017b6:	4c0c      	ldr	r4, [pc, #48]	@ (80017e8 <__libc_init_array+0x44>)
 80017b8:	f000 f818 	bl	80017ec <_init>
 80017bc:	1b64      	subs	r4, r4, r5
 80017be:	10a4      	asrs	r4, r4, #2
 80017c0:	2600      	movs	r6, #0
 80017c2:	42a6      	cmp	r6, r4
 80017c4:	d105      	bne.n	80017d2 <__libc_init_array+0x2e>
 80017c6:	bd70      	pop	{r4, r5, r6, pc}
 80017c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80017cc:	4798      	blx	r3
 80017ce:	3601      	adds	r6, #1
 80017d0:	e7ee      	b.n	80017b0 <__libc_init_array+0xc>
 80017d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80017d6:	4798      	blx	r3
 80017d8:	3601      	adds	r6, #1
 80017da:	e7f2      	b.n	80017c2 <__libc_init_array+0x1e>
 80017dc:	08002048 	.word	0x08002048
 80017e0:	08002048 	.word	0x08002048
 80017e4:	08002048 	.word	0x08002048
 80017e8:	0800204c 	.word	0x0800204c

080017ec <_init>:
 80017ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017ee:	bf00      	nop
 80017f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017f2:	bc08      	pop	{r3}
 80017f4:	469e      	mov	lr, r3
 80017f6:	4770      	bx	lr

080017f8 <_fini>:
 80017f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017fa:	bf00      	nop
 80017fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017fe:	bc08      	pop	{r3}
 8001800:	469e      	mov	lr, r3
 8001802:	4770      	bx	lr
