v++ -c -k  xilLz4CompressMM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilLz4CompressMM.cpp -o xilLz4CompressMM.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/report/xilLz4CompressMM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/log/xilLz4CompressMM
Running Dispatch Server on port:43901
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/xilLz4CompressMM.xo.compile_summary, at Sun Jan  8 00:30:16 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:30:16 2023
Running Rule Check Server on port:45945
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/report/xilLz4CompressMM/v++_compile_xilLz4CompressMM_guidance.html', at Sun Jan  8 00:30:20 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilLz4CompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilLz4CompressMM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/xilLz4CompressMM/xilLz4CompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'gmem_read'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'gmem_read'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'gmem_write'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'gmem_write'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_202_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_149_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_174_3'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem1' (/home/jiong/bsc-project/kernels/data_compression/src/xilLz4CompressMM.cpp:182) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_174_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/report/xilLz4CompressMM/system_estimate_xilLz4CompressMM.xtxt
INFO: [v++ 60-586] Created xilLz4CompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/xilLz4CompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 13m 22s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilLz4CompressMM.xo -o lz4_compress.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

ERROR: [v++ 60-633] Failed to collect compute units: The number specified and the list of compute units do not match: xilLz4CompressMM:2:xilLz4CompressMM_1, xilLz4CompressMM_2
INFO: [v++ 60-1662] Stopping dispatch session having empty uuid.
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilLz4CompressMM.xo -o lz4_compress.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/logs/link
Running Dispatch Server on port:46841
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/lz4_compress.xclbin.link_summary, at Sun Jan  8 01:05:16 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 01:05:16 2023
Running Rule Check Server on port:36259
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/reports/link/v++_link_lz4_compress_guidance.html', at Sun Jan  8 01:05:19 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [01:05:24] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/xilLz4CompressMM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 01:05:28 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/xilLz4CompressMM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [01:05:29] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/iprepo/xilinx_com_hls_xilLz4CompressMM_1_0,xilLz4CompressMM -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [01:05:44] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.121 ; gain = 0.000 ; free physical = 113406 ; free virtual = 219023
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [01:05:44] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilLz4CompressMM:2:xilLz4CompressMM_1.xilLz4CompressMM_2 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilLz4CompressMM, num: 2  {xilLz4CompressMM_1 xilLz4CompressMM_2}
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.compressd_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.in_block_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_2.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_2.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_2.compressd_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_2.in_block_size to HP0
INFO: [SYSTEM_LINK 82-37] [01:05:52] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.121 ; gain = 0.000 ; free physical = 112256 ; free virtual = 217809
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [01:05:52] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [01:06:02] cf2bd finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.121 ; gain = 0.000 ; free physical = 112454 ; free virtual = 218068
INFO: [v++ 60-1441] [01:06:02] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 112505 ; free virtual = 218115
INFO: [v++ 60-1443] [01:06:02] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/run_link
INFO: [v++ 60-1441] [01:06:11] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 111770 ; free virtual = 217387
INFO: [v++ 60-1443] [01:06:11] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/run_link
INFO: [v++ 60-1441] [01:06:15] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:03 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 111227 ; free virtual = 216844
INFO: [v++ 60-1443] [01:06:15] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilLz4CompressMM_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[01:06:47] Run vpl: Step create_project: Started
Creating Vivado project.
[01:07:00] Run vpl: Step create_project: Completed
[01:07:00] Run vpl: Step create_bd: Started
[01:07:23] Run vpl: Step create_bd: Completed
[01:07:23] Run vpl: Step update_bd: Started
[01:07:24] Run vpl: Step update_bd: Completed
[01:07:24] Run vpl: Step generate_target: Started
[01:08:39] Run vpl: Step generate_target: RUNNING...
[01:08:41] Run vpl: Step generate_target: Completed
[01:08:41] Run vpl: Step config_hw_runs: Started
[01:08:49] Run vpl: Step config_hw_runs: Completed
[01:08:49] Run vpl: Step synth: Started
[01:09:20] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[01:09:51] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[01:10:22] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[01:10:52] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[01:11:22] Block-level synthesis in progress, 1 of 21 jobs complete, 7 jobs running.
[01:11:52] Block-level synthesis in progress, 1 of 21 jobs complete, 8 jobs running.
[01:12:22] Block-level synthesis in progress, 2 of 21 jobs complete, 7 jobs running.
[01:12:52] Block-level synthesis in progress, 5 of 21 jobs complete, 5 jobs running.
[01:13:23] Block-level synthesis in progress, 5 of 21 jobs complete, 7 jobs running.
[01:13:53] Block-level synthesis in progress, 6 of 21 jobs complete, 7 jobs running.
[01:14:23] Block-level synthesis in progress, 6 of 21 jobs complete, 8 jobs running.
[01:14:53] Block-level synthesis in progress, 7 of 21 jobs complete, 7 jobs running.
[01:15:24] Block-level synthesis in progress, 7 of 21 jobs complete, 8 jobs running.
[01:15:54] Block-level synthesis in progress, 7 of 21 jobs complete, 8 jobs running.
[01:16:24] Block-level synthesis in progress, 9 of 21 jobs complete, 6 jobs running.
[01:16:55] Block-level synthesis in progress, 11 of 21 jobs complete, 6 jobs running.
[01:17:25] Block-level synthesis in progress, 12 of 21 jobs complete, 6 jobs running.
[01:17:55] Block-level synthesis in progress, 13 of 21 jobs complete, 5 jobs running.
[01:18:26] Block-level synthesis in progress, 13 of 21 jobs complete, 5 jobs running.
[01:18:56] Block-level synthesis in progress, 14 of 21 jobs complete, 4 jobs running.
[01:19:26] Block-level synthesis in progress, 15 of 21 jobs complete, 3 jobs running.
[01:19:56] Block-level synthesis in progress, 16 of 21 jobs complete, 2 jobs running.
[01:20:27] Block-level synthesis in progress, 16 of 21 jobs complete, 3 jobs running.
[01:20:57] Block-level synthesis in progress, 17 of 21 jobs complete, 2 jobs running.
[01:21:27] Block-level synthesis in progress, 18 of 21 jobs complete, 1 job running.
[01:21:57] Block-level synthesis in progress, 18 of 21 jobs complete, 2 jobs running.
[01:22:28] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:22:58] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:23:28] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:23:59] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:24:29] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:24:59] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:25:30] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:26:00] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:26:30] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:27:01] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:27:31] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:28:01] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:28:31] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:29:01] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:29:31] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:30:02] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:30:32] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:31:02] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:31:32] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:32:03] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:32:33] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:33:03] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:33:33] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:34:04] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:34:34] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:35:04] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:35:34] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:36:05] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:36:35] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:37:05] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:37:35] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:38:06] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:38:36] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:39:06] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:39:36] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:40:07] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:40:37] Block-level synthesis in progress, 19 of 21 jobs complete, 1 job running.
[01:41:07] Block-level synthesis in progress, 20 of 21 jobs complete, 0 jobs running.
[01:41:37] Block-level synthesis in progress, 21 of 21 jobs complete, 0 jobs running.
[01:42:08] Top-level synthesis in progress.
[01:42:38] Top-level synthesis in progress.
[01:43:08] Top-level synthesis in progress.
[01:43:39] Top-level synthesis in progress.
[01:44:09] Top-level synthesis in progress.
[01:44:24] Run vpl: Step synth: Completed
[01:44:24] Run vpl: Step impl: Started
[01:48:57] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 42m 37s 

[01:48:57] Starting logic optimization..
[01:49:28] Phase 1 Retarget
[01:49:58] Phase 2 Constant propagation
[01:49:58] Phase 3 Sweep
[01:49:58] Phase 4 BUFG optimization
[01:50:28] Phase 5 Shift Register Optimization
[01:50:28] Phase 6 Post Processing Netlist
[01:53:00] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 02s 

[01:53:00] Starting logic placement..
[01:53:00] Phase 1 Placer Initialization
[01:53:00] Phase 1.1 Placer Initialization Netlist Sorting
[01:53:00] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[01:53:30] Phase 1.3 Build Placer Netlist Model
[01:54:31] Phase 1.4 Constrain Clocks/Macros
[01:54:31] Phase 2 Global Placement
[01:54:31] Phase 2.1 Floorplanning
[01:55:01] Phase 2.1.1 Partition Driven Placement
[01:55:01] Phase 2.1.1.1 PBP: Partition Driven Placement
[01:58:04] Phase 2.1.1.2 PBP: Clock Region Placement
[01:58:04] Phase 2.1.1.3 PBP: Discrete Incremental
[01:58:04] Phase 2.1.1.4 PBP: Compute Congestion
[01:58:04] Phase 2.1.1.5 PBP: Macro Placement
[01:58:34] Phase 2.1.1.6 PBP: UpdateTiming
[01:58:34] Phase 2.1.1.7 PBP: Add part constraints
[01:58:34] Phase 2.2 Update Timing before SLR Path Opt
[01:58:34] Phase 2.3 Global Placement Core
[02:02:37] Phase 2.3.1 Physical Synthesis In Placer
[02:05:40] Phase 3 Detail Placement
[02:05:40] Phase 3.1 Commit Multi Column Macros
[02:05:40] Phase 3.2 Commit Most Macros & LUTRAMs
[02:09:14] Phase 3.3 Small Shape DP
[02:09:14] Phase 3.3.1 Small Shape Clustering
[02:09:44] Phase 3.3.2 Flow Legalize Slice Clusters
[02:09:44] Phase 3.3.3 Slice Area Swap
[02:11:15] Phase 3.4 Re-assign LUT pins
[02:11:45] Phase 3.5 Pipeline Register Optimization
[02:11:45] Phase 4 Post Placement Optimization and Clean-Up
[02:11:45] Phase 4.1 Post Commit Optimization
[02:12:46] Phase 4.1.1 Post Placement Optimization
[02:12:46] Phase 4.1.1.1 BUFG Insertion
[02:12:46] Phase 1 Physical Synthesis Initialization
[02:13:46] Phase 4.2 Post Placement Cleanup
[02:13:46] Phase 4.3 Placer Reporting
[02:13:46] Phase 4.3.1 Print Estimated Congestion
[02:13:46] Phase 4.4 Final Placement Cleanup
[02:14:47] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 21m 47s 

[02:14:47] Starting logic routing..
[02:15:48] Phase 1 Build RT Design
[02:16:19] Phase 2 Router Initialization
[02:16:19] Phase 2.1 Fix Topology Constraints
[02:16:19] Phase 2.2 Pre Route Cleanup
[02:16:19] Phase 2.3 Global Clock Net Routing
[02:16:49] Phase 2.4 Update Timing
[02:18:51] Phase 3 Initial Routing
[02:18:51] Phase 3.1 Global Routing
[02:20:22] Phase 4 Rip-up And Reroute
[02:20:22] Phase 4.1 Global Iteration 0
[02:29:29] Phase 4.2 Global Iteration 1
[02:29:59] Phase 5 Delay and Skew Optimization
[02:29:59] Phase 5.1 Delay CleanUp
[02:29:59] Phase 5.1.1 Update Timing
[02:31:00] Phase 5.2 Clock Skew Optimization
[02:31:00] Phase 6 Post Hold Fix
[02:31:00] Phase 6.1 Hold Fix Iter
[02:31:00] Phase 6.1.1 Update Timing
[02:31:00] Phase 7 Route finalize
[02:31:30] Phase 8 Verifying routed nets
[02:31:30] Phase 9 Depositing Routes
[02:32:01] Phase 10 Post Router Timing
[02:32:01] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 17m 13s 

[02:32:01] Starting bitstream generation..
[02:36:34] Creating bitmap...
[02:37:29] Writing bitstream ./zcu106_base_wrapper.bit...
[02:37:29] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 05m 28s 
[02:37:28] Run vpl: Step impl: Completed
[02:37:30] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [02:37:30] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:09 ; elapsed = 01:31:15 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 103999 ; free virtual = 212312
INFO: [v++ 60-1443] [02:37:30] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/lz4_compress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/lz4_compress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/lz4_compress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:37:36] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 105693 ; free virtual = 213660
INFO: [v++ 60-1443] [02:37:36] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/lz4_compress.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/lz4_compress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/lz4_compress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/lz4_compress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/lz4_compress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/lz4_compress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2722 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/lz4_compress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 91948 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/lz4_compress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 10032 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19425339 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/lz4_compress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:37:36] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 105660 ; free virtual = 213646
INFO: [v++ 60-1443] [02:37:36] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/lz4_compress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/lz4_compress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/run_link
INFO: [v++ 60-1441] [02:37:37] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 105644 ; free virtual = 213631
INFO: [v++ 60-1443] [02:37:37] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/link/run_link
INFO: [v++ 60-1441] [02:37:37] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 105644 ; free virtual = 213630
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/reports/link/system_estimate_lz4_compress.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created lz4_compress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/reports/link/v++_link_lz4_compress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_compress/lz4_compress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 32m 31s
INFO: [v++ 60-1653] Closing dispatch client.
