D:/Develop/Circuit/AND/TEST_AND.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Develop/Circuit/AND/TEST_AND.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity TB_HB_AND2
-- Compiling architecture HB of TB_HB_AND2
** Warning: D:/Develop/Circuit/AND/TEST_AND.vhd(17): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: D:/Develop/Circuit/AND/TEST_AND.vhd(17): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: D:/Develop/Circuit/AND/TEST_AND.vhd(17): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: D:/Develop/Circuit/AND/TEST_AND.vhd(17): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: D:/Develop/Circuit/AND/TEST_AND.vhd(18): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: D:/Develop/Circuit/AND/TEST_AND.vhd(18): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: D:/Develop/Circuit/AND/TEST_AND.vhd(18): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Error: D:/Develop/Circuit/AND/TEST_AND.vhd(15): Nonresolved signal 'X' has multiple sources.
  Drivers:
    D:/Develop/Circuit/AND/TEST_AND.vhd(25):Instantiation U_HB_AND2
    D:/Develop/Circuit/AND/TEST_AND.vhd(19):Conditional signal assignment line__19
** Error: D:/Develop/Circuit/AND/TEST_AND.vhd(26): VHDL Compiler exiting

} {17.0 18.0 21.0 22.0} {}} D:/Develop/Circuit/Not/NOT.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Develop/Circuit/Not/NOT.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Compiling entity HB_NOT
-- Compiling architecture HB of HB_NOT

} {} {}} D:/Develop/Circuit/AND/AND.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Develop/Circuit/AND/AND.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Compiling entity TEST
-- Compiling architecture HB of TEST

} {} {}}
