###############################################################
#  Generated by:      Cadence Innovus 21.12-s106_1
#  OS:                Linux x86_64(Host ID ip-172-31-46-123.us-east-2.compute.internal)
#  Generated on:      Mon Dec  5 08:29:33 2022
#  Design:            RISC_V_pipeline
#  Command:           checkPinAssignment -report_violating_pin
###############################################################

Start Checking pins of top cell: [RISC_V_pipeline] 

Detailed Pin Information
------------------------
Unplaced Pins:
 - VSSIOR
 - VDDIOR
 - VSS3
 - VSS2
 - VSS1
 - VDD2
 - VDD1
Summary report for top level: [RISC_V_pipeline] 
	Total Pads                         : 20
	Total Pins                         : 7
	Unplaced Pins                      : 7
End of Summary report
End Checking pins of top cell: [RISC_V_pipeline] 


=================================================================================================================================
                                                   checkPinAssignment Summary
=================================================================================================================================
Partition         | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
=================================================================================================================================
RISC_V_pipeline   |    20 |      7 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        7 |
=================================================================================================================================
TOTAL             |    20 |      7 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        7 |
=================================================================================================================================
