

================================================================
== Vivado HLS Report for 'KeccakF1600_StatePer'
================================================================
* Date:           Mon Apr 12 13:45:26 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       NDT_part_pipeline
* Product family: virtex7
* Target device:  xc7vx980tffg1930-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.996|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   50|   50|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- KeccakF1600_StatePermute_label1  |   24|   24|         2|          -|          -|    12|    no    |
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (tmp)
	17  / (!tmp)
16 --> 
	15  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [25 x i64]* %state, i64 0, i64 0" [fips202.c:85]   --->   Operation 29 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.26ns)   --->   "%Aba = load i64* %state_addr, align 8" [fips202.c:103]   --->   Operation 30 'load' 'Aba' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 31 [1/2] (2.26ns)   --->   "%Aba = load i64* %state_addr, align 8" [fips202.c:103]   --->   Operation 31 'load' 'Aba' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [25 x i64]* %state, i64 0, i64 1" [fips202.c:104]   --->   Operation 32 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.26ns)   --->   "%Abe = load i64* %state_addr_1, align 8" [fips202.c:104]   --->   Operation 33 'load' 'Abe' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr [25 x i64]* %state, i64 0, i64 2" [fips202.c:105]   --->   Operation 34 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.26ns)   --->   "%Abi = load i64* %state_addr_2, align 8" [fips202.c:105]   --->   Operation 35 'load' 'Abi' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 36 [1/2] (2.26ns)   --->   "%Abe = load i64* %state_addr_1, align 8" [fips202.c:104]   --->   Operation 36 'load' 'Abe' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 37 [1/2] (2.26ns)   --->   "%Abi = load i64* %state_addr_2, align 8" [fips202.c:105]   --->   Operation 37 'load' 'Abi' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr [25 x i64]* %state, i64 0, i64 3" [fips202.c:106]   --->   Operation 38 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.26ns)   --->   "%Abo = load i64* %state_addr_3, align 8" [fips202.c:106]   --->   Operation 39 'load' 'Abo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr [25 x i64]* %state, i64 0, i64 4" [fips202.c:107]   --->   Operation 40 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.26ns)   --->   "%Abu = load i64* %state_addr_4, align 8" [fips202.c:107]   --->   Operation 41 'load' 'Abu' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 42 [1/2] (2.26ns)   --->   "%Abo = load i64* %state_addr_3, align 8" [fips202.c:106]   --->   Operation 42 'load' 'Abo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 43 [1/2] (2.26ns)   --->   "%Abu = load i64* %state_addr_4, align 8" [fips202.c:107]   --->   Operation 43 'load' 'Abu' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [25 x i64]* %state, i64 0, i64 5" [fips202.c:108]   --->   Operation 44 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (2.26ns)   --->   "%Aga = load i64* %state_addr_5, align 8" [fips202.c:108]   --->   Operation 45 'load' 'Aga' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [25 x i64]* %state, i64 0, i64 6" [fips202.c:109]   --->   Operation 46 'getelementptr' 'state_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.26ns)   --->   "%Age = load i64* %state_addr_6, align 8" [fips202.c:109]   --->   Operation 47 'load' 'Age' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 48 [1/2] (2.26ns)   --->   "%Aga = load i64* %state_addr_5, align 8" [fips202.c:108]   --->   Operation 48 'load' 'Aga' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 49 [1/2] (2.26ns)   --->   "%Age = load i64* %state_addr_6, align 8" [fips202.c:109]   --->   Operation 49 'load' 'Age' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr [25 x i64]* %state, i64 0, i64 7" [fips202.c:110]   --->   Operation 50 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (2.26ns)   --->   "%Agi = load i64* %state_addr_7, align 8" [fips202.c:110]   --->   Operation 51 'load' 'Agi' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr [25 x i64]* %state, i64 0, i64 8" [fips202.c:111]   --->   Operation 52 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (2.26ns)   --->   "%Ago = load i64* %state_addr_8, align 8" [fips202.c:111]   --->   Operation 53 'load' 'Ago' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 54 [1/2] (2.26ns)   --->   "%Agi = load i64* %state_addr_7, align 8" [fips202.c:110]   --->   Operation 54 'load' 'Agi' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 55 [1/2] (2.26ns)   --->   "%Ago = load i64* %state_addr_8, align 8" [fips202.c:111]   --->   Operation 55 'load' 'Ago' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr [25 x i64]* %state, i64 0, i64 9" [fips202.c:112]   --->   Operation 56 'getelementptr' 'state_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (2.26ns)   --->   "%Agu = load i64* %state_addr_9, align 8" [fips202.c:112]   --->   Operation 57 'load' 'Agu' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr [25 x i64]* %state, i64 0, i64 10" [fips202.c:113]   --->   Operation 58 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (2.26ns)   --->   "%Aka = load i64* %state_addr_10, align 8" [fips202.c:113]   --->   Operation 59 'load' 'Aka' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 60 [1/2] (2.26ns)   --->   "%Agu = load i64* %state_addr_9, align 8" [fips202.c:112]   --->   Operation 60 'load' 'Agu' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 61 [1/2] (2.26ns)   --->   "%Aka = load i64* %state_addr_10, align 8" [fips202.c:113]   --->   Operation 61 'load' 'Aka' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr [25 x i64]* %state, i64 0, i64 11" [fips202.c:114]   --->   Operation 62 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (2.26ns)   --->   "%Ake = load i64* %state_addr_11, align 8" [fips202.c:114]   --->   Operation 63 'load' 'Ake' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr [25 x i64]* %state, i64 0, i64 12" [fips202.c:115]   --->   Operation 64 'getelementptr' 'state_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (2.26ns)   --->   "%Aki = load i64* %state_addr_12, align 8" [fips202.c:115]   --->   Operation 65 'load' 'Aki' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 66 [1/2] (2.26ns)   --->   "%Ake = load i64* %state_addr_11, align 8" [fips202.c:114]   --->   Operation 66 'load' 'Ake' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 67 [1/2] (2.26ns)   --->   "%Aki = load i64* %state_addr_12, align 8" [fips202.c:115]   --->   Operation 67 'load' 'Aki' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr [25 x i64]* %state, i64 0, i64 13" [fips202.c:116]   --->   Operation 68 'getelementptr' 'state_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [2/2] (2.26ns)   --->   "%Ako = load i64* %state_addr_13, align 8" [fips202.c:116]   --->   Operation 69 'load' 'Ako' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr [25 x i64]* %state, i64 0, i64 14" [fips202.c:117]   --->   Operation 70 'getelementptr' 'state_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (2.26ns)   --->   "%Aku = load i64* %state_addr_14, align 8" [fips202.c:117]   --->   Operation 71 'load' 'Aku' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.26>
ST_9 : Operation 72 [1/2] (2.26ns)   --->   "%Ako = load i64* %state_addr_13, align 8" [fips202.c:116]   --->   Operation 72 'load' 'Ako' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 73 [1/2] (2.26ns)   --->   "%Aku = load i64* %state_addr_14, align 8" [fips202.c:117]   --->   Operation 73 'load' 'Aku' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%state_addr_15 = getelementptr [25 x i64]* %state, i64 0, i64 15" [fips202.c:118]   --->   Operation 74 'getelementptr' 'state_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [2/2] (2.26ns)   --->   "%Ama = load i64* %state_addr_15, align 8" [fips202.c:118]   --->   Operation 75 'load' 'Ama' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%state_addr_16 = getelementptr [25 x i64]* %state, i64 0, i64 16" [fips202.c:119]   --->   Operation 76 'getelementptr' 'state_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (2.26ns)   --->   "%Ame = load i64* %state_addr_16, align 8" [fips202.c:119]   --->   Operation 77 'load' 'Ame' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 2.26>
ST_10 : Operation 78 [1/2] (2.26ns)   --->   "%Ama = load i64* %state_addr_15, align 8" [fips202.c:118]   --->   Operation 78 'load' 'Ama' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 79 [1/2] (2.26ns)   --->   "%Ame = load i64* %state_addr_16, align 8" [fips202.c:119]   --->   Operation 79 'load' 'Ame' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%state_addr_17 = getelementptr [25 x i64]* %state, i64 0, i64 17" [fips202.c:120]   --->   Operation 80 'getelementptr' 'state_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [2/2] (2.26ns)   --->   "%Ami = load i64* %state_addr_17, align 8" [fips202.c:120]   --->   Operation 81 'load' 'Ami' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%state_addr_18 = getelementptr [25 x i64]* %state, i64 0, i64 18" [fips202.c:121]   --->   Operation 82 'getelementptr' 'state_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [2/2] (2.26ns)   --->   "%Amo = load i64* %state_addr_18, align 8" [fips202.c:121]   --->   Operation 83 'load' 'Amo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 84 [1/2] (2.26ns)   --->   "%Ami = load i64* %state_addr_17, align 8" [fips202.c:120]   --->   Operation 84 'load' 'Ami' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 85 [1/2] (2.26ns)   --->   "%Amo = load i64* %state_addr_18, align 8" [fips202.c:121]   --->   Operation 85 'load' 'Amo' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%state_addr_19 = getelementptr [25 x i64]* %state, i64 0, i64 19" [fips202.c:122]   --->   Operation 86 'getelementptr' 'state_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [2/2] (2.26ns)   --->   "%Amu = load i64* %state_addr_19, align 8" [fips202.c:122]   --->   Operation 87 'load' 'Amu' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%state_addr_20 = getelementptr [25 x i64]* %state, i64 0, i64 20" [fips202.c:123]   --->   Operation 88 'getelementptr' 'state_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [2/2] (2.26ns)   --->   "%Asa = load i64* %state_addr_20, align 8" [fips202.c:123]   --->   Operation 89 'load' 'Asa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 12 <SV = 11> <Delay = 2.26>
ST_12 : Operation 90 [1/2] (2.26ns)   --->   "%Amu = load i64* %state_addr_19, align 8" [fips202.c:122]   --->   Operation 90 'load' 'Amu' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 91 [1/2] (2.26ns)   --->   "%Asa = load i64* %state_addr_20, align 8" [fips202.c:123]   --->   Operation 91 'load' 'Asa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%state_addr_21 = getelementptr [25 x i64]* %state, i64 0, i64 21" [fips202.c:124]   --->   Operation 92 'getelementptr' 'state_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [2/2] (2.26ns)   --->   "%Ase = load i64* %state_addr_21, align 8" [fips202.c:124]   --->   Operation 93 'load' 'Ase' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%state_addr_22 = getelementptr [25 x i64]* %state, i64 0, i64 22" [fips202.c:125]   --->   Operation 94 'getelementptr' 'state_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [2/2] (2.26ns)   --->   "%Asi = load i64* %state_addr_22, align 8" [fips202.c:125]   --->   Operation 95 'load' 'Asi' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 13 <SV = 12> <Delay = 2.26>
ST_13 : Operation 96 [1/2] (2.26ns)   --->   "%Ase = load i64* %state_addr_21, align 8" [fips202.c:124]   --->   Operation 96 'load' 'Ase' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 97 [1/2] (2.26ns)   --->   "%Asi = load i64* %state_addr_22, align 8" [fips202.c:125]   --->   Operation 97 'load' 'Asi' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%state_addr_23 = getelementptr [25 x i64]* %state, i64 0, i64 23" [fips202.c:126]   --->   Operation 98 'getelementptr' 'state_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [2/2] (2.26ns)   --->   "%Aso = load i64* %state_addr_23, align 8" [fips202.c:126]   --->   Operation 99 'load' 'Aso' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%state_addr_24 = getelementptr [25 x i64]* %state, i64 0, i64 24" [fips202.c:127]   --->   Operation 100 'getelementptr' 'state_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [2/2] (2.26ns)   --->   "%Asu = load i64* %state_addr_24, align 8" [fips202.c:127]   --->   Operation 101 'load' 'Asu' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 14 <SV = 13> <Delay = 2.26>
ST_14 : Operation 102 [1/2] (2.26ns)   --->   "%Aso = load i64* %state_addr_23, align 8" [fips202.c:126]   --->   Operation 102 'load' 'Aso' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 103 [1/2] (2.26ns)   --->   "%Asu = load i64* %state_addr_24, align 8" [fips202.c:127]   --->   Operation 103 'load' 'Asu' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 104 [1/1] (0.85ns)   --->   "br label %1" [fips202.c:129]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.85>

State 15 <SV = 14> <Delay = 2.26>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%Aso1 = phi i64 [ %Aso, %0 ], [ %Aso_2, %2 ]"   --->   Operation 105 'phi' 'Aso1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%Asi1 = phi i64 [ %Asi, %0 ], [ %Asi_2, %2 ]"   --->   Operation 106 'phi' 'Asi1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%Ase1 = phi i64 [ %Ase, %0 ], [ %Ase_2, %2 ]"   --->   Operation 107 'phi' 'Ase1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%Asa1 = phi i64 [ %Asa, %0 ], [ %Asa_2, %2 ]"   --->   Operation 108 'phi' 'Asa1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%Amu1 = phi i64 [ %Amu, %0 ], [ %Amu_2, %2 ]"   --->   Operation 109 'phi' 'Amu1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%Amo1 = phi i64 [ %Amo, %0 ], [ %Amo_2, %2 ]"   --->   Operation 110 'phi' 'Amo1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%Ami1 = phi i64 [ %Ami, %0 ], [ %Ami_2, %2 ]"   --->   Operation 111 'phi' 'Ami1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%Ame1 = phi i64 [ %Ame, %0 ], [ %Ame_2, %2 ]"   --->   Operation 112 'phi' 'Ame1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%Ama1 = phi i64 [ %Ama, %0 ], [ %Ama_2, %2 ]"   --->   Operation 113 'phi' 'Ama1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%Aku1 = phi i64 [ %Aku, %0 ], [ %Aku_2, %2 ]"   --->   Operation 114 'phi' 'Aku1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%Ako1 = phi i64 [ %Ako, %0 ], [ %Ako_2, %2 ]"   --->   Operation 115 'phi' 'Ako1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%Aki1 = phi i64 [ %Aki, %0 ], [ %Aki_2, %2 ]"   --->   Operation 116 'phi' 'Aki1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%Ake1 = phi i64 [ %Ake, %0 ], [ %Ake_2, %2 ]"   --->   Operation 117 'phi' 'Ake1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%Aka1 = phi i64 [ %Aka, %0 ], [ %Aka_2, %2 ]"   --->   Operation 118 'phi' 'Aka1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%Agu1 = phi i64 [ %Agu, %0 ], [ %Agu_2, %2 ]"   --->   Operation 119 'phi' 'Agu1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%Ago1 = phi i64 [ %Ago, %0 ], [ %Ago_2, %2 ]"   --->   Operation 120 'phi' 'Ago1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%Agi1 = phi i64 [ %Agi, %0 ], [ %Agi_2, %2 ]"   --->   Operation 121 'phi' 'Agi1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%Age1 = phi i64 [ %Age, %0 ], [ %Age_2, %2 ]"   --->   Operation 122 'phi' 'Age1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%Aga1 = phi i64 [ %Aga, %0 ], [ %Aga_2, %2 ]"   --->   Operation 123 'phi' 'Aga1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%Abu1 = phi i64 [ %Abu, %0 ], [ %Abu_2, %2 ]"   --->   Operation 124 'phi' 'Abu1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%Abo1 = phi i64 [ %Abo, %0 ], [ %Abo_2, %2 ]"   --->   Operation 125 'phi' 'Abo1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%Abi1 = phi i64 [ %Abi, %0 ], [ %Abi_2, %2 ]"   --->   Operation 126 'phi' 'Abi1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%Abe1 = phi i64 [ %Abe, %0 ], [ %Abe_2, %2 ]"   --->   Operation 127 'phi' 'Abe1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%Aba1 = phi i64 [ %Aba, %0 ], [ %Aba_2, %2 ]"   --->   Operation 128 'phi' 'Aba1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%round = phi i5 [ 0, %0 ], [ %round_1, %2 ]"   --->   Operation 129 'phi' 'round' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%Asu1 = phi i64 [ %Asu, %0 ], [ %Asu_2, %2 ]"   --->   Operation 130 'phi' 'Asu1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.87ns)   --->   "%tmp = icmp ult i5 %round, -8" [fips202.c:129]   --->   Operation 131 'icmp' 'tmp' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 132 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %3" [fips202.c:129]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_11 = zext i5 %round to i64" [fips202.c:156]   --->   Operation 134 'zext' 'tmp_11' <Predicate = (tmp)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%KeccakF_RoundConstan_1 = getelementptr inbounds [24 x i64]* @KeccakF_RoundConstan, i64 0, i64 %tmp_11" [fips202.c:156]   --->   Operation 135 'getelementptr' 'KeccakF_RoundConstan_1' <Predicate = (tmp)> <Delay = 0.00>
ST_15 : Operation 136 [2/2] (2.26ns)   --->   "%KeccakF_RoundConstan_2 = load i64* %KeccakF_RoundConstan_1, align 16" [fips202.c:156]   --->   Operation 136 'load' 'KeccakF_RoundConstan_2' <Predicate = (tmp)> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_122 = or i5 %round, 1" [fips202.c:251]   --->   Operation 137 'or' 'tmp_122' <Predicate = (tmp)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_124 = zext i5 %tmp_122 to i64" [fips202.c:251]   --->   Operation 138 'zext' 'tmp_124' <Predicate = (tmp)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%KeccakF_RoundConstan_3 = getelementptr inbounds [24 x i64]* @KeccakF_RoundConstan, i64 0, i64 %tmp_124" [fips202.c:251]   --->   Operation 139 'getelementptr' 'KeccakF_RoundConstan_3' <Predicate = (tmp)> <Delay = 0.00>
ST_15 : Operation 140 [2/2] (2.26ns)   --->   "%KeccakF_RoundConstan_4 = load i64* %KeccakF_RoundConstan_3, align 8" [fips202.c:251]   --->   Operation 140 'load' 'KeccakF_RoundConstan_4' <Predicate = (tmp)> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_15 : Operation 141 [1/1] (1.09ns)   --->   "%round_1 = add i5 2, %round" [fips202.c:129]   --->   Operation 141 'add' 'round_1' <Predicate = (tmp)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (2.26ns)   --->   "store i64 %Aba1, i64* %state_addr, align 8" [fips202.c:323]   --->   Operation 142 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_15 : Operation 143 [1/1] (2.26ns)   --->   "store i64 %Abe1, i64* %state_addr_1, align 8" [fips202.c:324]   --->   Operation 143 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 16 <SV = 15> <Delay = 4.99>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @p_str2) nounwind" [fips202.c:130]   --->   Operation 144 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%tmp3 = xor i64 %Aka1, %Aga1" [fips202.c:132]   --->   Operation 145 'xor' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%tmp5 = xor i64 %Ama1, %Aba1" [fips202.c:132]   --->   Operation 146 'xor' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%tmp4 = xor i64 %tmp5, %Asa1" [fips202.c:132]   --->   Operation 147 'xor' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCa = xor i64 %tmp4, %tmp3" [fips202.c:132]   --->   Operation 148 'xor' 'BCa' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%tmp8 = xor i64 %Ake1, %Age1" [fips202.c:133]   --->   Operation 149 'xor' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%tmp1 = xor i64 %Ame1, %Abe1" [fips202.c:133]   --->   Operation 150 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%tmp9 = xor i64 %tmp1, %Ase1" [fips202.c:133]   --->   Operation 151 'xor' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCe = xor i64 %tmp9, %tmp8" [fips202.c:133]   --->   Operation 152 'xor' 'BCe' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%tmp2 = xor i64 %Aki1, %Agi1" [fips202.c:134]   --->   Operation 153 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%tmp6 = xor i64 %Ami1, %Abi1" [fips202.c:134]   --->   Operation 154 'xor' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%tmp7 = xor i64 %tmp6, %Asi1" [fips202.c:134]   --->   Operation 155 'xor' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCi = xor i64 %tmp7, %tmp2" [fips202.c:134]   --->   Operation 156 'xor' 'BCi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%tmp10 = xor i64 %Ako1, %Ago1" [fips202.c:135]   --->   Operation 157 'xor' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%tmp11 = xor i64 %Amo1, %Abo1" [fips202.c:135]   --->   Operation 158 'xor' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%tmp12 = xor i64 %tmp11, %Aso1" [fips202.c:135]   --->   Operation 159 'xor' 'tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCo = xor i64 %tmp12, %tmp10" [fips202.c:135]   --->   Operation 160 'xor' 'BCo' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%tmp13 = xor i64 %Agu1, %Abu1" [fips202.c:136]   --->   Operation 161 'xor' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%tmp14 = xor i64 %Aku1, %Asu1" [fips202.c:136]   --->   Operation 162 'xor' 'tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%tmp15 = xor i64 %tmp14, %Amu1" [fips202.c:136]   --->   Operation 163 'xor' 'tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCu = xor i64 %tmp15, %tmp13" [fips202.c:136]   --->   Operation 164 'xor' 'BCu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i64 %BCe to i63" [fips202.c:133]   --->   Operation 165 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCe, i32 63)" [fips202.c:139]   --->   Operation 166 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_17, i1 %tmp_19)" [fips202.c:139]   --->   Operation 167 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.54ns)   --->   "%Da = xor i64 %BCu, %tmp_2" [fips202.c:139]   --->   Operation 168 'xor' 'Da' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i64 %BCi to i63" [fips202.c:134]   --->   Operation 169 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCi, i32 63)" [fips202.c:140]   --->   Operation 170 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_21, i1 %tmp_34)" [fips202.c:140]   --->   Operation 171 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.54ns)   --->   "%De = xor i64 %BCa, %tmp_5" [fips202.c:140]   --->   Operation 172 'xor' 'De' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %BCo to i63" [fips202.c:135]   --->   Operation 173 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCo, i32 63)" [fips202.c:141]   --->   Operation 174 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_36, i1 %tmp_38)" [fips202.c:141]   --->   Operation 175 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.54ns)   --->   "%Di = xor i64 %BCe, %tmp_8" [fips202.c:141]   --->   Operation 176 'xor' 'Di' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i64 %BCu to i63" [fips202.c:136]   --->   Operation 177 'trunc' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCu, i32 63)" [fips202.c:142]   --->   Operation 178 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_40, i1 %tmp_42)" [fips202.c:142]   --->   Operation 179 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.54ns)   --->   "%Do = xor i64 %tmp_3, %BCi" [fips202.c:142]   --->   Operation 180 'xor' 'Do' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i64 %BCa to i63" [fips202.c:132]   --->   Operation 181 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCa, i32 63)" [fips202.c:143]   --->   Operation 182 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_48, i1 %tmp_54)" [fips202.c:143]   --->   Operation 183 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.54ns)   --->   "%Du = xor i64 %tmp_9, %BCo" [fips202.c:143]   --->   Operation 184 'xor' 'Du' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.54ns)   --->   "%Aba_3 = xor i64 %Da, %Aba1" [fips202.c:145]   --->   Operation 185 'xor' 'Aba_3' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.54ns)   --->   "%Age_1 = xor i64 %De, %Age1" [fips202.c:147]   --->   Operation 186 'xor' 'Age_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i64 %Age_1 to i20" [fips202.c:147]   --->   Operation 187 'trunc' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_s = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %Age_1, i32 20, i32 63)" [fips202.c:148]   --->   Operation 188 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%BCe_1 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 %tmp_56, i44 %tmp_s)" [fips202.c:148]   --->   Operation 189 'bitconcatenate' 'BCe_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.54ns)   --->   "%Aki_1 = xor i64 %Di, %Aki1" [fips202.c:149]   --->   Operation 190 'xor' 'Aki_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i64 %Aki_1 to i21" [fips202.c:149]   --->   Operation 191 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_1 = call i43 @_ssdm_op_PartSelect.i43.i64.i32.i32(i64 %Aki_1, i32 21, i32 63)" [fips202.c:150]   --->   Operation 192 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%BCi_1 = call i64 @_ssdm_op_BitConcatenate.i64.i21.i43(i21 %tmp_58, i43 %tmp_1)" [fips202.c:150]   --->   Operation 193 'bitconcatenate' 'BCi_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.54ns)   --->   "%Amo_1 = xor i64 %Do, %Amo1" [fips202.c:151]   --->   Operation 194 'xor' 'Amo_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %Amo_1 to i43" [fips202.c:151]   --->   Operation 195 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_4 = call i21 @_ssdm_op_PartSelect.i21.i64.i32.i32(i64 %Amo_1, i32 43, i32 63)" [fips202.c:152]   --->   Operation 196 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%BCo_1 = call i64 @_ssdm_op_BitConcatenate.i64.i43.i21(i43 %tmp_60, i21 %tmp_4)" [fips202.c:152]   --->   Operation 197 'bitconcatenate' 'BCo_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.54ns)   --->   "%Asu_1 = xor i64 %Du, %Asu1" [fips202.c:153]   --->   Operation 198 'xor' 'Asu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i64 %Asu_1 to i50" [fips202.c:153]   --->   Operation 199 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %Asu_1, i32 50, i32 63)" [fips202.c:154]   --->   Operation 200 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%BCu_1 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 %tmp_62, i14 %tmp_6)" [fips202.c:154]   --->   Operation 201 'bitconcatenate' 'BCu_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%tmp_7 = xor i64 %BCe_1, -1" [fips202.c:155]   --->   Operation 202 'xor' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%tmp_10 = and i64 %BCi_1, %tmp_7" [fips202.c:155]   --->   Operation 203 'and' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/2] (2.26ns)   --->   "%KeccakF_RoundConstan_2 = load i64* %KeccakF_RoundConstan_1, align 16" [fips202.c:156]   --->   Operation 204 'load' 'KeccakF_RoundConstan_2' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_16 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%tmp16 = xor i64 %tmp_10, %Aba_3" [fips202.c:156]   --->   Operation 205 'xor' 'tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eba = xor i64 %tmp16, %KeccakF_RoundConstan_2" [fips202.c:156]   --->   Operation 206 'xor' 'Eba' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%tmp_12 = xor i64 %BCi_1, -1" [fips202.c:157]   --->   Operation 207 'xor' 'tmp_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%tmp_13 = and i64 %BCo_1, %tmp_12" [fips202.c:157]   --->   Operation 208 'and' 'tmp_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ebe = xor i64 %tmp_13, %BCe_1" [fips202.c:157]   --->   Operation 209 'xor' 'Ebe' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%tmp_14 = xor i64 %BCo_1, -1" [fips202.c:158]   --->   Operation 210 'xor' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%tmp_15 = and i64 %BCu_1, %tmp_14" [fips202.c:158]   --->   Operation 211 'and' 'tmp_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ebi = xor i64 %tmp_15, %BCi_1" [fips202.c:158]   --->   Operation 212 'xor' 'Ebi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%tmp_16 = xor i64 %BCu_1, -1" [fips202.c:159]   --->   Operation 213 'xor' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%tmp_18 = and i64 %Aba_3, %tmp_16" [fips202.c:159]   --->   Operation 214 'and' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ebo = xor i64 %BCo_1, %tmp_18" [fips202.c:159]   --->   Operation 215 'xor' 'Ebo' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%tmp_20 = xor i64 %Aba_3, -1" [fips202.c:160]   --->   Operation 216 'xor' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%tmp_22 = and i64 %BCe_1, %tmp_20" [fips202.c:160]   --->   Operation 217 'and' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ebu = xor i64 %BCu_1, %tmp_22" [fips202.c:160]   --->   Operation 218 'xor' 'Ebu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.54ns)   --->   "%Abo_1 = xor i64 %Do, %Abo1" [fips202.c:162]   --->   Operation 219 'xor' 'Abo_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %Abo_1 to i36" [fips202.c:162]   --->   Operation 220 'trunc' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_23 = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %Abo_1, i32 36, i32 63)" [fips202.c:163]   --->   Operation 221 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%BCa_2 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %tmp_74, i28 %tmp_23)" [fips202.c:163]   --->   Operation 222 'bitconcatenate' 'BCa_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.54ns)   --->   "%Agu_1 = xor i64 %Du, %Agu1" [fips202.c:164]   --->   Operation 223 'xor' 'Agu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i64 %Agu_1 to i44" [fips202.c:164]   --->   Operation 224 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_24 = call i20 @_ssdm_op_PartSelect.i20.i64.i32.i32(i64 %Agu_1, i32 44, i32 63)" [fips202.c:165]   --->   Operation 225 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%BCe_2 = call i64 @_ssdm_op_BitConcatenate.i64.i44.i20(i44 %tmp_76, i20 %tmp_24)" [fips202.c:165]   --->   Operation 226 'bitconcatenate' 'BCe_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.54ns)   --->   "%Aka_1 = xor i64 %Da, %Aka1" [fips202.c:166]   --->   Operation 227 'xor' 'Aka_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i64 %Aka_1 to i61" [fips202.c:166]   --->   Operation 228 'trunc' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_25 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %Aka_1, i32 61, i32 63)" [fips202.c:167]   --->   Operation 229 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%BCi_2 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %tmp_78, i3 %tmp_25)" [fips202.c:167]   --->   Operation 230 'bitconcatenate' 'BCi_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.54ns)   --->   "%Ame_1 = xor i64 %De, %Ame1" [fips202.c:168]   --->   Operation 231 'xor' 'Ame_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i64 %Ame_1 to i19" [fips202.c:168]   --->   Operation 232 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_26 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %Ame_1, i32 19, i32 63)" [fips202.c:169]   --->   Operation 233 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%BCo_2 = call i64 @_ssdm_op_BitConcatenate.i64.i19.i45(i19 %tmp_80, i45 %tmp_26)" [fips202.c:169]   --->   Operation 234 'bitconcatenate' 'BCo_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.54ns)   --->   "%Asi_1 = xor i64 %Di, %Asi1" [fips202.c:170]   --->   Operation 235 'xor' 'Asi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i64 %Asi_1 to i3" [fips202.c:170]   --->   Operation 236 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_27 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %Asi_1, i32 3, i32 63)" [fips202.c:171]   --->   Operation 237 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%BCu_2 = call i64 @_ssdm_op_BitConcatenate.i64.i3.i61(i3 %tmp_82, i61 %tmp_27)" [fips202.c:171]   --->   Operation 238 'bitconcatenate' 'BCu_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%tmp_28 = xor i64 %BCe_2, -1" [fips202.c:172]   --->   Operation 239 'xor' 'tmp_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%tmp_29 = and i64 %BCi_2, %tmp_28" [fips202.c:172]   --->   Operation 240 'and' 'tmp_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ega = xor i64 %BCa_2, %tmp_29" [fips202.c:172]   --->   Operation 241 'xor' 'Ega' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%tmp_30 = xor i64 %BCi_2, -1" [fips202.c:173]   --->   Operation 242 'xor' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%tmp_31 = and i64 %BCo_2, %tmp_30" [fips202.c:173]   --->   Operation 243 'and' 'tmp_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ege = xor i64 %tmp_31, %BCe_2" [fips202.c:173]   --->   Operation 244 'xor' 'Ege' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%tmp_32 = xor i64 %BCo_2, -1" [fips202.c:174]   --->   Operation 245 'xor' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%tmp_33 = and i64 %BCu_2, %tmp_32" [fips202.c:174]   --->   Operation 246 'and' 'tmp_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [1/1] (0.54ns) (out node of the LUT)   --->   "%Egi = xor i64 %BCi_2, %tmp_33" [fips202.c:174]   --->   Operation 247 'xor' 'Egi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%tmp_35 = xor i64 %BCu_2, -1" [fips202.c:175]   --->   Operation 248 'xor' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%tmp_37 = and i64 %BCa_2, %tmp_35" [fips202.c:175]   --->   Operation 249 'and' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ego = xor i64 %tmp_37, %BCo_2" [fips202.c:175]   --->   Operation 250 'xor' 'Ego' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%tmp_39 = xor i64 %BCa_2, -1" [fips202.c:176]   --->   Operation 251 'xor' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%tmp_41 = and i64 %BCe_2, %tmp_39" [fips202.c:176]   --->   Operation 252 'and' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 253 [1/1] (0.54ns) (out node of the LUT)   --->   "%Egu = xor i64 %tmp_41, %BCu_2" [fips202.c:176]   --->   Operation 253 'xor' 'Egu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (0.54ns)   --->   "%Abe_1 = xor i64 %De, %Abe1" [fips202.c:178]   --->   Operation 254 'xor' 'Abe_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i64 %Abe_1 to i63" [fips202.c:178]   --->   Operation 255 'trunc' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %Abe_1, i32 63)" [fips202.c:179]   --->   Operation 256 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%BCa_3 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_94, i1 %tmp_96)" [fips202.c:179]   --->   Operation 257 'bitconcatenate' 'BCa_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.54ns)   --->   "%Agi_1 = xor i64 %Di, %Agi1" [fips202.c:180]   --->   Operation 258 'xor' 'Agi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_98 = trunc i64 %Agi_1 to i58" [fips202.c:180]   --->   Operation 259 'trunc' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_43 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %Agi_1, i32 58, i32 63)" [fips202.c:181]   --->   Operation 260 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%BCe_3 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 %tmp_98, i6 %tmp_43)" [fips202.c:181]   --->   Operation 261 'bitconcatenate' 'BCe_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (0.54ns)   --->   "%Ako_1 = xor i64 %Do, %Ako1" [fips202.c:182]   --->   Operation 262 'xor' 'Ako_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i64 %Ako_1 to i39" [fips202.c:182]   --->   Operation 263 'trunc' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_44 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %Ako_1, i32 39, i32 63)" [fips202.c:183]   --->   Operation 264 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%BCi_3 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_100, i25 %tmp_44)" [fips202.c:183]   --->   Operation 265 'bitconcatenate' 'BCi_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.54ns)   --->   "%Amu_1 = xor i64 %Du, %Amu1" [fips202.c:184]   --->   Operation 266 'xor' 'Amu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_102 = trunc i64 %Amu_1 to i56" [fips202.c:184]   --->   Operation 267 'trunc' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %Amu_1, i32 56, i32 63)" [fips202.c:185]   --->   Operation 268 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%BCo_3 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 %tmp_102, i8 %tmp_45)" [fips202.c:185]   --->   Operation 269 'bitconcatenate' 'BCo_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.54ns)   --->   "%Asa_1 = xor i64 %Da, %Asa1" [fips202.c:186]   --->   Operation 270 'xor' 'Asa_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i64 %Asa_1 to i46" [fips202.c:186]   --->   Operation 271 'trunc' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_46 = call i18 @_ssdm_op_PartSelect.i18.i64.i32.i32(i64 %Asa_1, i32 46, i32 63)" [fips202.c:187]   --->   Operation 272 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%BCu_3 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 %tmp_108, i18 %tmp_46)" [fips202.c:187]   --->   Operation 273 'bitconcatenate' 'BCu_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%tmp_47 = xor i64 %BCe_3, -1" [fips202.c:188]   --->   Operation 274 'xor' 'tmp_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%tmp_49 = and i64 %BCi_3, %tmp_47" [fips202.c:188]   --->   Operation 275 'and' 'tmp_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eka = xor i64 %tmp_49, %BCa_3" [fips202.c:188]   --->   Operation 276 'xor' 'Eka' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%tmp_50 = xor i64 %BCi_3, -1" [fips202.c:189]   --->   Operation 277 'xor' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%tmp_51 = and i64 %BCo_3, %tmp_50" [fips202.c:189]   --->   Operation 278 'and' 'tmp_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eke = xor i64 %tmp_51, %BCe_3" [fips202.c:189]   --->   Operation 279 'xor' 'Eke' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%tmp_52 = xor i64 %BCo_3, -1" [fips202.c:190]   --->   Operation 280 'xor' 'tmp_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%tmp_53 = and i64 %BCu_3, %tmp_52" [fips202.c:190]   --->   Operation 281 'and' 'tmp_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eki = xor i64 %BCi_3, %tmp_53" [fips202.c:190]   --->   Operation 282 'xor' 'Eki' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%tmp_55 = xor i64 %BCu_3, -1" [fips202.c:191]   --->   Operation 283 'xor' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%tmp_57 = and i64 %BCa_3, %tmp_55" [fips202.c:191]   --->   Operation 284 'and' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eko = xor i64 %tmp_57, %BCo_3" [fips202.c:191]   --->   Operation 285 'xor' 'Eko' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%tmp_59 = xor i64 %BCa_3, -1" [fips202.c:192]   --->   Operation 286 'xor' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%tmp_61 = and i64 %BCe_3, %tmp_59" [fips202.c:192]   --->   Operation 287 'and' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eku = xor i64 %BCu_3, %tmp_61" [fips202.c:192]   --->   Operation 288 'xor' 'Eku' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [1/1] (0.54ns)   --->   "%Abu_1 = xor i64 %Du, %Abu1" [fips202.c:194]   --->   Operation 289 'xor' 'Abu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_110 = trunc i64 %Abu_1 to i37" [fips202.c:194]   --->   Operation 290 'trunc' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_63 = call i27 @_ssdm_op_PartSelect.i27.i64.i32.i32(i64 %Abu_1, i32 37, i32 63)" [fips202.c:195]   --->   Operation 291 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%BCa_4 = call i64 @_ssdm_op_BitConcatenate.i64.i37.i27(i37 %tmp_110, i27 %tmp_63)" [fips202.c:195]   --->   Operation 292 'bitconcatenate' 'BCa_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.54ns)   --->   "%Aga_1 = xor i64 %Da, %Aga1" [fips202.c:196]   --->   Operation 293 'xor' 'Aga_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i64 %Aga_1 to i28" [fips202.c:196]   --->   Operation 294 'trunc' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_64 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %Aga_1, i32 28, i32 63)" [fips202.c:197]   --->   Operation 295 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%BCe_4 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_112, i36 %tmp_64)" [fips202.c:197]   --->   Operation 296 'bitconcatenate' 'BCe_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.54ns)   --->   "%Ake_1 = xor i64 %De, %Ake1" [fips202.c:198]   --->   Operation 297 'xor' 'Ake_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_114 = trunc i64 %Ake_1 to i54" [fips202.c:198]   --->   Operation 298 'trunc' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_65 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %Ake_1, i32 54, i32 63)" [fips202.c:199]   --->   Operation 299 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%BCi_4 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 %tmp_114, i10 %tmp_65)" [fips202.c:199]   --->   Operation 300 'bitconcatenate' 'BCi_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.54ns)   --->   "%Ami_1 = xor i64 %Di, %Ami1" [fips202.c:200]   --->   Operation 301 'xor' 'Ami_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_115 = trunc i64 %Ami_1 to i49" [fips202.c:200]   --->   Operation 302 'trunc' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_66 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %Ami_1, i32 49, i32 63)" [fips202.c:201]   --->   Operation 303 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%BCo_4 = call i64 @_ssdm_op_BitConcatenate.i64.i49.i15(i49 %tmp_115, i15 %tmp_66)" [fips202.c:201]   --->   Operation 304 'bitconcatenate' 'BCo_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (0.54ns)   --->   "%Aso_1 = xor i64 %Do, %Aso1" [fips202.c:202]   --->   Operation 305 'xor' 'Aso_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_117 = trunc i64 %Aso_1 to i8" [fips202.c:202]   --->   Operation 306 'trunc' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_67 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %Aso_1, i32 8, i32 63)" [fips202.c:203]   --->   Operation 307 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%BCu_4 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp_117, i56 %tmp_67)" [fips202.c:203]   --->   Operation 308 'bitconcatenate' 'BCu_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%tmp_68 = xor i64 %BCe_4, -1" [fips202.c:204]   --->   Operation 309 'xor' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%tmp_69 = and i64 %BCi_4, %tmp_68" [fips202.c:204]   --->   Operation 310 'and' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ema = xor i64 %tmp_69, %BCa_4" [fips202.c:204]   --->   Operation 311 'xor' 'Ema' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%tmp_70 = xor i64 %BCi_4, -1" [fips202.c:205]   --->   Operation 312 'xor' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%tmp_71 = and i64 %BCo_4, %tmp_70" [fips202.c:205]   --->   Operation 313 'and' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eme = xor i64 %BCe_4, %tmp_71" [fips202.c:205]   --->   Operation 314 'xor' 'Eme' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%tmp_72 = xor i64 %BCo_4, -1" [fips202.c:206]   --->   Operation 315 'xor' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%tmp_73 = and i64 %BCu_4, %tmp_72" [fips202.c:206]   --->   Operation 316 'and' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [1/1] (0.54ns) (out node of the LUT)   --->   "%Emi = xor i64 %tmp_73, %BCi_4" [fips202.c:206]   --->   Operation 317 'xor' 'Emi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%tmp_75 = xor i64 %BCu_4, -1" [fips202.c:207]   --->   Operation 318 'xor' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%tmp_77 = and i64 %BCa_4, %tmp_75" [fips202.c:207]   --->   Operation 319 'and' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [1/1] (0.54ns) (out node of the LUT)   --->   "%Emo = xor i64 %tmp_77, %BCo_4" [fips202.c:207]   --->   Operation 320 'xor' 'Emo' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%tmp_79 = xor i64 %BCa_4, -1" [fips202.c:208]   --->   Operation 321 'xor' 'tmp_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%tmp_81 = and i64 %BCe_4, %tmp_79" [fips202.c:208]   --->   Operation 322 'and' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [1/1] (0.54ns) (out node of the LUT)   --->   "%Emu = xor i64 %BCu_4, %tmp_81" [fips202.c:208]   --->   Operation 323 'xor' 'Emu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [1/1] (0.54ns)   --->   "%Abi_1 = xor i64 %Di, %Abi1" [fips202.c:210]   --->   Operation 324 'xor' 'Abi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_118 = trunc i64 %Abi_1 to i2" [fips202.c:210]   --->   Operation 325 'trunc' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_83 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %Abi_1, i32 2, i32 63)" [fips202.c:211]   --->   Operation 326 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%BCa_5 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %tmp_118, i62 %tmp_83)" [fips202.c:211]   --->   Operation 327 'bitconcatenate' 'BCa_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.54ns)   --->   "%Ago_1 = xor i64 %Do, %Ago1" [fips202.c:212]   --->   Operation 328 'xor' 'Ago_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_120 = trunc i64 %Ago_1 to i9" [fips202.c:212]   --->   Operation 329 'trunc' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_84 = call i55 @_ssdm_op_PartSelect.i55.i64.i32.i32(i64 %Ago_1, i32 9, i32 63)" [fips202.c:213]   --->   Operation 330 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%BCe_5 = call i64 @_ssdm_op_BitConcatenate.i64.i9.i55(i9 %tmp_120, i55 %tmp_84)" [fips202.c:213]   --->   Operation 331 'bitconcatenate' 'BCe_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.54ns)   --->   "%Aku_1 = xor i64 %Du, %Aku1" [fips202.c:214]   --->   Operation 332 'xor' 'Aku_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i64 %Aku_1 to i25" [fips202.c:214]   --->   Operation 333 'trunc' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_85 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %Aku_1, i32 25, i32 63)" [fips202.c:215]   --->   Operation 334 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%BCi_5 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 %tmp_123, i39 %tmp_85)" [fips202.c:215]   --->   Operation 335 'bitconcatenate' 'BCi_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 336 [1/1] (0.54ns)   --->   "%Ama_1 = xor i64 %Da, %Ama1" [fips202.c:216]   --->   Operation 336 'xor' 'Ama_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_126 = trunc i64 %Ama_1 to i23" [fips202.c:216]   --->   Operation 337 'trunc' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_86 = call i41 @_ssdm_op_PartSelect.i41.i64.i32.i32(i64 %Ama_1, i32 23, i32 63)" [fips202.c:217]   --->   Operation 338 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "%BCo_5 = call i64 @_ssdm_op_BitConcatenate.i64.i23.i41(i23 %tmp_126, i41 %tmp_86)" [fips202.c:217]   --->   Operation 339 'bitconcatenate' 'BCo_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 340 [1/1] (0.54ns)   --->   "%Ase_1 = xor i64 %De, %Ase1" [fips202.c:218]   --->   Operation 340 'xor' 'Ase_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_129 = trunc i64 %Ase_1 to i62" [fips202.c:218]   --->   Operation 341 'trunc' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_87 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %Ase_1, i32 62, i32 63)" [fips202.c:219]   --->   Operation 342 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%BCu_5 = call i64 @_ssdm_op_BitConcatenate.i64.i62.i2(i62 %tmp_129, i2 %tmp_87)" [fips202.c:219]   --->   Operation 343 'bitconcatenate' 'BCu_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%tmp_88 = xor i64 %BCe_5, -1" [fips202.c:220]   --->   Operation 344 'xor' 'tmp_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%tmp_89 = and i64 %BCi_5, %tmp_88" [fips202.c:220]   --->   Operation 345 'and' 'tmp_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 346 [1/1] (0.54ns) (out node of the LUT)   --->   "%Esa = xor i64 %tmp_89, %BCa_5" [fips202.c:220]   --->   Operation 346 'xor' 'Esa' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%tmp_90 = xor i64 %BCi_5, -1" [fips202.c:221]   --->   Operation 347 'xor' 'tmp_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%tmp_91 = and i64 %BCo_5, %tmp_90" [fips202.c:221]   --->   Operation 348 'and' 'tmp_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 349 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ese = xor i64 %BCe_5, %tmp_91" [fips202.c:221]   --->   Operation 349 'xor' 'Ese' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%tmp_92 = xor i64 %BCo_5, -1" [fips202.c:222]   --->   Operation 350 'xor' 'tmp_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%tmp_93 = and i64 %BCu_5, %tmp_92" [fips202.c:222]   --->   Operation 351 'and' 'tmp_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 352 [1/1] (0.54ns) (out node of the LUT)   --->   "%Esi = xor i64 %tmp_93, %BCi_5" [fips202.c:222]   --->   Operation 352 'xor' 'Esi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%tmp_95 = xor i64 %BCu_5, -1" [fips202.c:223]   --->   Operation 353 'xor' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%tmp_97 = and i64 %BCa_5, %tmp_95" [fips202.c:223]   --->   Operation 354 'and' 'tmp_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 355 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eso = xor i64 %BCo_5, %tmp_97" [fips202.c:223]   --->   Operation 355 'xor' 'Eso' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%tmp_99 = xor i64 %BCa_5, -1" [fips202.c:224]   --->   Operation 356 'xor' 'tmp_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%tmp_101 = and i64 %BCe_5, %tmp_99" [fips202.c:224]   --->   Operation 357 'and' 'tmp_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 358 [1/1] (0.54ns) (out node of the LUT)   --->   "%Esu = xor i64 %tmp_101, %BCu_5" [fips202.c:224]   --->   Operation 358 'xor' 'Esu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%tmp17 = xor i64 %Esa, %Eka" [fips202.c:227]   --->   Operation 359 'xor' 'tmp17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%tmp18 = xor i64 %Ega, %Eba" [fips202.c:227]   --->   Operation 360 'xor' 'tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%tmp19 = xor i64 %tmp18, %Ema" [fips202.c:227]   --->   Operation 361 'xor' 'tmp19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 362 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCa_6 = xor i64 %tmp19, %tmp17" [fips202.c:227]   --->   Operation 362 'xor' 'BCa_6' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%tmp20 = xor i64 %Ese, %Eke" [fips202.c:228]   --->   Operation 363 'xor' 'tmp20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%tmp21 = xor i64 %Ege, %Ebe" [fips202.c:228]   --->   Operation 364 'xor' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%tmp22 = xor i64 %tmp21, %Eme" [fips202.c:228]   --->   Operation 365 'xor' 'tmp22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCe_6 = xor i64 %tmp22, %tmp20" [fips202.c:228]   --->   Operation 366 'xor' 'BCe_6' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%tmp23 = xor i64 %Eki, %Emi" [fips202.c:229]   --->   Operation 367 'xor' 'tmp23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%tmp24 = xor i64 %Esi, %Ebi" [fips202.c:229]   --->   Operation 368 'xor' 'tmp24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%tmp25 = xor i64 %tmp24, %Egi" [fips202.c:229]   --->   Operation 369 'xor' 'tmp25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 370 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCi_6 = xor i64 %tmp25, %tmp23" [fips202.c:229]   --->   Operation 370 'xor' 'BCi_6' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%tmp26 = xor i64 %Ebo, %Emo" [fips202.c:230]   --->   Operation 371 'xor' 'tmp26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%tmp27 = xor i64 %Eko, %Ego" [fips202.c:230]   --->   Operation 372 'xor' 'tmp27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%tmp28 = xor i64 %tmp27, %Eso" [fips202.c:230]   --->   Operation 373 'xor' 'tmp28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 374 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCo_6 = xor i64 %tmp28, %tmp26" [fips202.c:230]   --->   Operation 374 'xor' 'BCo_6' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%tmp29 = xor i64 %Emu, %Egu" [fips202.c:231]   --->   Operation 375 'xor' 'tmp29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%tmp30 = xor i64 %Ebu, %Esu" [fips202.c:231]   --->   Operation 376 'xor' 'tmp30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%tmp31 = xor i64 %tmp30, %Eku" [fips202.c:231]   --->   Operation 377 'xor' 'tmp31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCu_6 = xor i64 %tmp31, %tmp29" [fips202.c:231]   --->   Operation 378 'xor' 'BCu_6' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_131 = trunc i64 %BCe_6 to i63" [fips202.c:228]   --->   Operation 379 'trunc' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCe_6, i32 63)" [fips202.c:234]   --->   Operation 380 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_131, i1 %tmp_133)" [fips202.c:234]   --->   Operation 381 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 382 [1/1] (0.54ns)   --->   "%Da_1 = xor i64 %tmp_103, %BCu_6" [fips202.c:234]   --->   Operation 382 'xor' 'Da_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i64 %BCi_6 to i63" [fips202.c:229]   --->   Operation 383 'trunc' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCi_6, i32 63)" [fips202.c:235]   --->   Operation 384 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_135, i1 %tmp_149)" [fips202.c:235]   --->   Operation 385 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (0.54ns)   --->   "%De_1 = xor i64 %BCa_6, %tmp_104" [fips202.c:235]   --->   Operation 386 'xor' 'De_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_151 = trunc i64 %BCo_6 to i63" [fips202.c:230]   --->   Operation 387 'trunc' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCo_6, i32 63)" [fips202.c:236]   --->   Operation 388 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_105 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_151, i1 %tmp_153)" [fips202.c:236]   --->   Operation 389 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (0.54ns)   --->   "%Di_1 = xor i64 %tmp_105, %BCe_6" [fips202.c:236]   --->   Operation 390 'xor' 'Di_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i64 %BCu_6 to i63" [fips202.c:231]   --->   Operation 391 'trunc' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCu_6, i32 63)" [fips202.c:237]   --->   Operation 392 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_155, i1 %tmp_157)" [fips202.c:237]   --->   Operation 393 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (0.54ns)   --->   "%Do_1 = xor i64 %tmp_106, %BCi_6" [fips202.c:237]   --->   Operation 394 'xor' 'Do_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_163 = trunc i64 %BCa_6 to i63" [fips202.c:227]   --->   Operation 395 'trunc' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCa_6, i32 63)" [fips202.c:238]   --->   Operation 396 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_163, i1 %tmp_169)" [fips202.c:238]   --->   Operation 397 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 398 [1/1] (0.54ns)   --->   "%Du_1 = xor i64 %tmp_107, %BCo_6" [fips202.c:238]   --->   Operation 398 'xor' 'Du_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 399 [1/1] (0.54ns)   --->   "%Eba_2 = xor i64 %Eba, %Da_1" [fips202.c:240]   --->   Operation 399 'xor' 'Eba_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 400 [1/1] (0.54ns)   --->   "%Ege_1 = xor i64 %De_1, %Ege" [fips202.c:242]   --->   Operation 400 'xor' 'Ege_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i64 %Ege_1 to i20" [fips202.c:242]   --->   Operation 401 'trunc' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_109 = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %Ege_1, i32 20, i32 63)" [fips202.c:243]   --->   Operation 402 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 403 [1/1] (0.00ns)   --->   "%BCe_7 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 %tmp_171, i44 %tmp_109)" [fips202.c:243]   --->   Operation 403 'bitconcatenate' 'BCe_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 404 [1/1] (0.54ns)   --->   "%Eki_1 = xor i64 %Di_1, %Eki" [fips202.c:244]   --->   Operation 404 'xor' 'Eki_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_173 = trunc i64 %Eki_1 to i21" [fips202.c:244]   --->   Operation 405 'trunc' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_111 = call i43 @_ssdm_op_PartSelect.i43.i64.i32.i32(i64 %Eki_1, i32 21, i32 63)" [fips202.c:245]   --->   Operation 406 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%BCi_7 = call i64 @_ssdm_op_BitConcatenate.i64.i21.i43(i21 %tmp_173, i43 %tmp_111)" [fips202.c:245]   --->   Operation 407 'bitconcatenate' 'BCi_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.54ns)   --->   "%Emo_1 = xor i64 %Do_1, %Emo" [fips202.c:246]   --->   Operation 408 'xor' 'Emo_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_175 = trunc i64 %Emo_1 to i43" [fips202.c:246]   --->   Operation 409 'trunc' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_113 = call i21 @_ssdm_op_PartSelect.i21.i64.i32.i32(i64 %Emo_1, i32 43, i32 63)" [fips202.c:247]   --->   Operation 410 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 411 [1/1] (0.00ns)   --->   "%BCo_7 = call i64 @_ssdm_op_BitConcatenate.i64.i43.i21(i43 %tmp_175, i21 %tmp_113)" [fips202.c:247]   --->   Operation 411 'bitconcatenate' 'BCo_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 412 [1/1] (0.54ns)   --->   "%Esu_1 = xor i64 %Du_1, %Esu" [fips202.c:248]   --->   Operation 412 'xor' 'Esu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_177 = trunc i64 %Esu_1 to i50" [fips202.c:248]   --->   Operation 413 'trunc' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_116 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %Esu_1, i32 50, i32 63)" [fips202.c:249]   --->   Operation 414 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 415 [1/1] (0.00ns)   --->   "%BCu_7 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 %tmp_177, i14 %tmp_116)" [fips202.c:249]   --->   Operation 415 'bitconcatenate' 'BCu_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node Aba_2)   --->   "%tmp_119 = xor i64 %BCe_7, -1" [fips202.c:250]   --->   Operation 416 'xor' 'tmp_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node Aba_2)   --->   "%tmp_121 = and i64 %BCi_7, %tmp_119" [fips202.c:250]   --->   Operation 417 'and' 'tmp_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 418 [1/2] (2.26ns)   --->   "%KeccakF_RoundConstan_4 = load i64* %KeccakF_RoundConstan_3, align 8" [fips202.c:251]   --->   Operation 418 'load' 'KeccakF_RoundConstan_4' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_16 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node Aba_2)   --->   "%tmp32 = xor i64 %Eba_2, %tmp_121" [fips202.c:251]   --->   Operation 419 'xor' 'tmp32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 420 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aba_2 = xor i64 %tmp32, %KeccakF_RoundConstan_4" [fips202.c:251]   --->   Operation 420 'xor' 'Aba_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node Abe_2)   --->   "%tmp_125 = xor i64 %BCi_7, -1" [fips202.c:252]   --->   Operation 421 'xor' 'tmp_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node Abe_2)   --->   "%tmp_127 = and i64 %BCo_7, %tmp_125" [fips202.c:252]   --->   Operation 422 'and' 'tmp_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 423 [1/1] (0.54ns) (out node of the LUT)   --->   "%Abe_2 = xor i64 %BCe_7, %tmp_127" [fips202.c:252]   --->   Operation 423 'xor' 'Abe_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node Abi_2)   --->   "%tmp_128 = xor i64 %BCo_7, -1" [fips202.c:253]   --->   Operation 424 'xor' 'tmp_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node Abi_2)   --->   "%tmp_130 = and i64 %BCu_7, %tmp_128" [fips202.c:253]   --->   Operation 425 'and' 'tmp_130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 426 [1/1] (0.54ns) (out node of the LUT)   --->   "%Abi_2 = xor i64 %tmp_130, %BCi_7" [fips202.c:253]   --->   Operation 426 'xor' 'Abi_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node Abo_2)   --->   "%tmp_132 = xor i64 %BCu_7, -1" [fips202.c:254]   --->   Operation 427 'xor' 'tmp_132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node Abo_2)   --->   "%tmp_134 = and i64 %Eba_2, %tmp_132" [fips202.c:254]   --->   Operation 428 'and' 'tmp_134' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 429 [1/1] (0.54ns) (out node of the LUT)   --->   "%Abo_2 = xor i64 %tmp_134, %BCo_7" [fips202.c:254]   --->   Operation 429 'xor' 'Abo_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node Abu_2)   --->   "%tmp_136 = xor i64 %Eba_2, -1" [fips202.c:255]   --->   Operation 430 'xor' 'tmp_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node Abu_2)   --->   "%tmp_137 = and i64 %BCe_7, %tmp_136" [fips202.c:255]   --->   Operation 431 'and' 'tmp_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 432 [1/1] (0.54ns) (out node of the LUT)   --->   "%Abu_2 = xor i64 %BCu_7, %tmp_137" [fips202.c:255]   --->   Operation 432 'xor' 'Abu_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 433 [1/1] (0.54ns)   --->   "%Ebo_1 = xor i64 %Do_1, %Ebo" [fips202.c:257]   --->   Operation 433 'xor' 'Ebo_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_189 = trunc i64 %Ebo_1 to i36" [fips202.c:257]   --->   Operation 434 'trunc' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_138 = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %Ebo_1, i32 36, i32 63)" [fips202.c:258]   --->   Operation 435 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 436 [1/1] (0.00ns)   --->   "%BCa_8 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %tmp_189, i28 %tmp_138)" [fips202.c:258]   --->   Operation 436 'bitconcatenate' 'BCa_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 437 [1/1] (0.54ns)   --->   "%Egu_1 = xor i64 %Du_1, %Egu" [fips202.c:259]   --->   Operation 437 'xor' 'Egu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_191 = trunc i64 %Egu_1 to i44" [fips202.c:259]   --->   Operation 438 'trunc' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_139 = call i20 @_ssdm_op_PartSelect.i20.i64.i32.i32(i64 %Egu_1, i32 44, i32 63)" [fips202.c:260]   --->   Operation 439 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 440 [1/1] (0.00ns)   --->   "%BCe_8 = call i64 @_ssdm_op_BitConcatenate.i64.i44.i20(i44 %tmp_191, i20 %tmp_139)" [fips202.c:260]   --->   Operation 440 'bitconcatenate' 'BCe_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 441 [1/1] (0.54ns)   --->   "%Eka_1 = xor i64 %Da_1, %Eka" [fips202.c:261]   --->   Operation 441 'xor' 'Eka_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_193 = trunc i64 %Eka_1 to i61" [fips202.c:261]   --->   Operation 442 'trunc' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_140 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %Eka_1, i32 61, i32 63)" [fips202.c:262]   --->   Operation 443 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 444 [1/1] (0.00ns)   --->   "%BCi_8 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %tmp_193, i3 %tmp_140)" [fips202.c:262]   --->   Operation 444 'bitconcatenate' 'BCi_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 445 [1/1] (0.54ns)   --->   "%Eme_1 = xor i64 %De_1, %Eme" [fips202.c:263]   --->   Operation 445 'xor' 'Eme_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_195 = trunc i64 %Eme_1 to i19" [fips202.c:263]   --->   Operation 446 'trunc' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_141 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %Eme_1, i32 19, i32 63)" [fips202.c:264]   --->   Operation 447 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 448 [1/1] (0.00ns)   --->   "%BCo_8 = call i64 @_ssdm_op_BitConcatenate.i64.i19.i45(i19 %tmp_195, i45 %tmp_141)" [fips202.c:264]   --->   Operation 448 'bitconcatenate' 'BCo_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 449 [1/1] (0.54ns)   --->   "%Esi_1 = xor i64 %Di_1, %Esi" [fips202.c:265]   --->   Operation 449 'xor' 'Esi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_197 = trunc i64 %Esi_1 to i3" [fips202.c:265]   --->   Operation 450 'trunc' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_142 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %Esi_1, i32 3, i32 63)" [fips202.c:266]   --->   Operation 451 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 452 [1/1] (0.00ns)   --->   "%BCu_8 = call i64 @_ssdm_op_BitConcatenate.i64.i3.i61(i3 %tmp_197, i61 %tmp_142)" [fips202.c:266]   --->   Operation 452 'bitconcatenate' 'BCu_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node Aga_2)   --->   "%tmp_143 = xor i64 %BCe_8, -1" [fips202.c:267]   --->   Operation 453 'xor' 'tmp_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node Aga_2)   --->   "%tmp_144 = and i64 %BCi_8, %tmp_143" [fips202.c:267]   --->   Operation 454 'and' 'tmp_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 455 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aga_2 = xor i64 %tmp_144, %BCa_8" [fips202.c:267]   --->   Operation 455 'xor' 'Aga_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node Age_2)   --->   "%tmp_145 = xor i64 %BCi_8, -1" [fips202.c:268]   --->   Operation 456 'xor' 'tmp_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node Age_2)   --->   "%tmp_146 = and i64 %BCo_8, %tmp_145" [fips202.c:268]   --->   Operation 457 'and' 'tmp_146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 458 [1/1] (0.54ns) (out node of the LUT)   --->   "%Age_2 = xor i64 %BCe_8, %tmp_146" [fips202.c:268]   --->   Operation 458 'xor' 'Age_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node Agi_2)   --->   "%tmp_147 = xor i64 %BCo_8, -1" [fips202.c:269]   --->   Operation 459 'xor' 'tmp_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node Agi_2)   --->   "%tmp_148 = and i64 %BCu_8, %tmp_147" [fips202.c:269]   --->   Operation 460 'and' 'tmp_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 461 [1/1] (0.54ns) (out node of the LUT)   --->   "%Agi_2 = xor i64 %tmp_148, %BCi_8" [fips202.c:269]   --->   Operation 461 'xor' 'Agi_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node Ago_2)   --->   "%tmp_150 = xor i64 %BCu_8, -1" [fips202.c:270]   --->   Operation 462 'xor' 'tmp_150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node Ago_2)   --->   "%tmp_152 = and i64 %BCa_8, %tmp_150" [fips202.c:270]   --->   Operation 463 'and' 'tmp_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 464 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ago_2 = xor i64 %BCo_8, %tmp_152" [fips202.c:270]   --->   Operation 464 'xor' 'Ago_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node Agu_2)   --->   "%tmp_154 = xor i64 %BCa_8, -1" [fips202.c:271]   --->   Operation 465 'xor' 'tmp_154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node Agu_2)   --->   "%tmp_156 = and i64 %BCe_8, %tmp_154" [fips202.c:271]   --->   Operation 466 'and' 'tmp_156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 467 [1/1] (0.54ns) (out node of the LUT)   --->   "%Agu_2 = xor i64 %tmp_156, %BCu_8" [fips202.c:271]   --->   Operation 467 'xor' 'Agu_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 468 [1/1] (0.54ns)   --->   "%Ebe_1 = xor i64 %De_1, %Ebe" [fips202.c:273]   --->   Operation 468 'xor' 'Ebe_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_209 = trunc i64 %Ebe_1 to i63" [fips202.c:273]   --->   Operation 469 'trunc' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %Ebe_1, i32 63)" [fips202.c:274]   --->   Operation 470 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 471 [1/1] (0.00ns)   --->   "%BCa_9 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_209, i1 %tmp_211)" [fips202.c:274]   --->   Operation 471 'bitconcatenate' 'BCa_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 472 [1/1] (0.54ns)   --->   "%Egi_1 = xor i64 %Di_1, %Egi" [fips202.c:275]   --->   Operation 472 'xor' 'Egi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_213 = trunc i64 %Egi_1 to i58" [fips202.c:275]   --->   Operation 473 'trunc' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_158 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %Egi_1, i32 58, i32 63)" [fips202.c:276]   --->   Operation 474 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 475 [1/1] (0.00ns)   --->   "%BCe_9 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 %tmp_213, i6 %tmp_158)" [fips202.c:276]   --->   Operation 475 'bitconcatenate' 'BCe_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 476 [1/1] (0.54ns)   --->   "%Eko_1 = xor i64 %Do_1, %Eko" [fips202.c:277]   --->   Operation 476 'xor' 'Eko_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_215 = trunc i64 %Eko_1 to i39" [fips202.c:277]   --->   Operation 477 'trunc' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_159 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %Eko_1, i32 39, i32 63)" [fips202.c:278]   --->   Operation 478 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 479 [1/1] (0.00ns)   --->   "%BCi_9 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_215, i25 %tmp_159)" [fips202.c:278]   --->   Operation 479 'bitconcatenate' 'BCi_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 480 [1/1] (0.54ns)   --->   "%Emu_1 = xor i64 %Du_1, %Emu" [fips202.c:279]   --->   Operation 480 'xor' 'Emu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_217 = trunc i64 %Emu_1 to i56" [fips202.c:279]   --->   Operation 481 'trunc' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_160 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %Emu_1, i32 56, i32 63)" [fips202.c:280]   --->   Operation 482 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 483 [1/1] (0.00ns)   --->   "%BCo_9 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 %tmp_217, i8 %tmp_160)" [fips202.c:280]   --->   Operation 483 'bitconcatenate' 'BCo_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 484 [1/1] (0.54ns)   --->   "%Esa_1 = xor i64 %Da_1, %Esa" [fips202.c:281]   --->   Operation 484 'xor' 'Esa_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_223 = trunc i64 %Esa_1 to i46" [fips202.c:281]   --->   Operation 485 'trunc' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_161 = call i18 @_ssdm_op_PartSelect.i18.i64.i32.i32(i64 %Esa_1, i32 46, i32 63)" [fips202.c:282]   --->   Operation 486 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 487 [1/1] (0.00ns)   --->   "%BCu_9 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 %tmp_223, i18 %tmp_161)" [fips202.c:282]   --->   Operation 487 'bitconcatenate' 'BCu_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node Aka_2)   --->   "%tmp_162 = xor i64 %BCe_9, -1" [fips202.c:283]   --->   Operation 488 'xor' 'tmp_162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node Aka_2)   --->   "%tmp_164 = and i64 %BCi_9, %tmp_162" [fips202.c:283]   --->   Operation 489 'and' 'tmp_164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 490 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aka_2 = xor i64 %BCa_9, %tmp_164" [fips202.c:283]   --->   Operation 490 'xor' 'Aka_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node Ake_2)   --->   "%tmp_165 = xor i64 %BCi_9, -1" [fips202.c:284]   --->   Operation 491 'xor' 'tmp_165' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node Ake_2)   --->   "%tmp_166 = and i64 %BCo_9, %tmp_165" [fips202.c:284]   --->   Operation 492 'and' 'tmp_166' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 493 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ake_2 = xor i64 %tmp_166, %BCe_9" [fips202.c:284]   --->   Operation 493 'xor' 'Ake_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node Aki_2)   --->   "%tmp_167 = xor i64 %BCo_9, -1" [fips202.c:285]   --->   Operation 494 'xor' 'tmp_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node Aki_2)   --->   "%tmp_168 = and i64 %BCu_9, %tmp_167" [fips202.c:285]   --->   Operation 495 'and' 'tmp_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 496 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aki_2 = xor i64 %tmp_168, %BCi_9" [fips202.c:285]   --->   Operation 496 'xor' 'Aki_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node Ako_2)   --->   "%tmp_170 = xor i64 %BCu_9, -1" [fips202.c:286]   --->   Operation 497 'xor' 'tmp_170' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node Ako_2)   --->   "%tmp_172 = and i64 %BCa_9, %tmp_170" [fips202.c:286]   --->   Operation 498 'and' 'tmp_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 499 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ako_2 = xor i64 %BCo_9, %tmp_172" [fips202.c:286]   --->   Operation 499 'xor' 'Ako_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node Aku_2)   --->   "%tmp_174 = xor i64 %BCa_9, -1" [fips202.c:287]   --->   Operation 500 'xor' 'tmp_174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node Aku_2)   --->   "%tmp_176 = and i64 %BCe_9, %tmp_174" [fips202.c:287]   --->   Operation 501 'and' 'tmp_176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 502 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aku_2 = xor i64 %tmp_176, %BCu_9" [fips202.c:287]   --->   Operation 502 'xor' 'Aku_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 503 [1/1] (0.54ns)   --->   "%Ebu_1 = xor i64 %Du_1, %Ebu" [fips202.c:289]   --->   Operation 503 'xor' 'Ebu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_224 = trunc i64 %Ebu_1 to i37" [fips202.c:289]   --->   Operation 504 'trunc' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_178 = call i27 @_ssdm_op_PartSelect.i27.i64.i32.i32(i64 %Ebu_1, i32 37, i32 63)" [fips202.c:290]   --->   Operation 505 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 506 [1/1] (0.00ns)   --->   "%BCa_10 = call i64 @_ssdm_op_BitConcatenate.i64.i37.i27(i37 %tmp_224, i27 %tmp_178)" [fips202.c:290]   --->   Operation 506 'bitconcatenate' 'BCa_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 507 [1/1] (0.54ns)   --->   "%Ega_1 = xor i64 %Da_1, %Ega" [fips202.c:291]   --->   Operation 507 'xor' 'Ega_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_225 = trunc i64 %Ega_1 to i28" [fips202.c:291]   --->   Operation 508 'trunc' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_179 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %Ega_1, i32 28, i32 63)" [fips202.c:292]   --->   Operation 509 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 510 [1/1] (0.00ns)   --->   "%BCe_10 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_225, i36 %tmp_179)" [fips202.c:292]   --->   Operation 510 'bitconcatenate' 'BCe_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 511 [1/1] (0.54ns)   --->   "%Eke_1 = xor i64 %De_1, %Eke" [fips202.c:293]   --->   Operation 511 'xor' 'Eke_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_226 = trunc i64 %Eke_1 to i54" [fips202.c:293]   --->   Operation 512 'trunc' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_180 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %Eke_1, i32 54, i32 63)" [fips202.c:294]   --->   Operation 513 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 514 [1/1] (0.00ns)   --->   "%BCi_10 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 %tmp_226, i10 %tmp_180)" [fips202.c:294]   --->   Operation 514 'bitconcatenate' 'BCi_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 515 [1/1] (0.54ns)   --->   "%Emi_1 = xor i64 %Di_1, %Emi" [fips202.c:295]   --->   Operation 515 'xor' 'Emi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_227 = trunc i64 %Emi_1 to i49" [fips202.c:295]   --->   Operation 516 'trunc' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_181 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %Emi_1, i32 49, i32 63)" [fips202.c:296]   --->   Operation 517 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 518 [1/1] (0.00ns)   --->   "%BCo_10 = call i64 @_ssdm_op_BitConcatenate.i64.i49.i15(i49 %tmp_227, i15 %tmp_181)" [fips202.c:296]   --->   Operation 518 'bitconcatenate' 'BCo_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 519 [1/1] (0.54ns)   --->   "%Eso_1 = xor i64 %Do_1, %Eso" [fips202.c:297]   --->   Operation 519 'xor' 'Eso_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_228 = trunc i64 %Eso_1 to i8" [fips202.c:297]   --->   Operation 520 'trunc' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_182 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %Eso_1, i32 8, i32 63)" [fips202.c:298]   --->   Operation 521 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 522 [1/1] (0.00ns)   --->   "%BCu_10 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp_228, i56 %tmp_182)" [fips202.c:298]   --->   Operation 522 'bitconcatenate' 'BCu_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node Ama_2)   --->   "%tmp_183 = xor i64 %BCe_10, -1" [fips202.c:299]   --->   Operation 523 'xor' 'tmp_183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node Ama_2)   --->   "%tmp_184 = and i64 %BCi_10, %tmp_183" [fips202.c:299]   --->   Operation 524 'and' 'tmp_184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 525 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ama_2 = xor i64 %BCa_10, %tmp_184" [fips202.c:299]   --->   Operation 525 'xor' 'Ama_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node Ame_2)   --->   "%tmp_185 = xor i64 %BCi_10, -1" [fips202.c:300]   --->   Operation 526 'xor' 'tmp_185' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node Ame_2)   --->   "%tmp_186 = and i64 %BCo_10, %tmp_185" [fips202.c:300]   --->   Operation 527 'and' 'tmp_186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 528 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ame_2 = xor i64 %tmp_186, %BCe_10" [fips202.c:300]   --->   Operation 528 'xor' 'Ame_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node Ami_2)   --->   "%tmp_187 = xor i64 %BCo_10, -1" [fips202.c:301]   --->   Operation 529 'xor' 'tmp_187' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node Ami_2)   --->   "%tmp_188 = and i64 %BCu_10, %tmp_187" [fips202.c:301]   --->   Operation 530 'and' 'tmp_188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 531 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ami_2 = xor i64 %BCi_10, %tmp_188" [fips202.c:301]   --->   Operation 531 'xor' 'Ami_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node Amo_2)   --->   "%tmp_190 = xor i64 %BCu_10, -1" [fips202.c:302]   --->   Operation 532 'xor' 'tmp_190' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node Amo_2)   --->   "%tmp_192 = and i64 %BCa_10, %tmp_190" [fips202.c:302]   --->   Operation 533 'and' 'tmp_192' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 534 [1/1] (0.54ns) (out node of the LUT)   --->   "%Amo_2 = xor i64 %tmp_192, %BCo_10" [fips202.c:302]   --->   Operation 534 'xor' 'Amo_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node Amu_2)   --->   "%tmp_194 = xor i64 %BCa_10, -1" [fips202.c:303]   --->   Operation 535 'xor' 'tmp_194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node Amu_2)   --->   "%tmp_196 = and i64 %BCe_10, %tmp_194" [fips202.c:303]   --->   Operation 536 'and' 'tmp_196' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 537 [1/1] (0.54ns) (out node of the LUT)   --->   "%Amu_2 = xor i64 %tmp_196, %BCu_10" [fips202.c:303]   --->   Operation 537 'xor' 'Amu_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 538 [1/1] (0.54ns)   --->   "%Ebi_1 = xor i64 %Di_1, %Ebi" [fips202.c:305]   --->   Operation 538 'xor' 'Ebi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_229 = trunc i64 %Ebi_1 to i2" [fips202.c:305]   --->   Operation 539 'trunc' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_198 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %Ebi_1, i32 2, i32 63)" [fips202.c:306]   --->   Operation 540 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 541 [1/1] (0.00ns)   --->   "%BCa_11 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %tmp_229, i62 %tmp_198)" [fips202.c:306]   --->   Operation 541 'bitconcatenate' 'BCa_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 542 [1/1] (0.54ns)   --->   "%Ego_1 = xor i64 %Do_1, %Ego" [fips202.c:307]   --->   Operation 542 'xor' 'Ego_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_230 = trunc i64 %Ego_1 to i9" [fips202.c:307]   --->   Operation 543 'trunc' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_199 = call i55 @_ssdm_op_PartSelect.i55.i64.i32.i32(i64 %Ego_1, i32 9, i32 63)" [fips202.c:308]   --->   Operation 544 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 545 [1/1] (0.00ns)   --->   "%BCe_11 = call i64 @_ssdm_op_BitConcatenate.i64.i9.i55(i9 %tmp_230, i55 %tmp_199)" [fips202.c:308]   --->   Operation 545 'bitconcatenate' 'BCe_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 546 [1/1] (0.54ns)   --->   "%Eku_1 = xor i64 %Du_1, %Eku" [fips202.c:309]   --->   Operation 546 'xor' 'Eku_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_231 = trunc i64 %Eku_1 to i25" [fips202.c:309]   --->   Operation 547 'trunc' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_200 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %Eku_1, i32 25, i32 63)" [fips202.c:310]   --->   Operation 548 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 549 [1/1] (0.00ns)   --->   "%BCi_11 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 %tmp_231, i39 %tmp_200)" [fips202.c:310]   --->   Operation 549 'bitconcatenate' 'BCi_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 550 [1/1] (0.54ns)   --->   "%Ema_1 = xor i64 %Da_1, %Ema" [fips202.c:311]   --->   Operation 550 'xor' 'Ema_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_232 = trunc i64 %Ema_1 to i23" [fips202.c:311]   --->   Operation 551 'trunc' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_201 = call i41 @_ssdm_op_PartSelect.i41.i64.i32.i32(i64 %Ema_1, i32 23, i32 63)" [fips202.c:312]   --->   Operation 552 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 553 [1/1] (0.00ns)   --->   "%BCo_11 = call i64 @_ssdm_op_BitConcatenate.i64.i23.i41(i23 %tmp_232, i41 %tmp_201)" [fips202.c:312]   --->   Operation 553 'bitconcatenate' 'BCo_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 554 [1/1] (0.54ns)   --->   "%Ese_1 = xor i64 %De_1, %Ese" [fips202.c:313]   --->   Operation 554 'xor' 'Ese_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_233 = trunc i64 %Ese_1 to i62" [fips202.c:313]   --->   Operation 555 'trunc' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_202 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %Ese_1, i32 62, i32 63)" [fips202.c:314]   --->   Operation 556 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 557 [1/1] (0.00ns)   --->   "%BCu_11 = call i64 @_ssdm_op_BitConcatenate.i64.i62.i2(i62 %tmp_233, i2 %tmp_202)" [fips202.c:314]   --->   Operation 557 'bitconcatenate' 'BCu_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node Asa_2)   --->   "%tmp_203 = xor i64 %BCe_11, -1" [fips202.c:315]   --->   Operation 558 'xor' 'tmp_203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node Asa_2)   --->   "%tmp_204 = and i64 %BCi_11, %tmp_203" [fips202.c:315]   --->   Operation 559 'and' 'tmp_204' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 560 [1/1] (0.54ns) (out node of the LUT)   --->   "%Asa_2 = xor i64 %tmp_204, %BCa_11" [fips202.c:315]   --->   Operation 560 'xor' 'Asa_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node Ase_2)   --->   "%tmp_205 = xor i64 %BCi_11, -1" [fips202.c:316]   --->   Operation 561 'xor' 'tmp_205' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node Ase_2)   --->   "%tmp_206 = and i64 %BCo_11, %tmp_205" [fips202.c:316]   --->   Operation 562 'and' 'tmp_206' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 563 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ase_2 = xor i64 %tmp_206, %BCe_11" [fips202.c:316]   --->   Operation 563 'xor' 'Ase_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node Asi_2)   --->   "%tmp_207 = xor i64 %BCo_11, -1" [fips202.c:317]   --->   Operation 564 'xor' 'tmp_207' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node Asi_2)   --->   "%tmp_208 = and i64 %BCu_11, %tmp_207" [fips202.c:317]   --->   Operation 565 'and' 'tmp_208' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 566 [1/1] (0.54ns) (out node of the LUT)   --->   "%Asi_2 = xor i64 %BCi_11, %tmp_208" [fips202.c:317]   --->   Operation 566 'xor' 'Asi_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node Aso_2)   --->   "%tmp_210 = xor i64 %BCu_11, -1" [fips202.c:318]   --->   Operation 567 'xor' 'tmp_210' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node Aso_2)   --->   "%tmp_212 = and i64 %BCa_11, %tmp_210" [fips202.c:318]   --->   Operation 568 'and' 'tmp_212' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 569 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aso_2 = xor i64 %tmp_212, %BCo_11" [fips202.c:318]   --->   Operation 569 'xor' 'Aso_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node Asu_2)   --->   "%tmp_214 = xor i64 %BCa_11, -1" [fips202.c:319]   --->   Operation 570 'xor' 'tmp_214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node Asu_2)   --->   "%tmp_216 = and i64 %BCe_11, %tmp_214" [fips202.c:319]   --->   Operation 571 'and' 'tmp_216' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 572 [1/1] (0.54ns) (out node of the LUT)   --->   "%Asu_2 = xor i64 %BCu_11, %tmp_216" [fips202.c:319]   --->   Operation 572 'xor' 'Asu_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 573 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:129]   --->   Operation 573 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 15> <Delay = 2.26>
ST_17 : Operation 574 [1/1] (2.26ns)   --->   "store i64 %Abi1, i64* %state_addr_2, align 8" [fips202.c:325]   --->   Operation 574 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 575 [1/1] (2.26ns)   --->   "store i64 %Abo1, i64* %state_addr_3, align 8" [fips202.c:326]   --->   Operation 575 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 18 <SV = 16> <Delay = 2.26>
ST_18 : Operation 576 [1/1] (2.26ns)   --->   "store i64 %Abu1, i64* %state_addr_4, align 8" [fips202.c:327]   --->   Operation 576 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 577 [1/1] (2.26ns)   --->   "store i64 %Aga1, i64* %state_addr_5, align 8" [fips202.c:328]   --->   Operation 577 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 19 <SV = 17> <Delay = 2.26>
ST_19 : Operation 578 [1/1] (2.26ns)   --->   "store i64 %Age1, i64* %state_addr_6, align 8" [fips202.c:329]   --->   Operation 578 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 579 [1/1] (2.26ns)   --->   "store i64 %Agi1, i64* %state_addr_7, align 8" [fips202.c:330]   --->   Operation 579 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 20 <SV = 18> <Delay = 2.26>
ST_20 : Operation 580 [1/1] (2.26ns)   --->   "store i64 %Ago1, i64* %state_addr_8, align 8" [fips202.c:331]   --->   Operation 580 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_20 : Operation 581 [1/1] (2.26ns)   --->   "store i64 %Agu1, i64* %state_addr_9, align 8" [fips202.c:332]   --->   Operation 581 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 21 <SV = 19> <Delay = 2.26>
ST_21 : Operation 582 [1/1] (2.26ns)   --->   "store i64 %Aka1, i64* %state_addr_10, align 8" [fips202.c:333]   --->   Operation 582 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_21 : Operation 583 [1/1] (2.26ns)   --->   "store i64 %Ake1, i64* %state_addr_11, align 8" [fips202.c:334]   --->   Operation 583 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 22 <SV = 20> <Delay = 2.26>
ST_22 : Operation 584 [1/1] (2.26ns)   --->   "store i64 %Aki1, i64* %state_addr_12, align 8" [fips202.c:335]   --->   Operation 584 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_22 : Operation 585 [1/1] (2.26ns)   --->   "store i64 %Ako1, i64* %state_addr_13, align 8" [fips202.c:336]   --->   Operation 585 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 23 <SV = 21> <Delay = 2.26>
ST_23 : Operation 586 [1/1] (2.26ns)   --->   "store i64 %Aku1, i64* %state_addr_14, align 8" [fips202.c:337]   --->   Operation 586 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_23 : Operation 587 [1/1] (2.26ns)   --->   "store i64 %Ama1, i64* %state_addr_15, align 8" [fips202.c:338]   --->   Operation 587 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 24 <SV = 22> <Delay = 2.26>
ST_24 : Operation 588 [1/1] (2.26ns)   --->   "store i64 %Ame1, i64* %state_addr_16, align 8" [fips202.c:339]   --->   Operation 588 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_24 : Operation 589 [1/1] (2.26ns)   --->   "store i64 %Ami1, i64* %state_addr_17, align 8" [fips202.c:340]   --->   Operation 589 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 25 <SV = 23> <Delay = 2.26>
ST_25 : Operation 590 [1/1] (2.26ns)   --->   "store i64 %Amo1, i64* %state_addr_18, align 8" [fips202.c:341]   --->   Operation 590 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_25 : Operation 591 [1/1] (2.26ns)   --->   "store i64 %Amu1, i64* %state_addr_19, align 8" [fips202.c:342]   --->   Operation 591 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 26 <SV = 24> <Delay = 2.26>
ST_26 : Operation 592 [1/1] (2.26ns)   --->   "store i64 %Asa1, i64* %state_addr_20, align 8" [fips202.c:343]   --->   Operation 592 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_26 : Operation 593 [1/1] (2.26ns)   --->   "store i64 %Ase1, i64* %state_addr_21, align 8" [fips202.c:344]   --->   Operation 593 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 27 <SV = 25> <Delay = 2.26>
ST_27 : Operation 594 [1/1] (2.26ns)   --->   "store i64 %Asi1, i64* %state_addr_22, align 8" [fips202.c:345]   --->   Operation 594 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_27 : Operation 595 [1/1] (2.26ns)   --->   "store i64 %Aso1, i64* %state_addr_23, align 8" [fips202.c:346]   --->   Operation 595 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 28 <SV = 26> <Delay = 2.26>
ST_28 : Operation 596 [1/1] (2.26ns)   --->   "store i64 %Asu1, i64* %state_addr_24, align 8" [fips202.c:347]   --->   Operation 596 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_28 : Operation 597 [1/1] (0.00ns)   --->   "ret void" [fips202.c:348]   --->   Operation 597 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr', fips202.c:85) [3]  (0 ns)
	'load' operation ('Aba', fips202.c:103) on array 'state' [4]  (2.27 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('Aba', fips202.c:103) on array 'state' [4]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('Abe', fips202.c:104) on array 'state' [6]  (2.27 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'load' operation ('Abo', fips202.c:106) on array 'state' [10]  (2.27 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'load' operation ('Aga', fips202.c:108) on array 'state' [14]  (2.27 ns)

 <State 6>: 2.27ns
The critical path consists of the following:
	'load' operation ('Agi', fips202.c:110) on array 'state' [18]  (2.27 ns)

 <State 7>: 2.27ns
The critical path consists of the following:
	'load' operation ('Agu', fips202.c:112) on array 'state' [22]  (2.27 ns)

 <State 8>: 2.27ns
The critical path consists of the following:
	'load' operation ('Ake', fips202.c:114) on array 'state' [26]  (2.27 ns)

 <State 9>: 2.27ns
The critical path consists of the following:
	'load' operation ('Ako', fips202.c:116) on array 'state' [30]  (2.27 ns)

 <State 10>: 2.27ns
The critical path consists of the following:
	'load' operation ('Ama', fips202.c:118) on array 'state' [34]  (2.27 ns)

 <State 11>: 2.27ns
The critical path consists of the following:
	'load' operation ('Ami', fips202.c:120) on array 'state' [38]  (2.27 ns)

 <State 12>: 2.27ns
The critical path consists of the following:
	'load' operation ('Amu', fips202.c:122) on array 'state' [42]  (2.27 ns)

 <State 13>: 2.27ns
The critical path consists of the following:
	'load' operation ('Ase', fips202.c:124) on array 'state' [46]  (2.27 ns)

 <State 14>: 2.27ns
The critical path consists of the following:
	'load' operation ('Aso', fips202.c:126) on array 'state' [50]  (2.27 ns)

 <State 15>: 2.27ns
The critical path consists of the following:
	'phi' operation ('Abe') with incoming values : ('Abe', fips202.c:104) ('Abe', fips202.c:252) [77]  (0 ns)
	'store' operation (fips202.c:324) of variable 'Abe' on array 'state' [523]  (2.27 ns)

 <State 16>: 5ns
The critical path consists of the following:
	'load' operation ('KeccakF_RoundConstan_2', fips202.c:156) on array 'KeccakF_RoundConstan' [147]  (2.27 ns)
	'xor' operation ('Eba', fips202.c:156) [149]  (0.546 ns)
	'xor' operation ('tmp18', fips202.c:227) [303]  (0 ns)
	'xor' operation ('tmp19', fips202.c:227) [304]  (0 ns)
	'xor' operation ('BCa', fips202.c:227) [305]  (0.546 ns)
	'xor' operation ('De', fips202.c:235) [329]  (0.546 ns)
	'xor' operation ('Ege', fips202.c:242) [343]  (0.546 ns)
	'xor' operation ('tmp_119', fips202.c:250) [359]  (0 ns)
	'and' operation ('tmp_121', fips202.c:250) [360]  (0 ns)
	'xor' operation ('tmp32', fips202.c:251) [365]  (0 ns)
	'xor' operation ('Aba', fips202.c:251) [366]  (0.546 ns)

 <State 17>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:325) of variable 'Abi' on array 'state' [524]  (2.27 ns)

 <State 18>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:327) of variable 'Abu' on array 'state' [526]  (2.27 ns)

 <State 19>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:329) of variable 'Age' on array 'state' [528]  (2.27 ns)

 <State 20>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:331) of variable 'Ago' on array 'state' [530]  (2.27 ns)

 <State 21>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:333) of variable 'Aka' on array 'state' [532]  (2.27 ns)

 <State 22>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:335) of variable 'Aki' on array 'state' [534]  (2.27 ns)

 <State 23>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:337) of variable 'Aku' on array 'state' [536]  (2.27 ns)

 <State 24>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:339) of variable 'Ame' on array 'state' [538]  (2.27 ns)

 <State 25>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:341) of variable 'Amo' on array 'state' [540]  (2.27 ns)

 <State 26>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:343) of variable 'Asa' on array 'state' [542]  (2.27 ns)

 <State 27>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:345) of variable 'Asi' on array 'state' [544]  (2.27 ns)

 <State 28>: 2.27ns
The critical path consists of the following:
	'store' operation (fips202.c:347) of variable 'Asu' on array 'state' [546]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
