--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml my_mux.twx my_mux.ncd -o my_mux.twr my_mux.pcf -ucf
my_mux.ucf

Design file:              my_mux.ncd
Physical constraint file: my_mux.pcf
Device,package,speed:     xc3s1000,fg676,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |out<0>         |    8.510|
a<1>           |out<1>         |    8.333|
a<2>           |out<2>         |    8.065|
a<3>           |out<3>         |    9.415|
b<0>           |out<0>         |    9.255|
b<1>           |out<1>         |    8.593|
b<2>           |out<2>         |    8.956|
b<3>           |out<3>         |    9.293|
c<0>           |out<0>         |    7.999|
c<1>           |out<1>         |    8.046|
c<2>           |out<2>         |    8.457|
c<3>           |out<3>         |    8.807|
d<0>           |out<0>         |    8.356|
d<1>           |out<1>         |    8.035|
d<2>           |out<2>         |    8.198|
d<3>           |out<3>         |    8.319|
enable         |out<0>         |    8.990|
enable         |out<1>         |    9.182|
enable         |out<2>         |    9.626|
enable         |out<3>         |    9.354|
sel<0>         |out<0>         |    8.948|
sel<0>         |out<1>         |    8.790|
sel<0>         |out<2>         |    8.813|
sel<0>         |out<3>         |    8.926|
sel<1>         |out<0>         |    8.923|
sel<1>         |out<1>         |    8.479|
sel<1>         |out<2>         |    9.227|
sel<1>         |out<3>         |    8.745|
---------------+---------------+---------+


Analysis completed Mon Nov 18 16:06:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4495 MB



