# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/barrel_shifter/barrel_shifter.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:38:34 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/barrel_shifter/barrel_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity barrel_shifter
# -- Compiling architecture structural of barrel_shifter
# End time: 19:38:35 on Oct 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:38:40 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_overflow
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(19): (vcom-1615) Existing architecture 'add_sub_N(structural)' at /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd(18) will be overwritten.
# -- Compiling architecture structural of add_sub_N
# -- Loading entity add_sub_N
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(52): near ")": (vcom-1576) expecting END.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(53): VHDL Compiler exiting
# End time: 19:38:40 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:39:06 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_overflow
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(19): (vcom-1615) Existing architecture 'add_sub_N(structural)' at /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd(18) will be overwritten.
# -- Compiling architecture structural of add_sub_N
# -- Loading entity add_sub_N
# ** Error (suppressible): /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(73): (vcom-1141) Identifier "carry_adder_N" does not identify a component declaration.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(84): Illegal target for signal assignment.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(84): (vcom-1136) Unknown identifier "Overflow_out".
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(85): VHDL Compiler exiting
# End time: 19:39:06 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:42:15 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_overflow
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(19): (vcom-1615) Existing architecture 'add_sub_N(structural)' at /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd(18) will be overwritten.
# -- Compiling architecture structural of add_sub_N
# -- Loading entity add_sub_N
# ** Error (suppressible): /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(73): (vcom-1141) Identifier "carry_adder_N" does not identify a component declaration.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(84): Illegal target for signal assignment.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(84): (vcom-1136) Unknown identifier "Overflow_out".
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(85): VHDL Compiler exiting
# End time: 19:42:15 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/carry_adder_N_over.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:43:02 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/carry_adder_N_over.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity carry_adder_N_over
# -- Compiling architecture structural of carry_adder_N_over
# End time: 19:43:02 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:43:05 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_overflow
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(19): (vcom-1615) Existing architecture 'add_sub_N(structural)' at /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd(18) will be overwritten.
# -- Compiling architecture structural of add_sub_N
# -- Loading entity add_sub_N
# ** Error (suppressible): /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(73): (vcom-1141) Identifier "carry_adder_N" does not identify a component declaration.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(84): Illegal target for signal assignment.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(84): (vcom-1136) Unknown identifier "Overflow_out".
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(85): VHDL Compiler exiting
# End time: 19:43:05 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:46:23 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_overflow
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(19): (vcom-1615) Existing architecture 'add_sub_N(structural)' at /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd(18) will be overwritten.
# -- Compiling architecture structural of add_sub_N
# -- Loading entity add_sub_N
# ** Error (suppressible): /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(73): (vcom-1141) Identifier "carry_adder_N" does not identify a component declaration.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(84): Illegal target for signal assignment.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(84): (vcom-1136) Unknown identifier "Overflow_out".
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(85): VHDL Compiler exiting
# End time: 19:46:23 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:47:16 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_overflow
# -- Compiling architecture structural of AddSub_overflow
# ** Error (suppressible): /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(73): (vcom-1141) Identifier "carry_adder_N" does not identify a component declaration.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(85): VHDL Compiler exiting
# End time: 19:47:16 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:47:38 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_overflow
# -- Compiling architecture structural of AddSub_overflow
# ** Error (suppressible): /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(73): (vcom-1141) Identifier "carry_adder_N" does not identify a component declaration.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/AddSub_overflow.vhd(85): VHDL Compiler exiting
# End time: 19:47:38 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/carry_adder_N_over.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:48:07 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/carry_adder_N_over.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity carry_adder_N_over
# -- Compiling architecture structural of carry_adder_N_over
# End time: 19:48:07 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/mux_16t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:49:54 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/mux_16t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_16t1
# -- Compiling architecture Behavioral of mux_16t1
# End time: 19:49:54 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/Branch.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:49:56 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/Branch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Branch
# -- Compiling architecture structural of Branch
# End time: 19:49:56 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:49:58 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_Total
# -- Compiling architecture structural of ALU_Total
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd(135): Illegal target for signal assignment.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd(135): (vcom-1136) Unknown identifier "overflow_out".
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd(110): (vcom-1035) Formal port "C_out" has OPEN or no actual associated with it.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd(110): (vcom-1035) Formal port "Overflow" has OPEN or no actual associated with it.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd(138): VHDL Compiler exiting
# End time: 19:49:59 on Oct 20,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:50:43 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_Total
# -- Compiling architecture structural of ALU_Total
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd(110): (vcom-1035) Formal port "C_out" has OPEN or no actual associated with it.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd(110): (vcom-1035) Formal port "Overflow" has OPEN or no actual associated with it.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd(138): VHDL Compiler exiting
# End time: 19:50:43 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:53:09 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/ALU/ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_Total
# -- Compiling architecture structural of ALU_Total
# End time: 19:53:09 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:54:09 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package RISCV_types
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(96): near "signal": (vcom-1576) expecting ':'.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(263): (vcom-1136) Unknown identifier "s_Zero".
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(265): (vcom-1136) Unknown identifier "s_extended_imm".
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(276): (vcom-1136) Unknown identifier "s_extended_imm".
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(285): (vcom-1136) Unknown identifier "s_Zero".
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(296): (vcom-1136) Unknown identifier "s_extended_imm".
# ** Error (suppressible): /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(238): (vcom-1272) Length of formal "o_BranchType" is 3; length of actual is 2.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(287): (vcom-1035) Formal port "Branch_Control" has OPEN or no actual associated with it.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(319): VHDL Compiler exiting
# End time: 19:54:09 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:55:00 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package RISCV_types
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# ** Error (suppressible): /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(238): (vcom-1272) Length of formal "o_BranchType" is 3; length of actual is 2.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(287): (vcom-1035) Formal port "Branch_Control" has OPEN or no actual associated with it.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(319): VHDL Compiler exiting
# End time: 19:55:00 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:58:43 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package RISCV_types
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(287): (vcom-1035) Formal port "Branch_Control" has OPEN or no actual associated with it.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd(319): VHDL Compiler exiting
# End time: 19:58:43 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 20:02:25 on Oct 20,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project_Part_1/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package RISCV_types
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 20:02:25 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
