```verilog
assign z = (A == B);
endmodule
```