$date
   Sun Apr 27 22:24:29 2025 UTC
$end
$version
    MyHDL 0.11.51
$end
$timescale
    1ns
$end

  $scope module mac $end
    $var reg 1 ! clk $end
    $var reg 1 " reset $end
    $var reg 8 # a $end
    $var reg 8 $ b $end
    $var reg 1 % enable $end
    $var reg 32 & result $end
    $var reg 1 ' overflow $end
    $var reg 32 ( acc $end
    $var reg 16 ) product $end
  $upscope $end

$enddefinitions $end

$dumpvars
0!
0"
b00000000 #
b00000000 $
0%
b00000000000000000000000000000000 &
0'
b00000000000000000000000000000000 (
b0000000000000000 )
$end
#10
b00000010 #
b00000011 $
1%
b0000000000000110 )
#15
1!
b00000000000000000000000000000110 (
b00000000000000000000000000000110 &
#20
0!
b00000100 #
b00000101 $
b0000000000010100 )
#25
1!
b00000000000000000000000000011010 (
b00000000000000000000000000011010 &
#30
0!
1"
#35
1!
b00000000000000000000000000000000 (
b00000000000000000000000000000000 &
#40
0!
