---------------------------------------------------------------
Triton version 2018-SP42H, built on Dec  3 2018, 14:42:12
Copyright 2013-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------
Host: csce-quinn-s1.engr.tamu.edu
Input script: ./fpga_reports/triton/run_1/triton.tcl
set internal config variable num_threads to 4
set internal config variable target_util to 10
set internal config variable prepack_mode to 2
set internal config variable pack_mode to util2
set internal config variable partition_safe_util_choice to 1
set internal config variable partition_max_allowed to 13700
set internal config variable pack_lut6_limit to 2
set internal config variable pack_target_util to 80
Set device: xc7v2000tflg1925-1
Reading EDIF file ./fpga_reports/triton/design_triton.edf...
Started Design Setup...
  PART from edif:            xc7v2000tflg1925-1
  PART from setpart command: xc7v2000tflg1925-1
  Applied PART from setpart command (xc7v2000tflg1925-1)
Design Info:  Family VIRTEX7  Device XC7V2000T  Package FLG1925  Speedgrade -1
Design Size: 9655 instances (3756 LUTs)
Finished Design Setup. CPU time: 3 secs (0.0 mins)    Wall time: 3 secs (0.0 mins)
Setup 4-SLR's:
Applying LOC properties on instances...
  applied 7 (total 7) LOC properties on instances
Reading constraint file ioclock.xdc...
WARNING: XDC reader: cannot find instance design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/idelayctrl_0_REPLICATED_0_1
WARNING: XDC reader: cannot find instance design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/idelayctrl_0_REPLICATED_0
Reading constraint file ./fpga_reports/triton/design_triton.xdc...
Warning: can't find timing model for /hdi_primitives/CAPTUREE2/netlist
Loading sdc file ./fpga_reports/triton/design_triton.xdc
./fpga_reports/triton/design_triton.xdc, 122: incorrect argument "-quiet" for "set_false_path"
./fpga_reports/triton/design_triton.xdc, 123: incorrect argument "-quiet" for "set_false_path"
Warning, SDC reader cannot handle filter REF_PIN_NAME
Warning, SDC reader cannot handle logic == in filter
Warning, SDC false path cannot find complete condition, skip it: -to get_pins -filter:REF_PIN_NAME==D;-of_objects:get_cells@-hierarchical:yes;-filter:NAME=~*zview_*;; 
Warning, SDC reader cannot handle filter REF_PIN_NAME
Warning, SDC reader cannot handle logic == in filter
Warning, SDC false path cannot find complete condition, skip it: -from get_pins -filter:REF_PIN_NAME==C;-of_objects:get_cells@-hierarchical:yes;-filter:NAME=~*ztig_*;; 

Placement Started ...

Resource Utilization Report:
  Resource LUT       : Usage    4383  Fixed       0  Supply 1221600  Util =  0.36%
  Resource FF        : Usage    4169  Fixed       0  Supply 2443200  Util =  0.17%
  Resource DSP       : Usage       0  Fixed       0  Supply    2160  Util =  0.00%
  Resource RAMB18    : Usage       0  Fixed       0  Supply    2584  Util =  0.00%
  Resource RAMB36    : Usage       4  Fixed       0  Supply    1292  Util =  0.31%

Multi-SLR net crossing (SLL demand):
  SLR 2 - 3 :      2 (  0%)     11.0
  SLR 1 - 2 :     18 (  0%)     39.5
  SLR 0 - 1 :      8 (  0%)     17.0
  Total     :     28       

Finished SLR Partitioning.

Finishes marking multi-SLR nets and creating SLL's:
  Total      Nets :  81695
  Multi-SLR  Nets :     22
  Total SLL's     :     28

Global Placement ...
pack_info: Used Clustering Score: CONNECTIVITY LOCALITY TIECTR_DRIVER
pack_info: Used Clustering Bonus:
pack_info: Used Clustering Limit:
....................................pack_info: Used Clustering Score: CONNECTIVITY LOCALITY TIECTR_DRIVER
pack_info: Used Clustering Bonus: LUT_FF_NET
pack_info: Used Clustering Limit:
................................
Design checksum: 9b7c909f


Placement and Timing Optimization...
******************************************
Optimizing design....
Optimize Stage 1
==========================================
 OPT  Step  WNS(ns)      TNS(ns)    FEP
==========================================
 OPT     0    0.742        0.000      0
 OPT     1    0.742        0.000      0
Design checksum: 5080c7ea
 OPT     2    0.742        0.000      0
Optimize Stage 2
==========================================
 OPT  Step  WNS(ns)      TNS(ns)    FEP
==========================================
 OPT     0    0.742        0.000      0
 OPT     1    0.742        0.000      0

---------- Global Clock Distribution -------------
  Y11     0     0  
  Y10     0     0  
  Y 9     0     0  
  Y 8     0     0  
  Y 7     1     0  
  Y 6     0     0  
  Y 5     0     0  
  Y 4     0     0  
  Y 3     0     0  
  Y 2     0     0  
  Y 1     0     0  
  Y 0     0     0  
--------------------------------------------------

Placement Total Wirelength = 82506
Design checksum: 07491f5b

Slice Utilization:   0.8% (  2584 out of 305400)
            SLR 3:   0.0% (     2 out of  76350)
            SLR 2:   3.4% (  2579 out of  76350)
            SLR 1:   0.0% (     1 out of  76350)
            SLR 0:   0.0% (     2 out of  76350)

Design Placement Statistics by SLR:
+-----+--------+--------+------------+---------+-----------+---------+-------+-------+--------------+--------------+
|     |        | Slices |            |         | Total LUT |         |       |       |              |   Fully Used |
| SLR | Slices |    (%) | Total LUTs | LUTRAMs |       (%) |     FFs | BRAMs |  DSPs | LUT-FF Pairs | LUT-FF Pairs |
+-----+--------+--------+------------+---------+-----------+---------+-------+-------+--------------+--------------+
|   3 |      2 |  0.00% |          2 |       2 |     0.00% |       3 |     0 |     0 |          N/A |          N/A |
|   2 |   2579 |  3.38% |       4378 |    2315 |     0.72% |    4166 |     8 |     0 |          N/A |          N/A |
|   1 |      1 |  0.00% |          1 |       0 |     0.00% |       0 |     0 |     0 |          N/A |          N/A |
|   0 |      2 |  0.00% |          2 |       2 |     0.00% |       0 |     0 |     0 |          N/A |          N/A |
+-----+--------+--------+------------+---------+-----------+---------+-------+-------+--------------+--------------+

**********************************************************
                      Timing Summary
**********************************************************
Design:fx_top
  Case: Setup
  Total path end: 8924
  Violated path end: 0
  Total negative slack:      0.000ns
  Worst negative slack:      0.000ns

Placement Completed
[MEM_RPT] Placement                     : Peak = 1818MB, Current = 1818MB

Total Placement Runtime: CPU time: 53 secs (0.9 mins)    Wall time: 44 secs (0.7 mins)

TCL-1 "place all" finished in 53 CPU seconds (44 Wall seconds)
**********************************************************
                   Timing Path Report
**********************************************************
Design:fx_top
Case: Setup, No.  1
==========================================================================================
Launching Clock Path: (Ideal clock)
Clock: CLK_sys_idel_clk, cycle time 4.500ns, @rise edge
No.  Delay   Arrival   Cell       Fanout  Tag  Placement        Pin
--------------------------------------------------------------------------------------------------------------
  1  0.000 1073741.875   fx_top          1    0  (- -)            zrdn_AE40
  2  0.000 1073741.875   IBUFDS          1    0  AE40             design/zkprctrl/sys_idel_clk_in_zpt_ibuf/I
  3  0.120 1073741.875   IBUFDS          0    0  AE40             design/zkprctrl/sys_idel_clk_in_zpt_ibuf/O
  4  0.000 1073741.875   BUFG            1    0  (  -   - - -)    design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0/I
  5  0.108     0.000   BUFG            0    2  (  -   - - -)    design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0/O
  6  0.000     0.000   FDRE           98    2  SLICE_X123Y397   design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/cnt_period_2/C

Receiving Clock Path: (Ideal clock)
Clock: CLK_sys_idel_clk, cycle time 4.500ns, @rise edge
Clock uncertainty: 200ps
No.  Delay   Arrival   Cell       Fanout  Tag  Placement        Pin
------------------------------------------------------------------------------------------
  1  0.000 1073741.875   fx_top          1    0  (- -)            zrdn_AE40
  2  0.000 1073741.875   IBUFDS          1    0  AE40             design/zkprctrl/sys_idel_clk_in_zpt_ibuf/I
  3  0.120 1073741.875   IBUFDS          0    0  AE40             design/zkprctrl/sys_idel_clk_in_zpt_ibuf/O
  4  0.000 1073741.875   BUFG            1    0  (  -   - - -)    design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0/I
  5  0.108     0.000   BUFG            0    2  (  -   - - -)    design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0/O
  6  0.000     0.000   FDRE           98    2  SLICE_X112Y399   design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/period_ok/C

Data path:
No.  Delay Arrival Require   Slack Cell       Fanout Placement                      Die Pin
--------------------------------------------------------------------------------------------------------------
  1  0.276   0.276   1.018   0.742 FDRE            0 SLICE_X123Y397                  2  design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/cnt_period_2/Q
  2  0.856   1.132   1.874   0.742                 8 --                                 design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/period_ok_cmp_ge00001/I3
  3  0.096   1.228   1.970   0.742 LUT6            0 SLICE_X120Y397                  2  design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/period_ok_cmp_ge00001/O
  4  0.300   1.528   2.270   0.742                 1 --                                 design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/period_ok_mux0000232_SW0/I5
  5  0.096   1.624   2.366   0.742 LUT6            0 SLICE_X121Y397                  2  design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/period_ok_mux0000232_SW0/O
  6  0.656   2.280   3.022   0.742                 1 --                                 design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/period_ok_mux0000232/I4
  7  0.096   2.376   3.118   0.742 LUT5            0 SLICE_X118Y397                  2  design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/period_ok_mux0000232/O
  8  0.180   2.556   3.298   0.742                 1 --                                 design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/period_ok_mux0000234/I5
  9  0.096   2.652   3.394   0.742 LUT6            0 SLICE_X118Y397                  2  design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/period_ok_mux0000234/O
 10  0.786   3.438   4.180   0.742 FDRE            1 SLICE_X112Y399                  2  design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/period_ok/D

Writing output files...
  Writing placement constraint file ./placement.tcl in gzip format ...
  Totally    8887 instances
  Annotated  8887 LOC constraints (100.0%)
  Annotated  8429 BEL constraints (94.8%)
  opening file ./unplaced

Total Runtime: CPU time: 67 secs (1.1 mins)    Wall time: 58 secs (1.0 mins)

