Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1966 LCs used as LUT4 only
Info:      168 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      508 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 578)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [reset] (fanout 40)
Info: promoting processor.id_ex_reg.data_out_SB_DFFSR_Q_9_R [reset] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_I3_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        0 LCs used to legalise carry chains.
Info: Checksum: 0x4b039b3d

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x94b78c05

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2645/ 5280    50%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     3/    8    37%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial placement for remaining 2675 cells.
Info:   initial placement placed 500/2675 cells
Info:   initial placement placed 1000/2675 cells
Info:   initial placement placed 1500/2675 cells
Info:   initial placement placed 2000/2675 cells
Info:   initial placement placed 2500/2675 cells
Info:   initial placement placed 2675/2675 cells
Info: Initial placement time 1.39s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 3708, wirelen = 72006
Info:   at iteration #5: temp = 0.062500, timing cost = 3924, wirelen = 71454
Info:   at iteration #10: temp = 0.001953, timing cost = 4257, wirelen = 70186
Info:   at iteration #15: temp = 0.001153, timing cost = 3745, wirelen = 69691
Info:   at iteration #20: temp = 0.000841, timing cost = 3646, wirelen = 67391
Info:   at iteration #25: temp = 0.000552, timing cost = 3301, wirelen = 66817
Info:   at iteration #30: temp = 0.000424, timing cost = 2961, wirelen = 64583
Info:   at iteration #35: temp = 0.000364, timing cost = 4338, wirelen = 64530
Info:   at iteration #40: temp = 0.000312, timing cost = 4267, wirelen = 61378
Info:   at iteration #45: temp = 0.000268, timing cost = 4047, wirelen = 61614
Info:   at iteration #50: temp = 0.000229, timing cost = 3481, wirelen = 58809
Info:   at iteration #55: temp = 0.000207, timing cost = 3841, wirelen = 57286
Info:   at iteration #60: temp = 0.000177, timing cost = 3827, wirelen = 56569
Info:   at iteration #65: temp = 0.000169, timing cost = 3681, wirelen = 53348
Info:   at iteration #70: temp = 0.000152, timing cost = 3489, wirelen = 51909
Info:   at iteration #75: temp = 0.000137, timing cost = 3392, wirelen = 49888
Info:   at iteration #80: temp = 0.000130, timing cost = 3744, wirelen = 47453
Info:   at iteration #85: temp = 0.000124, timing cost = 3376, wirelen = 43375
Info:   at iteration #90: temp = 0.000118, timing cost = 3709, wirelen = 40838
Info:   at iteration #95: temp = 0.000112, timing cost = 2929, wirelen = 38927
Info:   at iteration #100: temp = 0.000106, timing cost = 3634, wirelen = 37278
Info:   at iteration #105: temp = 0.000101, timing cost = 3423, wirelen = 34892
Info:   at iteration #110: temp = 0.000096, timing cost = 3229, wirelen = 31926
Info:   at iteration #115: temp = 0.000096, timing cost = 3248, wirelen = 30416
Info:   at iteration #120: temp = 0.000091, timing cost = 3212, wirelen = 28863
Info:   at iteration #125: temp = 0.000087, timing cost = 3001, wirelen = 27705
Info:   at iteration #130: temp = 0.000082, timing cost = 3130, wirelen = 25481
Info:   at iteration #135: temp = 0.000078, timing cost = 3002, wirelen = 24519
Info:   at iteration #140: temp = 0.000074, timing cost = 2774, wirelen = 23495
Info: Legalising relative constraints...
Info:     moved 9 cells, 6 unplaced (after legalising chains)
Info:        average distance 1.000000
Info:        maximum distance 2.000000
Info:     moved 15 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 1.951274
Info:        maximum distance 5.099020
Info:   at iteration #145: temp = 0.000070, timing cost = 2256, wirelen = 22363
Info:   at iteration #150: temp = 0.000067, timing cost = 2879, wirelen = 21519
Info:   at iteration #155: temp = 0.000060, timing cost = 2803, wirelen = 20628
Info:   at iteration #160: temp = 0.000057, timing cost = 2352, wirelen = 19699
Info:   at iteration #165: temp = 0.000055, timing cost = 2654, wirelen = 18945
Info:   at iteration #170: temp = 0.000049, timing cost = 2555, wirelen = 18132
Info:   at iteration #175: temp = 0.000047, timing cost = 2636, wirelen = 17409
Info:   at iteration #180: temp = 0.000042, timing cost = 2648, wirelen = 16778
Info:   at iteration #185: temp = 0.000038, timing cost = 2808, wirelen = 16298
Info:   at iteration #190: temp = 0.000029, timing cost = 2490, wirelen = 15667
Info:   at iteration #195: temp = 0.000029, timing cost = 2724, wirelen = 14766
Info:   at iteration #200: temp = 0.000019, timing cost = 2592, wirelen = 14228
Info:   at iteration #205: temp = 0.000015, timing cost = 2439, wirelen = 13623
Info:   at iteration #210: temp = 0.000008, timing cost = 2559, wirelen = 13336
Info:   at iteration #215: temp = 0.000003, timing cost = 2563, wirelen = 13193
Info:   at iteration #220: temp = 0.000001, timing cost = 2555, wirelen = 13162
Info:   at iteration #225: temp = 0.000000, timing cost = 2543, wirelen = 13143
Info:   at iteration #230: temp = 0.000000, timing cost = 2553, wirelen = 13135
Info:   at iteration #235: temp = 0.000000, timing cost = 2555, wirelen = 13124
Info:   at iteration #240: temp = 0.000000, timing cost = 2562, wirelen = 13120
Info:   at iteration #242: temp = 0.000000, timing cost = 2556, wirelen = 13122 
Info: SA placement time 49.01s

Info: Max frequency for clock               'clk': 19.53 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 18.91 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET   -> posedge clk              : 38.96 ns
Info: Max delay posedge $PACKER_GND_NET   -> posedge clk_proc_$glb_clk: 33.01 ns
Info: Max delay posedge clk               -> posedge $PACKER_GND_NET  : 21.76 ns
Info: Max delay posedge clk               -> <async>                  : 6.39 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 43.71 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge $PACKER_GND_NET  : 30.04 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 60.38 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 30458,  37106) |*+
Info: [ 37106,  43754) |**+
Info: [ 43754,  50402) |****************+
Info: [ 50402,  57050) |****************+
Info: [ 57050,  63698) |**************************+
Info: [ 63698,  70346) |*************************************+
Info: [ 70346,  76994) |***********************************+
Info: [ 76994,  83642) |************************************************************ 
Info: [ 83642,  90290) | 
Info: [ 90290,  96938) | 
Info: [ 96938, 103586) | 
Info: [103586, 110234) |+
Info: [110234, 116882) |+
Info: [116882, 123530) |*+
Info: [123530, 130178) |*+
Info: [130178, 136826) |****+
Info: [136826, 143474) |****************+
Info: [143474, 150122) |*********+
Info: [150122, 156770) |*******+
Info: [156770, 163418) |********************+
Info: Checksum: 0xef8ab6c8

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8723 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       31        968 |   31   968 |      7774|       0.35       0.35|
Info:       2000 |      146       1853 |  115   885 |      6916|       0.23       0.59|
Info:       3000 |      388       2611 |  242   758 |      6219|       0.20       0.79|
Info:       4000 |      718       3281 |  330   670 |      5653|       0.26       1.05|
Info:       5000 |      783       4216 |   65   935 |      4738|       0.26       1.30|
Info:       6000 |      991       5008 |  208   792 |      4015|       0.35       1.65|
Info:       7000 |     1235       5764 |  244   756 |      3355|       0.37       2.02|
Info:       8000 |     1403       6596 |  168   832 |      2602|       0.40       2.43|
Info:       9000 |     1693       7306 |  290   710 |      2020|       0.50       2.93|
Info:      10000 |     2039       7960 |  346   654 |      1519|       0.50       3.43|
Info:      11000 |     2448       8551 |  409   591 |      1140|       0.56       3.98|
Info:      12000 |     2865       9134 |  417   583 |       917|       0.72       4.71|
Info:      13000 |     3289       9710 |  424   576 |       554|       0.56       5.26|
Info:      14000 |     3624      10375 |  335   665 |        77|       0.89       6.16|
Info:      14142 |     3668      10474 |   44    99 |         0|       0.14       6.29|
Info: Routing complete.
Info: Router1 time 6.29s
Info: Checksum: 0x03ea3bdc

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_16_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[15] budget 1.830000 ns (15,18) -> (14,17)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0  7.4    Net processor.addr_adder_mux.input1_SB_LUT4_O_25_I3_SB_LUT4_O_I2 budget -1.042000 ns (14,17) -> (11,17)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_25_I3_SB_LUT4_O_LC.I2
Info:  1.2  8.6  Source processor.addr_adder_mux.input1_SB_LUT4_O_25_I3_SB_LUT4_O_LC.O
Info:  3.0 11.6    Net processor.addr_adder_mux.input1_SB_LUT4_O_25_I3 budget 1.001000 ns (11,17) -> (11,21)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_25_LC.I3
Info:  0.9 12.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_25_LC.O
Info:  4.0 16.5    Net processor.wb_fwd1_mux_out[15] budget 1.689000 ns (11,21) -> (21,23)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 17.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 19.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.224000 ns (21,23) -> (21,23)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 20.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 22.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.347000 ns (21,23) -> (21,23)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 23.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.0 27.3    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 1.466000 ns (21,23) -> (11,26)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 28.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 30.0    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 0.923000 ns (11,26) -> (10,25)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 31.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.5 34.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3 budget 3.314000 ns (10,25) -> (14,22)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_LC.I3
Info:  0.9 35.6  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_LC.O
Info:  3.0 38.5    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D budget 5.555000 ns (14,22) -> (16,21)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_I1_LC.I2
Info:  1.2 39.7  Source processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_I1_LC.O
Info:  1.8 41.5    Net processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_I1_O budget 5.555000 ns (16,21) -> (16,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_I1_O_SB_LUT4_I1_LC.I2
Info:  1.2 42.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  1.8 44.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_I1_O_SB_LUT4_I1_O budget 5.535000 ns (16,21) -> (17,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.I3
Info:  0.9 45.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  6.1 51.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_I1_O_SB_LUT4_I0_O budget 6.426000 ns (17,21) -> (8,6)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 51.5  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 14.3 ns logic, 37.2 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_15_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[138] budget 0.305000 ns (9,10) -> (8,10)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3 budget -0.239000 ns (8,10) -> (9,10)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I3
Info:  0.9  7.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O budget 0.632000 ns (9,10) -> (8,9)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9  9.7  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 13.3    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.300000 ns (8,9) -> (12,16)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 14.2  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 15.9    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.811000 ns (12,16) -> (13,17)
Info:                Sink processor.alu_main.B_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 16.8  Source processor.alu_main.B_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 18.6    Net processor.alu_main.B_SB_LUT4_O_19_I3_SB_LUT4_O_I2 budget 1.368000 ns (13,17) -> (13,18)
Info:                Sink processor.alu_main.B_SB_LUT4_O_19_I3_SB_LUT4_O_LC.I2
Info:  1.2 19.8  Source processor.alu_main.B_SB_LUT4_O_19_I3_SB_LUT4_O_LC.O
Info:  3.5 23.3    Net processor.alu_main.B_SB_LUT4_O_19_I3 budget 1.479000 ns (13,18) -> (18,21)
Info:                Sink processor.alu_main.B_SB_LUT4_O_19_LC.I3
Info:  0.9 24.1  Source processor.alu_main.B_SB_LUT4_O_19_LC.O
Info:  3.0 27.1    Net processor.alu_mux_out[23] budget 1.994000 ns (18,21) -> (21,22)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 28.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 30.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 0.572000 ns (21,22) -> (17,22)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 32.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.5 35.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 1.783000 ns (17,22) -> (11,26)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2 36.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 38.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.396000 ns (11,26) -> (10,26)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 39.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 41.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3 budget 1.225000 ns (10,26) -> (9,25)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.I0
Info:  1.3 42.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  3.4 46.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_O budget 1.541000 ns (9,25) -> (16,25)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 47.1  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 48.9    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.197000 ns (16,25) -> (16,25)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 50.1  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 51.9    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3 budget 1.395000 ns (16,25) -> (17,25)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info:  0.8 52.7  Setup processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info: 17.0 ns logic, 35.7 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge clk':
Info: curr total
Info:  0.1  0.1  Source processor.alu_main.pc_adder.dsp_inst.mac_inst_DSP.O_0
Info:  3.0  3.1    Net processor.alu_main.dsp_output[0] budget 4.880000 ns (25,23) -> (22,23)
Info:                Sink processor.alu_main.adder_ci_SB_LUT4_I0_LC.I2
Info:  1.2  4.3  Source processor.alu_main.adder_ci_SB_LUT4_I0_LC.O
Info:  3.5  7.8    Net processor.alu_main.adder_ci_SB_LUT4_I0_O budget -1.174000 ns (22,23) -> (15,22)
Info:                Sink processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_LC.I1
Info:  1.2  9.0  Source processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_LC.O
Info:  1.8 10.8    Net processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_O budget 0.919000 ns (15,22) -> (15,23)
Info:                Sink processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.I1
Info:  1.2 12.0  Source processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  1.8 13.8    Net processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O budget 0.770000 ns (15,23) -> (15,24)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 15.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 16.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 1.265000 ns (15,24) -> (14,24)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 17.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4 20.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2 budget 2.514000 ns (14,24) -> (14,23)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_LC.I2
Info:  1.2 21.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_LC.O
Info:  2.4 23.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D budget 5.555000 ns (14,23) -> (14,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_I2_LC.I2
Info:  1.2 24.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_I2_LC.O
Info:  2.3 27.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_I2_O budget 5.555000 ns (14,21) -> (16,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_I1_LC.I3
Info:  0.9 28.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_I1_LC.O
Info:  1.8 29.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_I1_O budget 5.555000 ns (16,21) -> (16,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_I1_O_SB_LUT4_I1_LC.I1
Info:  1.2 31.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  1.8 32.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_I1_O_SB_LUT4_I1_O budget 5.535000 ns (16,21) -> (17,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.I3
Info:  0.9 33.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  6.1 39.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_I1_O_SB_LUT4_I0_O budget 6.426000 ns (17,21) -> (8,6)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 39.9  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 11.3 ns logic, 28.5 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source processor.alu_main.pc_adder.dsp_inst.mac_inst_DSP.O_0
Info:  3.0  3.1    Net processor.alu_main.dsp_output[0] budget 4.880000 ns (25,23) -> (22,23)
Info:                Sink processor.alu_main.adder_ci_SB_LUT4_I0_LC.I2
Info:  1.2  4.3  Source processor.alu_main.adder_ci_SB_LUT4_I0_LC.O
Info:  3.5  7.8    Net processor.alu_main.adder_ci_SB_LUT4_I0_O budget -1.174000 ns (22,23) -> (15,22)
Info:                Sink processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_LC.I1
Info:  1.2  9.0  Source processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_LC.O
Info:  1.8 10.8    Net processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_O budget 0.919000 ns (15,22) -> (15,23)
Info:                Sink processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.I1
Info:  1.2 12.0  Source processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  1.8 13.8    Net processor.alu_main.adder_ci_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O budget 0.770000 ns (15,23) -> (15,24)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 15.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 16.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 1.265000 ns (15,24) -> (14,24)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 17.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 19.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2 budget 0.513000 ns (14,24) -> (14,24)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
Info:  1.2 20.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  2.8 23.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I2_O budget 1.193000 ns (14,24) -> (16,24)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I3_SB_LUT4_I2_LC.I3
Info:  0.9 24.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I3_SB_LUT4_I2_LC.O
Info:  1.8 26.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I3_SB_LUT4_I2_O budget 0.848000 ns (16,24) -> (16,25)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 27.3  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 29.1    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.197000 ns (16,25) -> (16,25)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 30.3  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 32.1    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3 budget 1.395000 ns (16,25) -> (17,25)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info:  0.8 32.9  Setup processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info: 11.2 ns logic, 21.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget 2.088000 ns (16,20) -> (15,19)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.5  7.9    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I1 budget -2.155000 ns (15,19) -> (11,17)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2  9.1  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 12.1    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2 budget 0.806000 ns (11,17) -> (11,22)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I0_SB_LUT4_I1_LC.I2
Info:  1.2 13.3  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I0_SB_LUT4_I1_LC.O
Info:  3.1 16.4    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I0_SB_LUT4_I1_O budget 0.632000 ns (11,22) -> (11,27)
Info:                Sink processor.alu_main.B_SB_LUT4_O_2_LC.I3
Info:  0.9 17.3  Source processor.alu_main.B_SB_LUT4_O_2_LC.O
Info:  4.6 21.9    Net processor.alu_mux_out[0] budget 7.144000 ns (11,27) -> (25,23)
Info:                Sink processor.alu_main.pc_adder.dsp_inst.mac_inst_DSP.B_0
Info:  0.1 22.0  Setup processor.alu_main.pc_adder.dsp_inst.mac_inst_DSP.B_0
Info: 6.0 ns logic, 16.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.O
Info:  5.5  6.8    Net led[0]$SB_IO_OUT budget 81.943001 ns (13,20) -> (13,0)
Info:                Sink led[0]$sb_io.D_OUT_0
Info: 1.4 ns logic, 5.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_16_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[15] budget 1.830000 ns (15,18) -> (14,17)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0  7.4    Net processor.addr_adder_mux.input1_SB_LUT4_O_25_I3_SB_LUT4_O_I2 budget -1.042000 ns (14,17) -> (11,17)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_25_I3_SB_LUT4_O_LC.I2
Info:  1.2  8.6  Source processor.addr_adder_mux.input1_SB_LUT4_O_25_I3_SB_LUT4_O_LC.O
Info:  3.0 11.6    Net processor.addr_adder_mux.input1_SB_LUT4_O_25_I3 budget 1.001000 ns (11,17) -> (11,21)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_25_LC.I3
Info:  0.9 12.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_25_LC.O
Info:  4.0 16.5    Net processor.wb_fwd1_mux_out[15] budget 1.689000 ns (11,21) -> (21,23)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 17.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 19.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.224000 ns (21,23) -> (21,23)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 20.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 22.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.347000 ns (21,23) -> (21,23)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 23.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.0 27.3    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 1.466000 ns (21,23) -> (11,26)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 28.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 30.0    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 0.923000 ns (11,26) -> (10,25)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 31.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 33.0    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3 budget 0.920000 ns (10,25) -> (9,25)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.I2
Info:  1.2 34.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  3.4 37.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_O budget 1.541000 ns (9,25) -> (16,25)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 38.4  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 40.2    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.197000 ns (16,25) -> (16,25)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 41.4  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 43.2    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3 budget 1.395000 ns (16,25) -> (17,25)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info:  0.8 44.0  Setup processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info: 14.2 ns logic, 29.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_15_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[138] budget 0.305000 ns (9,10) -> (8,10)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3 budget -0.239000 ns (8,10) -> (9,10)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I3
Info:  0.9  7.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O budget 0.632000 ns (9,10) -> (8,9)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9  9.7  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 13.3    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.300000 ns (8,9) -> (12,16)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 14.2  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.8 17.0    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 1.169000 ns (12,16) -> (16,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 17.9  Source processor.addr_adder_mux.input1_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  1.8 19.7    Net processor.addr_adder_mux.input1_SB_LUT4_O_3_I1_SB_LUT4_I1_I2 budget 1.440000 ns (16,16) -> (16,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_3_I1_SB_LUT4_I1_LC.I2
Info:  1.2 20.9  Source processor.addr_adder_mux.input1_SB_LUT4_O_3_I1_SB_LUT4_I1_LC.O
Info:  4.1 25.0    Net processor.addr_adder_mux.input1_SB_LUT4_O_3_I1_SB_LUT4_I1_O budget 1.118000 ns (16,16) -> (23,22)
Info:                Sink processor.alu_main.B_SB_LUT4_O_6_LC.I3
Info:  0.9 25.9  Source processor.alu_main.B_SB_LUT4_O_6_LC.O
Info:  4.4 30.3    Net processor.alu_mux_out[6] budget 7.130000 ns (23,22) -> (25,23)
Info:                Sink processor.alu_main.pc_adder.dsp_inst.mac_inst_DSP.B_6
Info:  0.1 30.4  Setup processor.alu_main.pc_adder.dsp_inst.mac_inst_DSP.B_6
Info: 8.3 ns logic, 22.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_15_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[138] budget 0.305000 ns (9,10) -> (8,10)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3 budget -0.239000 ns (8,10) -> (9,10)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I3
Info:  0.9  7.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O budget 0.632000 ns (9,10) -> (8,9)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9  9.7  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 13.3    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.300000 ns (8,9) -> (12,16)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 14.2  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 15.9    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.811000 ns (12,16) -> (13,17)
Info:                Sink processor.alu_main.B_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 16.8  Source processor.alu_main.B_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 18.6    Net processor.alu_main.B_SB_LUT4_O_19_I3_SB_LUT4_O_I2 budget 1.368000 ns (13,17) -> (13,18)
Info:                Sink processor.alu_main.B_SB_LUT4_O_19_I3_SB_LUT4_O_LC.I2
Info:  1.2 19.8  Source processor.alu_main.B_SB_LUT4_O_19_I3_SB_LUT4_O_LC.O
Info:  3.5 23.3    Net processor.alu_main.B_SB_LUT4_O_19_I3 budget 1.479000 ns (13,18) -> (18,21)
Info:                Sink processor.alu_main.B_SB_LUT4_O_19_LC.I3
Info:  0.9 24.1  Source processor.alu_main.B_SB_LUT4_O_19_LC.O
Info:  3.0 27.1    Net processor.alu_mux_out[23] budget 1.994000 ns (18,21) -> (21,22)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 28.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 30.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 0.572000 ns (21,22) -> (17,22)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 32.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.5 35.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 1.783000 ns (17,22) -> (11,26)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2 36.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 38.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.396000 ns (11,26) -> (10,26)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 39.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 43.4    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3 budget 2.628000 ns (10,26) -> (13,21)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_LC.I3
Info:  0.9 44.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_LC.O
Info:  2.3 46.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D budget 5.555000 ns (13,21) -> (15,21)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_I0_LC.I2
Info:  1.2 47.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_I0_LC.O
Info:  2.3 50.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_I0_O budget 5.555000 ns (15,21) -> (17,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I2_LC.I3
Info:  0.9 51.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  1.8 52.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I2_O budget 5.555000 ns (17,21) -> (17,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.I2
Info:  1.2 54.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  6.1 60.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_I1_O_SB_LUT4_I0_O budget 6.426000 ns (17,21) -> (8,6)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 60.2  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 17.0 ns logic, 43.2 ns routing

Info: Max frequency for clock               'clk': 19.40 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 18.98 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET   -> posedge clk              : 39.88 ns
Info: Max delay posedge $PACKER_GND_NET   -> posedge clk_proc_$glb_clk: 32.90 ns
Info: Max delay posedge clk               -> posedge $PACKER_GND_NET  : 21.96 ns
Info: Max delay posedge clk               -> <async>                  : 6.84 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 43.97 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge $PACKER_GND_NET  : 30.38 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 60.18 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 30649,  37288) |*+
Info: [ 37288,  43927) |**+
Info: [ 43927,  50566) |****************+
Info: [ 50566,  57205) |*******************+
Info: [ 57205,  63844) |**********************+
Info: [ 63844,  70483) |******************************************+
Info: [ 70483,  77122) |***************************************+
Info: [ 77122,  83761) |************************************************************ 
Info: [ 83761,  90400) | 
Info: [ 90400,  97039) | 
Info: [ 97039, 103678) | 
Info: [103678, 110317) |+
Info: [110317, 116956) |+
Info: [116956, 123595) |*+
Info: [123595, 130234) |*+
Info: [130234, 136873) |+
Info: [136873, 143512) |*****************+
Info: [143512, 150151) |*************+
Info: [150151, 156790) |*******+
Info: [156790, 163429) |*********************+
