# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reti_logiche.srcs/sources_1/new/reti_logiche.vhd" \
"../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/TestBench_1.vhd" \

# Do not sort compile order
nosort
