# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../" \
"../../../../lfsr.sv" \
"../../../../fault_generator_model_2.srcs/sim_1/imports/fault_generator_model_2/tb_lfsr.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
