
---------- Begin Simulation Statistics ----------
final_tick                               101064753131501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 945550                       # Simulator instruction rate (inst/s)
host_mem_usage                                1608436                       # Number of bytes of host memory used
host_op_rate                                  1183715                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7245.02                       # Real time elapsed on the host
host_tick_rate                              230897242                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6850529677                       # Number of instructions simulated
sim_ops                                    8576040530                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.672856                       # Number of seconds simulated
sim_ticks                                1672856076501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       126976                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           31                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           31                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            3                      
system.ruby.DMA_Controller.I.allocI_store |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         1984                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |         963    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total          963                      
system.ruby.DMA_Controller.M.allocTBE    |         961    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total          961                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         1984                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       52597    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        52597                      
system.ruby.DMA_Controller.S.SloadSEvent |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total            1                      
system.ruby.DMA_Controller.S.allocTBE    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            2                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            3                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total            4                      
system.ruby.DMA_Controller.SloadSEvent   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total            1                      
system.ruby.DMA_Controller.Stallmandatory_in |       52601    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        52601                      
system.ruby.DMA_Controller.allocI_load   |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            3                      
system.ruby.DMA_Controller.allocI_store  |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         1984                      
system.ruby.DMA_Controller.allocTBE      |         963    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total          963                      
system.ruby.DMA_Controller.deallocfwdfrom_in |         963    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total          963                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            3                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         1984                      
system.ruby.Directory_Controller.I.allocTBE |     2755064     25.26%     25.26% |     2759278     25.30%     50.56% |     2668880     24.47%     75.03% |     2723933     24.97%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     10907155                      
system.ruby.Directory_Controller.I.deallocTBE |     2754084     25.26%     25.26% |     2758288     25.30%     50.56% |     2667884     24.47%     75.03% |     2722935     24.97%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     10903191                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |          14     25.45%     25.45% |          23     41.82%     67.27% |          18     32.73%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total           55                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |        2530     37.60%     37.60% |        1547     22.99%     60.60% |        1401     20.82%     81.42% |        1250     18.58%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total         6728                      
system.ruby.Directory_Controller.M.allocTBE |     1082104     24.98%     24.98% |     1091197     25.19%     50.17% |     1060162     24.47%     74.65% |     1098231     25.35%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      4331694                      
system.ruby.Directory_Controller.M.deallocTBE |     1082675     24.98%     24.98% |     1091782     25.19%     50.17% |     1060729     24.47%     74.65% |     1098803     25.35%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      4333989                      
system.ruby.Directory_Controller.M_GetS.Progress |       13096     44.35%     44.35% |        2652      8.98%     53.33% |        3368     11.41%     64.74% |       10412     35.26%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        29528                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         135     10.68%     10.68% |         584     46.20%     56.88% |         198     15.66%     72.55% |         347     27.45%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total         1264                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |       15800     91.31%     91.31% |         551      3.18%     94.49% |         457      2.64%     97.13% |         496      2.87%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total        17304                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.Progress |       13096     44.35%     44.35% |        2652      8.98%     53.33% |        3368     11.41%     64.74% |       10412     35.26%    100.00%
system.ruby.Directory_Controller.Progress::total        29528                      
system.ruby.Directory_Controller.S.allocTBE |     3343933     25.14%     25.14% |     3386846     25.46%     50.61% |     3276704     24.64%     75.24% |     3292791     24.76%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     13300274                      
system.ruby.Directory_Controller.S.deallocTBE |     3344342     25.14%     25.14% |     3387251     25.46%     50.61% |     3277133     24.64%     75.24% |     3293217     24.76%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     13301943                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |          97     52.72%     52.72% |          12      6.52%     59.24% |           2      1.09%     60.33% |          73     39.67%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total          184                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           5     29.41%     29.41% |           0      0.00%     29.41% |          12     70.59%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total           17                      
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in |          12     20.69%     20.69% |           4      6.90%     27.59% |           0      0.00%     27.59% |          42     72.41%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in::total           58                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |       10018     30.70%     30.70% |        7530     23.08%     53.78% |        8501     26.05%     79.84% |        6579     20.16%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total        32628                      
system.ruby.Directory_Controller.Stallreqto_in |       28611     49.13%     49.13% |       10252     17.60%     66.73% |       10589     18.18%     84.91% |        8789     15.09%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        58241                      
system.ruby.Directory_Controller.allocTBE |     7181101     25.16%     25.16% |     7237321     25.36%     50.52% |     7005746     24.55%     75.07% |     7114955     24.93%    100.00%
system.ruby.Directory_Controller.allocTBE::total     28539123                      
system.ruby.Directory_Controller.deallocTBE |     7181101     25.16%     25.16% |     7237321     25.36%     50.52% |     7005746     24.55%     75.07% |     7114955     24.93%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     28539123                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2539851552                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2539851552    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2539851552                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2542419817                      
system.ruby.IFETCH.latency_hist_seqr     |  2542419817    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2542419817                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2568265                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2568265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2568265                      
system.ruby.L1Cache_Controller.I.allocI_load |     2473358     23.77%     23.77% |     2376683     22.84%     46.61% |     2239647     21.52%     68.14% |     3315395     31.86%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     10405083                      
system.ruby.L1Cache_Controller.I.allocI_store |      823053     23.78%     23.78% |      669010     19.33%     43.12% |      642400     18.56%     61.68% |     1326046     38.32%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      3460509                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     3295391     23.77%     23.77% |     3044669     21.96%     45.74% |     2881029     20.78%     66.52% |     4640426     33.48%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     13861515                      
system.ruby.L1Cache_Controller.I_store.Progress |        5413     69.38%     69.38% |         802     10.28%     79.66% |         850     10.89%     90.55% |         737      9.45%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         7802                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |          61     23.37%     23.37% |          58     22.22%     45.59% |          71     27.20%     72.80% |          71     27.20%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total          261                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    72813772     23.27%     23.27% |    66685850     21.31%     44.59% |    65674458     20.99%     65.58% |   107699094     34.42%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    312873174                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    65515204     24.07%     24.07% |    56957215     20.92%     44.99% |    56197214     20.64%     65.63% |    93567946     34.37%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    272237579                      
system.ruby.L1Cache_Controller.M.allocTBE |     1102170     25.45%     25.45% |      881819     20.36%     45.81% |      799844     18.47%     64.28% |     1546895     35.72%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      4330728                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     1102418     25.45%     25.45% |      882184     20.36%     45.81% |      800128     18.47%     64.28% |     1547270     35.72%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      4332000                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        2586     26.79%     26.79% |        2406     24.93%     51.72% |        2416     25.03%     76.75% |        2244     23.25%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         9652                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            2                      
system.ruby.L1Cache_Controller.MloadMEvent |    72813772     23.27%     23.27% |    66685850     21.31%     44.59% |    65674458     20.99%     65.58% |   107699094     34.42%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    312873174                      
system.ruby.L1Cache_Controller.MstoreMEvent |    65515204     24.07%     24.07% |    56957215     20.92%     44.99% |    56197214     20.64%     65.63% |    93567946     34.37%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    272237579                      
system.ruby.L1Cache_Controller.Progress  |      305537     33.25%     33.25% |      220566     24.01%     57.26% |      164729     17.93%     75.19% |      227962     24.81%    100.00%
system.ruby.L1Cache_Controller.Progress::total       918794                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   628006731     22.96%     22.96% |   594560896     21.73%     44.69% |   593179841     21.68%     66.38% |   919841423     33.62%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2735588891                      
system.ruby.L1Cache_Controller.S.allocTBE |     2484382     23.82%     23.82% |     2382164     22.84%     46.65% |     2244885     21.52%     68.17% |     3320373     31.83%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     10431804                      
system.ruby.L1Cache_Controller.S.deallocTBE |       11796     39.95%     39.95% |        6140     20.80%     60.75% |        5972     20.23%     80.97% |        5618     19.03%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        29526                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     2473358     23.77%     23.77% |     2376683     22.84%     46.61% |     2239647     21.52%     68.14% |     3315395     31.86%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     10405083                      
system.ruby.L1Cache_Controller.S_evict.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            2                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         951     24.96%     24.96% |         946     24.83%     49.79% |         916     24.04%     73.83% |         997     26.17%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         3810                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           0      0.00%      0.00% |           1     25.00%     25.00% |           2     50.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            4                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           1     20.00%     20.00% |           3     60.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total            5                      
system.ruby.L1Cache_Controller.S_store.Progress |      300115     32.95%     32.95% |      219757     24.12%     57.07% |      163869     17.99%     75.06% |      227216     24.94%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       910957                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |          53     19.20%     19.20% |          78     28.26%     47.46% |          72     26.09%     73.55% |          73     26.45%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total          276                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           9     32.14%     32.14% |           6     21.43%     53.57% |           7     25.00%     78.57% |           6     21.43%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total           28                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in::total            2                      
system.ruby.L1Cache_Controller.SloadSEvent |   628006731     22.96%     22.96% |   594560896     21.73%     44.69% |   593179841     21.68%     66.38% |   919841423     33.62%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2735588891                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |         115     21.34%     21.34% |         137     25.42%     46.75% |         143     26.53%     73.28% |         144     26.72%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total          539                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        3537     26.26%     26.26% |        3353     24.89%     51.15% |        3335     24.76%     75.92% |        3244     24.08%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        13469                      
system.ruby.L1Cache_Controller.allocI_load |     2473358     23.77%     23.77% |     2376683     22.84%     46.61% |     2239647     21.52%     68.14% |     3315395     31.86%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     10405083                      
system.ruby.L1Cache_Controller.allocI_store |      823053     23.78%     23.78% |      669010     19.33%     43.12% |      642400     18.56%     61.68% |     1326046     38.32%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      3460509                      
system.ruby.L1Cache_Controller.allocTBE  |     3586552     24.29%     24.29% |     3263983     22.11%     46.40% |     3044729     20.62%     67.03% |     4867268     32.97%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     14762532                      
system.ruby.L1Cache_Controller.deallocTBE |       11796     39.95%     39.95% |        6140     20.80%     60.75% |        5972     20.23%     80.97% |        5618     19.03%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        29526                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     3295391     23.77%     23.77% |     3044669     21.96%     45.74% |     2881029     20.78%     66.52% |     4640426     33.48%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     13861515                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     2473358     23.77%     23.77% |     2376683     22.84%     46.61% |     2239647     21.52%     68.14% |     3315395     31.86%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     10405083                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     1102418     25.45%     25.45% |      882184     20.36%     45.81% |      800128     18.47%     64.28% |     1547270     35.72%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      4332000                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    508610513                      
system.ruby.LD.hit_latency_hist_seqr     |   508610513    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    508610513                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    516447331                      
system.ruby.LD.latency_hist_seqr         |   516447331    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     516447331                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      7836818                      
system.ruby.LD.miss_latency_hist_seqr    |     7836818    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      7836818                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       152967                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      152967    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       152967                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       215550                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      215550    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       215550                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        62583                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       62583    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        62583                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       215550                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      215550    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       215550                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       215550                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      215550    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       215550                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples     52482892                      
system.ruby.RMW_Read.hit_latency_hist_seqr |    52482892    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total     52482892                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples     53375673                      
system.ruby.RMW_Read.latency_hist_seqr   |    53375673    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total     53375673                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       892781                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      892781    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       892781                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    219386170                      
system.ruby.ST.hit_latency_hist_seqr     |   219386170    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    219386170                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    222762806                      
system.ruby.ST.latency_hist_seqr         |   222762806    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     222762806                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      3376636                      
system.ruby.ST.miss_latency_hist_seqr    |     3376636    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      3376636                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.006277                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.994420                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002232                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5461.732882                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.001427                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999928                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.006635                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.226171                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 23987.142194                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002511                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999912                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.006306                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.992460                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002194                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5089.269317                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.001439                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999974                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.006685                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.230972                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 24485.488072                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.002531                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999958                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.006096                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.990232                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002126                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5130.018371                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.001395                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999793                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.006482                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.260757                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 24505.703693                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.002452                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999777                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.006207                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.991746                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002153                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4936.469717                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.001421                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.006579                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.235016                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 25067.234971                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.002506                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999980                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         9368                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  3555.764790                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 403736.124069                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000337                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 16164.181338                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 79519.055760                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3320699644                      
system.ruby.hit_latency_hist_seqr        |  3320699644    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3320699644                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles          1165                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     7.223284                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6324.555426                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.258135                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2639.267282                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.002052                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.991512                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.001077                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16572.525835                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   827.319934                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles           910                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs    10.384509                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6756.686845                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.240774                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2403.486662                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.001880                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.050066                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000976                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16992.240312                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   537.833623                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles          1036                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     6.323575                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6448.155517                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.238150                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2308.469275                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.001766                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.949690                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000911                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16144.027967                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   542.959866                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles          1035                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     6.738123                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6600.520481                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.376004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  3449.708527                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.002837                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.121034                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001455                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16591.574286                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   535.844838                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3335436727                      
system.ruby.latency_hist_seqr            |  3335436727    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3335436727                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     14737083                      
system.ruby.miss_latency_hist_seqr       |    14737083    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     14737083                      
system.ruby.network.average_flit_latency    16.635379                      
system.ruby.network.average_flit_network_latency    12.333610                      
system.ruby.network.average_flit_queueing_latency     4.301768                      
system.ruby.network.average_flit_vnet_latency |   15.335748                       |    5.008660                       |    9.705501                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    5.979997                       |    6.000005                       |    1.071152                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.002714                      
system.ruby.network.average_packet_latency    15.273781                      
system.ruby.network.average_packet_network_latency    11.754893                      
system.ruby.network.average_packet_queueing_latency     3.518888                      
system.ruby.network.average_packet_vnet_latency |   25.284873                       |    5.008660                       |    8.014799                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    5.967292                       |    6.000005                       |    1.040080                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.119786                      
system.ruby.network.avg_vc_load          |    0.049565     41.38%     41.38% |    0.005720      4.78%     46.15% |    0.005526      4.61%     50.77% |    0.005523      4.61%     55.38% |    0.009346      7.80%     63.18% |    0.001043      0.87%     64.05% |    0.001038      0.87%     64.92% |    0.001038      0.87%     65.78% |    0.030450     25.42%     91.20% |    0.003709      3.10%     94.30% |    0.003414      2.85%     97.15% |    0.003414      2.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.119786                      
system.ruby.network.ext_in_link_utilization    133469156                      
system.ruby.network.ext_out_link_utilization    133469156                      
system.ruby.network.flit_network_latency |  1133162097                       |    69580605                       |   443413869                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   441863375                       |    83352424                       |    48937571                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |    73890238     55.36%     55.36% |    13892059     10.41%     65.77% |    45686859     34.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total    133469156                      
system.ruby.network.flits_received       |    73890238     55.36%     55.36% |    13892059     10.41%     65.77% |    45686859     34.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total    133469156                      
system.ruby.network.int_link_utilization    133831452                      
system.ruby.network.packet_network_latency |   374616789                       |    69580605                       |   228735322                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    88410475                       |    83352424                       |    29682967                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |    14815846     25.88%     25.88% |    13892059     24.27%     50.15% |    28539123     49.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total     57247028                      
system.ruby.network.packets_received     |    14815846     25.88%     25.88% |    13892059     24.27%     50.15% |    28539123     49.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total     57247028                      
system.ruby.network.routers0.buffer_reads     64862582                      
system.ruby.network.routers0.buffer_writes     64862582                      
system.ruby.network.routers0.crossbar_activity     64862582                      
system.ruby.network.routers0.sw_input_arbiter_activity     64941024                      
system.ruby.network.routers0.sw_output_arbiter_activity     64862582                      
system.ruby.network.routers1.buffer_reads     65907380                      
system.ruby.network.routers1.buffer_writes     65907380                      
system.ruby.network.routers1.crossbar_activity     65907380                      
system.ruby.network.routers1.sw_input_arbiter_activity     65979731                      
system.ruby.network.routers1.sw_output_arbiter_activity     65907380                      
system.ruby.network.routers2.buffer_reads     62456406                      
system.ruby.network.routers2.buffer_writes     62456406                      
system.ruby.network.routers2.crossbar_activity     62456406                      
system.ruby.network.routers2.sw_input_arbiter_activity     62526391                      
system.ruby.network.routers2.sw_output_arbiter_activity     62456406                      
system.ruby.network.routers3.buffer_reads     74074240                      
system.ruby.network.routers3.buffer_writes     74074240                      
system.ruby.network.routers3.crossbar_activity     74074240                      
system.ruby.network.routers3.sw_input_arbiter_activity     74145382                      
system.ruby.network.routers3.sw_output_arbiter_activity     74074240                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3335436729                      
system.ruby.outstanding_req_hist_seqr::mean     1.000531                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000368                      
system.ruby.outstanding_req_hist_seqr::stdev     0.023040                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3333665223     99.95%     99.95% |     1771506      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3335436729                      
system.switch_cpus0.Branches                 92140473                       # Number of branches fetched
system.switch_cpus0.committedInsts          443525427                       # Number of instructions committed
system.switch_cpus0.committedOps            819375857                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          124518388                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               365232                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           54399647                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses               268106                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.351827                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          589082320                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                15424                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.648173                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              3345711980                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2168601325.867419                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    459918121                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    308386753                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     81125345                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          1774                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 1774                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         1646                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         1030                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            5504451                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1177110654.132581                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    816512863                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           816512863                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1570047991                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    673096871                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          123793965                       # Number of load instructions
system.switch_cpus0.num_mem_refs            177812314                       # number of memory refs
system.switch_cpus0.num_store_insts          54018349                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      1696488      0.21%      0.21% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        638508451     77.92%     78.13% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          824687      0.10%     78.23% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           604930      0.07%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             61      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            128      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd              66      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu             105      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             132      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc             72      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            12      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            6      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt           12      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            6      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       123793345     15.11%     93.41% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       54017799      6.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead          620      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          550      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         819447470                       # Class of executed instruction
system.switch_cpus1.Branches                 90562639                       # Number of branches fetched
system.switch_cpus1.committedInsts          419993113                       # Number of instructions committed
system.switch_cpus1.committedOps            782346532                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          118018741                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               407500                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           45886474                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses               230199                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.398772                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          555629869                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                13294                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.601228                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              3345712153                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2011535902.001595                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    453382112                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    298191925                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     80935399                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           984                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  984                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          776                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          208                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            4831486                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1334176250.998405                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    778008836                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           778008836                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1477321156                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    644130872                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          117266504                       # Number of load instructions
system.switch_cpus1.num_mem_refs            162826139                       # number of memory refs
system.switch_cpus1.num_store_insts          45559635                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      1208485      0.15%      0.15% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        617009177     78.87%     79.02% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          734836      0.09%     79.11% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           570980      0.07%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             40      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            256      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       117266336     14.99%     94.18% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       45559115      5.82%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          168      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          520      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         782349913                       # Class of executed instruction
system.switch_cpus2.Branches                 91927434                       # Number of branches fetched
system.switch_cpus2.committedInsts          418440061                       # Number of instructions committed
system.switch_cpus2.committedOps            784368527                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          117960776                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               335092                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           44338029                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses               206550                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.409634                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          554151785                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                12939                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.590366                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              3345712152                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1975195070.411272                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    459720606                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    301571577                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     82626178                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses           440                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                  440                       # number of float instructions
system.switch_cpus2.num_fp_register_reads          392                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes           48                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            4645652                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      1370517081.588728                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    780638574                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           780638574                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1477917012                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    646592273                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          117274999                       # Number of load instructions
system.switch_cpus2.num_mem_refs            161320215                       # number of memory refs
system.switch_cpus2.num_store_insts          44045216                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      1096441      0.14%      0.14% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        620818950     79.15%     79.29% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          676995      0.09%     79.37% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           459022      0.06%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              8      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            128      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     79.43% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       117274959     14.95%     94.38% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       44044952      5.62%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead           40      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite          264      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         784371759                       # Class of executed instruction
system.switch_cpus3.Branches                157183103                       # Number of branches fetched
system.switch_cpus3.committedInsts          661929580                       # Number of instructions committed
system.switch_cpus3.committedOps           1283308118                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          200413486                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               592416                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           79318499                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses               252247                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.072828                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          843639342                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                41842                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.927172                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              3345712153                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3102051089.000291                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    675441438                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    415669553                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts    117517593                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          4568                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 4568                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         5880                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2898                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           24721159                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      243661063.999709                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   1277389120                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          1277389120                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2520106545                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1043387466                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          199501617                       # Number of load instructions
system.switch_cpus3.num_mem_refs            278484464                       # number of memory refs
system.switch_cpus3.num_store_insts          78982847                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      3484277      0.27%      0.27% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1000244731     77.94%     78.21% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          642604      0.05%     78.26% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv           454592      0.04%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            172      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            336      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             288      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu             418      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             596      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc            396      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           198      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       199500561     15.55%     93.85% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       78981811      6.15%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1056      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1036      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1283313072                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions         1396                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          697                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 982509055.954089                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 81376073.335999                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          697    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     39472500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    993977500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          697                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 987597535501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 684808812000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99392346784000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          253                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          126                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 966908984.126984                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 121791671.624374                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          126    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     24750000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    994052500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          126                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 959570045001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 121830532000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99983352554500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions         1194                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          596                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 986400880.033557                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 55378448.670595                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          596    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      3444500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    991861000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          596                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1084300719001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 587894924500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99392557488000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions         1358                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          678                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 983708419.616519                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 77232921.457096                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          678    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value     48047500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    994148000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          678                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 1005767951001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 666954308500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99392030872000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1672856076501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1672856076501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1672856076501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1672856076501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2    231047936                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total         231047936                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2     67676800                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total       67676800                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2      3610124                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total            3610124                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2      1057450                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total           1057450                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    138115848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            138115848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     40455841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            40455841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    178571690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           178571690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples   4452271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.004456207500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds        59765                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds        59765                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            8271656                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState            968015                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                    3610124                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                   1057450                       # Number of write requests accepted
system.mem_ctrls2.readBursts                  3610124                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                 1057450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                184606                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                30697                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0           216500                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1           199263                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2           260672                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3           275765                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4           251861                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5           292406                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6           121556                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7           189067                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8           140788                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9           169286                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10          179532                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11          231129                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12          174436                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13          300469                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14          204572                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15          218216                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0            63288                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1            59061                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2            78624                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3           100630                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4            90890                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5            83279                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6            44852                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7            41250                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8            37201                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9            47394                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10           60707                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11           80777                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12           77154                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13           57089                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14           54732                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15           49796                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.04                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     24.86                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                 58022956144                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat               17127590000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat           122251418644                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    16938.45                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               35688.45                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                 1300541                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                 573474                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                37.97                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               55.85                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6              3610124                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6             1057450                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                3132189                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                 275481                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  16893                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    573                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     32                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     31                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     32                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     39                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     86                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     62                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    44                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    20                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     8                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     8                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                 33721                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                 34579                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                 57501                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                 60070                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                 60180                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                 60173                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                 60181                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                 60143                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                 60132                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                 60142                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                 60190                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                 60132                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                 60135                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                 60043                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                 59925                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                 59848                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                 59783                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                 59779                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    76                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples      2578221                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   110.519221                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    89.873513                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   103.145026                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127      1731833     67.17%     67.17% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255       628173     24.36%     91.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383       134040      5.20%     96.74% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511        42393      1.64%     98.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639        18407      0.71%     99.09% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767        10227      0.40%     99.49% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895         5861      0.23%     99.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         3644      0.14%     99.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151         3643      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total      2578221                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples        59765                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     57.315670                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    47.541696                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    45.172574                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-31         13231     22.14%     22.14% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-63        31910     53.39%     75.53% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-95         7782     13.02%     88.55% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-127         2766      4.63%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::128-159         1415      2.37%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::160-191          960      1.61%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::192-223          657      1.10%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::224-255          506      0.85%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::256-287          259      0.43%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::288-319          139      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::320-351           63      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::352-383           40      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::384-415           17      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::416-447           11      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::448-479            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::512-543            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total        59765                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples        59765                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.179352                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.147935                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.035273                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16           25313     42.35%     42.35% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17             593      0.99%     43.35% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18           31824     53.25%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19            1902      3.18%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20             128      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total        59765                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM             219233152                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ               11814784                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten               65710336                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys              231047936                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys            67676800                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                      131.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       39.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   138.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    40.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        1.33                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1672855213000                       # Total gap between requests
system.mem_ctrls2.avgGap                    358399.29                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2    219233152                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2     65710336                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 131053205.998782128096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 39280328.369576096535                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2      3610124                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2      1057450                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2 122251418644                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2 40015247520159                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     33863.50                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  37841266.75                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   42.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.rank1.actEnergy          8391213600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy          4460024415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy        11555575920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy        2426517000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    132053560080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy    481688359290                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    236744133120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      877319383425                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       524.444031                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 610945689361                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  55860220000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 1006050167140                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy         10017327180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy          5324324280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy        12902622600                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy        2932982280                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    132053560080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy    568862423640                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    163334426400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      895427666460                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       535.268801                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 419314284046                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  55860220000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 1197681572455                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3    234546816                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total         234546816                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3     69776064                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total       69776064                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3      3664794                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total            3664794                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3      1090251                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total           1090251                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    140207409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            140207409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     41710739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            41710739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    181918148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           181918148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples   4451259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.004454009500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds        59741                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds        59741                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            8300365                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState            969097                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                    3664794                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                   1090251                       # Number of write requests accepted
system.mem_ctrls3.readBursts                  3664794                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                 1090251                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                241348                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                62438                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0           219084                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1           199202                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2           260729                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3           274522                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4           232771                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5           273166                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6           131763                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7           198057                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8           137558                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9           170277                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10          180028                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11          239571                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12          176835                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13          288885                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14          202612                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15          238386                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0            63354                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1            62181                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2            80429                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3            94159                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4            86751                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5            89736                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6            47306                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7            41701                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8            37004                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9            47649                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10           62318                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11           81618                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12           76355                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13           56602                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14           55726                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15           44905                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.04                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     24.84                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                 59224131545                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat               17117230000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat           123413744045                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    17299.57                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               36049.57                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                 1245954                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                 566028                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                36.39                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               55.07                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6              3664794                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6             1090251                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                3127792                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                 277558                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  17190                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    534                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     32                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     31                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     32                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     42                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     72                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     82                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    49                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     9                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                 34426                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                 35286                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                 57494                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                 59935                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                 60124                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                 60186                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                 60172                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                 60145                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                 60118                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                 60151                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                 60172                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                 60146                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                 60064                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                 59998                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                 59935                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                 59849                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                 59756                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                 59749                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    88                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples      2639255                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   107.939115                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    88.233367                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   100.835861                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127      1815529     68.79%     68.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255       613227     23.23%     92.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383       127561      4.83%     96.86% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511        42137      1.60%     98.45% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639        18052      0.68%     99.14% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767        10099      0.38%     99.52% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895         5595      0.21%     99.73% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         3566      0.14%     99.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151         3489      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total      2639255                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples        59741                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     57.304581                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    47.092393                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    45.903581                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-31         14491     24.26%     24.26% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-63        30459     50.99%     75.24% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-95         7582     12.69%     87.93% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::96-127         3002      5.03%     92.96% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::128-159         1493      2.50%     95.46% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::160-191         1004      1.68%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::192-223          683      1.14%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::224-255          464      0.78%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::256-287          257      0.43%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::288-319          148      0.25%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::320-351           79      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::352-383           40      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::384-415           19      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::416-447           14      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::448-479            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::480-511            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total        59741                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples        59741                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.204165                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.172890                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.032764                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16           24607     41.19%     41.19% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17             591      0.99%     42.18% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18           32415     54.26%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19            2000      3.35%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20             123      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total        59741                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM             219100544                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ               15446272                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten               65778816                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys              234546816                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys            69776064                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                      130.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       39.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   140.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    41.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        1.33                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1672855272500                       # Total gap between requests
system.mem_ctrls3.avgGap                    351806.40                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3    219100544                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3     65778816                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 130973935.581044003367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 39321264.347848199308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3      3664794                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3      1090251                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3 123413744045                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3 40053641071384                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     33675.49                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  36737999.85                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   40.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.rank1.actEnergy          8523632040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy          4530414075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy        11667845280                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy        2412563940                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    132053560080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy    483219862650                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    235454742240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      877862620305                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       524.768767                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 607577703130                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  55860220000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 1009418153371                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy         10320670080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy          5485558650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy        12775559160                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy        2952520740                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    132053560080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy    561989270160                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    169122460800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      894699599670                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       534.833577                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 434423303262                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  55860220000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 1182572553239                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0    236507584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         236507584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0     69105984                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       69105984                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0      3695431                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3695431                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0      1079781                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1079781                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    141379517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            141379517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     41310179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            41310179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    182689696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           182689696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples   4533760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.004451687750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        60453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        60453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8430821                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            980227                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3695431                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1079781                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3695431                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1079781                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                201347                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                40105                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           259135                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           210388                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           257333                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           284727                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           240349                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           279811                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           166205                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           171136                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           148337                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           159737                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          178248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          216903                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          184784                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          290825                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          212503                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          233663                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            62172                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            56631                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            75890                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            98962                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            95636                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            87235                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            45123                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            43889                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            40799                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            47867                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           63159                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           87911                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           76677                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           57361                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           53849                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           46485                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.04                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.87                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 59952570617                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               17470420000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           125466645617                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17158.31                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35908.31                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1292483                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 575285                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                36.99                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               55.33                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3695431                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1079781                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3193754                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 282155                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  17267                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    521                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     31                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     31                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     81                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     75                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    19                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 34636                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 35549                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 58293                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 60726                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 60848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 60866                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 60828                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 60858                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 60866                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 60834                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 60837                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 60830                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 60819                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 60703                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 60639                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 60523                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 60470                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 60458                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    76                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2665955                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   108.838326                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    89.071524                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   100.882463                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127      1798189     67.45%     67.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       656473     24.62%     92.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       127635      4.79%     96.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        42452      1.59%     98.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        18157      0.68%     99.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        10077      0.38%     99.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         5753      0.22%     99.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3558      0.13%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         3661      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2665955                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        60453                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     57.797545                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    47.980444                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    45.495877                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-31         13066     21.61%     21.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-63        32260     53.36%     74.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-95         8224     13.60%     88.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-127         2695      4.46%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-159         1488      2.46%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-191          990      1.64%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-223          707      1.17%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-255          433      0.72%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-287          249      0.41%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-319          170      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-351           73      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-383           51      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-415           23      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::416-447           14      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-479            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        60453                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        60453                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.197592                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.166430                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.030813                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           25013     41.38%     41.38% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             654      1.08%     42.46% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           32743     54.16%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1923      3.18%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             113      0.19%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        60453                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             223621376                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               12886208                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               66537344                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              236507584                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            69105984                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      133.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       39.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   141.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    41.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.36                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1672855767500                       # Total gap between requests
system.mem_ctrls0.avgGap                    350320.73                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0    223621376                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0     66537344                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 133676398.789627924562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 39774697.258578069508                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0      3695431                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0      1079781                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0 125466645617                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0 40042829140483                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     33951.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  37084213.50                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   41.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8468554080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4501124265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        11602500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2474843760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    132053560080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    476571508050                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    241053265920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      876725356155                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       524.088933                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 622193039275                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  55860220000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 994802817226                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         10566414600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5616174960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        13345259760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2952108360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    132053560080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    573278099070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    159615992160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      897427608990                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       536.464327                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 409652180208                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  55860220000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1207343676293                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1    238333632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         238333632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1     69694528                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       69694528                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1      3723963                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3723963                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1      1088977                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1088977                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    142471092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            142471092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     41661999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            41661999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    184133091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           184133091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples   4551386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.004572089500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        60224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        60224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8485906                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            975238                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3723963                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1088977                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3723963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1088977                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                206996                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                54558                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           232965                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           247148                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           280326                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           267788                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           268221                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           288375                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           128487                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           175302                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           138759                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           157411                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          210792                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          230609                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          176960                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          287888                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          204448                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          221488                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            64834                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            55971                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            77714                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           103237                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            94865                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            84307                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            45235                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            40545                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            37627                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            48093                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           63859                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           80486                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           76954                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           56589                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           55132                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           48956                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.04                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.91                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 59766444974                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               17584835000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           125709576224                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16993.75                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35743.75                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1321414                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 579805                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                37.57                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               56.05                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3723963                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1088977                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3216502                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 282521                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  16989                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    570                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     34                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     33                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     68                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     64                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                    13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 33930                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 34743                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 58038                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 60451                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 60637                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 60615                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 60609                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 60617                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 60615                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 60607                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 60614                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 60610                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 60576                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 60472                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 60383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 60298                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 60239                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 60234                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   106                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2650143                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   109.913562                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    89.649806                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   102.117678                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127      1777533     67.07%     67.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       654806     24.71%     91.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       132255      4.99%     96.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        43415      1.64%     98.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        18854      0.71%     99.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        10181      0.38%     99.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5705      0.22%     99.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         3614      0.14%     99.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3780      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2650143                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        60224                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     58.398047                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    48.428213                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    45.629594                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-31         12689     21.07%     21.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-63        32010     53.15%     74.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-95         8144     13.52%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-127         3101      5.15%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-159         1527      2.54%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-191         1038      1.72%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-223          712      1.18%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-255          434      0.72%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-287          256      0.43%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-319          143      0.24%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-351           90      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-383           39      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-415           22      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-447            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-479            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::480-511            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-543            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        60224                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        60224                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.175943                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.144585                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.034192                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           25579     42.47%     42.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             611      1.01%     43.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           32009     53.15%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1913      3.18%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             108      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        60224                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             225085888                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               13247744                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               66201856                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              238333632                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            69694528                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      134.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       39.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   142.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    41.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.36                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1672855637500                       # Total gap between requests
system.mem_ctrls1.avgGap                    347574.59                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1    225085888                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1     66201856                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 134551854.855796635151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 39574149.222968392074                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1      3723963                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1      1088977                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1 125709576224                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1 40135278779432                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     33756.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  36855947.17                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   41.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8477486220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4505879400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        11626454700                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2441373120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    132053560080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    484487630430                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    234386942400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      877979326350                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       524.838531                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 604823914976                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  55860220000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1012171941525                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         10444599060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5551413285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        13484689680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2958215760                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    132053560080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    574388864910                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    158680813440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      897562156215                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       536.544756                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 407179896438                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  55860220000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1209815960063                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  412                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 412                       # Transaction distribution
system.iobus.trans_dist::WriteReq                7378                       # Transaction distribution
system.iobus.trans_dist::WriteResp               7378                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           66                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          908                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         4468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3494                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3482                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   15580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         7204                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         7560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          454                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         7020                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         7556                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         6988                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         7088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         6964                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         7072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    29732                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                43000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101064753131501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             4675923                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             4742870                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              591500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             4949426                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             2661500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             3453500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             2653000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              167499                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             2823000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             4807825                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
ation (%)
system.iobus.respLayer0.occupancy              632206                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             2799500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             4713378                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
encer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         7072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        12920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         7004                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         7081                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    40050                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy             11772500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 99500619541501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             4750941                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             5003259                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              525500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             6650859                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             2651000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             6891000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             8729000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              663711                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             2873000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             4731886                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
tatistics   ----------
