module ring_counter #(
    parameter WIDTH = 4
)(
    input  wire             clk,
    input  wire             rst,
    output reg [WIDTH-1:0]  count
);

always @(posedge clk or posedge rst) begin
    if (rst)
        count <= {{(WIDTH-1){1'b0}}, 1'b1};
    else
        count <= {count[WIDTH-2:0], count[WIDTH-1]};
end

endmodule