{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 20:52:46 2021 " "Info: Processing started: Sun Dec 12 20:52:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seven_Segment.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Seven_Segment.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment " "Info: Found entity 1: Seven_Segment" {  } { { "Seven_Segment.tdf" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Seven_Segment.tdf" 6 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Math_PACK.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file Math_PACK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Math_PACK " "Info: Found design unit 1: Math_PACK" {  } { { "Math_PACK.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Math_PACK.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Math_PACK-body " "Info: Found design unit 2: Math_PACK-body" {  } { { "Math_PACK.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Math_PACK.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-rtl " "Info: Found design unit 1: Timer-rtl" {  } { { "Timer.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Timer.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Info: Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Timer.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main_PLL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Main_PLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_pll-SYN " "Info: Found design unit 1: main_pll-SYN" {  } { { "Main_PLL.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Main_PLL.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Main_PLL " "Info: Found entity 1: Main_PLL" {  } { { "Main_PLL.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Main_PLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clock Timer.vhd(202) " "Error (10349): VHDL Association List error at Timer.vhd(202): formal \"clock\" does not exist" {  } { { "Timer.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Timer.vhd" 202 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "" 0 0}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clockasdfa Timer.vhd(200) " "Error (10346): VHDL error at Timer.vhd(200): formal port or parameter \"clockasdfa\" must have actual or default value" {  } { { "Timer.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Timer.vhd" 200 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 0}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clockasdfa Timer.vhd(46) " "Error (10784): HDL error at Timer.vhd(46): see declaration for object \"clockasdfa\"" {  } { { "Timer.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Timer.vhd" 46 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 0}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "enable Timer.vhd(200) " "Error (10346): VHDL error at Timer.vhd(200): formal port or parameter \"enable\" must have actual or default value" {  } { { "Timer.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Timer.vhd" 200 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 0}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "enable Timer.vhd(47) " "Error (10784): HDL error at Timer.vhd(47): see declaration for object \"enable\"" {  } { { "Timer.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Timer.vhd" 47 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 0}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Number Timer.vhd(200) " "Error (10346): VHDL error at Timer.vhd(200): formal port or parameter \"Number\" must have actual or default value" {  } { { "Timer.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Timer.vhd" 200 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 0}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Number Timer.vhd(48) " "Error (10784): HDL error at Timer.vhd(48): see declaration for object \"Number\"" {  } { { "Timer.vhd" "" { Text "D:/Mosey/Studying/”нивер/ћагистратура/1 семестр/языки описани€ аппаратуры/27.10/Timer/Template/Timer.vhd" 48 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Error: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 12 20:52:46 2021 " "Error: Processing ended: Sun Dec 12 20:52:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
