# CS-552-Pipelined-Microprocessor-Project
A complete functional design of a pipelined microprocessor based on MIPS R2000 written in Verilog.
