;redcode
;assert 1
	SPL 0, -205
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB -1, 0
	SUB @126, @106
	CMP #0, 9
	SUB @126, @106
	JMN 12, #10
	SUB 30, <9
	SUB 12, @10
	JMP 1, @2
	ADD #270, <1
	JMN @-90, 9
	SUB #-90, 9
	SUB #-90, 9
	SUB #0, 9
	SUB 12, @10
	ADD 300, 6
	CMP -1, 0
	CMP #12, @200
	SPL 0, -205
	SUB 12, @10
	JMN <-127, 100
	MOV -16, <-20
	SUB @126, @106
	SPL 0, #310
	SUB 12, @10
	SLT #270, <1
	SLT 20, @12
	SUB -1, 0
	ADD @126, @106
	ADD @126, @106
	ADD #270, <1
	ADD #270, <1
	SUB 31, 100
	CMP 0, 6
	ADD #270, <1
	SPL 0, -205
	SPL 0, #310
	MOV @0, 90
	ADD -81, 100
	JMP 100, 9
	SPL 0, -205
	MOV 230, 0
	JMP 230
	MOV -16, <-20
	SPL 0, -205
	DJN -1, @-20
	DJN -1, @-20
	MOV -16, <-20
	MOV -16, <-20
