{"sha": "b0929aadadaf4cb46d5a7731cca63369f088728a", "node_id": "MDY6Q29tbWl0NzI0NzEyOmIwOTI5YWFkYWRhZjRjYjQ2ZDVhNzczMWNjYTYzMzY5ZjA4ODcyOGE=", "commit": {"author": {"name": "Mark Simulacrum", "email": "mark.simulacrum@gmail.com", "date": "2017-09-07T00:28:03Z"}, "committer": {"name": "GitHub", "email": "noreply@github.com", "date": "2017-09-07T00:28:03Z"}, "message": "Rollup merge of #44351 - lu-zero:master, r=nikomatsakis\n\nMore PowerPC Altivec intrinsics", "tree": {"sha": "4e07703eed8b142ab021b011e13906c7b02bfb5c", "url": "https://api.github.com/repos/rust-lang/rust/git/trees/4e07703eed8b142ab021b011e13906c7b02bfb5c"}, "url": "https://api.github.com/repos/rust-lang/rust/git/commits/b0929aadadaf4cb46d5a7731cca63369f088728a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/rust-lang/rust/commits/b0929aadadaf4cb46d5a7731cca63369f088728a", "html_url": "https://github.com/rust-lang/rust/commit/b0929aadadaf4cb46d5a7731cca63369f088728a", "comments_url": "https://api.github.com/repos/rust-lang/rust/commits/b0929aadadaf4cb46d5a7731cca63369f088728a/comments", "author": {"login": "Mark-Simulacrum", "id": 5047365, "node_id": "MDQ6VXNlcjUwNDczNjU=", "avatar_url": "https://avatars.githubusercontent.com/u/5047365?v=4", "gravatar_id": "", "url": "https://api.github.com/users/Mark-Simulacrum", "html_url": "https://github.com/Mark-Simulacrum", "followers_url": "https://api.github.com/users/Mark-Simulacrum/followers", "following_url": "https://api.github.com/users/Mark-Simulacrum/following{/other_user}", "gists_url": "https://api.github.com/users/Mark-Simulacrum/gists{/gist_id}", "starred_url": "https://api.github.com/users/Mark-Simulacrum/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/Mark-Simulacrum/subscriptions", "organizations_url": "https://api.github.com/users/Mark-Simulacrum/orgs", "repos_url": "https://api.github.com/users/Mark-Simulacrum/repos", "events_url": "https://api.github.com/users/Mark-Simulacrum/events{/privacy}", "received_events_url": "https://api.github.com/users/Mark-Simulacrum/received_events", "type": "User", "site_admin": false}, "committer": {"login": "web-flow", "id": 19864447, "node_id": "MDQ6VXNlcjE5ODY0NDQ3", "avatar_url": "https://avatars.githubusercontent.com/u/19864447?v=4", "gravatar_id": "", "url": "https://api.github.com/users/web-flow", "html_url": "https://github.com/web-flow", "followers_url": "https://api.github.com/users/web-flow/followers", "following_url": "https://api.github.com/users/web-flow/following{/other_user}", "gists_url": "https://api.github.com/users/web-flow/gists{/gist_id}", "starred_url": "https://api.github.com/users/web-flow/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/web-flow/subscriptions", "organizations_url": "https://api.github.com/users/web-flow/orgs", "repos_url": "https://api.github.com/users/web-flow/repos", "events_url": "https://api.github.com/users/web-flow/events{/privacy}", "received_events_url": "https://api.github.com/users/web-flow/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "ae96d68605445947364e392f31bcc17225360e40", "url": "https://api.github.com/repos/rust-lang/rust/commits/ae96d68605445947364e392f31bcc17225360e40", "html_url": "https://github.com/rust-lang/rust/commit/ae96d68605445947364e392f31bcc17225360e40"}, {"sha": "c3041e8b9e2d2a21addb8afd346af293293f1d68", "url": "https://api.github.com/repos/rust-lang/rust/commits/c3041e8b9e2d2a21addb8afd346af293293f1d68", "html_url": "https://github.com/rust-lang/rust/commit/c3041e8b9e2d2a21addb8afd346af293293f1d68"}], "stats": {"total": 123, "additions": 123, "deletions": 0}, "files": [{"sha": "626843818425466a3a2dd6aa2be5207a86b90200", "filename": "src/etc/platform-intrinsics/powerpc.json", "status": "modified", "additions": 63, "deletions": 0, "changes": 63, "blob_url": "https://github.com/rust-lang/rust/blob/b0929aadadaf4cb46d5a7731cca63369f088728a/src%2Fetc%2Fplatform-intrinsics%2Fpowerpc.json", "raw_url": "https://github.com/rust-lang/rust/raw/b0929aadadaf4cb46d5a7731cca63369f088728a/src%2Fetc%2Fplatform-intrinsics%2Fpowerpc.json", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/src%2Fetc%2Fplatform-intrinsics%2Fpowerpc.json?ref=b0929aadadaf4cb46d5a7731cca63369f088728a", "patch": "@@ -156,6 +156,69 @@\n             \"llvm\": \"vupkh{1.kind}{1.data_type_short}\",\n             \"ret\": \"s(16-32)\",\n             \"args\": [\"0N\"]\n+        },\n+        {\n+            \"intrinsic\": \"madds\",\n+            \"width\": [128],\n+            \"llvm\": \"vmhaddshs\",\n+            \"ret\": \"s16\",\n+            \"args\": [\"0\", \"0\", \"0\"]\n+        },\n+        {\n+            \"intrinsic\": \"msumu{1.data_type_short}m\",\n+            \"width\": [128],\n+            \"llvm\": \"vmsumu{1.data_type_short}m\",\n+            \"ret\": \"u32\",\n+            \"args\": [\"u(8-16)\", \"1\", \"u32\"]\n+        },\n+        {\n+            \"intrinsic\": \"msummbm\",\n+            \"width\": [128],\n+            \"llvm\": \"vmsummbm\",\n+            \"ret\": \"s32\",\n+            \"args\": [\"s8\", \"u8\", \"s32\"]\n+        },\n+        {\n+            \"intrinsic\": \"msumshm\",\n+            \"width\": [128],\n+            \"llvm\": \"vmsumshm\",\n+            \"ret\": \"s32\",\n+            \"args\": [\"s16\", \"s16\", \"s32\"]\n+        },\n+        {\n+            \"intrinsic\": \"msum{0.kind}hs\",\n+            \"width\": [128],\n+            \"llvm\": \"vmsum{0.kind}hs\",\n+            \"ret\": \"i32\",\n+            \"args\": [\"0N\", \"0N\", \"0\"]\n+        },\n+        {\n+            \"intrinsic\": \"sum2s\",\n+            \"width\": [128],\n+            \"llvm\": \"vsum2sws\",\n+            \"ret\": \"s32\",\n+            \"args\": [\"0\", \"0\"]\n+        },\n+        {\n+            \"intrinsic\": \"sum4{0.kind}bs\",\n+            \"width\": [128],\n+            \"llvm\": \"vsum4{0.kind}bs\",\n+            \"ret\": \"i32\",\n+            \"args\": [\"0NN\", \"0\"]\n+        },\n+        {\n+            \"intrinsic\": \"sum4shs\",\n+            \"width\": [128],\n+            \"llvm\": \"vsum4shs\",\n+            \"ret\": \"s32\",\n+            \"args\": [\"0N\", \"0\"]\n+        },\n+        {\n+            \"intrinsic\": \"sums\",\n+            \"width\": [128],\n+            \"llvm\": \"vsumsws\",\n+            \"ret\": \"s32\",\n+            \"args\": [\"0\", \"0\"]\n         }\n     ]\n }"}, {"sha": "a9c56309aa8ba9ec1072bd04ef030834321399a0", "filename": "src/librustc_platform_intrinsics/powerpc.rs", "status": "modified", "additions": 60, "deletions": 0, "changes": 60, "blob_url": "https://github.com/rust-lang/rust/blob/b0929aadadaf4cb46d5a7731cca63369f088728a/src%2Flibrustc_platform_intrinsics%2Fpowerpc.rs", "raw_url": "https://github.com/rust-lang/rust/raw/b0929aadadaf4cb46d5a7731cca63369f088728a/src%2Flibrustc_platform_intrinsics%2Fpowerpc.rs", "contents_url": "https://api.github.com/repos/rust-lang/rust/contents/src%2Flibrustc_platform_intrinsics%2Fpowerpc.rs?ref=b0929aadadaf4cb46d5a7731cca63369f088728a", "patch": "@@ -337,6 +337,66 @@ pub fn find(name: &str) -> Option<Intrinsic> {\n             output: &::I32x4,\n             definition: Named(\"llvm.ppc.altivec.vupkhsh\")\n         },\n+        \"_vec_madds\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x8, &::I16x8, &::I16x8]; &INPUTS },\n+            output: &::I16x8,\n+            definition: Named(\"llvm.ppc.altivec.vmhaddshs\")\n+        },\n+        \"_vec_msumubm\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x16, &::U8x16, &::U32x4]; &INPUTS },\n+            output: &::U32x4,\n+            definition: Named(\"llvm.ppc.altivec.vmsumubm\")\n+        },\n+        \"_vec_msumuhm\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 3] = [&::U16x8, &::U16x8, &::U32x4]; &INPUTS },\n+            output: &::U32x4,\n+            definition: Named(\"llvm.ppc.altivec.vmsumuhm\")\n+        },\n+        \"_vec_msummbm\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x16, &::U8x16, &::I32x4]; &INPUTS },\n+            output: &::I32x4,\n+            definition: Named(\"llvm.ppc.altivec.vmsummbm\")\n+        },\n+        \"_vec_msumshm\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x8, &::I16x8, &::I32x4]; &INPUTS },\n+            output: &::I32x4,\n+            definition: Named(\"llvm.ppc.altivec.vmsumshm\")\n+        },\n+        \"_vec_msumshs\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x8, &::I16x8, &::I32x4]; &INPUTS },\n+            output: &::I32x4,\n+            definition: Named(\"llvm.ppc.altivec.vmsumshs\")\n+        },\n+        \"_vec_msumuhs\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 3] = [&::U16x8, &::U16x8, &::U32x4]; &INPUTS },\n+            output: &::U32x4,\n+            definition: Named(\"llvm.ppc.altivec.vmsumuhs\")\n+        },\n+        \"_vec_sum2s\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4, &::I32x4]; &INPUTS },\n+            output: &::I32x4,\n+            definition: Named(\"llvm.ppc.altivec.vsum2sws\")\n+        },\n+        \"_vec_sum4sbs\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16, &::I32x4]; &INPUTS },\n+            output: &::I32x4,\n+            definition: Named(\"llvm.ppc.altivec.vsum4sbs\")\n+        },\n+        \"_vec_sum4ubs\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16, &::U32x4]; &INPUTS },\n+            output: &::U32x4,\n+            definition: Named(\"llvm.ppc.altivec.vsum4ubs\")\n+        },\n+        \"_vec_sum4shs\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8, &::I32x4]; &INPUTS },\n+            output: &::I32x4,\n+            definition: Named(\"llvm.ppc.altivec.vsum4shs\")\n+        },\n+        \"_vec_sums\" => Intrinsic {\n+            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4, &::I32x4]; &INPUTS },\n+            output: &::I32x4,\n+            definition: Named(\"llvm.ppc.altivec.vsumsws\")\n+        },\n         _ => return None,\n     })\n }"}]}