-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_dstgx_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_dstgx_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    p_dstgx_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    p_dstgx_data_empty_n : IN STD_LOGIC;
    p_dstgx_data_read : OUT STD_LOGIC;
    ldata_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    ldata_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    ldata_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    ldata_full_n : IN STD_LOGIC;
    ldata_write : OUT STD_LOGIC;
    bound : IN STD_LOGIC_VECTOR (31 downto 0);
    empty : IN STD_LOGIC_VECTOR (15 downto 0);
    sub : IN STD_LOGIC_VECTOR (31 downto 0);
    last_blk_width_load : IN STD_LOGIC_VECTOR (3 downto 0);
    cols_bound_per_npc_load : IN STD_LOGIC_VECTOR (31 downto 0);
    localbuffer_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    localbuffer_out_ap_vld : OUT STD_LOGIC;
    filled_out : OUT STD_LOGIC_VECTOR (3 downto 0);
    filled_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln1301_reg_437 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1315_reg_446 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op43_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal icmp_ln1301_reg_437_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1324_reg_466 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1324_reg_466_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op65_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1301_fu_193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_dstgx_data_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ldata_blk_n : STD_LOGIC;
    signal val_1_reg_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1301_reg_437_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bLast_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bLast_reg_441 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1315_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal filled_1_reg_450 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1320_2_fu_264_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1320_2_reg_461 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln1324_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1320_fu_301_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1320_reg_470 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1332_fu_307_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln1332_reg_475 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_13_reg_480 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1332_1_fu_324_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1332_1_reg_485 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal ap_phi_mux_conv3_i12_i_i933_pn_phi_fu_152_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln1333_fu_280_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter2_conv3_i12_i_i933_pn_reg_149 : STD_LOGIC_VECTOR (3 downto 0);
    signal xf_bits_per_clock_fu_253_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter0_val_1_reg_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_val_1_reg_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_val_1_reg_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_val_1_reg_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal filled_fu_76 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal filled_next_fu_287_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal localbuffer_fu_80 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal localbuffer_2_fu_361_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal localbuffer_1_fu_333_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_fu_84 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln1306_fu_234_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal indvar_flatten_fu_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln1301_fu_198_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln1306_fu_207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1294_fu_212_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1306_fu_220_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1313_fu_260_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln1324_fu_268_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal filled_1cast_fu_298_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1332_fu_312_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1332_fu_342_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1332_fu_339_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1332cast_fu_351_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1332_fu_345_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln1332_fu_355_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_195 : BOOLEAN;
    signal ap_condition_393 : BOOLEAN;
    signal ap_condition_396 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component sobel_resize_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component sobel_resize_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_val_1_reg_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_195)) then
                if (((icmp_ln1301_fu_193_p2 = ap_const_lv1_0) and (icmp_ln1315_fu_229_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_val_1_reg_158 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_val_1_reg_158 <= ap_phi_reg_pp0_iter1_val_1_reg_158;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_val_1_reg_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln1315_reg_446 = ap_const_lv1_1) and (icmp_ln1301_reg_437 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_val_1_reg_158 <= p_dstgx_data_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_val_1_reg_158 <= ap_phi_reg_pp0_iter2_val_1_reg_158;
                end if;
            end if; 
        end if;
    end process;

    filled_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    filled_fu_76 <= ap_const_lv4_0;
                elsif (((icmp_ln1301_reg_437 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    filled_fu_76 <= filled_next_fu_287_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_88 <= ap_const_lv32_0;
                elsif (((icmp_ln1301_fu_193_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_88 <= add_ln1301_fu_198_p2;
                end if;
            end if; 
        end if;
    end process;

    j_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_84 <= ap_const_lv16_0;
                elsif (((icmp_ln1301_fu_193_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    j_fu_84 <= add_ln1306_fu_234_p2;
                end if;
            end if; 
        end if;
    end process;

    localbuffer_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    localbuffer_fu_80 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_396)) then 
                    localbuffer_fu_80 <= localbuffer_1_fu_333_p2;
                elsif ((ap_const_boolean_1 = ap_condition_393)) then 
                    localbuffer_fu_80 <= localbuffer_2_fu_361_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                bLast_reg_441 <= bLast_fu_224_p2;
                icmp_ln1301_reg_437 <= icmp_ln1301_fu_193_p2;
                icmp_ln1315_reg_446 <= icmp_ln1315_fu_229_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                icmp_ln1301_reg_437_pp0_iter2_reg <= icmp_ln1301_reg_437;
                icmp_ln1301_reg_437_pp0_iter3_reg <= icmp_ln1301_reg_437_pp0_iter2_reg;
                icmp_ln1324_reg_466 <= icmp_ln1324_fu_274_p2;
                icmp_ln1324_reg_466_pp0_iter3_reg <= icmp_ln1324_reg_466;
                shl_ln1320_reg_470 <= shl_ln1320_fu_301_p2;
                sub_ln1332_1_reg_485 <= sub_ln1332_1_fu_324_p2;
                sub_ln1332_reg_475 <= sub_ln1332_fu_307_p2;
                tmp_13_reg_480 <= sub_ln1332_fu_307_p2(4 downto 4);
                    zext_ln1320_2_reg_461(3 downto 0) <= zext_ln1320_2_fu_264_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_val_1_reg_158 <= ap_phi_reg_pp0_iter0_val_1_reg_158;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                filled_1_reg_450 <= filled_fu_76;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                val_1_reg_158 <= ap_phi_reg_pp0_iter3_val_1_reg_158;
            end if;
        end if;
    end process;
    zext_ln1320_2_reg_461(4) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1301_fu_198_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_88) + unsigned(ap_const_lv32_1));
    add_ln1306_fu_234_p2 <= std_logic_vector(unsigned(select_ln1294_fu_212_p3) + unsigned(ap_const_lv16_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_block_state3_pp0_stage0_iter2, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_block_state3_pp0_stage0_iter2, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_block_state3_pp0_stage0_iter2, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(p_dstgx_data_empty_n, ap_predicate_op43_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op43_read_state3 = ap_const_boolean_1) and (p_dstgx_data_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(ldata_full_n, ap_predicate_op65_write_state5)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((ap_predicate_op65_write_state5 = ap_const_boolean_1) and (ldata_full_n = ap_const_logic_0));
    end process;


    ap_condition_195_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_195 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_393_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln1301_reg_437_pp0_iter3_reg, icmp_ln1324_reg_466_pp0_iter3_reg)
    begin
                ap_condition_393 <= ((icmp_ln1324_reg_466_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1301_reg_437_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_condition_396_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln1301_reg_437_pp0_iter3_reg, icmp_ln1324_reg_466_pp0_iter3_reg)
    begin
                ap_condition_396 <= ((icmp_ln1324_reg_466_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln1301_reg_437_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln1301_fu_193_p2)
    begin
        if (((icmp_ln1301_fu_193_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln1301_reg_437, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln1301_reg_437 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_phi_mux_conv3_i12_i_i933_pn_phi_fu_152_p4_assign_proc : process(icmp_ln1301_reg_437, icmp_ln1324_fu_274_p2, xor_ln1333_fu_280_p2, ap_phi_reg_pp0_iter2_conv3_i12_i_i933_pn_reg_149, xf_bits_per_clock_fu_253_p3)
    begin
        if ((icmp_ln1301_reg_437 = ap_const_lv1_0)) then
            if ((icmp_ln1324_fu_274_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_conv3_i12_i_i933_pn_phi_fu_152_p4 <= xf_bits_per_clock_fu_253_p3;
            elsif ((icmp_ln1324_fu_274_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_conv3_i12_i_i933_pn_phi_fu_152_p4 <= xor_ln1333_fu_280_p2;
            else 
                ap_phi_mux_conv3_i12_i_i933_pn_phi_fu_152_p4 <= ap_phi_reg_pp0_iter2_conv3_i12_i_i933_pn_reg_149;
            end if;
        else 
            ap_phi_mux_conv3_i12_i_i933_pn_phi_fu_152_p4 <= ap_phi_reg_pp0_iter2_conv3_i12_i_i933_pn_reg_149;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_val_1_reg_158 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_conv3_i12_i_i933_pn_reg_149 <= "XXXX";

    ap_predicate_op43_read_state3_assign_proc : process(icmp_ln1301_reg_437, icmp_ln1315_reg_446)
    begin
                ap_predicate_op43_read_state3 <= ((icmp_ln1315_reg_446 = ap_const_lv1_1) and (icmp_ln1301_reg_437 = ap_const_lv1_0));
    end process;


    ap_predicate_op65_write_state5_assign_proc : process(icmp_ln1301_reg_437_pp0_iter3_reg, icmp_ln1324_reg_466_pp0_iter3_reg)
    begin
                ap_predicate_op65_write_state5 <= ((icmp_ln1324_reg_466_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1301_reg_437_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bLast_fu_224_p2 <= "1" when (sub = zext_ln1306_fu_220_p1) else "0";
    filled_1cast_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(filled_1_reg_450),8));
    filled_next_fu_287_p2 <= std_logic_vector(unsigned(ap_phi_mux_conv3_i12_i_i933_pn_phi_fu_152_p4) + unsigned(filled_fu_76));
    filled_out <= filled_1_reg_450;

    filled_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1301_reg_437_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1301_reg_437_pp0_iter2_reg = ap_const_lv1_1))) then 
            filled_out_ap_vld <= ap_const_logic_1;
        else 
            filled_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1301_fu_193_p2 <= "1" when (indvar_flatten_fu_88 = bound) else "0";
    icmp_ln1306_fu_207_p2 <= "1" when (j_fu_84 = empty) else "0";
    icmp_ln1315_fu_229_p2 <= "1" when (signed(zext_ln1306_fu_220_p1) < signed(cols_bound_per_npc_load)) else "0";
    icmp_ln1324_fu_274_p2 <= "1" when (signed(sub_ln1324_fu_268_p2) > signed(zext_ln1320_2_fu_264_p1)) else "0";

    ldata_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, ldata_full_n, ap_predicate_op65_write_state5, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op65_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ldata_blk_n <= ldata_full_n;
        else 
            ldata_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ldata_din <= (shl_ln1320_reg_470 or localbuffer_fu_80);

    ldata_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op65_write_state5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op65_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ldata_write <= ap_const_logic_1;
        else 
            ldata_write <= ap_const_logic_0;
        end if; 
    end process;

    localbuffer_1_fu_333_p2 <= (shl_ln1320_reg_470 or localbuffer_fu_80);
    localbuffer_2_fu_361_p3 <= 
        shl_ln1332_fu_345_p2 when (tmp_13_reg_480(0) = '1') else 
        lshr_ln1332_fu_355_p2;
    localbuffer_out <= localbuffer_fu_80;

    localbuffer_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1301_reg_437_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1301_reg_437_pp0_iter2_reg = ap_const_lv1_1))) then 
            localbuffer_out_ap_vld <= ap_const_logic_1;
        else 
            localbuffer_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln1332_fu_355_p2 <= std_logic_vector(shift_right(unsigned(val_1_reg_158),to_integer(unsigned('0' & sext_ln1332cast_fu_351_p1(8-1 downto 0)))));

    p_dstgx_data_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, p_dstgx_data_empty_n, ap_predicate_op43_read_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op43_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dstgx_data_blk_n <= p_dstgx_data_empty_n;
        else 
            p_dstgx_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_dstgx_data_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op43_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op43_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dstgx_data_read <= ap_const_logic_1;
        else 
            p_dstgx_data_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1294_fu_212_p3 <= 
        ap_const_lv16_0 when (icmp_ln1306_fu_207_p2(0) = '1') else 
        j_fu_84;
        sext_ln1332_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1332_reg_475),32));

    sext_ln1332cast_fu_351_p1 <= sext_ln1332_fu_339_p1(8 - 1 downto 0);
    shl_ln1320_fu_301_p2 <= std_logic_vector(shift_left(unsigned(ap_phi_reg_pp0_iter3_val_1_reg_158),to_integer(unsigned('0' & filled_1cast_fu_298_p1(8-1 downto 0)))));
    shl_ln1332_fu_345_p2 <= std_logic_vector(shift_left(unsigned(val_1_reg_158),to_integer(unsigned('0' & zext_ln1332_fu_342_p1(8-1 downto 0)))));
    sub_ln1324_fu_268_p2 <= std_logic_vector(unsigned(ap_const_lv5_8) - unsigned(zext_ln1313_fu_260_p1));
    sub_ln1332_1_fu_324_p2 <= std_logic_vector(unsigned(ap_const_lv3_0) - unsigned(trunc_ln1332_fu_312_p1));
    sub_ln1332_fu_307_p2 <= std_logic_vector(unsigned(ap_const_lv5_8) - unsigned(zext_ln1320_2_reg_461));
    trunc_ln1332_fu_312_p1 <= sub_ln1332_fu_307_p2(3 - 1 downto 0);
    xf_bits_per_clock_fu_253_p3 <= 
        last_blk_width_load when (bLast_reg_441(0) = '1') else 
        ap_const_lv4_8;
    xor_ln1333_fu_280_p2 <= (xf_bits_per_clock_fu_253_p3 xor ap_const_lv4_8);
    zext_ln1306_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1294_fu_212_p3),32));
    zext_ln1313_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xf_bits_per_clock_fu_253_p3),5));
    zext_ln1320_2_fu_264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(filled_fu_76),5));
    zext_ln1332_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1332_1_reg_485),8));
end behav;
