INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'rom_8x20_5k'...
WARNING:sim - A core named 'rom_8x20_5k' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'rom_8x20_5k'...
Delivering associated files for 'rom_8x20_5k'...
Delivering EJava files for 'rom_8x20_5k'...
Generating implementation netlist for 'rom_8x20_5k'...
INFO:sim - Pre-processing HDL files for 'rom_8x20_5k'...
Running synthesis for 'rom_8x20_5k'
Running ngcbuild...
Writing VEO instantiation template for 'rom_8x20_5k'...
Writing Verilog behavioral simulation model for 'rom_8x20_5k'...
WARNING:sim - Overwriting existing file
   /media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit-4/ise/rtl/
   verilog/coregen/tmp/_cg/rom_8x20_5k/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
/media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit-4/ise/rtl/ver
ilog/coregen/tmp/_cg/rom_8x20_5k
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'rom_8x20_5k'...
Generating metadata file...
Generating ISE project file for 'rom_8x20_5k'...
Generating ISE project...
XCO file found: rom_8x20_5k.xco
XMDF file found: rom_8x20_5k_xmdf.tcl
Adding
/media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit-4/ise/rtl/ver
ilog/coregen/tmp/_cg/rom_8x20_5k.asy -view all -origin_type imported
Adding
/media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit-4/ise/rtl/ver
ilog/coregen/tmp/_cg/rom_8x20_5k.ngc -view all -origin_type created
Checking file
"/media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit-4/ise/rtl/ve
rilog/coregen/tmp/_cg/rom_8x20_5k.ngc" for project device match ...
File
"/media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit-4/ise/rtl/ve
rilog/coregen/tmp/_cg/rom_8x20_5k.ngc" device information matches project
device.
Adding
/media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit-4/ise/rtl/ver
ilog/coregen/tmp/_cg/rom_8x20_5k.sym -view all -origin_type imported
Adding
/media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit-4/ise/rtl/ver
ilog/coregen/tmp/_cg/rom_8x20_5k.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit-4/ise/rtl
   /verilog/coregen/tmp/_cg/rom_8x20_5k.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit-4/ise/rtl/ver
ilog/coregen/tmp/_cg/rom_8x20_5k.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/rom_8x20_5k"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'rom_8x20_5k'.
