#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 13 15:44:36 2020
# Process ID: 10438
# Current directory: /home/gsaied/Desktop/old_rtl/new_fire6_expand3
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/new_fire6_expand3/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/new_fire6_expand3/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire6_expand3 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10454 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1426.996 ; gain = 28.000 ; free physical = 707 ; free virtual = 3951
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire6_expand3' [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/fire6_expand3.sv:2]
	Parameter WOUT bound to: 16 - type: integer 
	Parameter DSP_NO bound to: 256 - type: integer 
	Parameter W_IN bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 64 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/fire6_expand3.sv:167]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire6_expand3' [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/biasing_fire6_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire6_expand3' (2#1) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/biasing_fire6_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire6_expand3' [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:14]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:17]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:20]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:26]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:29]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:32]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:35]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:38]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:41]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:44]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:47]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:50]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:53]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:56]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:59]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:62]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:65]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:68]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:71]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:74]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:77]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:80]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:83]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:86]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:89]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:92]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:95]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:98]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:101]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:104]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:107]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:110]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:113]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:116]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:119]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:122]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:125]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:128]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:131]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:134]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:137]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:140]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:143]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:146]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:149]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:152]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:155]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:158]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:161]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:164]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:167]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:170]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:173]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:176]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:179]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:182]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:185]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:188]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:191]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:194]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:197]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:200]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:203]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:206]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:209]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:212]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:215]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:218]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:221]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:224]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:227]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:230]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:233]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:236]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:239]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:242]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:245]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:248]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:251]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:254]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:257]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:260]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:263]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:266]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:269]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:272]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:275]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:278]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:281]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:284]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:287]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:290]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:293]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:296]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:299]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:302]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:305]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:308]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:398]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:399]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:400]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:401]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:402]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:403]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:404]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:405]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:406]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:407]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:408]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:409]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:410]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:411]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:412]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:413]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:414]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:415]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:416]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:417]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:418]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:419]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:420]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:421]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:422]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:423]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:424]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:425]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:426]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:427]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:428]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:429]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:430]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:431]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:432]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:433]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:434]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:435]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:436]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:437]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:438]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:439]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:440]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:441]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:442]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:443]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:444]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:445]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:446]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:447]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_102.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:448]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_104.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:449]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_106.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:450]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_108.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:451]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_110.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:452]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_112.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:453]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_114.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:454]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_116.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:455]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_118.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:456]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_120.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:457]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_122.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:458]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_124.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:459]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_126.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:460]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_128.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:461]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_130.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:462]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_132.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:463]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_134.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:464]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_136.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:465]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_138.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:466]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_140.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:467]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_142.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:468]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_144.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:469]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_146.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:470]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_148.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:471]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_150.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:472]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_152.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:473]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_154.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:474]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_156.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:475]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_158.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:476]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_160.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:477]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_162.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:478]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_164.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:479]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_166.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:480]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_168.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:481]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_170.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:482]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_172.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:483]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_174.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:484]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_176.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:485]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_178.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:486]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_180.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:487]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_182.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:488]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_184.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:489]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_186.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:490]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_188.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:491]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_190.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:492]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_192.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:493]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_194.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:494]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_196.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:495]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_198.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:496]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand3_200.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:497]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire6_expand3' (3#1) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom_fire6_expand3.sv:1]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire6_expand3' [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom2_fire6_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 6 - type: integer 
	Parameter NUM bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire6_expand3' (4#1) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/rom2_fire6_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire6_expand3' (5#1) [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/fire6_expand3.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1682.746 ; gain = 283.750 ; free physical = 545 ; free virtual = 3802
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1682.746 ; gain = 283.750 ; free physical = 624 ; free virtual = 3880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1682.746 ; gain = 283.750 ; free physical = 624 ; free virtual = 3880
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2195.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 3035
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2199.973 ; gain = 0.000 ; free physical = 124 ; free virtual = 3030
Constraint Validation Runtime : Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2199.973 ; gain = 4.000 ; free physical = 124 ; free virtual = 3030
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2199.973 ; gain = 800.977 ; free physical = 285 ; free virtual = 3161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2199.973 ; gain = 800.977 ; free physical = 285 ; free virtual = 3161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2199.973 ; gain = 800.977 ; free physical = 281 ; free virtual = 3160
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2259.082 ; gain = 860.086 ; free physical = 347 ; free virtual = 3030
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |fire6_expand3__GB0 |           1|     14344|
|2     |fire6_expand3__GB1 |           1|      3873|
|3     |fire6_expand3__GB2 |           1|      5632|
|4     |fire6_expand3__GB3 |           1|     18388|
|5     |fire6_expand3__GB4 |           1|     11752|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 256   
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 256   
	               16 Bit    Registers := 1025  
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 256   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 256   
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire6_expand3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 256   
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 769   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 256   
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__144 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__145 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__146 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__147 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__148 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__149 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__150 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__151 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__152 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__153 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__154 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__155 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__156 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__157 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__158 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__159 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__160 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__161 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__162 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__163 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__164 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__165 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__166 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__167 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__168 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__169 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__170 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__171 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__172 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__173 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__174 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__175 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__176 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__177 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__178 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__179 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__180 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__181 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__182 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__183 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__184 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__185 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__186 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__187 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__188 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__189 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__190 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__191 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__192 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__193 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__194 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__195 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__196 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__197 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__198 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__199 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__200 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__201 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__202 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__203 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__204 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__205 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__206 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__207 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__208 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__209 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__210 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__211 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rom_fire6_expand3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 256   
+---ROMs : 
	                              ROMs := 256   
Module mac__212 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__213 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__214 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__215 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__216 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__217 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__218 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__219 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__220 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__221 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__222 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__223 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__224 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__225 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__226 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__227 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__228 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__229 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__230 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__231 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__232 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__233 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__234 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__235 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__236 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__237 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__238 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__239 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__240 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__241 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__242 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__243 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__244 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__245 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__246 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__247 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__248 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__249 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__250 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__251 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__252 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__253 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__254 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__255 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[143].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[143] is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: register genblk1[143].mac_i/mul_out_reg is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed0 is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[142].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[142].mac_i/mul_out_reg is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed0 is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[144].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[144] is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: register genblk1[144].mac_i/mul_out_reg is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed0 is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[199].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[199].mac_i/mul_out_reg is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed0 is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[141].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[141] is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: register genblk1[141].mac_i/mul_out_reg is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed0 is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[145].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[145].mac_i/mul_out_reg is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed0 is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[140].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[140] is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: register genblk1[140].mac_i/mul_out_reg is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed0 is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[139].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[139].mac_i/mul_out_reg is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed0 is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[138].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[138].mac_i/mul_out_reg is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed0 is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[146].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[146] is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: register genblk1[146].mac_i/mul_out_reg is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed0 is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[137].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[137] is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: register genblk1[137].mac_i/mul_out_reg is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed0 is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[147].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[147] is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: register genblk1[147].mac_i/mul_out_reg is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed0 is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[136].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[136].mac_i/mul_out_reg is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed0 is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[198].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[198].mac_i/mul_out_reg is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed0 is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[148].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[148].mac_i/mul_out_reg is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed0 is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[135].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[135] is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: register genblk1[135].mac_i/mul_out_reg is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed0 is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[134].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[134].mac_i/mul_out_reg is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed0 is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[149].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[149].mac_i/mul_out_reg is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed0 is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[133].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[133] is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: register genblk1[133].mac_i/mul_out_reg is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed0 is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[131].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[131].mac_i/mul_out_reg is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed0 is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[200].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[200].mac_i/mul_out_reg is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed0 is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[129].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[129].mac_i/mul_out_reg is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed0 is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[150].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[150] is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: register genblk1[150].mac_i/mul_out_reg is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed0 is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[128].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[128].mac_i/mul_out_reg is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed0 is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[201].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[201].mac_i/mul_out_reg is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed0 is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[197].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[197].mac_i/mul_out_reg is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed0 is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[202].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[202].mac_i/mul_out_reg is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed0 is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[195].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[195].mac_i/mul_out_reg is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed0 is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[194].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[194].mac_i/mul_out_reg is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed0 is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[69] is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[210].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[210].mac_i/mul_out_reg is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed0 is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[151].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[151] is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: register genblk1[151].mac_i/mul_out_reg is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed0 is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[192].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[192].mac_i/mul_out_reg is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed0 is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[152].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[152] is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: register genblk1[152].mac_i/mul_out_reg is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed0 is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[190].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[190].mac_i/mul_out_reg is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed0 is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[161].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[161].mac_i/mul_out_reg is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed0 is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[221].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[221].mac_i/mul_out_reg is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed0 is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[253].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[253].mac_i/mul_out_reg is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed0 is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[164].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[164].mac_i/mul_out_reg is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed0 is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[188].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[188].mac_i/mul_out_reg is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed0 is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[245].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[245].mac_i/mul_out_reg is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed0 is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[170].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[170].mac_i/mul_out_reg is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed0 is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[171].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[171].mac_i/mul_out_reg is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed0 is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[172].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[172].mac_i/mul_out_reg is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed0 is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[99] is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[173].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[173].mac_i/mul_out_reg is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed0 is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[238].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[238].mac_i/mul_out_reg is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed0 is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[176].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[176] is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: register genblk1[176].mac_i/mul_out_reg is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed0 is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[177].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[177] is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: register genblk1[177].mac_i/mul_out_reg is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed0 is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[178].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[178] is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: register genblk1[178].mac_i/mul_out_reg is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed0 is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[179].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[179] is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: register genblk1[179].mac_i/mul_out_reg is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed0 is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[235].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[235].mac_i/mul_out_reg is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed0 is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[89] is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[180].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[180].mac_i/mul_out_reg is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed0 is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[88] is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[181].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[181] is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: register genblk1[181].mac_i/mul_out_reg is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed0 is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[182].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[182].mac_i/mul_out_reg is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed0 is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[183].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[183].mac_i/mul_out_reg is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed0 is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[184].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[184].mac_i/mul_out_reg is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed0 is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[185].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[185].mac_i/mul_out_reg is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed0 is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[186].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[186].mac_i/mul_out_reg is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed0 is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[187].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[187].mac_i/mul_out_reg is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed0 is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[175].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[175] is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: register genblk1[175].mac_i/mul_out_reg is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed0 is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[174].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[174] is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: register genblk1[174].mac_i/mul_out_reg is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed0 is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[168].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[168] is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: register genblk1[168].mac_i/mul_out_reg is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed0 is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[167].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[167] is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: register genblk1[167].mac_i/mul_out_reg is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed0 is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[166].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[166] is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: register genblk1[166].mac_i/mul_out_reg is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed0 is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[165].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[165] is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: register genblk1[165].mac_i/mul_out_reg is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed0 is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[112] is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[113] is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[162].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[162] is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: register genblk1[162].mac_i/mul_out_reg is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed0 is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[160].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[160] is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: register genblk1[160].mac_i/mul_out_reg is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed0 is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[159].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[159] is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: register genblk1[159].mac_i/mul_out_reg is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed0 is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[158].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[158] is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: register genblk1[158].mac_i/mul_out_reg is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed0 is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[157].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[157] is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: register genblk1[157].mac_i/mul_out_reg is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed0 is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[156].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[156] is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: register genblk1[156].mac_i/mul_out_reg is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed0 is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[155].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[155] is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: register genblk1[155].mac_i/mul_out_reg is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed0 is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[154].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[154] is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: register genblk1[154].mac_i/mul_out_reg is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed0 is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[153].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[153] is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: register genblk1[153].mac_i/mul_out_reg is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed0 is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[169].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[169] is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: register genblk1[169].mac_i/mul_out_reg is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed0 is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[130].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[130].mac_i/mul_out_reg is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed0 is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[132].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[132].mac_i/mul_out_reg is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed0 is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[215].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[215] is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: register genblk1[215].mac_i/mul_out_reg is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed0 is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[217].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[217] is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: register genblk1[217].mac_i/mul_out_reg is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed0 is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[229].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[229] is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: register genblk1[229].mac_i/mul_out_reg is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed0 is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[230].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[230] is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: register genblk1[230].mac_i/mul_out_reg is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed0 is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[237].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[237] is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: register genblk1[237].mac_i/mul_out_reg is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed0 is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[241].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[241] is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: register genblk1[241].mac_i/mul_out_reg is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed0 is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[163].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[163] is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: register genblk1[163].mac_i/mul_out_reg is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed0 is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[255].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[255] is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: register genblk1[255].mac_i/mul_out_reg is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed0 is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[254].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[254] is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: register genblk1[254].mac_i/mul_out_reg is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed0 is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[252].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[252] is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: register genblk1[252].mac_i/mul_out_reg is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed0 is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[251].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[251] is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: register genblk1[251].mac_i/mul_out_reg is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed0 is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[250].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[250] is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: register genblk1[250].mac_i/mul_out_reg is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed0 is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[249].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[249] is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: register genblk1[249].mac_i/mul_out_reg is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed0 is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[248].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[248] is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: register genblk1[248].mac_i/mul_out_reg is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed0 is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[247].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[247] is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: register genblk1[247].mac_i/mul_out_reg is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed0 is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[246].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[246] is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: register genblk1[246].mac_i/mul_out_reg is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed0 is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[244].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[244] is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: register genblk1[244].mac_i/mul_out_reg is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed0 is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[243].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[243] is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: register genblk1[243].mac_i/mul_out_reg is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed0 is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[242].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[242] is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: register genblk1[242].mac_i/mul_out_reg is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed0 is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[240].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[240] is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: register genblk1[240].mac_i/mul_out_reg is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed0 is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[239].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[239] is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: register genblk1[239].mac_i/mul_out_reg is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed0 is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[236].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[236] is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: register genblk1[236].mac_i/mul_out_reg is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed0 is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[234].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[234] is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: register genblk1[234].mac_i/mul_out_reg is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed0 is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[233].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[233] is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: register genblk1[233].mac_i/mul_out_reg is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed0 is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[232].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[232] is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: register genblk1[232].mac_i/mul_out_reg is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed0 is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[231].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[231] is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: register genblk1[231].mac_i/mul_out_reg is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed0 is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[228].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[228] is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: register genblk1[228].mac_i/mul_out_reg is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed0 is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[227].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[227] is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: register genblk1[227].mac_i/mul_out_reg is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed0 is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[226].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[226] is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: register genblk1[226].mac_i/mul_out_reg is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed0 is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[225].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[225] is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: register genblk1[225].mac_i/mul_out_reg is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed0 is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[224].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[224] is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: register genblk1[224].mac_i/mul_out_reg is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed0 is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[223].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[223] is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: register genblk1[223].mac_i/mul_out_reg is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed0 is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[222].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[222] is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: register genblk1[222].mac_i/mul_out_reg is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed0 is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[220].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[220] is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: register genblk1[220].mac_i/mul_out_reg is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed0 is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[219].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[219] is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: register genblk1[219].mac_i/mul_out_reg is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed0 is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[218].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[218] is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: register genblk1[218].mac_i/mul_out_reg is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed0 is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[216].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[216] is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: register genblk1[216].mac_i/mul_out_reg is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed0 is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[214].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[214] is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: register genblk1[214].mac_i/mul_out_reg is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed0 is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[213].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[213] is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: register genblk1[213].mac_i/mul_out_reg is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed0 is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[212].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[212] is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: register genblk1[212].mac_i/mul_out_reg is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed0 is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[211].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[211] is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: register genblk1[211].mac_i/mul_out_reg is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed0 is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[209].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[209] is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: register genblk1[209].mac_i/mul_out_reg is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed0 is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[208].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[208] is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: register genblk1[208].mac_i/mul_out_reg is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed0 is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[207].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[207] is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: register genblk1[207].mac_i/mul_out_reg is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed0 is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[206].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[206] is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: register genblk1[206].mac_i/mul_out_reg is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed0 is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[205].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[205] is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: register genblk1[205].mac_i/mul_out_reg is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed0 is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[204].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[204] is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: register genblk1[204].mac_i/mul_out_reg is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed0 is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[203].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[203] is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: register genblk1[203].mac_i/mul_out_reg is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed0 is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[196].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[196] is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: register genblk1[196].mac_i/mul_out_reg is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed0 is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[193].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[193] is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: register genblk1[193].mac_i/mul_out_reg is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed0 is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[191].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[191] is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: register genblk1[191].mac_i/mul_out_reg is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed0 is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[189].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_final_reg_reg[189] is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: register genblk1[189].mac_i/mul_out_reg is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed0 is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:21 . Memory (MB): peak = 2435.199 ; gain = 1036.203 ; free physical = 506 ; free virtual = 3219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------------+---------------+----------------+
|Module Name        | RTL Object       | Depth x Width | Implemented As | 
+-------------------+------------------+---------------+----------------+
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom2_fire6_expand3 | p_0_out          | 64x16         | LUT            | 
|rom_fire6_expand3  | rom_out_reg[0]   | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[1]   | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[2]   | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[3]   | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[4]   | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[5]   | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[6]   | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[7]   | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[8]   | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[9]   | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[10]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[11]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[12]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[13]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[14]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[15]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[16]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[17]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[18]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[19]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[20]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[21]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[22]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[23]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[24]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[25]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[26]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[27]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[28]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[29]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[30]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[31]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[32]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[33]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[34]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[35]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[36]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[37]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[38]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[39]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[40]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[41]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[42]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[43]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[44]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[45]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[46]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[47]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[48]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[49]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[50]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[51]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[52]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[53]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[54]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[55]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[56]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[57]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[58]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[59]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[60]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[61]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[62]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[63]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[64]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[65]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[66]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[67]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[68]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[69]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[70]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[71]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[72]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[73]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[74]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[75]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[76]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[77]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[78]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[79]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[80]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[81]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[82]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[83]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[84]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[85]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[86]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[87]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[88]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[89]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[90]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[91]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[92]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[93]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[94]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[95]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[96]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[97]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[98]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[99]  | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[100] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[101] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[102] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[103] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[104] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[105] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[106] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[107] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[108] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[109] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[110] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[111] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[112] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[113] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[114] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[115] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[116] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[117] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[118] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[119] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[120] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[121] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[122] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[123] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[124] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[125] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[126] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[127] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[128] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[129] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[130] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[131] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[132] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[133] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[134] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[135] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[136] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[137] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[138] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[139] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[140] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[141] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[142] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[143] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[144] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[145] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[146] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[147] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[148] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[149] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[150] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[151] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[152] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[153] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[154] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[155] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[156] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[157] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[158] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[159] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[160] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[161] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[162] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[163] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[164] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[165] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[166] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[167] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[168] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[169] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[170] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[171] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[172] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[173] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[174] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[175] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[176] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[177] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[178] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[179] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[180] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[181] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[182] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[183] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[184] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[185] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[186] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[187] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[188] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[189] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[190] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[191] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[192] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[193] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[194] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[195] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[196] | 1024x16       | Block RAM      | 
|rom_fire6_expand3  | rom_out_reg[197] | 1024x16       | Block RAM      | 
+-------------------+------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_0/rom_out_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_1/rom_out_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_2/rom_out_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_3/rom_out_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_4/rom_out_reg[4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_5/rom_out_reg[5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_6/rom_out_reg[6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_7/rom_out_reg[7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_8/rom_out_reg[8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_9/rom_out_reg[9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_10/rom_out_reg[10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_11/rom_out_reg[11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_12/rom_out_reg[12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_13/rom_out_reg[13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_14/rom_out_reg[14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_15/rom_out_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_16/rom_out_reg[16] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_17/rom_out_reg[17] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_18/rom_out_reg[18] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_19/rom_out_reg[19] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_20/rom_out_reg[20] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_21/rom_out_reg[21] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_22/rom_out_reg[22] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_23/rom_out_reg[23] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_24/rom_out_reg[24] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_25/rom_out_reg[25] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_26/rom_out_reg[26] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_27/rom_out_reg[27] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_28/rom_out_reg[28] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_29/rom_out_reg[29] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_30/rom_out_reg[30] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_31/rom_out_reg[31] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_32/rom_out_reg[32] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_33/rom_out_reg[33] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_34/rom_out_reg[34] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_35/rom_out_reg[35] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_36/rom_out_reg[36] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_37/rom_out_reg[37] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_38/rom_out_reg[38] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_39/rom_out_reg[39] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_40/rom_out_reg[40] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_41/rom_out_reg[41] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_42/rom_out_reg[42] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_43/rom_out_reg[43] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_44/rom_out_reg[44] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_45/rom_out_reg[45] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_46/rom_out_reg[46] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_47/rom_out_reg[47] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_48/rom_out_reg[48] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_49/rom_out_reg[49] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_50/rom_out_reg[50] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_51/rom_out_reg[51] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_52/rom_out_reg[52] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_53/rom_out_reg[53] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_54/rom_out_reg[54] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_55/rom_out_reg[55] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_56/rom_out_reg[56] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_57/rom_out_reg[57] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_58/rom_out_reg[58] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_59/rom_out_reg[59] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_60/rom_out_reg[60] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_61/rom_out_reg[61] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_62/rom_out_reg[62] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_63/rom_out_reg[63] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_64/rom_out_reg[64] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_65/rom_out_reg[65] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_66/rom_out_reg[66] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_67/rom_out_reg[67] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_68/rom_out_reg[68] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_69/rom_out_reg[69] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_70/rom_out_reg[70] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_71/rom_out_reg[71] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_72/rom_out_reg[72] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_73/rom_out_reg[73] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_74/rom_out_reg[74] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_75/rom_out_reg[75] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_76/rom_out_reg[76] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_77/rom_out_reg[77] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_78/rom_out_reg[78] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_79/rom_out_reg[79] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_80/rom_out_reg[80] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_81/rom_out_reg[81] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_82/rom_out_reg[82] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_83/rom_out_reg[83] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_84/rom_out_reg[84] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_85/rom_out_reg[85] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_86/rom_out_reg[86] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_87/rom_out_reg[87] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_88/rom_out_reg[88] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_89/rom_out_reg[89] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_90/rom_out_reg[90] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_91/rom_out_reg[91] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_92/rom_out_reg[92] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_93/rom_out_reg[93] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_94/rom_out_reg[94] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_95/rom_out_reg[95] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_96/rom_out_reg[96] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_97/rom_out_reg[97] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_98/rom_out_reg[98] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/i_99/rom_out_reg[99] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |fire6_expand3__GB0 |           1|      3429|
|2     |fire6_expand3__GB1 |           1|      1004|
|3     |fire6_expand3__GB2 |           1|      2570|
|4     |fire6_expand3__GB3 |           1|     17283|
|5     |fire6_expand3__GB4 |           1|      6121|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:02:40 . Memory (MB): peak = 2435.199 ; gain = 1036.203 ; free physical = 157 ; free virtual = 2851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:16 ; elapsed = 00:05:38 . Memory (MB): peak = 2647.059 ; gain = 1248.062 ; free physical = 356 ; free virtual = 2762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |fire6_expand3_GT0 |           1|     30407|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:40 ; elapsed = 00:06:03 . Memory (MB): peak = 2674.277 ; gain = 1275.281 ; free physical = 454 ; free virtual = 2863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net layer_en_reg is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:44 ; elapsed = 00:06:07 . Memory (MB): peak = 2674.277 ; gain = 1275.281 ; free physical = 454 ; free virtual = 2867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:44 ; elapsed = 00:06:08 . Memory (MB): peak = 2674.277 ; gain = 1275.281 ; free physical = 448 ; free virtual = 2861
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:56 ; elapsed = 00:06:20 . Memory (MB): peak = 2674.277 ; gain = 1275.281 ; free physical = 426 ; free virtual = 2827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:56 ; elapsed = 00:06:20 . Memory (MB): peak = 2674.277 ; gain = 1275.281 ; free physical = 422 ; free virtual = 2827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:12 ; elapsed = 00:06:36 . Memory (MB): peak = 2674.277 ; gain = 1275.281 ; free physical = 458 ; free virtual = 2877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:12 ; elapsed = 00:06:36 . Memory (MB): peak = 2674.277 ; gain = 1275.281 ; free physical = 474 ; free virtual = 2893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |CARRY4       |  1991|
|2     |DSP48E1_4    |   256|
|3     |LUT1         |  3715|
|4     |LUT2         |     9|
|5     |LUT3         |  4106|
|6     |LUT4         |   269|
|7     |LUT5         |     6|
|8     |LUT6         |  3031|
|9     |RAMB18E1     |     1|
|10    |RAMB18E1_1   |     1|
|11    |RAMB18E1_10  |     1|
|12    |RAMB18E1_100 |     1|
|13    |RAMB18E1_101 |     1|
|14    |RAMB18E1_102 |     1|
|15    |RAMB18E1_103 |     1|
|16    |RAMB18E1_104 |     1|
|17    |RAMB18E1_105 |     1|
|18    |RAMB18E1_106 |     1|
|19    |RAMB18E1_107 |     1|
|20    |RAMB18E1_108 |     1|
|21    |RAMB18E1_109 |     1|
|22    |RAMB18E1_11  |     1|
|23    |RAMB18E1_110 |     1|
|24    |RAMB18E1_111 |     1|
|25    |RAMB18E1_112 |     1|
|26    |RAMB18E1_113 |     1|
|27    |RAMB18E1_114 |     1|
|28    |RAMB18E1_115 |     1|
|29    |RAMB18E1_116 |     1|
|30    |RAMB18E1_117 |     1|
|31    |RAMB18E1_118 |     1|
|32    |RAMB18E1_119 |     1|
|33    |RAMB18E1_12  |     1|
|34    |RAMB18E1_120 |     1|
|35    |RAMB18E1_121 |     1|
|36    |RAMB18E1_122 |     1|
|37    |RAMB18E1_123 |     1|
|38    |RAMB18E1_124 |     1|
|39    |RAMB18E1_125 |     1|
|40    |RAMB18E1_126 |     1|
|41    |RAMB18E1_127 |     1|
|42    |RAMB18E1_13  |     1|
|43    |RAMB18E1_14  |     1|
|44    |RAMB18E1_15  |     1|
|45    |RAMB18E1_16  |     1|
|46    |RAMB18E1_17  |     1|
|47    |RAMB18E1_18  |     1|
|48    |RAMB18E1_19  |     1|
|49    |RAMB18E1_2   |     1|
|50    |RAMB18E1_20  |     1|
|51    |RAMB18E1_21  |     1|
|52    |RAMB18E1_22  |     1|
|53    |RAMB18E1_23  |     1|
|54    |RAMB18E1_24  |     1|
|55    |RAMB18E1_25  |     1|
|56    |RAMB18E1_26  |     1|
|57    |RAMB18E1_27  |     1|
|58    |RAMB18E1_28  |     1|
|59    |RAMB18E1_29  |     1|
|60    |RAMB18E1_3   |     1|
|61    |RAMB18E1_30  |     1|
|62    |RAMB18E1_31  |     1|
|63    |RAMB18E1_32  |     1|
|64    |RAMB18E1_33  |     1|
|65    |RAMB18E1_34  |     1|
|66    |RAMB18E1_35  |     1|
|67    |RAMB18E1_36  |     1|
|68    |RAMB18E1_37  |     1|
|69    |RAMB18E1_38  |     1|
|70    |RAMB18E1_39  |     1|
|71    |RAMB18E1_4   |     1|
|72    |RAMB18E1_40  |     1|
|73    |RAMB18E1_41  |     1|
|74    |RAMB18E1_42  |     1|
|75    |RAMB18E1_43  |     1|
|76    |RAMB18E1_44  |     1|
|77    |RAMB18E1_45  |     1|
|78    |RAMB18E1_46  |     1|
|79    |RAMB18E1_47  |     1|
|80    |RAMB18E1_48  |     1|
|81    |RAMB18E1_49  |     1|
|82    |RAMB18E1_5   |     1|
|83    |RAMB18E1_50  |     1|
|84    |RAMB18E1_51  |     1|
|85    |RAMB18E1_52  |     1|
|86    |RAMB18E1_53  |     1|
|87    |RAMB18E1_54  |     1|
|88    |RAMB18E1_55  |     1|
|89    |RAMB18E1_56  |     1|
|90    |RAMB18E1_57  |     1|
|91    |RAMB18E1_58  |     1|
|92    |RAMB18E1_59  |     1|
|93    |RAMB18E1_6   |     1|
|94    |RAMB18E1_60  |     1|
|95    |RAMB18E1_61  |     1|
|96    |RAMB18E1_62  |     1|
|97    |RAMB18E1_63  |     1|
|98    |RAMB18E1_64  |     1|
|99    |RAMB18E1_65  |     1|
|100   |RAMB18E1_66  |     1|
|101   |RAMB18E1_67  |     1|
|102   |RAMB18E1_68  |     1|
|103   |RAMB18E1_69  |     1|
|104   |RAMB18E1_7   |     1|
|105   |RAMB18E1_70  |     1|
|106   |RAMB18E1_71  |     1|
|107   |RAMB18E1_72  |     1|
|108   |RAMB18E1_73  |     1|
|109   |RAMB18E1_74  |     1|
|110   |RAMB18E1_75  |     1|
|111   |RAMB18E1_76  |     1|
|112   |RAMB18E1_77  |     1|
|113   |RAMB18E1_78  |     1|
|114   |RAMB18E1_79  |     1|
|115   |RAMB18E1_8   |     1|
|116   |RAMB18E1_80  |     1|
|117   |RAMB18E1_81  |     1|
|118   |RAMB18E1_82  |     1|
|119   |RAMB18E1_83  |     1|
|120   |RAMB18E1_84  |     1|
|121   |RAMB18E1_85  |     1|
|122   |RAMB18E1_86  |     1|
|123   |RAMB18E1_87  |     1|
|124   |RAMB18E1_88  |     1|
|125   |RAMB18E1_89  |     1|
|126   |RAMB18E1_9   |     1|
|127   |RAMB18E1_90  |     1|
|128   |RAMB18E1_91  |     1|
|129   |RAMB18E1_92  |     1|
|130   |RAMB18E1_93  |     1|
|131   |RAMB18E1_94  |     1|
|132   |RAMB18E1_95  |     1|
|133   |RAMB18E1_96  |     1|
|134   |RAMB18E1_97  |     1|
|135   |RAMB18E1_98  |     1|
|136   |RAMB18E1_99  |     1|
|137   |FDRE         |  8265|
|138   |FDSE         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   | 21777|
|2     |  u_3                  |rom2_fire6_expand3 |  2990|
|3     |  u_2                  |rom_fire6_expand3  |   129|
|4     |  \genblk1[0].mac_i    |mac                |    29|
|5     |  \genblk1[100].mac_i  |mac_0              |    27|
|6     |  \genblk1[101].mac_i  |mac_1              |    27|
|7     |  \genblk1[102].mac_i  |mac_2              |    55|
|8     |  \genblk1[103].mac_i  |mac_3              |    28|
|9     |  \genblk1[104].mac_i  |mac_4              |    53|
|10    |  \genblk1[105].mac_i  |mac_5              |    27|
|11    |  \genblk1[106].mac_i  |mac_6              |    30|
|12    |  \genblk1[107].mac_i  |mac_7              |    29|
|13    |  \genblk1[108].mac_i  |mac_8              |    53|
|14    |  \genblk1[109].mac_i  |mac_9              |    54|
|15    |  \genblk1[10].mac_i   |mac_10             |    54|
|16    |  \genblk1[110].mac_i  |mac_11             |    53|
|17    |  \genblk1[111].mac_i  |mac_12             |    25|
|18    |  \genblk1[112].mac_i  |mac_13             |    27|
|19    |  \genblk1[113].mac_i  |mac_14             |    54|
|20    |  \genblk1[114].mac_i  |mac_15             |    53|
|21    |  \genblk1[115].mac_i  |mac_16             |    53|
|22    |  \genblk1[116].mac_i  |mac_17             |    52|
|23    |  \genblk1[117].mac_i  |mac_18             |    53|
|24    |  \genblk1[118].mac_i  |mac_19             |    28|
|25    |  \genblk1[119].mac_i  |mac_20             |    26|
|26    |  \genblk1[11].mac_i   |mac_21             |    53|
|27    |  \genblk1[120].mac_i  |mac_22             |    25|
|28    |  \genblk1[121].mac_i  |mac_23             |    27|
|29    |  \genblk1[122].mac_i  |mac_24             |    27|
|30    |  \genblk1[123].mac_i  |mac_25             |    28|
|31    |  \genblk1[124].mac_i  |mac_26             |    29|
|32    |  \genblk1[125].mac_i  |mac_27             |    27|
|33    |  \genblk1[126].mac_i  |mac_28             |    28|
|34    |  \genblk1[127].mac_i  |mac_29             |    28|
|35    |  \genblk1[128].mac_i  |mac_30             |    27|
|36    |  \genblk1[129].mac_i  |mac_31             |    54|
|37    |  \genblk1[12].mac_i   |mac_32             |    26|
|38    |  \genblk1[130].mac_i  |mac_33             |    26|
|39    |  \genblk1[131].mac_i  |mac_34             |    56|
|40    |  \genblk1[132].mac_i  |mac_35             |    27|
|41    |  \genblk1[133].mac_i  |mac_36             |    55|
|42    |  \genblk1[134].mac_i  |mac_37             |    29|
|43    |  \genblk1[135].mac_i  |mac_38             |    55|
|44    |  \genblk1[136].mac_i  |mac_39             |    53|
|45    |  \genblk1[137].mac_i  |mac_40             |    54|
|46    |  \genblk1[138].mac_i  |mac_41             |    55|
|47    |  \genblk1[139].mac_i  |mac_42             |    27|
|48    |  \genblk1[13].mac_i   |mac_43             |    27|
|49    |  \genblk1[140].mac_i  |mac_44             |    53|
|50    |  \genblk1[141].mac_i  |mac_45             |    26|
|51    |  \genblk1[142].mac_i  |mac_46             |    55|
|52    |  \genblk1[143].mac_i  |mac_47             |    27|
|53    |  \genblk1[144].mac_i  |mac_48             |    54|
|54    |  \genblk1[145].mac_i  |mac_49             |    26|
|55    |  \genblk1[146].mac_i  |mac_50             |    27|
|56    |  \genblk1[147].mac_i  |mac_51             |    27|
|57    |  \genblk1[148].mac_i  |mac_52             |    55|
|58    |  \genblk1[149].mac_i  |mac_53             |    56|
|59    |  \genblk1[14].mac_i   |mac_54             |    51|
|60    |  \genblk1[150].mac_i  |mac_55             |    55|
|61    |  \genblk1[151].mac_i  |mac_56             |    55|
|62    |  \genblk1[152].mac_i  |mac_57             |    56|
|63    |  \genblk1[153].mac_i  |mac_58             |    54|
|64    |  \genblk1[154].mac_i  |mac_59             |    26|
|65    |  \genblk1[155].mac_i  |mac_60             |    24|
|66    |  \genblk1[156].mac_i  |mac_61             |    53|
|67    |  \genblk1[157].mac_i  |mac_62             |    54|
|68    |  \genblk1[158].mac_i  |mac_63             |    53|
|69    |  \genblk1[159].mac_i  |mac_64             |    18|
|70    |  \genblk1[15].mac_i   |mac_65             |    26|
|71    |  \genblk1[160].mac_i  |mac_66             |    54|
|72    |  \genblk1[161].mac_i  |mac_67             |    30|
|73    |  \genblk1[162].mac_i  |mac_68             |    52|
|74    |  \genblk1[163].mac_i  |mac_69             |    28|
|75    |  \genblk1[164].mac_i  |mac_70             |    56|
|76    |  \genblk1[165].mac_i  |mac_71             |    55|
|77    |  \genblk1[166].mac_i  |mac_72             |    53|
|78    |  \genblk1[167].mac_i  |mac_73             |    54|
|79    |  \genblk1[168].mac_i  |mac_74             |    53|
|80    |  \genblk1[169].mac_i  |mac_75             |    54|
|81    |  \genblk1[16].mac_i   |mac_76             |    26|
|82    |  \genblk1[170].mac_i  |mac_77             |    53|
|83    |  \genblk1[171].mac_i  |mac_78             |    27|
|84    |  \genblk1[172].mac_i  |mac_79             |    18|
|85    |  \genblk1[173].mac_i  |mac_80             |    29|
|86    |  \genblk1[174].mac_i  |mac_81             |    50|
|87    |  \genblk1[175].mac_i  |mac_82             |    54|
|88    |  \genblk1[176].mac_i  |mac_83             |    53|
|89    |  \genblk1[177].mac_i  |mac_84             |    29|
|90    |  \genblk1[178].mac_i  |mac_85             |    54|
|91    |  \genblk1[179].mac_i  |mac_86             |    26|
|92    |  \genblk1[17].mac_i   |mac_87             |    52|
|93    |  \genblk1[180].mac_i  |mac_88             |    54|
|94    |  \genblk1[181].mac_i  |mac_89             |    53|
|95    |  \genblk1[182].mac_i  |mac_90             |    27|
|96    |  \genblk1[183].mac_i  |mac_91             |    28|
|97    |  \genblk1[184].mac_i  |mac_92             |    53|
|98    |  \genblk1[185].mac_i  |mac_93             |    28|
|99    |  \genblk1[186].mac_i  |mac_94             |    55|
|100   |  \genblk1[187].mac_i  |mac_95             |    53|
|101   |  \genblk1[188].mac_i  |mac_96             |    27|
|102   |  \genblk1[189].mac_i  |mac_97             |    52|
|103   |  \genblk1[18].mac_i   |mac_98             |    26|
|104   |  \genblk1[190].mac_i  |mac_99             |    27|
|105   |  \genblk1[191].mac_i  |mac_100            |    54|
|106   |  \genblk1[192].mac_i  |mac_101            |    52|
|107   |  \genblk1[193].mac_i  |mac_102            |    26|
|108   |  \genblk1[194].mac_i  |mac_103            |    28|
|109   |  \genblk1[195].mac_i  |mac_104            |    28|
|110   |  \genblk1[196].mac_i  |mac_105            |    54|
|111   |  \genblk1[197].mac_i  |mac_106            |    26|
|112   |  \genblk1[198].mac_i  |mac_107            |    29|
|113   |  \genblk1[199].mac_i  |mac_108            |    30|
|114   |  \genblk1[19].mac_i   |mac_109            |    50|
|115   |  \genblk1[1].mac_i    |mac_110            |    54|
|116   |  \genblk1[200].mac_i  |mac_111            |    28|
|117   |  \genblk1[201].mac_i  |mac_112            |    27|
|118   |  \genblk1[202].mac_i  |mac_113            |    55|
|119   |  \genblk1[203].mac_i  |mac_114            |    26|
|120   |  \genblk1[204].mac_i  |mac_115            |    28|
|121   |  \genblk1[205].mac_i  |mac_116            |    53|
|122   |  \genblk1[206].mac_i  |mac_117            |    28|
|123   |  \genblk1[207].mac_i  |mac_118            |    24|
|124   |  \genblk1[208].mac_i  |mac_119            |    53|
|125   |  \genblk1[209].mac_i  |mac_120            |    53|
|126   |  \genblk1[20].mac_i   |mac_121            |    55|
|127   |  \genblk1[210].mac_i  |mac_122            |    27|
|128   |  \genblk1[211].mac_i  |mac_123            |    19|
|129   |  \genblk1[212].mac_i  |mac_124            |    28|
|130   |  \genblk1[213].mac_i  |mac_125            |    28|
|131   |  \genblk1[214].mac_i  |mac_126            |    51|
|132   |  \genblk1[215].mac_i  |mac_127            |    28|
|133   |  \genblk1[216].mac_i  |mac_128            |    55|
|134   |  \genblk1[217].mac_i  |mac_129            |    53|
|135   |  \genblk1[218].mac_i  |mac_130            |    27|
|136   |  \genblk1[219].mac_i  |mac_131            |    51|
|137   |  \genblk1[21].mac_i   |mac_132            |    55|
|138   |  \genblk1[220].mac_i  |mac_133            |    29|
|139   |  \genblk1[221].mac_i  |mac_134            |    53|
|140   |  \genblk1[222].mac_i  |mac_135            |    28|
|141   |  \genblk1[223].mac_i  |mac_136            |    26|
|142   |  \genblk1[224].mac_i  |mac_137            |    54|
|143   |  \genblk1[225].mac_i  |mac_138            |    26|
|144   |  \genblk1[226].mac_i  |mac_139            |    55|
|145   |  \genblk1[227].mac_i  |mac_140            |    54|
|146   |  \genblk1[228].mac_i  |mac_141            |    54|
|147   |  \genblk1[229].mac_i  |mac_142            |    27|
|148   |  \genblk1[22].mac_i   |mac_143            |    27|
|149   |  \genblk1[230].mac_i  |mac_144            |    27|
|150   |  \genblk1[231].mac_i  |mac_145            |    26|
|151   |  \genblk1[232].mac_i  |mac_146            |    29|
|152   |  \genblk1[233].mac_i  |mac_147            |    26|
|153   |  \genblk1[234].mac_i  |mac_148            |    52|
|154   |  \genblk1[235].mac_i  |mac_149            |    52|
|155   |  \genblk1[236].mac_i  |mac_150            |    27|
|156   |  \genblk1[237].mac_i  |mac_151            |    30|
|157   |  \genblk1[238].mac_i  |mac_152            |    26|
|158   |  \genblk1[239].mac_i  |mac_153            |    27|
|159   |  \genblk1[23].mac_i   |mac_154            |    53|
|160   |  \genblk1[240].mac_i  |mac_155            |    52|
|161   |  \genblk1[241].mac_i  |mac_156            |    52|
|162   |  \genblk1[242].mac_i  |mac_157            |    25|
|163   |  \genblk1[243].mac_i  |mac_158            |    52|
|164   |  \genblk1[244].mac_i  |mac_159            |    56|
|165   |  \genblk1[245].mac_i  |mac_160            |    54|
|166   |  \genblk1[246].mac_i  |mac_161            |    27|
|167   |  \genblk1[247].mac_i  |mac_162            |    28|
|168   |  \genblk1[248].mac_i  |mac_163            |    27|
|169   |  \genblk1[249].mac_i  |mac_164            |    54|
|170   |  \genblk1[24].mac_i   |mac_165            |    27|
|171   |  \genblk1[250].mac_i  |mac_166            |    29|
|172   |  \genblk1[251].mac_i  |mac_167            |    27|
|173   |  \genblk1[252].mac_i  |mac_168            |    52|
|174   |  \genblk1[253].mac_i  |mac_169            |    55|
|175   |  \genblk1[254].mac_i  |mac_170            |    28|
|176   |  \genblk1[255].mac_i  |mac_171            |    27|
|177   |  \genblk1[25].mac_i   |mac_172            |    54|
|178   |  \genblk1[26].mac_i   |mac_173            |    55|
|179   |  \genblk1[27].mac_i   |mac_174            |    26|
|180   |  \genblk1[28].mac_i   |mac_175            |    26|
|181   |  \genblk1[29].mac_i   |mac_176            |    53|
|182   |  \genblk1[2].mac_i    |mac_177            |    27|
|183   |  \genblk1[30].mac_i   |mac_178            |    56|
|184   |  \genblk1[31].mac_i   |mac_179            |    28|
|185   |  \genblk1[32].mac_i   |mac_180            |    27|
|186   |  \genblk1[33].mac_i   |mac_181            |    29|
|187   |  \genblk1[34].mac_i   |mac_182            |    26|
|188   |  \genblk1[35].mac_i   |mac_183            |    28|
|189   |  \genblk1[36].mac_i   |mac_184            |    54|
|190   |  \genblk1[37].mac_i   |mac_185            |    54|
|191   |  \genblk1[38].mac_i   |mac_186            |    53|
|192   |  \genblk1[39].mac_i   |mac_187            |    55|
|193   |  \genblk1[3].mac_i    |mac_188            |    26|
|194   |  \genblk1[40].mac_i   |mac_189            |    19|
|195   |  \genblk1[41].mac_i   |mac_190            |    24|
|196   |  \genblk1[42].mac_i   |mac_191            |    52|
|197   |  \genblk1[43].mac_i   |mac_192            |    56|
|198   |  \genblk1[44].mac_i   |mac_193            |    54|
|199   |  \genblk1[45].mac_i   |mac_194            |    27|
|200   |  \genblk1[46].mac_i   |mac_195            |    54|
|201   |  \genblk1[47].mac_i   |mac_196            |    26|
|202   |  \genblk1[48].mac_i   |mac_197            |    53|
|203   |  \genblk1[49].mac_i   |mac_198            |    26|
|204   |  \genblk1[4].mac_i    |mac_199            |    54|
|205   |  \genblk1[50].mac_i   |mac_200            |    54|
|206   |  \genblk1[51].mac_i   |mac_201            |    29|
|207   |  \genblk1[52].mac_i   |mac_202            |    55|
|208   |  \genblk1[53].mac_i   |mac_203            |    54|
|209   |  \genblk1[54].mac_i   |mac_204            |    28|
|210   |  \genblk1[55].mac_i   |mac_205            |    55|
|211   |  \genblk1[56].mac_i   |mac_206            |    28|
|212   |  \genblk1[57].mac_i   |mac_207            |    55|
|213   |  \genblk1[58].mac_i   |mac_208            |    28|
|214   |  \genblk1[59].mac_i   |mac_209            |    54|
|215   |  \genblk1[5].mac_i    |mac_210            |    57|
|216   |  \genblk1[60].mac_i   |mac_211            |    53|
|217   |  \genblk1[61].mac_i   |mac_212            |    25|
|218   |  \genblk1[62].mac_i   |mac_213            |    27|
|219   |  \genblk1[63].mac_i   |mac_214            |    27|
|220   |  \genblk1[64].mac_i   |mac_215            |    27|
|221   |  \genblk1[65].mac_i   |mac_216            |    55|
|222   |  \genblk1[66].mac_i   |mac_217            |    26|
|223   |  \genblk1[67].mac_i   |mac_218            |    28|
|224   |  \genblk1[68].mac_i   |mac_219            |    57|
|225   |  \genblk1[69].mac_i   |mac_220            |    27|
|226   |  \genblk1[6].mac_i    |mac_221            |    51|
|227   |  \genblk1[70].mac_i   |mac_222            |    54|
|228   |  \genblk1[71].mac_i   |mac_223            |    27|
|229   |  \genblk1[72].mac_i   |mac_224            |    25|
|230   |  \genblk1[73].mac_i   |mac_225            |    54|
|231   |  \genblk1[74].mac_i   |mac_226            |    54|
|232   |  \genblk1[75].mac_i   |mac_227            |    27|
|233   |  \genblk1[76].mac_i   |mac_228            |    27|
|234   |  \genblk1[77].mac_i   |mac_229            |    27|
|235   |  \genblk1[78].mac_i   |mac_230            |    26|
|236   |  \genblk1[79].mac_i   |mac_231            |    28|
|237   |  \genblk1[7].mac_i    |mac_232            |    24|
|238   |  \genblk1[80].mac_i   |mac_233            |    27|
|239   |  \genblk1[81].mac_i   |mac_234            |    53|
|240   |  \genblk1[82].mac_i   |mac_235            |    53|
|241   |  \genblk1[83].mac_i   |mac_236            |    54|
|242   |  \genblk1[84].mac_i   |mac_237            |    54|
|243   |  \genblk1[85].mac_i   |mac_238            |    27|
|244   |  \genblk1[86].mac_i   |mac_239            |    27|
|245   |  \genblk1[87].mac_i   |mac_240            |    52|
|246   |  \genblk1[88].mac_i   |mac_241            |    27|
|247   |  \genblk1[89].mac_i   |mac_242            |    27|
|248   |  \genblk1[8].mac_i    |mac_243            |    53|
|249   |  \genblk1[90].mac_i   |mac_244            |    28|
|250   |  \genblk1[91].mac_i   |mac_245            |    29|
|251   |  \genblk1[92].mac_i   |mac_246            |    54|
|252   |  \genblk1[93].mac_i   |mac_247            |    29|
|253   |  \genblk1[94].mac_i   |mac_248            |    26|
|254   |  \genblk1[95].mac_i   |mac_249            |    54|
|255   |  \genblk1[96].mac_i   |mac_250            |    18|
|256   |  \genblk1[97].mac_i   |mac_251            |    28|
|257   |  \genblk1[98].mac_i   |mac_252            |    27|
|258   |  \genblk1[99].mac_i   |mac_253            |    27|
|259   |  \genblk1[9].mac_i    |mac_254            |    54|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:12 ; elapsed = 00:06:37 . Memory (MB): peak = 2674.277 ; gain = 1275.281 ; free physical = 474 ; free virtual = 2893
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:43 ; elapsed = 00:06:05 . Memory (MB): peak = 2674.277 ; gain = 758.055 ; free physical = 543 ; free virtual = 2962
Synthesis Optimization Complete : Time (s): cpu = 00:06:13 ; elapsed = 00:06:37 . Memory (MB): peak = 2674.285 ; gain = 1275.281 ; free physical = 553 ; free virtual = 2972
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/new_fire6_expand3/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2674.285 ; gain = 0.000 ; free physical = 473 ; free virtual = 2887
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
327 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:26 ; elapsed = 00:06:49 . Memory (MB): peak = 2674.285 ; gain = 1283.277 ; free physical = 607 ; free virtual = 3022
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2782.305 ; gain = 108.020 ; free physical = 170 ; free virtual = 2538
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# #phys_opt_design -directive AggressiveExplore
# }
# write_checkpoint -force post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.305 ; gain = 0.000 ; free physical = 158 ; free virtual = 2528
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.281 ; gain = 0.000 ; free physical = 167 ; free virtual = 2506
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/new_fire6_expand3/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2816.281 ; gain = 33.977 ; free physical = 261 ; free virtual = 2461
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2825.281 ; gain = 0.000 ; free physical = 253 ; free virtual = 2477
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5238e6f8

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2825.281 ; gain = 0.000 ; free physical = 253 ; free virtual = 2477
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2825.281 ; gain = 0.000 ; free physical = 268 ; free virtual = 2486

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b90951d0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2835.836 ; gain = 10.555 ; free physical = 340 ; free virtual = 2546

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c5c1a1af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2853.312 ; gain = 28.031 ; free physical = 332 ; free virtual = 2551

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c5c1a1af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2853.312 ; gain = 28.031 ; free physical = 326 ; free virtual = 2549
Phase 1 Placer Initialization | Checksum: c5c1a1af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2853.312 ; gain = 28.031 ; free physical = 325 ; free virtual = 2548

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 135da2baf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2869.320 ; gain = 44.039 ; free physical = 247 ; free virtual = 2479
Phase 2 Global Placement | Checksum: 1d5c54800

Time (s): cpu = 00:03:03 ; elapsed = 00:01:42 . Memory (MB): peak = 2877.102 ; gain = 51.820 ; free physical = 462 ; free virtual = 2640

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d5c54800

Time (s): cpu = 00:03:04 ; elapsed = 00:01:43 . Memory (MB): peak = 2877.102 ; gain = 51.820 ; free physical = 453 ; free virtual = 2639

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2883de236

Time (s): cpu = 00:03:13 ; elapsed = 00:01:49 . Memory (MB): peak = 2877.102 ; gain = 51.820 ; free physical = 453 ; free virtual = 2631

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ebd0f539

Time (s): cpu = 00:03:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2877.102 ; gain = 51.820 ; free physical = 449 ; free virtual = 2631

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2ab7079af

Time (s): cpu = 00:03:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2877.102 ; gain = 51.820 ; free physical = 449 ; free virtual = 2631

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e41fa9d6

Time (s): cpu = 00:03:38 ; elapsed = 00:02:10 . Memory (MB): peak = 2877.102 ; gain = 51.820 ; free physical = 395 ; free virtual = 2600

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18a934a7d

Time (s): cpu = 00:03:45 ; elapsed = 00:02:17 . Memory (MB): peak = 2898.992 ; gain = 73.711 ; free physical = 392 ; free virtual = 2598

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bc2e2dfc

Time (s): cpu = 00:03:46 ; elapsed = 00:02:18 . Memory (MB): peak = 2898.992 ; gain = 73.711 ; free physical = 388 ; free virtual = 2598

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ed7be377

Time (s): cpu = 00:03:46 ; elapsed = 00:02:18 . Memory (MB): peak = 2898.992 ; gain = 73.711 ; free physical = 388 ; free virtual = 2598

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cc3f4a45

Time (s): cpu = 00:04:09 ; elapsed = 00:02:37 . Memory (MB): peak = 2898.992 ; gain = 73.711 ; free physical = 390 ; free virtual = 2595
Phase 3 Detail Placement | Checksum: 1cc3f4a45

Time (s): cpu = 00:04:09 ; elapsed = 00:02:37 . Memory (MB): peak = 2898.992 ; gain = 73.711 ; free physical = 383 ; free virtual = 2592

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1feeff6ea

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1feeff6ea

Time (s): cpu = 00:04:29 ; elapsed = 00:02:49 . Memory (MB): peak = 2947.996 ; gain = 122.715 ; free physical = 280 ; free virtual = 2496
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.485. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 293972c80

Time (s): cpu = 00:10:13 ; elapsed = 00:08:42 . Memory (MB): peak = 2947.996 ; gain = 122.715 ; free physical = 1782 ; free virtual = 3892
Phase 4.1 Post Commit Optimization | Checksum: 293972c80

Time (s): cpu = 00:10:14 ; elapsed = 00:08:42 . Memory (MB): peak = 2947.996 ; gain = 122.715 ; free physical = 1778 ; free virtual = 3892
Post Placement Optimization Initialization | Checksum: 2b600150f
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.485. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c12c9b80

Time (s): cpu = 00:13:05 ; elapsed = 00:11:22 . Memory (MB): peak = 2968.105 ; gain = 142.824 ; free physical = 1801 ; free virtual = 3915

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c12c9b80

Time (s): cpu = 00:13:05 ; elapsed = 00:11:22 . Memory (MB): peak = 2968.105 ; gain = 142.824 ; free physical = 1801 ; free virtual = 3915

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2968.105 ; gain = 0.000 ; free physical = 1801 ; free virtual = 3915
Phase 4.4 Final Placement Cleanup | Checksum: 12259812c

Time (s): cpu = 00:13:06 ; elapsed = 00:11:22 . Memory (MB): peak = 2968.105 ; gain = 142.824 ; free physical = 1801 ; free virtual = 3915
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12259812c

Time (s): cpu = 00:13:06 ; elapsed = 00:11:23 . Memory (MB): peak = 2968.105 ; gain = 142.824 ; free physical = 1801 ; free virtual = 3915
Ending Placer Task | Checksum: f3eee95a

Time (s): cpu = 00:13:06 ; elapsed = 00:11:23 . Memory (MB): peak = 2968.105 ; gain = 142.824 ; free physical = 1877 ; free virtual = 3991
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:13 ; elapsed = 00:11:29 . Memory (MB): peak = 2968.105 ; gain = 151.824 ; free physical = 1877 ; free virtual = 3992
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a8fb133d ConstDB: 0 ShapeSum: 4af3d61d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ifm_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire6_expand3_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire6_expand3_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1a7d98710

Time (s): cpu = 00:01:49 ; elapsed = 00:01:03 . Memory (MB): peak = 3360.195 ; gain = 392.086 ; free physical = 1470 ; free virtual = 3582
Post Restoration Checksum: NetGraph: e88202a2 NumContArr: bf57846e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a7d98710

Time (s): cpu = 00:01:49 ; elapsed = 00:01:03 . Memory (MB): peak = 3375.191 ; gain = 407.082 ; free physical = 1435 ; free virtual = 3551

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a7d98710

Time (s): cpu = 00:01:50 ; elapsed = 00:01:03 . Memory (MB): peak = 3407.441 ; gain = 439.332 ; free physical = 1401 ; free virtual = 3517

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a7d98710

Time (s): cpu = 00:01:50 ; elapsed = 00:01:03 . Memory (MB): peak = 3407.441 ; gain = 439.332 ; free physical = 1401 ; free virtual = 3517
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d4a0647e

Time (s): cpu = 00:02:00 ; elapsed = 00:01:08 . Memory (MB): peak = 3454.020 ; gain = 485.910 ; free physical = 1383 ; free virtual = 3499
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.397 | TNS=-96.682| WHS=0.023  | THS=0.000  |

Phase 2 Router Initialization | Checksum: f1eb0180

Time (s): cpu = 00:02:04 ; elapsed = 00:01:10 . Memory (MB): peak = 3454.020 ; gain = 485.910 ; free physical = 1378 ; free virtual = 3494

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15babf14f

Time (s): cpu = 00:02:50 ; elapsed = 00:01:29 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1356 ; free virtual = 3471

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3135
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.415 | TNS=-264.028| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16dedb920

Time (s): cpu = 00:03:30 ; elapsed = 00:01:52 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1357 ; free virtual = 3473

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.433 | TNS=-206.524| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c1e17ad9

Time (s): cpu = 00:03:41 ; elapsed = 00:02:01 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1365 ; free virtual = 3480
Phase 4 Rip-up And Reroute | Checksum: c1e17ad9

Time (s): cpu = 00:03:41 ; elapsed = 00:02:01 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1365 ; free virtual = 3480

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: f35aa5bb

Time (s): cpu = 00:03:43 ; elapsed = 00:02:02 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1364 ; free virtual = 3479
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.415 | TNS=-264.027| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 1494a6afa

Time (s): cpu = 00:03:45 ; elapsed = 00:02:03 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1358 ; free virtual = 3474
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-254.200| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 899d4398

Time (s): cpu = 00:03:48 ; elapsed = 00:02:04 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1354 ; free virtual = 3470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-243.331| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: b4cae9de

Time (s): cpu = 00:03:53 ; elapsed = 00:02:07 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1343 ; free virtual = 3459
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-237.637| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 1a2d8fdc9

Time (s): cpu = 00:04:16 ; elapsed = 00:02:14 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1341 ; free virtual = 3457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-233.913| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: 1a8a91a6c

Time (s): cpu = 00:04:22 ; elapsed = 00:02:17 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1343 ; free virtual = 3458
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-233.264| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: 179963821

Time (s): cpu = 00:04:23 ; elapsed = 00:02:17 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1344 ; free virtual = 3460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-232.890| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 23110b216

Time (s): cpu = 00:04:23 ; elapsed = 00:02:18 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1343 ; free virtual = 3459
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-232.901| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.9 Update Timing
Phase 5.1.1.9 Update Timing | Checksum: 20eb9f3f4

Time (s): cpu = 00:04:24 ; elapsed = 00:02:18 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1344 ; free virtual = 3460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-232.890| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.10 Update Timing
Phase 5.1.1.10 Update Timing | Checksum: 27c0f9275

Time (s): cpu = 00:04:25 ; elapsed = 00:02:19 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1343 ; free virtual = 3459
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-232.887| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1.1 Delay CleanUp | Checksum: 1a85d0bc0

Time (s): cpu = 00:04:25 ; elapsed = 00:02:19 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1344 ; free virtual = 3459
Phase 5.1 TNS Cleanup | Checksum: 1a85d0bc0

Time (s): cpu = 00:04:25 ; elapsed = 00:02:19 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1344 ; free virtual = 3459

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a85d0bc0

Time (s): cpu = 00:04:25 ; elapsed = 00:02:19 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1344 ; free virtual = 3459
Phase 5 Delay and Skew Optimization | Checksum: 1a85d0bc0

Time (s): cpu = 00:04:25 ; elapsed = 00:02:19 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1344 ; free virtual = 3459

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ff0d4684

Time (s): cpu = 00:04:27 ; elapsed = 00:02:20 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1343 ; free virtual = 3459
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-232.887| WHS=0.129  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ff0d4684

Time (s): cpu = 00:04:27 ; elapsed = 00:02:20 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1343 ; free virtual = 3459
Phase 6 Post Hold Fix | Checksum: 1ff0d4684

Time (s): cpu = 00:04:27 ; elapsed = 00:02:20 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1343 ; free virtual = 3459

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 20200a361

Time (s): cpu = 00:04:31 ; elapsed = 00:02:22 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1348 ; free virtual = 3464
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-232.887| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 20200a361

Time (s): cpu = 00:04:31 ; elapsed = 00:02:22 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1348 ; free virtual = 3464

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.852375 %
  Global Horizontal Routing Utilization  = 1.24459 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 20200a361

Time (s): cpu = 00:04:33 ; elapsed = 00:02:23 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1343 ; free virtual = 3459

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20200a361

Time (s): cpu = 00:04:33 ; elapsed = 00:02:23 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1343 ; free virtual = 3459

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ba00129c

Time (s): cpu = 00:04:34 ; elapsed = 00:02:24 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1341 ; free virtual = 3457

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3655.605 ; gain = 0.000 ; free physical = 1395 ; free virtual = 3511
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.352. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 135b01e7c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:24 . Memory (MB): peak = 3655.605 ; gain = 0.000 ; free physical = 1436 ; free virtual = 3554
Phase 11 Incr Placement Change | Checksum: 1ba00129c

Time (s): cpu = 00:06:03 ; elapsed = 00:03:49 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1436 ; free virtual = 3554

Phase 12 Build RT Design
WARNING: [Route 35-198] Port "ifm_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire6_expand3_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire6_expand3_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: e7ca083e

Time (s): cpu = 00:06:28 ; elapsed = 00:04:14 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1432 ; free virtual = 3546
Post Restoration Checksum: NetGraph: 1b72215c NumContArr: fd26d33c Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 11898f498

Time (s): cpu = 00:06:29 ; elapsed = 00:04:15 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1399 ; free virtual = 3517

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 11898f498

Time (s): cpu = 00:06:29 ; elapsed = 00:04:15 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1365 ; free virtual = 3483

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: a9a3d4e3

Time (s): cpu = 00:06:29 ; elapsed = 00:04:15 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1364 ; free virtual = 3483
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1a874c9a5

Time (s): cpu = 00:06:42 ; elapsed = 00:04:22 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1354 ; free virtual = 3472
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.353 | TNS=-183.632| WHS=0.023  | THS=0.000  |

Phase 13 Router Initialization | Checksum: 146979d54

Time (s): cpu = 00:06:46 ; elapsed = 00:04:23 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1346 ; free virtual = 3464

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1294adaab

Time (s): cpu = 00:06:54 ; elapsed = 00:04:27 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1323 ; free virtual = 3441

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-181.853| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 121dd3ced

Time (s): cpu = 00:07:18 ; elapsed = 00:04:45 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1327 ; free virtual = 3445

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-126.752| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1ebbee513

Time (s): cpu = 00:07:41 ; elapsed = 00:05:05 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1331 ; free virtual = 3449
Phase 15 Rip-up And Reroute | Checksum: 1ebbee513

Time (s): cpu = 00:07:41 ; elapsed = 00:05:05 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1331 ; free virtual = 3449

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 1ebbee513

Time (s): cpu = 00:07:42 ; elapsed = 00:05:05 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1331 ; free virtual = 3449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-126.752| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: cc1f9549

Time (s): cpu = 00:07:45 ; elapsed = 00:05:07 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1328 ; free virtual = 3446
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-120.884| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 1ee29e674

Time (s): cpu = 00:07:49 ; elapsed = 00:05:08 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1322 ; free virtual = 3440
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-116.458| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: 1ddb114f7

Time (s): cpu = 00:07:52 ; elapsed = 00:05:10 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1322 ; free virtual = 3440
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-115.339| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: b8b0e065

Time (s): cpu = 00:07:53 ; elapsed = 00:05:10 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1322 ; free virtual = 3440
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-115.157| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: d663058d

Time (s): cpu = 00:07:54 ; elapsed = 00:05:11 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1322 ; free virtual = 3441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-115.068| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.7 Update Timing
Phase 16.1.1.7 Update Timing | Checksum: 1eec56e5d

Time (s): cpu = 00:07:54 ; elapsed = 00:05:11 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1322 ; free virtual = 3440
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-115.060| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.8 Update Timing
Phase 16.1.1.8 Update Timing | Checksum: 1158b5d81

Time (s): cpu = 00:07:55 ; elapsed = 00:05:12 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1322 ; free virtual = 3440
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-114.972| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.9 Update Timing
Phase 16.1.1.9 Update Timing | Checksum: 18de27571

Time (s): cpu = 00:07:56 ; elapsed = 00:05:12 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1321 ; free virtual = 3440
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-114.958| WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: 1dd5a5601

Time (s): cpu = 00:07:56 ; elapsed = 00:05:13 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1321 ; free virtual = 3440
Phase 16.1 TNS Cleanup | Checksum: 1dd5a5601

Time (s): cpu = 00:07:56 ; elapsed = 00:05:13 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1321 ; free virtual = 3440

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1dd5a5601

Time (s): cpu = 00:07:56 ; elapsed = 00:05:13 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1321 ; free virtual = 3440
Phase 16 Delay and Skew Optimization | Checksum: 1dd5a5601

Time (s): cpu = 00:07:56 ; elapsed = 00:05:13 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1321 ; free virtual = 3440

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1dea2c267

Time (s): cpu = 00:07:58 ; elapsed = 00:05:14 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1321 ; free virtual = 3439
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-114.958| WHS=0.129  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1dea2c267

Time (s): cpu = 00:07:58 ; elapsed = 00:05:14 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1321 ; free virtual = 3439
Phase 17 Post Hold Fix | Checksum: 1dea2c267

Time (s): cpu = 00:07:58 ; elapsed = 00:05:14 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1321 ; free virtual = 3439

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 15be4e676

Time (s): cpu = 00:08:02 ; elapsed = 00:05:15 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1322 ; free virtual = 3441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-114.958| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 15be4e676

Time (s): cpu = 00:08:02 ; elapsed = 00:05:16 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1322 ; free virtual = 3441

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.899925 %
  Global Horizontal Routing Utilization  = 1.28914 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X68Y151 -> INT_L_X68Y151
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 15be4e676

Time (s): cpu = 00:08:04 ; elapsed = 00:05:16 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1316 ; free virtual = 3434

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 15be4e676

Time (s): cpu = 00:08:04 ; elapsed = 00:05:16 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1316 ; free virtual = 3434

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1e9955f89

Time (s): cpu = 00:08:05 ; elapsed = 00:05:18 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1315 ; free virtual = 3434

Phase 22 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.346 | TNS=-112.321| WHS=0.130  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 2526b0f65

Time (s): cpu = 00:08:17 ; elapsed = 00:05:22 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1347 ; free virtual = 3465
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:17 ; elapsed = 00:05:22 . Memory (MB): peak = 3655.605 ; gain = 687.496 ; free physical = 1677 ; free virtual = 3795

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 39 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:24 ; elapsed = 00:05:25 . Memory (MB): peak = 3655.605 ; gain = 687.500 ; free physical = 1677 ; free virtual = 3795
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 13 16:09:25 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire6_expand3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 u_2/rom_out_reg[228]/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            genblk1[228].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 1.607ns (50.056%)  route 1.603ns (49.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8777, unset)         0.508     0.508    u_2/clk
    RAMB18_X6Y47         RAMB18E1                                     r  u_2/rom_out_reg[228]/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      1.564     2.072 r  u_2/rom_out_reg[228]/DOADO[12]
                         net (fo=1, routed)           0.736     2.808    genblk1[228].mac_i/rom_out[228][12]
    SLICE_X103Y128       LUT3 (Prop_lut3_I2_O)        0.043     2.851 r  genblk1[228].mac_i/mul_out_reg_i_4__225/O
                         net (fo=1, routed)           0.867     3.718    genblk1[228].mac_i/kernel_mux[228][12]
    DSP48_X9Y44          DSP48E1                                      r  genblk1[228].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=8777, unset)         0.483     3.683    genblk1[228].mac_i/clk
    DSP48_X9Y44          DSP48E1                                      r  genblk1[228].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    DSP48_X9Y44          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     3.372    genblk1[228].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.372    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                 -0.346    




phys_opt_design -directive AggressiveExplore
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.605 ; gain = 0.000 ; free physical = 1673 ; free virtual = 3807

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.346 | TNS=-112.320 | WHS=0.130 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c2bd9d82

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3655.605 ; gain = 0.000 ; free physical = 1646 ; free virtual = 3781

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.346 | TNS=-112.320 | WHS=0.130 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[228].mac_i/mul_out_reg_n_105.
INFO: [Physopt 32-663] Processed net genblk1[228].mac_i/kernel_mux[228][12].  Re-placed instance genblk1[228].mac_i/mul_out_reg_i_4__225
INFO: [Physopt 32-952] Improved path group WNS = -0.250. Path group: clk. Processed net: genblk1[228].mac_i/kernel_mux[228][12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[68].mac_i/mul_out_reg_n_105.
INFO: [Physopt 32-663] Processed net genblk1[68].mac_i/kernel_mux[68][1].  Re-placed instance genblk1[68].mac_i/mul_out_reg_i_15__111
INFO: [Physopt 32-952] Improved path group WNS = -0.247. Path group: clk. Processed net: genblk1[68].mac_i/kernel_mux[68][1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: weight_rom_address_reg__0[1].
INFO: [Physopt 32-710] Processed net genblk1[228].mac_i/kernel_mux[228][12]. Critial path length was reduced through logic transformation on cell genblk1[228].mac_i/mul_out_reg_i_4__225_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.240. Path group: clk. Processed net: genblk1[232].mac_i/weight_rom_address_reg[4].
INFO: [Physopt 32-663] Processed net genblk1[228].mac_i/kernel_mux[228][10].  Re-placed instance genblk1[228].mac_i/mul_out_reg_i_6__225
INFO: [Physopt 32-952] Improved path group WNS = -0.228. Path group: clk. Processed net: genblk1[228].mac_i/kernel_mux[228][10].
INFO: [Physopt 32-952] Improved path group WNS = -0.228. Path group: clk. Processed net: genblk1[228].mac_i/kernel_mux[228][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[179].mac_i/mul_out_reg_n_105.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[177].mac_i/weight_rom_address_reg[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[114].mac_i/weight_rom_address_reg[1].
INFO: [Physopt 32-663] Processed net genblk1[179].mac_i/kernel_mux[179][9].  Re-placed instance genblk1[179].mac_i/mul_out_reg_i_7__108
INFO: [Physopt 32-952] Improved path group WNS = -0.223. Path group: clk. Processed net: genblk1[179].mac_i/kernel_mux[179][9].
INFO: [Physopt 32-710] Processed net genblk1[228].mac_i/kernel_mux[228][10]. Critial path length was reduced through logic transformation on cell genblk1[228].mac_i/mul_out_reg_i_6__225_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.221. Path group: clk. Processed net: genblk1[232].mac_i/weight_rom_address_reg[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[221].mac_i/mul_out_reg_n_105.
INFO: [Physopt 32-663] Processed net genblk1[221].mac_i/kernel_mux[221][12].  Re-placed instance genblk1[221].mac_i/mul_out_reg_i_4__251
INFO: [Physopt 32-952] Improved path group WNS = -0.217. Path group: clk. Processed net: genblk1[221].mac_i/kernel_mux[221][12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[71].mac_i/mul_out_reg_n_105.
INFO: [Physopt 32-663] Processed net genblk1[71].mac_i/kernel_mux[71][0].  Re-placed instance genblk1[71].mac_i/mul_out_reg_i_16__105
INFO: [Physopt 32-952] Improved path group WNS = -0.215. Path group: clk. Processed net: genblk1[71].mac_i/kernel_mux[71][0].
INFO: [Physopt 32-710] Processed net genblk1[228].mac_i/kernel_mux[228][7]. Critial path length was reduced through logic transformation on cell genblk1[228].mac_i/mul_out_reg_i_9__225_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.213. Path group: clk. Processed net: genblk1[232].mac_i/weight_rom_address_reg[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[12].mac_i/mul_out_reg_n_105.
INFO: [Physopt 32-710] Processed net genblk1[12].mac_i/kernel_mux[12][5]. Critial path length was reduced through logic transformation on cell genblk1[12].mac_i/mul_out_reg_i_11__177_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.208. Path group: clk. Processed net: genblk1[237].mac_i/weight_rom_address_reg[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[14].mac_i/mul_out_reg_n_105.
INFO: [Physopt 32-710] Processed net genblk1[14].mac_i/kernel_mux[14][6]. Critial path length was reduced through logic transformation on cell genblk1[14].mac_i/mul_out_reg_i_10__180_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.207. Path group: clk. Processed net: genblk1[237].mac_i/weight_rom_address_reg[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[228].mac_i/kernel_mux[228][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: u_2/rom_out[228][0].
