{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Addressing View_ScaleFactor":"1.35132",
   "Addressing View_TopLeft":"-224,-47",
   "Color Coded_ScaleFactor":"0.470659",
   "Color Coded_TopLeft":"-750,0",
   "Default View_Layers":"/CFG/cfgmclk_pll_50MHz:true|/SCOPE_FSM_Timebase_CE_1:true|/mig_7series_0_ui_clk_sync_rst:true|/TRX_rx24_32bits_CD100_1:true|/EUI48_data_1:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:true|/TRX_tx_DDS1_gpio_ampt_1:true|/TRX_post_fft_rx09_mem_b_dout_1:true|/PWM_lights/RGB_blue_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:true|/mig_7series_0_ui_addn_clk_2_50MHz:true|/TRX_clk_trx_pll_25MHz_vio_1:true|/PWM_lights/RGB_green_compare_0_S:true|/rst_mig_7series_0_100M_peripheral_reset:true|/mig_7series_0_ui_addn_clk_0_200MHz:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:true|/TRX_ip2intc_irpt_1:true|/CLK2_125MHz_mgt_g_0:true|/CLOCK/CLOCK_c_counter_binary_0_Q:true|/TRX_tx_im_1:true|/CLK0_NA_0:true|/mig_7series_0_ui_addn_clk_1_100MHz:true|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:true|/PWM_lights/RGB_red_compare_0_S:true|/TRX_data_count_1:true|/TRX_rx_clkdiv_16MHz_in_1:true|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:true|/PWM_lights/LCD_BL_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:true|/TRX_decoder_rx09_ch00_squelch_lvl_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:true|/TRX_tx_DDS0_gpio_ampt_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:true|/ARESETN_1:true|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:true|/TRX_rd_data_count_CD100_1:true|/UART0/axi_UART0_gpio_0_ip2intc_irpt:true|/decoder_rx09_ch00_int_0:true|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:true|/reset_1:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:true|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:true|/CLK1B_50MHz_phy_clk_0:true|/decoder_rx09_ch00_center_pos_1:true|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:true|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:true|/UART0_clk_wiz_0_clk_out1:true|/microblaze_0_Clk_100MHz:true|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:true|/rst_mig_7series_0_100M_peripheral_aresetn:true|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:true|/CFG/axi_quad_spi_0_ip2intc_irpt:true|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:true|/rst_mig_7series_0_100M_mb_reset:true|/TRX_tx_DDS0_gpio_inc_1:true|/decoder_rx09_ch00_strength_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:true|/mdm_USER2_0_Debug_SYS_Rst_0:true|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:true|/TRX_rx09_32bits_CD100_1:true|/TRX_tx_re_1:true|/ETH0/mii_y_adapater_0_s_mii_rx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:true|/CLOCK/CLOCK_c_shift_ram_0_Q:true|/PWM_lights/PWM_counter_binary_0_Q:true|/CLK0_NA_g_0:true|/ETH0/mii_y_adapater_0_s_mii_tx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:true|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:true|/TRX_pushdata_rx09_irpt_1:true|/EUI48_state_1:true|/CFG/SC0712_0_reset_out:true|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:true|/UART0/axi_UART0_uartlite_0_interrupt:true|/decoder_rx09_ch00_noise_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:true|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:true|/EUI48_abort_1:true|/axi_BOARD_iic_0_iic2intc_irpt:true|/TRX_clk_trx_26MHz_vio_1:true|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:true|/rst_mig_7series_0_50M_peripheral_aresetn:true|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:true|/SCOPE_FSM_FIFO_Rst_1:true|/PLL_int_1:true|/axi_timer_0_interrupt:true|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:true|/ETH0/rst_n_0:true|/rst_mig_7series_0_100M_bus_struct_reset:true|",
   "Default View_ScaleFactor":"0.173494",
   "Default View_TopLeft":"-2997,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeClockEnable":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.579232",
   "Grouping and No Loops_TopLeft":"-221,-167",
   "Interfaces View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Interfaces View_ScaleFactor":"1.35132",
   "Interfaces View_TopLeft":"-224,-1",
   "No Loops_ScaleFactor":"0.339487",
   "No Loops_TopLeft":"-365,-430",
   "PinnedBlocks":"",
   "Reduced Jogs_ScaleFactor":"0.345465",
   "Reduced Jogs_TopLeft":"-365,-301",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -10 -y 2300 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 10 -x 4700 -y 2940 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 10 -x 4700 -y 1090 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 10 -x 4700 -y 1070 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 10 -x 4700 -y 3210 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -10 -y 2190 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 10 -x 4700 -y 2280 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -10 -y 3420 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 10 -x 4700 -y 2090 -defaultsOSRD
preplace port TRX_CONFIG_SPI -pg 1 -lvl 10 -x 4700 -y 260 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 10 -x 4700 -y 2360 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 10 -x 4700 -y 2380 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 10 -x 4700 -y 1450 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -10 -y 2680 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -10 -y 3720 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -10 -y 3740 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 10 -x 4700 -y 3480 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 10 -x 4700 -y 3080 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -10 -y 1140 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz -pg 1 -lvl 10 -x 4700 -y 2960 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -10 -y 2920 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -10 -y 2940 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -10 -y 3400 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -10 -y 2840 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -10 -y 2780 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x -10 -y 1190 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x -10 -y 820 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x -10 -y 840 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x -10 -y 860 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 10 -x 4700 -y 680 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 10 -x 4700 -y 700 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 10 -x 4700 -y 720 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x -10 -y 880 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 10 -x 4700 -y 780 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 10 -x 4700 -y 760 -defaultsOSRD
preplace port LVDS_rx09_synced -pg 1 -lvl 0 -x -10 -y 4300 -defaultsOSRD
preplace port LVDS_rx24_synced -pg 1 -lvl 0 -x -10 -y 4320 -defaultsOSRD
preplace port dds_tx09_ptt -pg 1 -lvl 0 -x -10 -y 4280 -defaultsOSRD
preplace port mig_7series_0_mmcm_locked -pg 1 -lvl 10 -x 4700 -y 3060 -defaultsOSRD
preplace port TRX_rx_clkdiv_16MHz_in -pg 1 -lvl 0 -x -10 -y 2360 -defaultsOSRD
preplace port TRX_clk_trx_26MHz_vio -pg 1 -lvl 0 -x -10 -y 2380 -defaultsOSRD
preplace port TRX_clk_trx_pll_25MHz_vio -pg 1 -lvl 0 -x -10 -y 2400 -defaultsOSRD
preplace port TRX_TX_RF09_PULLDATA_FIFO_empty -pg 1 -lvl 0 -x -10 -y 4120 -defaultsOSRD
preplace port mig_7series_0_ui_addn_clk_0_200MHz -pg 1 -lvl 10 -x 4700 -y 3000 -defaultsOSRD
preplace port LVDS_mrk09ok -pg 1 -lvl 0 -x -10 -y 4840 -defaultsOSRD
preplace port LVDS_mrk24ok -pg 1 -lvl 0 -x -10 -y 4860 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 10 -x 4700 -y 3230 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 10 -x 4700 -y 3250 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 10 -x 4700 -y 3270 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 10 -x 4700 -y 3300 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 10 -x 4700 -y 3350 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 10 -x 4700 -y 1110 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 10 -x 4700 -y 1130 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 10 -x 4700 -y 160 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 10 -x 4700 -y 120 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 10 -x 4700 -y 100 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 10 -x 4700 -y 140 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 10 -x 4700 -y 80 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -10 -y 1440 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 10 -x 4700 -y 1750 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x -10 -y 2960 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 10 -x 4700 -y 740 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 10 -x 4700 -y 800 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x -10 -y 900 -defaultsOSRD
preplace portBus decoder_rx09_ch00_center_pos -pg 1 -lvl 0 -x -10 -y 4440 -defaultsOSRD
preplace portBus decoder_rx09_ch00_strength -pg 1 -lvl 0 -x -10 -y 4420 -defaultsOSRD
preplace portBus decoder_rx09_ch00_noise -pg 1 -lvl 0 -x -10 -y 4400 -defaultsOSRD
preplace portBus dds_tx09_inc -pg 1 -lvl 0 -x -10 -y 4260 -defaultsOSRD
preplace portBus rst_mig_7series_0_100M_peripheral_reset -pg 1 -lvl 10 -x 4700 -y 3460 -defaultsOSRD
preplace portBus TRX_rx24_32bits_CD100 -pg 1 -lvl 0 -x -10 -y 3900 -defaultsOSRD
preplace portBus TRX_rx09_32bits_CD100 -pg 1 -lvl 0 -x -10 -y 3880 -defaultsOSRD
preplace portBus TRX_rx_rd_data_count -pg 1 -lvl 0 -x -10 -y 3860 -defaultsOSRD
preplace portBus TRX_tx_re -pg 1 -lvl 0 -x -10 -y 4220 -defaultsOSRD
preplace portBus TRX_tx_im -pg 1 -lvl 0 -x -10 -y 4240 -defaultsOSRD
preplace portBus TRX_tx_data_count -pg 1 -lvl 0 -x -10 -y 4140 -defaultsOSRD
preplace portBus TRX_decoder_rx09_ch00_squelch_lvl -pg 1 -lvl 0 -x -10 -y 4380 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_inc -pg 1 -lvl 0 -x -10 -y 4160 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_ampt -pg 1 -lvl 0 -x -10 -y 4180 -defaultsOSRD
preplace portBus TRX_tx_DDS1_gpio_ampt -pg 1 -lvl 0 -x -10 -y 4200 -defaultsOSRD
preplace portBus decoder_rx09_chXX_sql_open -pg 1 -lvl 0 -x -10 -y 4340 -defaultsOSRD
preplace portBus decoder_rx09_chXX_active -pg 1 -lvl 0 -x -10 -y 4360 -defaultsOSRD
preplace portBus decoder_rx09_ch01_noise -pg 1 -lvl 0 -x -10 -y 4460 -defaultsOSRD
preplace portBus decoder_rx09_ch02_noise -pg 1 -lvl 0 -x -10 -y 4540 -defaultsOSRD
preplace portBus decoder_rx09_ch03_noise -pg 1 -lvl 0 -x -10 -y 4600 -defaultsOSRD
preplace portBus decoder_rx09_ch04_noise -pg 1 -lvl 0 -x -10 -y 4660 -defaultsOSRD
preplace portBus decoder_rx09_ch05_noise -pg 1 -lvl 0 -x -10 -y 4720 -defaultsOSRD
preplace portBus decoder_rx09_ch06_noise -pg 1 -lvl 0 -x -10 -y 40 -defaultsOSRD
preplace portBus decoder_rx09_ch07_noise -pg 1 -lvl 0 -x -10 -y 100 -defaultsOSRD
preplace portBus decoder_rx09_ch01_strength -pg 1 -lvl 0 -x -10 -y 4480 -defaultsOSRD
preplace portBus decoder_rx09_ch02_strength -pg 1 -lvl 0 -x -10 -y 4560 -defaultsOSRD
preplace portBus decoder_rx09_ch03_strength -pg 1 -lvl 0 -x -10 -y 4620 -defaultsOSRD
preplace portBus decoder_rx09_ch04_strength -pg 1 -lvl 0 -x -10 -y 4680 -defaultsOSRD
preplace portBus decoder_rx09_ch05_strength -pg 1 -lvl 0 -x -10 -y 4740 -defaultsOSRD
preplace portBus decoder_rx09_ch06_strength -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace portBus decoder_rx09_ch07_strength -pg 1 -lvl 0 -x -10 -y 120 -defaultsOSRD
preplace portBus decoder_rx09_ch01_center_pos -pg 1 -lvl 0 -x -10 -y 4500 -defaultsOSRD
preplace portBus decoder_rx09_ch02_center_pos -pg 1 -lvl 0 -x -10 -y 4580 -defaultsOSRD
preplace portBus decoder_rx09_ch03_center_pos -pg 1 -lvl 0 -x -10 -y 4640 -defaultsOSRD
preplace portBus decoder_rx09_ch04_center_pos -pg 1 -lvl 0 -x -10 -y 4700 -defaultsOSRD
preplace portBus decoder_rx09_ch05_center_pos -pg 1 -lvl 0 -x -10 -y 4900 -defaultsOSRD
preplace portBus decoder_rx09_ch06_center_pos -pg 1 -lvl 0 -x -10 -y 20 -defaultsOSRD
preplace portBus decoder_rx09_ch07_center_pos -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO1_o -pg 1 -lvl 10 -x 4700 -y 300 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO2_i -pg 1 -lvl 0 -x -10 -y 390 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_o -pg 1 -lvl 10 -x 4700 -y 320 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_i -pg 1 -lvl 0 -x -10 -y 410 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO2_o -pg 1 -lvl 10 -x 4700 -y 340 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO1_o -pg 1 -lvl 10 -x 4700 -y 360 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO2_o -pg 1 -lvl 10 -x 4700 -y 380 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO1_i -pg 1 -lvl 0 -x -10 -y 430 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO2_o -pg 1 -lvl 10 -x 4700 -y 420 -defaultsOSRD
preplace portBus TRX_LVDS_tx09_fifo_din -pg 1 -lvl 0 -x -10 -y 4880 -defaultsOSRD
preplace portBus rst_mig_7series_0_100M_peripheral_aresetn -pg 1 -lvl 10 -x 4700 -y 3440 -defaultsOSRD
preplace portBus USER_dbg_02_signal -pg 1 -lvl 10 -x 4700 -y 40 -defaultsOSRD
preplace portBus USER_dbg_00_signal -pg 1 -lvl 10 -x 4700 -y 2300 -defaultsOSRD
preplace portBus USER_dbg_04_signal -pg 1 -lvl 10 -x 4700 -y 3520 -defaultsOSRD
preplace portBus USER_dbg_05_signal -pg 1 -lvl 10 -x 4700 -y 3540 -defaultsOSRD
preplace portBus USER_dbg_06_signal -pg 1 -lvl 10 -x 4700 -y 3560 -defaultsOSRD
preplace portBus USER_dbg_07_signal -pg 1 -lvl 10 -x 4700 -y 3580 -defaultsOSRD
preplace portBus USER_dbg_08_signal -pg 1 -lvl 10 -x 4700 -y 3600 -defaultsOSRD
preplace portBus USER_dbg_09_signal -pg 1 -lvl 10 -x 4700 -y 3620 -defaultsOSRD
preplace portBus USER_dbg_10_signal -pg 1 -lvl 10 -x 4700 -y 3640 -defaultsOSRD
preplace portBus USER_dbg_11_signal -pg 1 -lvl 10 -x 4700 -y 3660 -defaultsOSRD
preplace portBus USER_dbg_12_signal -pg 1 -lvl 10 -x 4700 -y 3680 -defaultsOSRD
preplace portBus USER_dbg_13_signal -pg 1 -lvl 10 -x 4700 -y 3700 -defaultsOSRD
preplace portBus USER_dbg_01_signal -pg 1 -lvl 10 -x 4700 -y 20 -defaultsOSRD
preplace portBus USER_dbg_03_signal -pg 1 -lvl 10 -x 4700 -y 3500 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 4 -x 1220 -y 3570 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 8 -x 3370 -y 3170 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 9 -x 4200 -y 3010 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 3 -x 810 -y 3170 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 5 -x 1860 -y 4260 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 9 -x 4200 -y 3290 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 9 -x 4200 -y 110 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 9 -x 4200 -y 2720 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 9 -x 4200 -y 1260 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 5 -x 1860 -y 2910 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 9 -x 4200 -y 1750 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 9 -x 4200 -y 1930 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 9 -x 4200 -y 740 -defaultsOSRD
preplace inst CFG_Si5338 -pg 1 -lvl 9 -x 4200 -y 2400 -defaultsOSRD
preplace inst CLOCK -pg 1 -lvl 8 -x 3370 -y 2550 -defaultsOSRD
preplace inst AXI_TRX -pg 1 -lvl 9 -x 4200 -y 340 -defaultsOSRD
preplace inst rst_microblaze_0_sys_reset_0 -pg 1 -lvl 4 -x 1220 -y 3070 -defaultsOSRD
preplace inst xlconstant_val0_len1 -pg 1 -lvl 9 -x 4200 -y 3530 -defaultsOSRD
preplace inst SREC_boot_loader_FSM_0 -pg 1 -lvl 6 -x 2400 -y 3310 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 440 -y 2300 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 9 -x 4200 -y 2110 -defaultsOSRD
preplace inst microblaze_0_axi_mem_interconnect_0 -pg 1 -lvl 8 -x 3370 -y 2870 -defaultsOSRD
preplace inst SREC_axi_all_interconnect_0 -pg 1 -lvl 7 -x 2840 -y 2860 -defaultsOSRD
preplace inst SREC_axi_periph_interconnect_0 -pg 1 -lvl 8 -x 3370 -y 2180 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 8 -x 3370 -y 1890 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 8 -x 3370 -y 3330 -defaultsOSRD
preplace inst mdm_USER2_0 -pg 1 -lvl 5 -x 1860 -y 2570 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 6 -x 2400 -y 3070 -defaultsOSRD
preplace inst microblaze_0_axi_periph_interconnect_0 -pg 1 -lvl 7 -x 2840 -y 1760 -defaultsOSRD
preplace inst microblaze_0_axi_periph_interconnect_1 -pg 1 -lvl 8 -x 3370 -y 1470 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 2 -x 440 -y 2190 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 150 -y 2300 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 3 -x 810 -y 2320 -defaultsOSRD
preplace netloc ARESETN_1 1 3 5 1010J 3180 NJ 3180 NJ 3180 NJ 3180 3170
preplace netloc CFG_SC0712_0_reset_0 1 4 6 1640 3130 2090J 2660 NJ 2660 NJ 2660 3550 2600 4500
preplace netloc labtools_fmeter_0_F1_CLK2_125MHz_mgt 1 4 1 1500 3500n
preplace netloc labtools_fmeter_0_F0_microblaze_0_Clk_100MHz 1 4 1 1510 3480n
preplace netloc labtools_fmeter_0_update 1 4 1 1420 3660n
preplace netloc labtools_fmeter_0_F3_CLK0_NA 1 4 1 1460 3540n
preplace netloc labtools_fmeter_0_F2_CLK1B_50MHz_eth 1 4 1 1480 3520n
preplace netloc microblaze_0_Clk_100MHz 1 2 8 640 2970 1040 2970 1510 3120 2150 2940 2680 1430 3100 2440 3680 2860 4630
preplace netloc mig_7series_0_mmcm_locked 1 2 8 640 3270 1000 3220 NJ 3220 2120J 2970 2680J 3040 3030J 3050 3880J 2870 4650
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 8 2 3920 2880 4640
preplace netloc mig_7series_0_ui_clk_sync_rst 1 2 8 630 3400 NJ 3400 NJ 3400 2040J 3700 NJ 3700 NJ 3700 NJ 3700 4520
preplace netloc ext_reset_1 1 0 9 NJ 2680 NJ 2680 NJ 2680 NJ 2680 NJ 2680 2030J 2630 NJ 2630 3090 2430 NJ
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 3 5 990 3200 1490J 3210 NJ 3210 NJ 3210 3030
preplace netloc rst_mig_7series_0_100M_mb_reset 1 4 2 1490 3110 2110J
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 3 7 NJ 3210 1430 3140 2160 2960 2670 1410 3160 2450 3670 3440 NJ
preplace netloc CLK2_125MHz_mgt_g_0 1 2 1 590J 2180n
preplace netloc lt_fmeter_xlconcat_0_dout 1 3 1 980 2320n
preplace netloc mig_7series_0_init_calib_complete 1 9 1 NJ 3080
preplace netloc UART0_clk_wiz_0_clk_out1 1 8 2 3560 3140 4650J
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 3 7 NJ 3170 NJ 3170 2090J 3500 NJ 3500 NJ 3500 3730 3600 4670J
preplace netloc labtools_fmeter_0_F4_TRX_LVDS_divclk 1 4 1 1450 3560n
preplace netloc UART0_UART0EXT_CTSn 1 9 1 NJ 3230
preplace netloc UART0_UART0EXT_DSRn 1 9 1 NJ 3250
preplace netloc UART0_UART0EXT_DCDn 1 9 1 NJ 3270
preplace netloc UART0_UART0EXT_RIn 1 9 1 NJ 3300
preplace netloc UART0EXT_RTSn_1 1 0 9 NJ 3720 NJ 3720 NJ 3720 1030J 3190 NJ 3190 NJ 3190 NJ 3190 3000J 3400 3920J
preplace netloc UART0EXT_DTRn_1 1 0 9 20J 3430 NJ 3430 640J 3410 NJ 3410 NJ 3410 2070J 3440 NJ 3440 NJ 3440 3580J
preplace netloc UART0_UART0_rst_n 1 9 1 NJ 3350
preplace netloc PWM_lights_LCD_rstn 1 9 1 NJ 80
preplace netloc PWM_lights_LED_RGB_blue 1 9 1 NJ 100
preplace netloc PWM_lights_LED_RGB_green 1 9 1 NJ 120
preplace netloc PWM_lights_LCD_BL 1 9 1 NJ 140
preplace netloc PWM_lights_LED_RGB_red 1 9 1 NJ 160
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 9 20J 2700 NJ 2700 NJ 2700 NJ 2700 NJ 2700 2040J 2670 NJ 2670 NJ 2670 3630J
preplace netloc rotenc_dec_cnt_en_1 1 0 9 10J 2690 NJ 2690 NJ 2690 NJ 2690 NJ 2690 2060J 2680 NJ 2680 NJ 2680 3560J
preplace netloc BOARD_ROTENC_PUSH_1 1 0 9 NJ 3400 NJ 3400 590J 3380 NJ 3380 1490 3370 2100J 2650 NJ 2650 NJ 2650 3570J
preplace netloc ETH0_DA_G 1 9 1 NJ 1130
preplace netloc CFG_Si5338_qspi_0_ip2intc_irpt 1 4 6 1630 3310 2150 3650 NJ 3650 NJ 3650 NJ 3650 4660
preplace netloc axi_timer_0_interrupt 1 4 5 1580 3520 NJ 3520 NJ 3520 NJ 3520 3540
preplace netloc decoder_rx09_ch00_int_0 1 0 5 NJ 2780 NJ 2780 NJ 2780 NJ 2780 NJ
preplace netloc PLL_irpt 1 0 5 NJ 2840 NJ 2840 NJ 2840 NJ 2840 NJ
preplace netloc UART0_ip2intc_irpt 1 4 6 1600 3480 NJ 3480 2690J 3470 NJ 3470 NJ 3470 4460
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 4 6 1610 3500 2050J 3620 NJ 3620 NJ 3620 NJ 3620 4530
preplace netloc ROTENC_decoder_ip2intc_irpt 1 4 6 1650 3430 NJ 3430 NJ 3430 NJ 3430 NJ 3430 4470
preplace netloc UART0_irpt 1 4 6 1670 3200 NJ 3200 NJ 3200 2990J 3640 NJ 3640 4500
preplace netloc ETH0_ip2intc_irpt 1 4 6 1660 3460 2030J 3680 NJ 3680 NJ 3680 NJ 3680 4620
preplace netloc PWM_lights_ip2intc_irpt 1 4 6 1640 2410 NJ 2410 NJ 2410 NJ 2410 3740J 2200 4570
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 9 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 3130J 2000 3660J
preplace netloc ETH0_LINK_LED_g_0 1 0 9 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 3800J
preplace netloc ROTENC_decoder_Q 1 4 6 1630 3440 2050J 3460 NJ 3460 NJ 3460 NJ 3460 4480
preplace netloc CLK0_NA_50M_0 1 1 1 NJ 2300
preplace netloc CLK0_NA_50M_g_0 1 2 6 600 2180 NJ 2180 NJ 2180 NJ 2180 NJ 2180 3000J
preplace netloc labtools_fmeter_0_F5_ETH0_s_mii_tx_clk 1 4 1 1440 3580n
preplace netloc labtools_fmeter_0_F6_ETH0_s_mii_rx_clk 1 4 1 1430 3600n
preplace netloc ETH0_s_mii_tx_clk 1 2 8 620 1010 NJ 1010 NJ 1010 NJ 1010 NJ 1010 NJ 1010 3690 1010 4460
preplace netloc ETH0_s_mii_rx_clk 1 2 8 630 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 3810 1540 4540
preplace netloc ETH0_DA_Y 1 9 1 NJ 1110
preplace netloc ETH0_LEDstatus_vio_0 1 4 6 1680 3550 2020J 3670 NJ 3670 NJ 3670 NJ 3670 4590
preplace netloc ETH0_m_mii_txd_vio_0 1 4 6 1670 3560 2010J 3690 NJ 3690 NJ 3690 NJ 3690 4600
preplace netloc ETH0_mii_rxd_vio_0 1 4 6 1520 2080 NJ 2080 NJ 2080 3000J 2010 3630J 1610 4550
preplace netloc EUI48_EUI48_FSM_start 1 9 1 NJ 1750
preplace netloc EUI48_FSM_run_1 1 0 9 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 3790J
preplace netloc EUI48_data_1 1 0 9 NJ 2960 NJ 2960 NJ 2960 NJ 2960 1470 2390 NJ 2390 NJ 2390 NJ 2390 3700J
preplace netloc mdm_USER2_0_Debug_SYS_Rst_1 1 5 4 2100 2420 NJ 2420 NJ 2420 3800
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 2 8 610 3360 NJ 3360 NJ 3360 2060J 3660 NJ 3660 NJ 3660 NJ 3660 4540
preplace netloc dcm_locked_1 1 8 2 3880 1620 4460
preplace netloc ETH0_MIIstatus_vio_0 1 4 6 1660 3530 NJ 3530 NJ 3530 NJ 3530 3600J 3590 4580
preplace netloc ETH0_s_mii_col 1 8 2 3850 1530 4500
preplace netloc ETH0_s_mii_crs 1 8 2 3830 1560 4530
preplace netloc ETH0_s_mii_rx_dv 1 8 2 3840 1570 4520
preplace netloc ETH0_s_mii_rxd_1 1 8 2 3870 1550 4490
preplace netloc ETH0_s_mii_rx_er 1 8 2 3860 1580 4510
preplace netloc ETH0_m_mii_tx_en 1 8 2 3910 1500 4470
preplace netloc ETH0_m_mii_txd_1 1 8 2 3900 1520 4480
preplace netloc ETH0_m_mii_tx_er 1 8 2 3920 1510 4460
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 9 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 9 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 9 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 9 1 NJ 680
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 9 1 NJ 700
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 9 1 NJ 720
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 9 1 NJ 740
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 9 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 8 2 3890 1590 4470
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 8 2 3820 1600 4480
preplace netloc CLK1B_CW_0_psdone 1 4 6 1550 2380 NJ 2380 NJ 2380 NJ 2380 3750J 2190 4460
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 9 1 NJ 760
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 9 1 NJ 780
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 9 1 NJ 800
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 9 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ
preplace netloc ETH0_phy_rst_n 1 9 1 NJ 1450
preplace netloc CFG_Si5338_clk_wiz_0_65MHz_1 1 3 7 1040 3720 1410 2360 NJ 2360 NJ 2360 3150 2360 3640 2210 4480
preplace netloc labtools_fmeter_0_F7_TRX_clk_trx_26MHz 1 4 1 1400 3620n
preplace netloc labtools_fmeter_0_F8_TRX_clk_trx_pll_25MHz 1 4 1 1390 3640n
preplace netloc Status_LVDS_rx09_synced_1 1 0 5 NJ 4300 NJ 4300 NJ 4300 NJ 4300 NJ
preplace netloc decoder_rx09_ch00_strength_1 1 0 5 NJ 4420 NJ 4420 NJ 4420 NJ 4420 NJ
preplace netloc decoder_rx09_ch00_noise_1 1 0 5 NJ 4400 NJ 4400 NJ 4400 NJ 4400 NJ
preplace netloc Status_LVDS_rx24_synced_1 1 0 5 NJ 4320 NJ 4320 NJ 4320 NJ 4320 NJ
preplace netloc pulldata_dds_inc_1 1 0 5 NJ 4260 NJ 4260 NJ 4260 NJ 4260 NJ
preplace netloc dds_tx09_ptt_1 1 0 5 NJ 4280 NJ 4280 NJ 4280 NJ 4280 NJ
preplace netloc TRX_rx_clkdiv_16MHz_in_1 1 0 3 NJ 2360 NJ 2360 590J
preplace netloc TRX_rx24_32bits_CD100_1 1 0 5 NJ 3900 NJ 3900 NJ 3900 NJ 3900 NJ
preplace netloc TRX_rx09_32bits_CD100_1 1 0 5 NJ 3880 NJ 3880 NJ 3880 NJ 3880 NJ
preplace netloc TRX_rx_rd_data_count_1 1 0 5 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ
preplace netloc TRX_clk_trx_26MHz_vio_1 1 0 3 NJ 2380 NJ 2380 NJ
preplace netloc TRX_clk_trx_pll_25MHz_vio_1 1 0 3 NJ 2400 NJ 2400 NJ
preplace netloc TRX_tx_re_1 1 0 5 NJ 4220 NJ 4220 NJ 4220 NJ 4220 NJ
preplace netloc TRX_tx_im_1 1 0 5 NJ 4240 NJ 4240 NJ 4240 NJ 4240 NJ
preplace netloc TRX_tx_data_count_1 1 0 5 NJ 4140 NJ 4140 NJ 4140 NJ 4140 NJ
preplace netloc TRX_TX_RF09_PULLDATA_FIFO_empty_1 1 0 5 NJ 4120 NJ 4120 NJ 4120 NJ 4120 NJ
preplace netloc TRX_decoder_rx09_ch00_squelch_lvl_1 1 0 5 NJ 4380 NJ 4380 NJ 4380 NJ 4380 NJ
preplace netloc TRX_tx_DDS0_gpio_inc_1 1 0 5 NJ 4160 NJ 4160 NJ 4160 NJ 4160 NJ
preplace netloc TRX_tx_DDS0_gpio_ampt_1 1 0 5 NJ 4180 NJ 4180 NJ 4180 NJ 4180 NJ
preplace netloc TRX_tx_DDS1_gpio_ampt_1 1 0 5 NJ 4200 NJ 4200 NJ 4200 NJ 4200 NJ
preplace netloc decoder_rx09_chXX_sql_open_1 1 0 5 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ
preplace netloc decoder_rx09_chXX_active_1 1 0 5 NJ 4360 NJ 4360 NJ 4360 NJ 4360 NJ
preplace netloc TRX_CONFIG_qspi_irpt_1 1 4 6 1680 3160 2140J 3170 NJ 3170 3010J 3630 NJ 3630 4610
preplace netloc AXI_TRX_TRX_CONFIG_GPIO1_0 1 9 1 NJ 300
preplace netloc TRX_CONFIG_GPIO2_i_1 1 0 9 NJ 390 NJ 390 NJ 390 NJ 390 NJ 390 NJ 390 NJ 390 NJ 390 NJ
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO1_0 1 9 1 NJ 320
preplace netloc TRX_TX_DDS_GPIO1_i_1 1 0 9 NJ 410 NJ 410 NJ 410 NJ 410 NJ 410 NJ 410 NJ 410 NJ 410 NJ
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO2_0 1 9 1 NJ 340
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO1_0 1 9 1 NJ 360
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO2_0 1 9 1 NJ 380
preplace netloc TRX_RX_PUSHDATA_GPIO1_i_1 1 0 9 NJ 430 NJ 430 NJ 430 NJ 430 NJ 430 NJ 430 NJ 430 NJ 430 NJ
preplace netloc AXI_TRX_TRX_RX_PUSHDATA_GPIO2_0 1 9 1 NJ 420
preplace netloc TRX_LVDS_tx09_fifo_din_1 1 0 5 NJ 4880 NJ 4880 NJ 4880 NJ 4880 NJ
preplace netloc LVDS_mrk09ok_1 1 0 5 NJ 4840 NJ 4840 NJ 4840 NJ 4840 NJ
preplace netloc LVDS_mrk24ok_1 1 0 5 NJ 4860 NJ 4860 NJ 4860 NJ 4860 NJ
preplace netloc rst_mig_7series_0_100M_mb_reset1 1 3 3 1020 3300 NJ 3300 2130
preplace netloc CFG_mon_GPIO1_I 1 4 6 1540 1420 NJ 1420 NJ 1420 3140J 1770 3600J 1640 4500
preplace netloc CFG_mon_GPIO1_O 1 4 6 1530 1400 NJ 1400 NJ 1400 3150J 1760 3610J 1650 4490
preplace netloc CFG_PLL_I2C_ext_scl_o 1 9 1 NJ 2360
preplace netloc Net 1 9 1 NJ 2380
preplace netloc vio_0_probe_out0 1 5 1 2160 3350n
preplace netloc CFG_Si5338_rst_proc_interconnect_aresetn_0 1 8 2 3910 2570 4470
preplace netloc AXI_TRX_TRX_RX_PUSHDATA_gpio_irpt 1 4 6 1620 2370 NJ 2370 NJ 2370 NJ 2370 3710J 2030 4560
preplace netloc SREC_boot_loader_FSM_1_SREC_error 1 4 3 1620 3540 NJ 3540 2680
preplace netloc SREC_boot_loader_FSM_1_SREC_resetn 1 3 4 1040 3420 NJ 3420 NJ 3420 2640
preplace netloc SREC_boot_loader_FSM_1_SREC_done 1 4 3 1570 3510 NJ 3510 2650
preplace netloc CFG_Si5338_rst_dbg_interconnect_aresetn 1 4 6 1610 1390 NJ 1390 NJ 1390 3080J 1750 3590J 1630 4510
preplace netloc xlconstant_val0_len1_dout 1 9 1 4680J 3500n
preplace netloc CFG_Si5338_gpio_io_o 1 4 6 1600 3490 NJ 3490 NJ 3490 NJ 3490 3570J 3610 4510
preplace netloc CFG_Si5338_gpio2_io_o 1 4 6 1560 3450 NJ 3450 NJ 3450 NJ 3450 NJ 3450 4490
preplace netloc SREC_boot_loader_FSM_0_DBG_Sig_NxtLoad_out_0 1 9 1 N 20
preplace netloc SREC_boot_loader_FSM_0_DBG_Sig_NxtWrite_out_0 1 9 1 N 40
preplace netloc SREC_boot_loader_FSM_0_fsm_axi_last_b 1 4 3 1590 3470 NJ 3470 2660
preplace netloc CFG_Si5338_CFG_Si5338_peripheral_aresetn 1 7 3 3170 2350 3550J 2220 4460
preplace netloc decoder_rx09_ch00_center_pos_1 1 0 5 NJ 4440 NJ 4440 NJ 4440 NJ 4440 NJ
preplace netloc decoder_rx09_ch01_noise_1 1 0 5 NJ 4460 NJ 4460 NJ 4460 NJ 4460 NJ
preplace netloc decoder_rx09_ch01_strength_1 1 0 5 NJ 4480 NJ 4480 NJ 4480 NJ 4480 NJ
preplace netloc decoder_rx09_ch01_center_pos_1 1 0 5 NJ 4500 NJ 4500 NJ 4500 NJ 4500 NJ
preplace netloc decoder_rx09_ch02_noise_1 1 0 5 NJ 4540 NJ 4540 NJ 4540 NJ 4540 NJ
preplace netloc decoder_rx09_ch02_strength_1 1 0 5 NJ 4560 NJ 4560 NJ 4560 NJ 4560 NJ
preplace netloc decoder_rx09_ch02_center_pos_1 1 0 5 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ
preplace netloc decoder_rx09_ch03_noise_1 1 0 5 NJ 4600 NJ 4600 NJ 4600 NJ 4600 NJ
preplace netloc decoder_rx09_ch03_strength_1 1 0 5 NJ 4620 NJ 4620 NJ 4620 NJ 4620 NJ
preplace netloc decoder_rx09_ch03_center_pos_1 1 0 5 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ
preplace netloc decoder_rx09_ch04_noise_1 1 0 5 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ
preplace netloc decoder_rx09_ch04_strength_1 1 0 5 NJ 4680 NJ 4680 NJ 4680 NJ 4680 NJ
preplace netloc decoder_rx09_ch04_center_pos_1 1 0 5 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ
preplace netloc decoder_rx09_ch05_noise_1 1 0 5 NJ 4720 NJ 4720 NJ 4720 NJ 4720 NJ
preplace netloc decoder_rx09_ch05_strength_1 1 0 5 NJ 4740 NJ 4740 NJ 4740 NJ 4740 NJ
preplace netloc decoder_rx09_ch05_center_pos_1 1 0 5 NJ 4900 NJ 4900 NJ 4900 NJ 4900 NJ
preplace netloc S_AXI2_1 1 7 2 3040 310 NJ
preplace netloc microblaze_0_ilmb_1 1 6 2 NJ 3050 2990
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 2 NJ 2190 NJ
preplace netloc SREC_axi_interconnect_0_M02_AXI 1 7 1 3080 2070n
preplace netloc microblaze_0_M_AXI_DC 1 6 2 2660J 2700 3060
preplace netloc mig_7series_0_DDR3 1 9 1 NJ 2940
preplace netloc S_AXI_2 1 8 1 3690 1410n
preplace netloc microblaze_0_axi_periph_interconnect_0_M01_AXI 1 7 1 3110 1680n
preplace netloc AXI_LITE_2 1 7 2 N 1780 3580J
preplace netloc SREC_axi_interconnect_0_M01_AXI 1 7 1 3150 2790n
preplace netloc S_AXI1_3 1 7 2 3010 290 NJ
preplace netloc S02_AXI_1 1 8 1 3660 2170n
preplace netloc microblaze_0_M_AXI_IC 1 6 2 2650J 2690 3070
preplace netloc axi_iic_1_IIC 1 9 1 NJ 2090
preplace netloc S_AXI_8 1 8 1 3710 1550n
preplace netloc microblaze_0_axi_periph_interconnect_0_M04_AXI 1 7 1 3060 1740n
preplace netloc ETH0_ETH0_MDIO_MDC 1 9 1 NJ 1090
preplace netloc mdm_USER2_0_MBDEBUG_1 1 5 1 2140 2600n
preplace netloc CLK0_NA_50M_diff_0 1 0 1 NJ 2300
preplace netloc microblaze_0_dlmb_1 1 6 2 NJ 3030 3040
preplace netloc axi_quad_spi_0_SPI_0 1 9 1 NJ 2280
preplace netloc AXI_TRX_TRX_CONFIG_SPI 1 9 1 NJ 260
preplace netloc microblaze_0_axi_periph_interconnect_0_M03_AXI 1 7 1 3120 1720n
preplace netloc INT_ctrl_interrupt 1 5 1 2130 2910n
preplace netloc UART0_UART0 1 9 1 NJ 3210
preplace netloc SREC_boot_loader_FSM_0_m00_axi 1 6 1 2690 2760n
preplace netloc microblaze_0_axi_periph_interconnect_0_M02_AXI 1 4 4 1600 1380 NJ 1380 NJ 1380 2990
preplace netloc mdm_USER2_0_MBDEBUG_0 1 5 4 2040 1160 NJ 1160 NJ 1160 3770J
preplace netloc S_AXI_1 1 8 1 3780 1390n
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 3560 2870n
preplace netloc S00_AXI_1 1 7 1 3030 1250n
preplace netloc S_AXI_7 1 7 2 3000 270 NJ
preplace netloc S_AXI_3 1 8 1 3570 90n
preplace netloc ETH0_RMII_PHY_M_0 1 9 1 NJ 1070
preplace netloc mdm_USER2_0_M_AXI 1 5 4 2030 1170 NJ 1170 NJ 1170 3760J
preplace netloc S_AXI1_1 1 8 1 3550 540n
preplace netloc microblaze_0_axi_periph_interconnect_1_M07_AXI 1 8 1 3720 1530n
preplace netloc mdm_USER2_0_microblaze_LMB_1 1 5 3 2160 2640 NJ 2640 3050J
preplace netloc microblaze_0_axi_periph_interconnect_1_M02_AXI 1 8 1 3750 1430n
preplace netloc S_AXI_4 1 8 1 3540 520n
preplace netloc CLK3_50MHz_mig_diff_0 1 0 9 NJ 3420 NJ 3420 610J 3390 NJ 3390 NJ 3390 2080J 3410 NJ 3410 NJ 3410 3900J
preplace netloc S_AXI3_1 1 7 2 3050 330 NJ
preplace netloc microblaze_0_axi_dp 1 6 1 2640 1500n
preplace netloc microblaze_0_axi_periph_interconnect_1_M05_AXI 1 8 1 3650 1490n
preplace netloc microblaze_0_axi_periph_interconnect_1_M06_AXI 1 8 1 3620 1510n
preplace netloc mdm_USER2_0_LMB_0 1 5 4 2090 2400 NJ 2400 NJ 2400 3790J
preplace netloc microblaze_0_axi_periph_M05_AXI 1 7 2 3020J 1180 N
preplace netloc SREC_axi_interconnect_0_M00_AXI 1 7 1 3020 2840n
levelinfo -pg 1 -10 150 440 810 1220 1860 2400 2840 3370 4200 4700
pagesize -pg 1 -db -bbox -sgen -340 0 5070 4980
"
}
0
