

================================================================
== Vitis HLS Report for 'fp2_decode_1_Pipeline_VITIS_LOOP_53_2'
================================================================
* Date:           Tue May 20 14:37:29 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      137|      137|  1.370 us|  1.370 us|  128|  128|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2  |      135|      135|        12|          2|          1|    63|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    521|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    133|    -|
|Register         |        -|    -|     193|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     193|    686|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln53_fu_175_p2              |         +|   0|  0|   14|           6|           1|
    |add_ln55_fu_141_p2              |         +|   0|  0|   39|          32|          32|
    |add_ln56_3_fu_153_p2            |         +|   0|  0|   14|           7|           6|
    |add_ln56_fu_163_p2              |         +|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_11001_grp2  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_grp4  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp3  |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_io_grp1         |       and|   0|  0|    2|           1|           1|
    |ap_condition_247                |       and|   0|  0|    2|           1|           1|
    |ap_condition_483                |       and|   0|  0|    2|           1|           1|
    |icmp_ln53_fu_127_p2             |      icmp|   0|  0|   14|           6|           2|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001       |        or|   0|  0|    2|           1|           1|
    |shl_ln55_4_fu_211_p2            |       shl|   0|  0|  182|          64|          64|
    |shl_ln55_fu_195_p2              |       shl|   0|  0|   17|           1|           8|
    |shl_ln56_fu_235_p2              |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0|  521|         222|         220|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |PKB_address0_local       |  14|          3|    6|         18|
    |PKB_d0_local             |  14|          3|   64|        192|
    |PKB_we0_local            |  14|          3|    8|         24|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |gmem2_blk_n_AR           |   9|          2|    1|          2|
    |gmem2_blk_n_R            |   9|          2|    1|          2|
    |i_244_fu_66              |   9|          2|    6|         12|
    |m_axi_gmem2_0_ARADDR     |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 133|         29|  128|        367|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp4_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |gmem2_addr_2_read_reg_304                  |   8|   0|    8|          0|
    |gmem2_addr_2_reg_278                       |  32|   0|   32|          0|
    |gmem2_addr_read_reg_284                    |   8|   0|    8|          0|
    |gmem2_addr_reg_272                         |  32|   0|   32|          0|
    |i_244_fu_66                                |   6|   0|    6|          0|
    |i_reg_260                                  |   6|   0|    6|          0|
    |icmp_ln53_reg_268                          |   1|   0|    1|          0|
    |lshr_ln_reg_299                            |   3|   0|    3|          0|
    |shl_ln55_reg_289                           |   8|   0|    8|          0|
    |zext_ln55_4_reg_294                        |   6|   0|   64|         58|
    |i_reg_260                                  |  64|  32|    6|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 193|  32|  193|         58|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|m_axi_gmem2_0_AWVALID   |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWREADY   |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWADDR    |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWID      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWLEN     |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWBURST   |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWPROT    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWQOS     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWREGION  |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWUSER    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WVALID    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WREADY    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WDATA     |  out|    8|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WSTRB     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WLAST     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WID       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WUSER     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARVALID   |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARREADY   |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARADDR    |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARID      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARLEN     |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARBURST   |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARPROT    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARQOS     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARREGION  |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARUSER    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RVALID    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RREADY    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RDATA     |   in|    8|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RLAST     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RID       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM  |   in|   11|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RUSER     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RRESP     |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BVALID    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BREADY    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BRESP     |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BID       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BUSER     |   in|    1|       m_axi|                                  gmem2|       pointer|
|enc                     |   in|   32|     ap_none|                                    enc|        scalar|
|PKB_address0            |  out|    6|   ap_memory|                                    PKB|         array|
|PKB_ce0                 |  out|    1|   ap_memory|                                    PKB|         array|
|PKB_we0                 |  out|    8|   ap_memory|                                    PKB|         array|
|PKB_d0                  |  out|   64|   ap_memory|                                    PKB|         array|
+------------------------+-----+-----+------------+---------------------------------------+--------------+

