$date
	Sat Jun 14 14:27:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_jk $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst_n $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst_n $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1"
#7
1%
#10
0"
#15
1"
#20
0"
#25
1"
#27
1#
#30
0"
#35
1!
1"
#37
1$
0#
#40
0"
#45
0!
1"
#47
1#
#50
0"
#55
1!
1"
#57
0!
0%
#60
0"
#62
1%
#65
1!
1"
#70
0"
#72
