-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity krnl_bp_krnl_bp_Pipeline_VITIS_LOOP_671_11 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    chunk : IN STD_LOGIC_VECTOR (30 downto 0);
    u_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_15_ce0 : OUT STD_LOGIC;
    u_15_we0 : OUT STD_LOGIC;
    u_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_15_ce1 : OUT STD_LOGIC;
    u_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_14_ce0 : OUT STD_LOGIC;
    u_14_we0 : OUT STD_LOGIC;
    u_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_14_ce1 : OUT STD_LOGIC;
    u_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_13_ce0 : OUT STD_LOGIC;
    u_13_we0 : OUT STD_LOGIC;
    u_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_13_ce1 : OUT STD_LOGIC;
    u_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_12_ce0 : OUT STD_LOGIC;
    u_12_we0 : OUT STD_LOGIC;
    u_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_12_ce1 : OUT STD_LOGIC;
    u_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_11_ce0 : OUT STD_LOGIC;
    u_11_we0 : OUT STD_LOGIC;
    u_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_11_ce1 : OUT STD_LOGIC;
    u_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_10_ce0 : OUT STD_LOGIC;
    u_10_we0 : OUT STD_LOGIC;
    u_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_10_ce1 : OUT STD_LOGIC;
    u_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_9_ce0 : OUT STD_LOGIC;
    u_9_we0 : OUT STD_LOGIC;
    u_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_9_ce1 : OUT STD_LOGIC;
    u_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_8_ce0 : OUT STD_LOGIC;
    u_8_we0 : OUT STD_LOGIC;
    u_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_8_ce1 : OUT STD_LOGIC;
    u_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_7_ce0 : OUT STD_LOGIC;
    u_7_we0 : OUT STD_LOGIC;
    u_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_7_ce1 : OUT STD_LOGIC;
    u_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_6_ce0 : OUT STD_LOGIC;
    u_6_we0 : OUT STD_LOGIC;
    u_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_6_ce1 : OUT STD_LOGIC;
    u_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_5_ce0 : OUT STD_LOGIC;
    u_5_we0 : OUT STD_LOGIC;
    u_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_5_ce1 : OUT STD_LOGIC;
    u_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_4_ce0 : OUT STD_LOGIC;
    u_4_we0 : OUT STD_LOGIC;
    u_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_4_ce1 : OUT STD_LOGIC;
    u_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_3_ce0 : OUT STD_LOGIC;
    u_3_we0 : OUT STD_LOGIC;
    u_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_3_ce1 : OUT STD_LOGIC;
    u_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_2_ce0 : OUT STD_LOGIC;
    u_2_we0 : OUT STD_LOGIC;
    u_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_2_ce1 : OUT STD_LOGIC;
    u_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_1_ce0 : OUT STD_LOGIC;
    u_1_we0 : OUT STD_LOGIC;
    u_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_1_ce1 : OUT STD_LOGIC;
    u_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    u_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_ce0 : OUT STD_LOGIC;
    u_we0 : OUT STD_LOGIC;
    u_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_ce1 : OUT STD_LOGIC;
    u_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_ce0 : OUT STD_LOGIC;
    x_hat_z_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_1_ce0 : OUT STD_LOGIC;
    x_hat_z_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_2_ce0 : OUT STD_LOGIC;
    x_hat_z_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_3_ce0 : OUT STD_LOGIC;
    x_hat_z_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_4_ce0 : OUT STD_LOGIC;
    x_hat_z_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_5_ce0 : OUT STD_LOGIC;
    x_hat_z_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_6_ce0 : OUT STD_LOGIC;
    x_hat_z_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_7_ce0 : OUT STD_LOGIC;
    x_hat_z_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_8_ce0 : OUT STD_LOGIC;
    x_hat_z_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_9_ce0 : OUT STD_LOGIC;
    x_hat_z_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_10_ce0 : OUT STD_LOGIC;
    x_hat_z_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_11_ce0 : OUT STD_LOGIC;
    x_hat_z_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_12_ce0 : OUT STD_LOGIC;
    x_hat_z_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_13_ce0 : OUT STD_LOGIC;
    x_hat_z_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_14_ce0 : OUT STD_LOGIC;
    x_hat_z_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_hat_z_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_hat_z_15_ce0 : OUT STD_LOGIC;
    x_hat_z_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1657_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1657_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1657_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1657_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1657_p_ce : OUT STD_LOGIC );
end;


architecture behav of krnl_bp_krnl_bp_Pipeline_VITIS_LOOP_671_11 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln671_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln671_fu_648_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln671_reg_856 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln671_reg_856_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln671_reg_856_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln671_reg_856_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln671_reg_856_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln671_reg_856_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln671_reg_856_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln671_reg_856_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln671_reg_856_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_addr_reg_942 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_addr_reg_942_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_addr_reg_942_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_addr_reg_942_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_addr_reg_942_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_addr_reg_942_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_addr_reg_942_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_addr_reg_942_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_addr_reg_942_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_addr_reg_948 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_addr_reg_948_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_addr_reg_948_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_addr_reg_948_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_addr_reg_948_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_addr_reg_948_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_addr_reg_948_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_addr_reg_948_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_addr_reg_948_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_2_addr_reg_954 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_2_addr_reg_954_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_2_addr_reg_954_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_2_addr_reg_954_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_2_addr_reg_954_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_2_addr_reg_954_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_2_addr_reg_954_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_2_addr_reg_954_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_2_addr_reg_954_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_3_addr_reg_960 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_3_addr_reg_960_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_3_addr_reg_960_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_3_addr_reg_960_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_3_addr_reg_960_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_3_addr_reg_960_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_3_addr_reg_960_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_3_addr_reg_960_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_3_addr_reg_960_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_4_addr_reg_966 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_4_addr_reg_966_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_4_addr_reg_966_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_4_addr_reg_966_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_4_addr_reg_966_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_4_addr_reg_966_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_4_addr_reg_966_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_4_addr_reg_966_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_4_addr_reg_966_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_5_addr_reg_972 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_5_addr_reg_972_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_5_addr_reg_972_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_5_addr_reg_972_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_5_addr_reg_972_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_5_addr_reg_972_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_5_addr_reg_972_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_5_addr_reg_972_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_5_addr_reg_972_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_6_addr_reg_978 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_6_addr_reg_978_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_6_addr_reg_978_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_6_addr_reg_978_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_6_addr_reg_978_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_6_addr_reg_978_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_6_addr_reg_978_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_6_addr_reg_978_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_6_addr_reg_978_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_7_addr_reg_984 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_7_addr_reg_984_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_7_addr_reg_984_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_7_addr_reg_984_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_7_addr_reg_984_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_7_addr_reg_984_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_7_addr_reg_984_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_7_addr_reg_984_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_7_addr_reg_984_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_8_addr_reg_990 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_8_addr_reg_990_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_8_addr_reg_990_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_8_addr_reg_990_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_8_addr_reg_990_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_8_addr_reg_990_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_8_addr_reg_990_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_8_addr_reg_990_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_8_addr_reg_990_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_9_addr_reg_996 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_9_addr_reg_996_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_9_addr_reg_996_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_9_addr_reg_996_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_9_addr_reg_996_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_9_addr_reg_996_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_9_addr_reg_996_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_9_addr_reg_996_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_9_addr_reg_996_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_10_addr_reg_1002 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_10_addr_reg_1002_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_10_addr_reg_1002_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_10_addr_reg_1002_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_10_addr_reg_1002_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_10_addr_reg_1002_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_10_addr_reg_1002_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_10_addr_reg_1002_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_10_addr_reg_1002_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_11_addr_reg_1008 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_11_addr_reg_1008_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_11_addr_reg_1008_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_11_addr_reg_1008_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_11_addr_reg_1008_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_11_addr_reg_1008_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_11_addr_reg_1008_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_11_addr_reg_1008_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_11_addr_reg_1008_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_12_addr_reg_1014 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_12_addr_reg_1014_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_12_addr_reg_1014_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_12_addr_reg_1014_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_12_addr_reg_1014_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_12_addr_reg_1014_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_12_addr_reg_1014_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_12_addr_reg_1014_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_12_addr_reg_1014_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_13_addr_reg_1020 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_13_addr_reg_1020_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_13_addr_reg_1020_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_13_addr_reg_1020_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_13_addr_reg_1020_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_13_addr_reg_1020_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_13_addr_reg_1020_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_13_addr_reg_1020_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_13_addr_reg_1020_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_14_addr_reg_1026 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_14_addr_reg_1026_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_14_addr_reg_1026_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_14_addr_reg_1026_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_14_addr_reg_1026_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_14_addr_reg_1026_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_14_addr_reg_1026_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_14_addr_reg_1026_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_14_addr_reg_1026_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_15_addr_reg_1032 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_15_addr_reg_1032_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_15_addr_reg_1032_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_15_addr_reg_1032_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_15_addr_reg_1032_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_15_addr_reg_1032_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_15_addr_reg_1032_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_15_addr_reg_1032_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal u_15_addr_reg_1032_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_703_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_1038 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_774_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_1043 : STD_LOGIC_VECTOR (31 downto 0);
    signal add4_reg_1048 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln671_fu_662_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_134 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln671_fu_642_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_2 : STD_LOGIC_VECTOR (30 downto 0);
    signal lshr_ln_fu_652_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_703_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_774_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal tmp_s_fu_703_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_703_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_774_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component krnl_bp_faddfsub_32ns_32ns_32_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component krnl_bp_sparsemux_33_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (3 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (3 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (3 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component krnl_bp_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_33_4_32_1_1_U360 : component krnl_bp_sparsemux_33_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        CASE13 => "1101",
        din13_WIDTH => 32,
        CASE14 => "1110",
        din14_WIDTH => 32,
        CASE15 => "1111",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => x_hat_z_q0,
        din1 => x_hat_z_1_q0,
        din2 => x_hat_z_2_q0,
        din3 => x_hat_z_3_q0,
        din4 => x_hat_z_4_q0,
        din5 => x_hat_z_5_q0,
        din6 => x_hat_z_6_q0,
        din7 => x_hat_z_7_q0,
        din8 => x_hat_z_8_q0,
        din9 => x_hat_z_9_q0,
        din10 => x_hat_z_10_q0,
        din11 => x_hat_z_11_q0,
        din12 => x_hat_z_12_q0,
        din13 => x_hat_z_13_q0,
        din14 => x_hat_z_14_q0,
        din15 => x_hat_z_15_q0,
        def => tmp_s_fu_703_p33,
        sel => trunc_ln671_reg_856,
        dout => tmp_s_fu_703_p35);

    sparsemux_33_4_32_1_1_U361 : component krnl_bp_sparsemux_33_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        CASE13 => "1101",
        din13_WIDTH => 32,
        CASE14 => "1110",
        din14_WIDTH => 32,
        CASE15 => "1111",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => u_q1,
        din1 => u_1_q1,
        din2 => u_2_q1,
        din3 => u_3_q1,
        din4 => u_4_q1,
        din5 => u_5_q1,
        din6 => u_6_q1,
        din7 => u_7_q1,
        din8 => u_8_q1,
        din9 => u_9_q1,
        din10 => u_10_q1,
        din11 => u_11_q1,
        din12 => u_12_q1,
        din13 => u_13_q1,
        din14 => u_14_q1,
        din15 => u_15_q1,
        def => tmp_4_fu_774_p33,
        sel => trunc_ln671_reg_856,
        dout => tmp_4_fu_774_p35);

    flow_control_loop_pipe_sequential_init_U : component krnl_bp_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln671_fu_636_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_134 <= add_ln671_fu_642_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_134 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add4_reg_1048 <= grp_fu_1657_p_dout0;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                trunc_ln671_reg_856_pp0_iter2_reg <= trunc_ln671_reg_856_pp0_iter1_reg;
                trunc_ln671_reg_856_pp0_iter3_reg <= trunc_ln671_reg_856_pp0_iter2_reg;
                trunc_ln671_reg_856_pp0_iter4_reg <= trunc_ln671_reg_856_pp0_iter3_reg;
                trunc_ln671_reg_856_pp0_iter5_reg <= trunc_ln671_reg_856_pp0_iter4_reg;
                trunc_ln671_reg_856_pp0_iter6_reg <= trunc_ln671_reg_856_pp0_iter5_reg;
                trunc_ln671_reg_856_pp0_iter7_reg <= trunc_ln671_reg_856_pp0_iter6_reg;
                trunc_ln671_reg_856_pp0_iter8_reg <= trunc_ln671_reg_856_pp0_iter7_reg;
                u_10_addr_reg_1002_pp0_iter2_reg <= u_10_addr_reg_1002_pp0_iter1_reg;
                u_10_addr_reg_1002_pp0_iter3_reg <= u_10_addr_reg_1002_pp0_iter2_reg;
                u_10_addr_reg_1002_pp0_iter4_reg <= u_10_addr_reg_1002_pp0_iter3_reg;
                u_10_addr_reg_1002_pp0_iter5_reg <= u_10_addr_reg_1002_pp0_iter4_reg;
                u_10_addr_reg_1002_pp0_iter6_reg <= u_10_addr_reg_1002_pp0_iter5_reg;
                u_10_addr_reg_1002_pp0_iter7_reg <= u_10_addr_reg_1002_pp0_iter6_reg;
                u_10_addr_reg_1002_pp0_iter8_reg <= u_10_addr_reg_1002_pp0_iter7_reg;
                u_11_addr_reg_1008_pp0_iter2_reg <= u_11_addr_reg_1008_pp0_iter1_reg;
                u_11_addr_reg_1008_pp0_iter3_reg <= u_11_addr_reg_1008_pp0_iter2_reg;
                u_11_addr_reg_1008_pp0_iter4_reg <= u_11_addr_reg_1008_pp0_iter3_reg;
                u_11_addr_reg_1008_pp0_iter5_reg <= u_11_addr_reg_1008_pp0_iter4_reg;
                u_11_addr_reg_1008_pp0_iter6_reg <= u_11_addr_reg_1008_pp0_iter5_reg;
                u_11_addr_reg_1008_pp0_iter7_reg <= u_11_addr_reg_1008_pp0_iter6_reg;
                u_11_addr_reg_1008_pp0_iter8_reg <= u_11_addr_reg_1008_pp0_iter7_reg;
                u_12_addr_reg_1014_pp0_iter2_reg <= u_12_addr_reg_1014_pp0_iter1_reg;
                u_12_addr_reg_1014_pp0_iter3_reg <= u_12_addr_reg_1014_pp0_iter2_reg;
                u_12_addr_reg_1014_pp0_iter4_reg <= u_12_addr_reg_1014_pp0_iter3_reg;
                u_12_addr_reg_1014_pp0_iter5_reg <= u_12_addr_reg_1014_pp0_iter4_reg;
                u_12_addr_reg_1014_pp0_iter6_reg <= u_12_addr_reg_1014_pp0_iter5_reg;
                u_12_addr_reg_1014_pp0_iter7_reg <= u_12_addr_reg_1014_pp0_iter6_reg;
                u_12_addr_reg_1014_pp0_iter8_reg <= u_12_addr_reg_1014_pp0_iter7_reg;
                u_13_addr_reg_1020_pp0_iter2_reg <= u_13_addr_reg_1020_pp0_iter1_reg;
                u_13_addr_reg_1020_pp0_iter3_reg <= u_13_addr_reg_1020_pp0_iter2_reg;
                u_13_addr_reg_1020_pp0_iter4_reg <= u_13_addr_reg_1020_pp0_iter3_reg;
                u_13_addr_reg_1020_pp0_iter5_reg <= u_13_addr_reg_1020_pp0_iter4_reg;
                u_13_addr_reg_1020_pp0_iter6_reg <= u_13_addr_reg_1020_pp0_iter5_reg;
                u_13_addr_reg_1020_pp0_iter7_reg <= u_13_addr_reg_1020_pp0_iter6_reg;
                u_13_addr_reg_1020_pp0_iter8_reg <= u_13_addr_reg_1020_pp0_iter7_reg;
                u_14_addr_reg_1026_pp0_iter2_reg <= u_14_addr_reg_1026_pp0_iter1_reg;
                u_14_addr_reg_1026_pp0_iter3_reg <= u_14_addr_reg_1026_pp0_iter2_reg;
                u_14_addr_reg_1026_pp0_iter4_reg <= u_14_addr_reg_1026_pp0_iter3_reg;
                u_14_addr_reg_1026_pp0_iter5_reg <= u_14_addr_reg_1026_pp0_iter4_reg;
                u_14_addr_reg_1026_pp0_iter6_reg <= u_14_addr_reg_1026_pp0_iter5_reg;
                u_14_addr_reg_1026_pp0_iter7_reg <= u_14_addr_reg_1026_pp0_iter6_reg;
                u_14_addr_reg_1026_pp0_iter8_reg <= u_14_addr_reg_1026_pp0_iter7_reg;
                u_15_addr_reg_1032_pp0_iter2_reg <= u_15_addr_reg_1032_pp0_iter1_reg;
                u_15_addr_reg_1032_pp0_iter3_reg <= u_15_addr_reg_1032_pp0_iter2_reg;
                u_15_addr_reg_1032_pp0_iter4_reg <= u_15_addr_reg_1032_pp0_iter3_reg;
                u_15_addr_reg_1032_pp0_iter5_reg <= u_15_addr_reg_1032_pp0_iter4_reg;
                u_15_addr_reg_1032_pp0_iter6_reg <= u_15_addr_reg_1032_pp0_iter5_reg;
                u_15_addr_reg_1032_pp0_iter7_reg <= u_15_addr_reg_1032_pp0_iter6_reg;
                u_15_addr_reg_1032_pp0_iter8_reg <= u_15_addr_reg_1032_pp0_iter7_reg;
                u_1_addr_reg_948_pp0_iter2_reg <= u_1_addr_reg_948_pp0_iter1_reg;
                u_1_addr_reg_948_pp0_iter3_reg <= u_1_addr_reg_948_pp0_iter2_reg;
                u_1_addr_reg_948_pp0_iter4_reg <= u_1_addr_reg_948_pp0_iter3_reg;
                u_1_addr_reg_948_pp0_iter5_reg <= u_1_addr_reg_948_pp0_iter4_reg;
                u_1_addr_reg_948_pp0_iter6_reg <= u_1_addr_reg_948_pp0_iter5_reg;
                u_1_addr_reg_948_pp0_iter7_reg <= u_1_addr_reg_948_pp0_iter6_reg;
                u_1_addr_reg_948_pp0_iter8_reg <= u_1_addr_reg_948_pp0_iter7_reg;
                u_2_addr_reg_954_pp0_iter2_reg <= u_2_addr_reg_954_pp0_iter1_reg;
                u_2_addr_reg_954_pp0_iter3_reg <= u_2_addr_reg_954_pp0_iter2_reg;
                u_2_addr_reg_954_pp0_iter4_reg <= u_2_addr_reg_954_pp0_iter3_reg;
                u_2_addr_reg_954_pp0_iter5_reg <= u_2_addr_reg_954_pp0_iter4_reg;
                u_2_addr_reg_954_pp0_iter6_reg <= u_2_addr_reg_954_pp0_iter5_reg;
                u_2_addr_reg_954_pp0_iter7_reg <= u_2_addr_reg_954_pp0_iter6_reg;
                u_2_addr_reg_954_pp0_iter8_reg <= u_2_addr_reg_954_pp0_iter7_reg;
                u_3_addr_reg_960_pp0_iter2_reg <= u_3_addr_reg_960_pp0_iter1_reg;
                u_3_addr_reg_960_pp0_iter3_reg <= u_3_addr_reg_960_pp0_iter2_reg;
                u_3_addr_reg_960_pp0_iter4_reg <= u_3_addr_reg_960_pp0_iter3_reg;
                u_3_addr_reg_960_pp0_iter5_reg <= u_3_addr_reg_960_pp0_iter4_reg;
                u_3_addr_reg_960_pp0_iter6_reg <= u_3_addr_reg_960_pp0_iter5_reg;
                u_3_addr_reg_960_pp0_iter7_reg <= u_3_addr_reg_960_pp0_iter6_reg;
                u_3_addr_reg_960_pp0_iter8_reg <= u_3_addr_reg_960_pp0_iter7_reg;
                u_4_addr_reg_966_pp0_iter2_reg <= u_4_addr_reg_966_pp0_iter1_reg;
                u_4_addr_reg_966_pp0_iter3_reg <= u_4_addr_reg_966_pp0_iter2_reg;
                u_4_addr_reg_966_pp0_iter4_reg <= u_4_addr_reg_966_pp0_iter3_reg;
                u_4_addr_reg_966_pp0_iter5_reg <= u_4_addr_reg_966_pp0_iter4_reg;
                u_4_addr_reg_966_pp0_iter6_reg <= u_4_addr_reg_966_pp0_iter5_reg;
                u_4_addr_reg_966_pp0_iter7_reg <= u_4_addr_reg_966_pp0_iter6_reg;
                u_4_addr_reg_966_pp0_iter8_reg <= u_4_addr_reg_966_pp0_iter7_reg;
                u_5_addr_reg_972_pp0_iter2_reg <= u_5_addr_reg_972_pp0_iter1_reg;
                u_5_addr_reg_972_pp0_iter3_reg <= u_5_addr_reg_972_pp0_iter2_reg;
                u_5_addr_reg_972_pp0_iter4_reg <= u_5_addr_reg_972_pp0_iter3_reg;
                u_5_addr_reg_972_pp0_iter5_reg <= u_5_addr_reg_972_pp0_iter4_reg;
                u_5_addr_reg_972_pp0_iter6_reg <= u_5_addr_reg_972_pp0_iter5_reg;
                u_5_addr_reg_972_pp0_iter7_reg <= u_5_addr_reg_972_pp0_iter6_reg;
                u_5_addr_reg_972_pp0_iter8_reg <= u_5_addr_reg_972_pp0_iter7_reg;
                u_6_addr_reg_978_pp0_iter2_reg <= u_6_addr_reg_978_pp0_iter1_reg;
                u_6_addr_reg_978_pp0_iter3_reg <= u_6_addr_reg_978_pp0_iter2_reg;
                u_6_addr_reg_978_pp0_iter4_reg <= u_6_addr_reg_978_pp0_iter3_reg;
                u_6_addr_reg_978_pp0_iter5_reg <= u_6_addr_reg_978_pp0_iter4_reg;
                u_6_addr_reg_978_pp0_iter6_reg <= u_6_addr_reg_978_pp0_iter5_reg;
                u_6_addr_reg_978_pp0_iter7_reg <= u_6_addr_reg_978_pp0_iter6_reg;
                u_6_addr_reg_978_pp0_iter8_reg <= u_6_addr_reg_978_pp0_iter7_reg;
                u_7_addr_reg_984_pp0_iter2_reg <= u_7_addr_reg_984_pp0_iter1_reg;
                u_7_addr_reg_984_pp0_iter3_reg <= u_7_addr_reg_984_pp0_iter2_reg;
                u_7_addr_reg_984_pp0_iter4_reg <= u_7_addr_reg_984_pp0_iter3_reg;
                u_7_addr_reg_984_pp0_iter5_reg <= u_7_addr_reg_984_pp0_iter4_reg;
                u_7_addr_reg_984_pp0_iter6_reg <= u_7_addr_reg_984_pp0_iter5_reg;
                u_7_addr_reg_984_pp0_iter7_reg <= u_7_addr_reg_984_pp0_iter6_reg;
                u_7_addr_reg_984_pp0_iter8_reg <= u_7_addr_reg_984_pp0_iter7_reg;
                u_8_addr_reg_990_pp0_iter2_reg <= u_8_addr_reg_990_pp0_iter1_reg;
                u_8_addr_reg_990_pp0_iter3_reg <= u_8_addr_reg_990_pp0_iter2_reg;
                u_8_addr_reg_990_pp0_iter4_reg <= u_8_addr_reg_990_pp0_iter3_reg;
                u_8_addr_reg_990_pp0_iter5_reg <= u_8_addr_reg_990_pp0_iter4_reg;
                u_8_addr_reg_990_pp0_iter6_reg <= u_8_addr_reg_990_pp0_iter5_reg;
                u_8_addr_reg_990_pp0_iter7_reg <= u_8_addr_reg_990_pp0_iter6_reg;
                u_8_addr_reg_990_pp0_iter8_reg <= u_8_addr_reg_990_pp0_iter7_reg;
                u_9_addr_reg_996_pp0_iter2_reg <= u_9_addr_reg_996_pp0_iter1_reg;
                u_9_addr_reg_996_pp0_iter3_reg <= u_9_addr_reg_996_pp0_iter2_reg;
                u_9_addr_reg_996_pp0_iter4_reg <= u_9_addr_reg_996_pp0_iter3_reg;
                u_9_addr_reg_996_pp0_iter5_reg <= u_9_addr_reg_996_pp0_iter4_reg;
                u_9_addr_reg_996_pp0_iter6_reg <= u_9_addr_reg_996_pp0_iter5_reg;
                u_9_addr_reg_996_pp0_iter7_reg <= u_9_addr_reg_996_pp0_iter6_reg;
                u_9_addr_reg_996_pp0_iter8_reg <= u_9_addr_reg_996_pp0_iter7_reg;
                u_addr_reg_942_pp0_iter2_reg <= u_addr_reg_942_pp0_iter1_reg;
                u_addr_reg_942_pp0_iter3_reg <= u_addr_reg_942_pp0_iter2_reg;
                u_addr_reg_942_pp0_iter4_reg <= u_addr_reg_942_pp0_iter3_reg;
                u_addr_reg_942_pp0_iter5_reg <= u_addr_reg_942_pp0_iter4_reg;
                u_addr_reg_942_pp0_iter6_reg <= u_addr_reg_942_pp0_iter5_reg;
                u_addr_reg_942_pp0_iter7_reg <= u_addr_reg_942_pp0_iter6_reg;
                u_addr_reg_942_pp0_iter8_reg <= u_addr_reg_942_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                tmp_4_reg_1043 <= tmp_4_fu_774_p35;
                tmp_s_reg_1038 <= tmp_s_fu_703_p35;
                trunc_ln671_reg_856 <= trunc_ln671_fu_648_p1;
                trunc_ln671_reg_856_pp0_iter1_reg <= trunc_ln671_reg_856;
                u_10_addr_reg_1002 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_10_addr_reg_1002_pp0_iter1_reg <= u_10_addr_reg_1002;
                u_11_addr_reg_1008 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_11_addr_reg_1008_pp0_iter1_reg <= u_11_addr_reg_1008;
                u_12_addr_reg_1014 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_12_addr_reg_1014_pp0_iter1_reg <= u_12_addr_reg_1014;
                u_13_addr_reg_1020 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_13_addr_reg_1020_pp0_iter1_reg <= u_13_addr_reg_1020;
                u_14_addr_reg_1026 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_14_addr_reg_1026_pp0_iter1_reg <= u_14_addr_reg_1026;
                u_15_addr_reg_1032 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_15_addr_reg_1032_pp0_iter1_reg <= u_15_addr_reg_1032;
                u_1_addr_reg_948 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_1_addr_reg_948_pp0_iter1_reg <= u_1_addr_reg_948;
                u_2_addr_reg_954 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_2_addr_reg_954_pp0_iter1_reg <= u_2_addr_reg_954;
                u_3_addr_reg_960 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_3_addr_reg_960_pp0_iter1_reg <= u_3_addr_reg_960;
                u_4_addr_reg_966 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_4_addr_reg_966_pp0_iter1_reg <= u_4_addr_reg_966;
                u_5_addr_reg_972 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_5_addr_reg_972_pp0_iter1_reg <= u_5_addr_reg_972;
                u_6_addr_reg_978 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_6_addr_reg_978_pp0_iter1_reg <= u_6_addr_reg_978;
                u_7_addr_reg_984 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_7_addr_reg_984_pp0_iter1_reg <= u_7_addr_reg_984;
                u_8_addr_reg_990 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_8_addr_reg_990_pp0_iter1_reg <= u_8_addr_reg_990;
                u_9_addr_reg_996 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_9_addr_reg_996_pp0_iter1_reg <= u_9_addr_reg_996;
                u_addr_reg_942 <= zext_ln671_fu_662_p1(3 - 1 downto 0);
                u_addr_reg_942_pp0_iter1_reg <= u_addr_reg_942;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln671_fu_642_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_2) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln671_fu_636_p2)
    begin
        if (((icmp_ln671_fu_636_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_134, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_2 <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_i_2 <= i_fu_134;
        end if; 
    end process;

    grp_fu_1657_p_ce <= ap_const_logic_1;
    grp_fu_1657_p_din0 <= tmp_4_reg_1043;
    grp_fu_1657_p_din1 <= tmp_s_reg_1038;
    grp_fu_1657_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    icmp_ln671_fu_636_p2 <= "1" when (ap_sig_allocacmp_i_2 = chunk) else "0";
    lshr_ln_fu_652_p4 <= ap_sig_allocacmp_i_2(6 downto 4);
    tmp_4_fu_774_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_s_fu_703_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    trunc_ln671_fu_648_p1 <= ap_sig_allocacmp_i_2(4 - 1 downto 0);
    u_10_address0 <= u_10_addr_reg_1002_pp0_iter8_reg;
    u_10_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_10_ce0 <= ap_const_logic_1;
        else 
            u_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_10_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_10_ce1 <= ap_const_logic_1;
        else 
            u_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_10_d0 <= add4_reg_1048;

    u_10_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_A))) then 
            u_10_we0 <= ap_const_logic_1;
        else 
            u_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_11_address0 <= u_11_addr_reg_1008_pp0_iter8_reg;
    u_11_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_11_ce0 <= ap_const_logic_1;
        else 
            u_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_11_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_11_ce1 <= ap_const_logic_1;
        else 
            u_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_11_d0 <= add4_reg_1048;

    u_11_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_B))) then 
            u_11_we0 <= ap_const_logic_1;
        else 
            u_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_12_address0 <= u_12_addr_reg_1014_pp0_iter8_reg;
    u_12_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_12_ce0 <= ap_const_logic_1;
        else 
            u_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_12_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_12_ce1 <= ap_const_logic_1;
        else 
            u_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_12_d0 <= add4_reg_1048;

    u_12_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_C))) then 
            u_12_we0 <= ap_const_logic_1;
        else 
            u_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_13_address0 <= u_13_addr_reg_1020_pp0_iter8_reg;
    u_13_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_13_ce0 <= ap_const_logic_1;
        else 
            u_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_13_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_13_ce1 <= ap_const_logic_1;
        else 
            u_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_13_d0 <= add4_reg_1048;

    u_13_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_D))) then 
            u_13_we0 <= ap_const_logic_1;
        else 
            u_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_14_address0 <= u_14_addr_reg_1026_pp0_iter8_reg;
    u_14_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_14_ce0 <= ap_const_logic_1;
        else 
            u_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_14_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_14_ce1 <= ap_const_logic_1;
        else 
            u_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_14_d0 <= add4_reg_1048;

    u_14_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_E))) then 
            u_14_we0 <= ap_const_logic_1;
        else 
            u_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_15_address0 <= u_15_addr_reg_1032_pp0_iter8_reg;
    u_15_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_15_ce0 <= ap_const_logic_1;
        else 
            u_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_15_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_15_ce1 <= ap_const_logic_1;
        else 
            u_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_15_d0 <= add4_reg_1048;

    u_15_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_F))) then 
            u_15_we0 <= ap_const_logic_1;
        else 
            u_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_1_address0 <= u_1_addr_reg_948_pp0_iter8_reg;
    u_1_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_1_ce0 <= ap_const_logic_1;
        else 
            u_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_1_ce1 <= ap_const_logic_1;
        else 
            u_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_1_d0 <= add4_reg_1048;

    u_1_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_1))) then 
            u_1_we0 <= ap_const_logic_1;
        else 
            u_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_2_address0 <= u_2_addr_reg_954_pp0_iter8_reg;
    u_2_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_2_ce0 <= ap_const_logic_1;
        else 
            u_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_2_ce1 <= ap_const_logic_1;
        else 
            u_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_2_d0 <= add4_reg_1048;

    u_2_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_2))) then 
            u_2_we0 <= ap_const_logic_1;
        else 
            u_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_3_address0 <= u_3_addr_reg_960_pp0_iter8_reg;
    u_3_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_3_ce0 <= ap_const_logic_1;
        else 
            u_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_3_ce1 <= ap_const_logic_1;
        else 
            u_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_3_d0 <= add4_reg_1048;

    u_3_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_3))) then 
            u_3_we0 <= ap_const_logic_1;
        else 
            u_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_4_address0 <= u_4_addr_reg_966_pp0_iter8_reg;
    u_4_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_4_ce0 <= ap_const_logic_1;
        else 
            u_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_4_ce1 <= ap_const_logic_1;
        else 
            u_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_4_d0 <= add4_reg_1048;

    u_4_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_4))) then 
            u_4_we0 <= ap_const_logic_1;
        else 
            u_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_5_address0 <= u_5_addr_reg_972_pp0_iter8_reg;
    u_5_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_5_ce0 <= ap_const_logic_1;
        else 
            u_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_5_ce1 <= ap_const_logic_1;
        else 
            u_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_5_d0 <= add4_reg_1048;

    u_5_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_5))) then 
            u_5_we0 <= ap_const_logic_1;
        else 
            u_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_6_address0 <= u_6_addr_reg_978_pp0_iter8_reg;
    u_6_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_6_ce0 <= ap_const_logic_1;
        else 
            u_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_6_ce1 <= ap_const_logic_1;
        else 
            u_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_6_d0 <= add4_reg_1048;

    u_6_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_6))) then 
            u_6_we0 <= ap_const_logic_1;
        else 
            u_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_7_address0 <= u_7_addr_reg_984_pp0_iter8_reg;
    u_7_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_7_ce0 <= ap_const_logic_1;
        else 
            u_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_7_ce1 <= ap_const_logic_1;
        else 
            u_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_7_d0 <= add4_reg_1048;

    u_7_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_7))) then 
            u_7_we0 <= ap_const_logic_1;
        else 
            u_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_8_address0 <= u_8_addr_reg_990_pp0_iter8_reg;
    u_8_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_8_ce0 <= ap_const_logic_1;
        else 
            u_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_8_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_8_ce1 <= ap_const_logic_1;
        else 
            u_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_8_d0 <= add4_reg_1048;

    u_8_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_8))) then 
            u_8_we0 <= ap_const_logic_1;
        else 
            u_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_9_address0 <= u_9_addr_reg_996_pp0_iter8_reg;
    u_9_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_9_ce0 <= ap_const_logic_1;
        else 
            u_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_9_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_9_ce1 <= ap_const_logic_1;
        else 
            u_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_9_d0 <= add4_reg_1048;

    u_9_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_9))) then 
            u_9_we0 <= ap_const_logic_1;
        else 
            u_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_address0 <= u_addr_reg_942_pp0_iter8_reg;
    u_address1 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    u_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            u_ce0 <= ap_const_logic_1;
        else 
            u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_ce1 <= ap_const_logic_1;
        else 
            u_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_d0 <= add4_reg_1048;

    u_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln671_reg_856_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln671_reg_856_pp0_iter8_reg = ap_const_lv4_0))) then 
            u_we0 <= ap_const_logic_1;
        else 
            u_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_10_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_10_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_11_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_11_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_12_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_12_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_13_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_13_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_14_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_14_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_15_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_15_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_1_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_1_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_2_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_2_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_3_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_3_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_4_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_4_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_5_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_5_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_6_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_6_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_7_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_7_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_8_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_8_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_9_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_9_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_hat_z_address0 <= zext_ln671_fu_662_p1(3 - 1 downto 0);

    x_hat_z_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_hat_z_ce0 <= ap_const_logic_1;
        else 
            x_hat_z_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln671_fu_662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_652_p4),64));
end behav;
