---
content_type: page
title: Labs
uid: 60d7ef1f-e2ac-7a31-acca-64948b8b2321
---

See the [calendar]({{< baseurl >}}/pages/calendar) for due dates and the [syllabus]({{< baseurl >}}/pages/syllabus) for class policies on turning in labs and collaboration. The SMIPS Processor Specification contains details on the SMIPS ISA which is used in several of the labs.

| LabÂ # | Topics |
| --- | --- |
| 1 | RTL Model of a Two-Stage MIPS Processor ([PDF]({{< baseurl >}}/resources/lab1)) |
| 2 | ASIC Implementation of a Two-Stage MIPS Processor ([PDF]({{< baseurl >}}/resources/lab2)) |
| 3 | Bluespec Model of a Network Linecard ([PDF]({{< baseurl >}}/resources/lab3))