<root><simulation><result_generated_time />2023-05-12 16:54:11<layer><layer_spec />{'B': 1, 'K': 576, 'C': 96, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 18816, 'O': 112896}<total_data_reuse />{'W': 196, 'I': 576.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />8/74</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [108, 1, 1], 'I': [21, 1, 1], 'O': [252, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 4)], [('C', 3), ('K', 9)]], [], []]<I />[[[('K', 4)], [('K', 9)]], [[('OY', 7)], [('C', 3)]], [], []]<O />[[[], [('C', 3)]], [[('OY', 7), ('K', 4)], [('K', 9)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 2), ('C', 16), ('K', 4), ('K', 4), ('OX', 14), ('OY', 2)], []]<I />[[('C', 2), ('C', 16), ('K', 4), ('K', 4)], [('OX', 14), ('OY', 2)], []]<O />[[('C', 2), ('C', 16)], [('K', 4), ('K', 4), ('OX', 14), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [7.0, 1, 28, 1], 'I': [36.0, 16.0, 1.0, 1.0], 'O': [3.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 442368, 442368], 'I': [256, 150528, 150528], 'O': [8, 903168, 903168], 'O_partial': [8, 0, 0], 'O_final': [0, 903168, 903168]}<actual_mem_utilization_individual />{'W': [0.02, 0.01, 0.0], 'I': [0.5, 0.0, 0.0], 'O': [0.02, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.04, 0.0], 'I': [0.5, 0.04, 0.0], 'O': [0.02, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 442368, 442368], 'I': [256, 150528, 150528], 'O': [8, 225792, 903168], 'O_partial': [8, 0, 0], 'O_final': [0, 225792, 903168]}<total_unit_count />{'W': [756, 108, 1, 1], 'I': [756, 21, 1, 1], 'O': [756, 252, 1, 1]}<unique_unit_count />{'W': [108, 108, 1, 1], 'I': [21, 21, 1, 1], 'O': [252, 252, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [36.0, 1.0, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1548288, 1548288], [1548288, 55296], [55296, 0]]<I />[[301056, 18816], [18816, 18816], [18816, 0]]<O />[[(3499776, 3612672), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]<O_partial />[[(3499776, 3612672), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[193536, 193536], [24192, 864], [216, 0]]<I />[[37632, 2352], [294, 294], [74, 0]]<O />[[(437472, 451584), (14112, 0)], [(0, 1764), (1764, 0)], [(0, 441), (0, 0)]]<O_partial />[([437472, 451584], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [14112, 0]), ([0, 1764], [1764, 0]), ([0, 441], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />3842048</mac_count></basic_info><energy><total_energy />23888478.8<mem_energy_breakdown><W />[135.6, 2627.2, 287.7]<I />[13.5, 58.3, 97.9]<O />[316.4, 349.6, 587.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />192102.4<total />23884005.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3516<utilization_without_data_loading />0.3657<utilization_spatial />0.7383<utilization_temporal_with_data_loading />0.4763<mac_utilize_temporal_without_data_loading />0.4954</mac_array_utilization><latency><latency_cycle_with_data_loading />30100<latency_cycle_without_data_loading />28940<ideal_computing_cycle />14336<data_loading><load_cycle_total />1160<load_cycle_individual />{'W': [2, 864, 0], 'I': [11, 294, 0]}<load_cycle_combined />{'W': 864, 'I': 294}</data_loading><mem_stalling><mem_stall_cycle_total />14604<mem_stall_cycle_individual />{'W': [[-14335], [-14335, 14335], [-14336, -14336]], 'I': [[-14335], [-13716, -13554], [-14336, -14336]], 'O': [[-14336], [-14336, -12544], [-12572, -13895]]}<mem_stall_cycle_shared />{'W': [[-14335], [-14335, 14604], [0, 0]], 'I': [[-14335], [-13716, 14604], [0, 0]], 'O': [[-14336], [-14336, -12544], [-12572, -13895]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 442368, 442368], 'I': [256, 150528, 150528], 'O': [8, 903168, 903168], 'O_partial': [8, 0, 0], 'O_final': [0, 903168, 903168]}<data_size_each_level_total />{'W': [864, 442368, 442368], 'I': [5376, 150528, 150528], 'O': [2016, 903168, 903168]}<loop_cycles_each_level />{'W': [1, 14336, 14336], 'I': [512, 14336, 14336], 'O': [32, 14336, 14336]}<top_ir_loop_size />{'W': [1, 28, 1], 'I': [16, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [864.0, 30.9], [30.9, 30.9]], 'I': [[8.0, 0.5], [10.5, 10.5], [10.5, 10.5]], 'O': [[8.0, 0.2], [63.0, 63.0], [63.0, 63.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [864.0, 864.0], [864.0, 30.9]], 'I': [[8.0, 8.0], [168.0, 10.5], [10.5, 10.5]], 'O': [[8.0, 8.0], [2016.0, 63.0], [63.0, 63.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [864.0, 30.9], [30.9, 0]], 'I': [[8.0, 0.5], [10.5, 10.5], [10.5, 0]], 'O': [[8.0, 0.2], [63.0, 63.0], [63.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [937.5, 104.4], [41.4, 63.0]], 'I': [[8.0, 0.5], [937.5, 104.4], [41.4, 63.0]], 'O': [[8.0, 0.2], [937.5, 104.4], [41.4, 63.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 14336], [1, 1, 14336], [14336, 14336, 1]], 'I': [[1, 1, 14336], [512, 512, 28], [14336, 14336, 1]], 'O': [[1, 1, 14336], [32, 32, 448], [14336, 14336, 1]]}<trans_time_real />{'W': [[0, 1, 14336], [[0, 1, 14336], [2, 1, 14336]], [[864, 14336, 1], [216, 14336, 1]]], 'I': [[0, 1, 14336], [[4, 512, 28], [10, 512, 28]], [[294, 14336, 1], [74, 14336, 1]]], 'O': [[0, 1, 14336], [[0, 32, 448], [4, 32, 448]], [[1764, 14336, 1], [441, 14336, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 1], [-13472, -14120]], 'I': [[-1], [-508, -502], [-14042, -14262]], 'O': [[-1], [-32, -28], [-12572, -13895]]}<single_stall_count />{'W': [14335, 14335, 0], 'I': [14335, 27, 0], 'O': [14336, 448, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [14335, 0], 'I': [270, 0], 'O': [1792, 1764]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1764, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[269, -14336], [-12544, -12572]], 1: [[-14336, -14336], [-12572, -14336]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>