<font size='18'>
 <a href='../index.html'>Home</a>
 </font>
<!DOCTYPE html>

<html>
<head>
<meta charset="utf-8"/>
<meta content="Tinghui WANG" name="Author"/>
<link href="/images/realdigital.ico" rel="icon" type="image/x-icon"/>
<meta content="IE=edge" http-equiv="X-UA-Compatible"/>
<meta content="width=device-width, initial-scale=1" name="viewport"/>
<title>Welcome to Real Digital</title>
<link crossorigin="anonymous" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.9.0-alpha2/katex.min.css" integrity="sha384-exe4Ak6B0EoJI0ogGxjJ8rn+RN3ftPnEQrGwX59KTCl5ybGzvHGKjhPKk/KC3abb" rel="stylesheet"/>
<link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
<link href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/styles/vs2015.min.css" rel="stylesheet"/>
<link href="/build/realdigital.c5563abade9aec1d0accf0b1c31118b8.css" rel="stylesheet"/>
<link href="/build/css/app.381c5c1b85ba6633fac439a6eb0ba6f4.css" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/icon?family=Material+Icons" rel="stylesheet"/>
<link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
<script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
            (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
            m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');
        ga('create', 'UA-52236215-2', 'auto');
        ga('send', 'pageview');
    </script>
</link></link></head>
<body class="doc-page">

<div class="wrapper">
<div class="main main-raised">
<article class="container-fluid">
<div class="row">
<div class="col col-main-content" id="doc-main-content">

<div>
<div class="title-box">
<h1>Project
                                    1.1
                                            Getting Started with FPGA
            </h1>
<h2>Introduction to FPGA Development</h2>
</div>
<div class="row mt-3">
<div class="col text-left">
<a href="http://creativecommons.org/licenses/by-sa/4.0/" rel="license">
<img alt="Creative Commons License" src="https://i.creativecommons.org/l/by-sa/4.0/88x31.png" style="border-width:0"/>
</a>
</div>
<div class="col text-right">
<i class="fa fa-eye"></i>
                1552
            </div>
</div>
</div>
<h2 data-source-line="1" id="introduction">Introduction</h2>
<p data-source-line="3">This initial “starter” project sets up your Blackboard for use with Xilinx Vivado Design Suite, and guides you through the process of creating a new design project. It introduces several of the most useful features of the Vivido design environment, shows you how to create and implement a new hardware design, and how to program the design into the Blackboard.</p>
<div class="row"><div class="col-md-6"><h4 id="before-you-begin-you-should">Before you begin, you should:</h4>
<ul>
<li>Have a Real Digital® Blackboard;</li>
<li>Have a PC with internet access;</li>
<li>Have some time to set up your board and download the tools for further projects;</li>
<li>Get familiar with <a class="btn btn-sm btn-primary" href="https://www.realdigital.org/doc/467498beab847d9c7668cb472212960d "><strong>General Project Submission Policy</strong></a>;</li>
<li>Download the Problem Set and Submission Form for this module:
<a class="btn btn-sm btn-orange" href="/downloads/a13804726e018fec9b3c2c9109728a38.pdf"><strong>Problem Set 1</strong></a> <a class="btn btn-sm btn-orange" href="/downloads/c03fef2fda4cc51feb12cd837f7f7bf3.pdf"><strong>Submission Form 1</strong></a>.</li>
</ul>
</div><div class="col-lg-6 col-md-6 col-sm-12"><h4 id="after-youre-done-you-should">After you’re done, you should:</h4>
<ul>
<li>Have the Xilinx Vivado WebPACK™ installed;</li>
<li>Know how to create a new Vivado design project;</li>
<li>Know how to describe a basic circuit using Verilog®;</li>
<li>Be able to configure the Blackboard with a new design;</li>
<li>Understand basic digital circuit design concepts.</li>
</ul>
</div></div><h2 data-source-line="25" id="background">Background</h2>
<div class="row"><div class="col-md-6"><p>This project provides an initial experience with the Xilinx Vivado tools and your FPGA based circuit board.
Follow the steps below, and you should get the same result as shown in the image at the bottom of the page.</p>
<p>Please take the time to read through the related materials listed to the right.
These materials provide background information on a variety of important foundation topics.</p>
</div><div class="col-lg-6 col-md-6 col-sm-12"><ul>
<li><a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/cd0d8a4a2a47f3aeb190b1a16cbca45d"><strong>A FIRST LOOK AT CIRCUITS</strong></a></li>
<li><a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/3be753ca9a98bcf37a506c089d598b99"><strong>ELECTRIC CHARGES, VOLTAGE, &amp; CURRENT</strong></a></li>
<li><a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/73ef16eafac5675a36cba16c7072bfe1"><strong>RESISTANCE &amp; OHM’S LAW</strong></a></li>
<li><a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/2b10874a5b99980575b7ba2e4ef7e271"><strong>ELECTRONIC COMPONENTS</strong></a></li>
<li><a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/35ecf01dfd810dd01144a128ffdea9ec"><strong>PHYSICAL VS. MODEL CIRCUITS</strong></a></li>
</ul>
</div></div><h2 data-source-line="43" id="step-1-tools-installation">Step 1: Tools installation</h2>
<p data-source-line="45">Go to <a class="btn btn-sm btn-primary" href="https://www.realdigital.org/doc/1fd3322461ac4bcc1fcd6bcc6c5907ec"><strong>TUTORIAL: VIVADO TOOLS INSTALLATION</strong></a> page to download and install the latest <em><strong>Vivado</strong></em> version.</p>
<h2 data-source-line="47" id="step-2-create-a-vivado-project">Step 2: Create a Vivado Project</h2>
<p data-source-line="49">Create an empty project in using Latest Version of Vivado as shown in <a class="btn btn-sm btn-primary" href="https://www.realdigital.org/doc/b47e4aa3132668472dbdd90feeb42f22"><strong>TUTORIAL: CREATE A VIVADO PROJECT</strong></a>
Make sure that you select the correct FPGA parts according to your Blackboard board.</p>
<h2 data-source-line="52" id="step-3-edit-the-project">Step 3: Edit The Project</h2>
<h3 data-source-line="53" id="create-verilog-file-as-design-source">Create Verilog File as Design Source</h3>
<div class="row"><div class="col-md-5"><p>In this series of tutorials, you will learn to use Verilog HDL to describe digital logic. Xilinx Vivado tools can compile Verilog HDL codes and implement those digital logic with digital circuit elements. By downloading the generated bit-file, your circuit described in the verilog design source file gets physically implemented in the FPGA with programmable logic units.</p>
<p>To create a verilog design source file for your project, in the Sources panel, select Design Sources, right click on it and select Add Sources…</p>
<blockquote>
<h4 class="bq-title" id="design-sources">Design Sources</h4>
<p>There are multiple ways to describe a logic circuit design.
This series of tutorials focus on using Verilog HDL language to describe a digital system.
You may refer to page <a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/0bb58d31f393f8a7c6b5ac4a0d84876e"><strong>VERILOG HDL: THE FIRST EXAMPLE</strong></a> for some basic knowledge on Verilog HDL.</p>
<p>Besides Verilog HDL, Vivado tools can take different design sources including VHDL codes, netlist in EDIF and NGC format, DCP design checkpoint files, TCL scripts, etc.
For more information on other design input sources, you can refer to Xilinx Vivado Design Flows Overview on <a class="btn btn-sm btn-primary" href="https://www.xilinx.com/support.html"><strong>Xilinx Document Page</strong></a></p>
</blockquote>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 1. Add Design Sources" src="../images/3b8da8bf4051585400d4f4db365c8c3b.png"/><figcaption>Figure 1. Add Design Sources</figcaption></figure>
</div></div><div class="row"><div class="col-md-5"><p>An <mark>Add Sources</mark> dialog will appear as shown in Figure 13. Select <mark>Add or create design</mark> sources and click <mark>Next</mark>.</p>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 2. Add or create design sources using Add Source Dialog" src="../images/e619e6bb06b45140026ba5f23465edec.png"/><figcaption>Figure 2. Add or create design sources using Add Source Dialog</figcaption></figure>
</div></div><div class="row"><div class="col-md-5"><p>Now, you end up on page <mark>Add or Create Design Sources</mark> in <mark>Add Sources dialog</mark>. You can click on <mark>Create File</mark>, put <code>project1_demo</code> as file name and click <mark>OK</mark> in the pop-up dialog. The newly created file will appear in the list, as shown in Figure 16. Click <mark>Finish</mark> in <mark>Add Sources</mark> dialog to finish adding the file.</p>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 3. Create Design Source File" src="../images/e786d5bef3389ebc9f80a89e4476dc93.png"/><figcaption>Figure 3. Create Design Source File</figcaption></figure>
</div></div><div class="row"><div class="col-md-5"><p>Skip the <mark>Define Module</mark> dialog by clicking <mark>OK</mark> to continue. You wil see <code>project1_demo</code> listed underneath <mark>Design Sources</mark> folder in Sources panel. Double click <code>project1_demo</code> to open up the file and replace the content with the codes below.</p>
<blockquote>
<h4 class="bq-title" id="download-and-add-source">Download and Add Source</h4>
<p>Instead of creating a source file and typing all the codes, you may also download the  <a class="btn btn-sm btn-orange" href="/downloads/f312eb6a1e6b108588500a76cba9a50a.txt"><strong>project1_demo.v</strong></a> file and add it to your project using the Add Sources button in Add Sources dialog.</p>
</blockquote>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 4. project1_demo appears in design sources" src="../images/5134bcb201da9df647fae28ada72f48a.png"/><figcaption>Figure 4. project1_demo appears in design sources</figcaption></figure>
</div></div><pre><code class="hljs language-verilog"><span class="hljs-meta">`<span class="hljs-meta-keyword">timescale</span> 1ns / 1ps</span>

    <span class="hljs-keyword">module</span> project1_demo(
        <span class="hljs-keyword">input</span> clk,
        <span class="hljs-keyword">output</span> [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] led,
        <span class="hljs-keyword">output</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] seg,
        <span class="hljs-keyword">output</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] an
    );

    <span class="hljs-keyword">reg</span> [<span class="hljs-number">23</span>:<span class="hljs-number">0</span>] counter = <span class="hljs-number">24'd0</span>;
    <span class="hljs-keyword">reg</span> divclk = <span class="hljs-number">1'b0</span>;
    <span class="hljs-keyword">reg</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] round_counter = <span class="hljs-number">4'd0</span>;
    <span class="hljs-keyword">reg</span> [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] led_reg;
    <span class="hljs-keyword">reg</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] seg_reg;

    <span class="hljs-comment">/* Clock Divider: 100MHz -&gt; 10Hz (100ms) */</span>
    <span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk)
    <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (counter == <span class="hljs-number">24'd4999999</span>) <span class="hljs-keyword">begin</span>
            divclk &lt;= ~divclk;
            counter &lt;= <span class="hljs-number">24'd0</span>;
        <span class="hljs-keyword">end</span>
        <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            divclk &lt;= divclk;
            counter &lt;= counter + <span class="hljs-number">1'd1</span>;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> divclk)
    <span class="hljs-keyword">begin</span>
        round_counter &lt;= round_counter + <span class="hljs-number">1'd1</span>;
    <span class="hljs-keyword">end</span>

    <span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> divclk)
    <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (round_counter == <span class="hljs-number">4'd0</span>) <span class="hljs-keyword">begin</span>
            led_reg &lt;= <span class="hljs-number">16'hFFFE</span>;
            seg_reg &lt;= <span class="hljs-number">8'hFE</span>;
        <span class="hljs-keyword">end</span>
        <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            seg_reg &lt;= {seg_reg[<span class="hljs-number">6</span>:<span class="hljs-number">0</span>], seg_reg[<span class="hljs-number">7</span>]};
            led_reg &lt;= {led_reg[<span class="hljs-number">14</span>:<span class="hljs-number">0</span>], led_reg[<span class="hljs-number">15</span>]};
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-keyword">assign</span> led = led_reg;
    <span class="hljs-keyword">assign</span> an = <span class="hljs-number">4'h0</span>;
    <span class="hljs-keyword">assign</span> seg = seg_reg;

    <span class="hljs-keyword">endmodule</span>
</code></pre>
<h3 data-source-line="168" id="create-design-constraints">Create Design Constraints</h3>
<div class="row"><div class="col-md-5"><p>Design sources, such as Verilog HDL files, only describes how the digital system work internally. You also need to provide proper constraints to your design to make it work with the physical board you have.</p>
<p>To create new design constraint file, in the Sources panel, expand <mark>Constraints</mark>, select <code>constrs_1</code>, right click on it and select <mark>Add Sources</mark>.</p>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 5. Add Source to Design Constraints" src="../images/af2c8197adbd05c6e4e9e53e8754c025.png"/><figcaption>Figure 5. Add Source to Design Constraints</figcaption></figure>
</div></div><div class="row"><div class="col-md-5"><p>An <mark>Add Sources</mark> dialog will appear as shown in Figure 17. Select <mark>Add or Create Constraints</mark> and click <mark>Next</mark>.</p>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 6. Add or create design constraints using Add Source Dialog" src="../images/658b7f1150333995287229afb5f243fb.png"/><figcaption>Figure 6. Add or create design constraints using Add Source Dialog</figcaption></figure>
</div></div><div class="row"><div class="col-md-5"><p>Now, you are landed on the page <mark>Add or Create Constraints</mark> in <mark>Add Sources</mark> dialog. You can click on <mark>Create File</mark>, put <code>project1</code> as file name and click <mark>OK</mark> in the pop-up dialog. The newly created file will appear in the list, as shown in Figure 18. Click <mark>Finish</mark> in <mark>Add Sources</mark> dialog to finish adding the file.</p>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 7. Add or create design constraints using Add Source Dialog" src="../images/608acfcab98c52e4a4f0df549d1d039b.png"/><figcaption>Figure 7. Add or create design constraints using Add Source Dialog</figcaption></figure>
</div></div><div class="row"><div class="col-md-5"><p>You wil see <code>project1.xdc</code> listed underneath <code>Constraints/constrs_1</code> folder in <mark>Sources</mark> panel. Double click <code>project1.xdc</code> to open up the file and replace the content with the codes below.</p>
<blockquote>
<h4 class="bq-title" id="download-and-add-constraints">Download and Add Constraints</h4>
<p>Instead of creating an empty constraint file and typing all the codes, you may also download the <a class="btn btn-sm btn-orange" href="/downloads/d015690872f82766d535aa7eec4ab3c6.txt"><strong>project1.xdc</strong></a> file and add it to your project using the <mark>Add Files</mark> button in <mark>Add Sources</mark> dialog.</p>
</blockquote>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 8. Double Click to Edit project1.xdc" src="../images/abe13ba3e8f0b688b93339a06075ee0e.png"/><figcaption>Figure 8. Double Click to Edit project1.xdc</figcaption></figure>
</div></div><pre><code class="hljs language-tcl"><span class="hljs-comment">##Clock</span>
<span class="hljs-comment">#IO_L13P_T2_MRCC_35 Schematic name=SYSCLK</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN H16   IOSTANDARD LVCMOS33 } [get_ports { clk }]; 
create_clock -add -name sys_clk_pin -period <span class="hljs-number">10.00</span> -waveform {<span class="hljs-number">0</span> <span class="hljs-number">4</span>} [get_ports { clk }];

<span class="hljs-comment">##LEDS</span>
<span class="hljs-comment">#IO_L14P_T2_SRCC_34 Schematic name=LD0</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN N20   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">0</span>] }]; 
<span class="hljs-comment">#IO_L14N_T2_SRCC_34 Schematic name=LD1</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN P20   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">1</span>] }]; 
<span class="hljs-comment">#IO_0_34 Schematic name=LD2</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN R19   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">2</span>] }]; 
<span class="hljs-comment">#IO_L15P_T2_DQS_34 Schematic name=LD3</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN T20   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">3</span>] }]; 

<span class="hljs-comment">##RGB_LEDS</span>
<span class="hljs-comment">#IO_L3P_T0_DWS_PUDC_B_34 Schematic name=LD4_R</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN U13   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">4</span>] }]; 
<span class="hljs-comment">#IO_25_34 Schematic name=LD4_G</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN T19   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">5</span>] }]; 
<span class="hljs-comment">#IO_L16N_T2_34 Schematic name=LD4_B</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN W20   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">6</span>] }]; 

<span class="hljs-comment">#IO_L17N_T2_34  Schematic name=LD5_R</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN Y19   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">7</span>] }]; 
<span class="hljs-comment">#IO_L16P_T2_34 Schematic name=LD5_G</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN V20   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">8</span>] }]; 
<span class="hljs-comment">#IO_L22N_T3_34 Schematic name=LD5_B</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN W19   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">9</span>] }]; 

<span class="hljs-comment">#IO_L22P_T3_34  Schematic name=LD6_R</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN W18   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">10</span>] }]; 
<span class="hljs-comment">#IO_L18N_T2_34 Schematic name=LD6_G</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN W16   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">11</span>] }]; 
<span class="hljs-comment">#IO_L17P_T2_34 Schematic name=LD6_B</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN Y18   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">12</span>] }];

<span class="hljs-comment">#IO_L8N_T1_34 Schematic name=LD7_R</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN Y14   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">13</span>] }]; 
<span class="hljs-comment">#IO_L7P_T1_34 Schematic name=LD7_G</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN Y16   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">14</span>] }]; 
<span class="hljs-comment">#IO_L7N_T1_34 Schematic name=LD7_B</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN Y17   IOSTANDARD LVCMOS33 } [get_ports { led[<span class="hljs-number">15</span>] }]; 

<span class="hljs-comment">##SevenSegmentDisplay</span>
<span class="hljs-comment">##anodes</span>
<span class="hljs-comment">#IO_L10P_T1_AD11P_35 Schematic name=SSEG_AN0</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN K19   IOSTANDARD LVCMOS33 } [get_ports { an[<span class="hljs-number">0</span>] }]; 
<span class="hljs-comment">#IO_L13N_T2_MRCC_35 Schematic name=SSEG_AN1</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN H17   IOSTANDARD LVCMOS33 } [get_ports { an[<span class="hljs-number">1</span>] }]; 
<span class="hljs-comment">#IO_L8N_T1_AD10N_35 Schematic name=SSEG_AN2</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN M18   IOSTANDARD LVCMOS33 } [get_ports { an[<span class="hljs-number">2</span>] }]; 
<span class="hljs-comment">#IO_L11P_T1_SRCC_35 Schematic name=SSEG_AN3</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN L16   IOSTANDARD LVCMOS33 } [get_ports { an[<span class="hljs-number">3</span>] }]; 

<span class="hljs-comment">##cathodes</span>
<span class="hljs-comment">#IO_L20P_T3_AD6P_35 Schematic name=SSEG_CA</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN K14   IOSTANDARD LVCMOS33 } [get_ports { seg[<span class="hljs-number">0</span>] }]; 
<span class="hljs-comment">#IO_L19P_T3_35 Schematic name=SSEG_CB</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN H15   IOSTANDARD LVCMOS33 } [get_ports { seg[<span class="hljs-number">1</span>] }]; 
<span class="hljs-comment">#IO_L14P_T2_AD4P_SRCC_35 Schematic name=SSEG_CC</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN J18   IOSTANDARD LVCMOS33 } [get_ports { seg[<span class="hljs-number">2</span>] }]; 
<span class="hljs-comment">#IO_25_35 Schematic name=SSEG_CD</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN J15   IOSTANDARD LVCMOS33 } [get_ports { seg[<span class="hljs-number">3</span>] }]; 
<span class="hljs-comment">#IO_L8P_T1_AD10P_35 Schematic name=SSEG_CE</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN M17   IOSTANDARD LVCMOS33 } [get_ports { seg[<span class="hljs-number">4</span>] }]; 
<span class="hljs-comment">#IO_L24N_T3_AD15N_35 Schematic name=SSEG_CF</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN J16   IOSTANDARD LVCMOS33 } [get_ports { seg[<span class="hljs-number">5</span>] }]; 
<span class="hljs-comment">#IO_L8P_T1_AD10P_35 Schematic name=SSEG_CG</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN H18   IOSTANDARD LVCMOS33 } [get_ports { seg[<span class="hljs-number">6</span>] }]; 
<span class="hljs-comment">#IO_L12N_T1_MRCC_35 Schematic name=SSEG_DP</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN K18   IOSTANDARD LVCMOS33 } [get_ports { seg[<span class="hljs-number">7</span>] }]; 
</code></pre>
<h2 data-source-line="298" id="step-4-synthesize-implementation-and-generate-bitstream">Step 4 Synthesize, Implementation, and Generate Bitstream</h2>
<p data-source-line="300">Go to <a class="btn btn-sm btn-primary" href="https://www.realdigital.org/doc/bd6a53089056fc9e2888deabdfcb2a66"><strong>TUTORIAL: Synthezise, Implementation, and Generate Bitstream</strong></a> page to follow step by step tutorial on synthesizing, implementating, and generating bitstream of your Vivado Project.</p>
<h2 data-source-line="302" id="step-5-download-bitstream">Step 5: Download Bitstream</h2>
<h3 data-source-line="304" id="open-hardware-manager">Open Hardware Manager</h3>
<div class="row"><div class="col-md-5"><p>After the bitstream is successfully generated, you can program your FPGA board with the bitstream using <mark>Hardware Manager</mark>. Click <mark>Open Hardware Manager</mark> located at the bottom of <mark>Flow Navigator</mark> panel, as highlighted in red in Figure 23.</p>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 9. Open Hardware Manager" src="../images/6c855d5093cdd53fea208b7f13423f5e.png"/><figcaption>Figure 9. Open Hardware Manager</figcaption></figure>
</div></div><h3 data-source-line="316" id="connecting-your-board">Connecting Your Board</h3>
<div class="row"><div class="col-md-5"><p>Connect your FPGA board to your PC with a micro-USB cable, and then click on <mark>Open target</mark> link underneath <mark>Hardware Manager</mark>. Select <mark>Auto Connect</mark> as shown in Figure 24 to ask Vivado identify your FPGA board automatically.</p>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 10. Auto Connect Target" src="../images/7f46bdc718e7788612bb4756603ec16e.png"/><figcaption>Figure 10. Auto Connect Target</figcaption></figure>
</div></div><h3 data-source-line="328" id="verify-that-your-board-is-identified">Verify that Your Board is Identified</h3>
<div class="row"><div class="col-md-5"><p>If Vivado detects your Basys3 board successfully, you will see the FPGA is detected under <mark>Hardware</mark> panel located at the top left corner of <mark>Hardware Manager</mark>. The part number of FPGA should be correctly identified as <code>xc7z007s</code> for the Blackboard board.</p>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 11. Vivado finds Blackboard and connects to it successfully" src="../images/12a52cb24964aaa703de9c17208794af.png"/><figcaption>Figure 11. Vivado finds Blackboard and connects to it successfully</figcaption></figure>
</div></div><h3 data-source-line="341" id="download-bitstream">Download Bitstream</h3>
<div class="row"><div class="col-md-5"><p>Select the FPGA <code>xc7z007s</code>, right click and select <mark>Program Device</mark>.
A <mark>Program Device</mark> pop-up dialog window will show with the generated bitstream file selected in the text box corresponding to <mark>Bitstream file</mark>.
Click on <mark>Program</mark> to download the bitstream to your FPGA.</p>
</div><div class="col-lg-7 col-md-6 col-sm-12"><figure><img alt="Figure 12. Program Device" src="../images/fb5b27fe6855df93c5470fa06c79b4a9.png"/><figcaption>Figure 12. Program Device</figcaption></figure>
</div></div><h2 data-source-line="355" id="requirements">Requirements</h2>
<h3 data-source-line="356" id="1-verify-the-demo-project"><i aria-hidden="true" class="fa fa-check-square-o"></i> 1. Verify the Demo Project</h3>
<div class="row"><div class="col-md-5"><p>You will see the demo operating and showing the green LEDs on except for one LED that is off moving across the LEDs. The seven-segment display will change through the different segments. When this is complete you have finished this project!.</p>
</div><div class="col-lg-7 col-md-6 col-sm-12"><iframe allowfullscreen="" frameborder="0" height="315" src="https://www.youtube.com/embed/NY-w8j-ZHMY" style="max-width:100%;" width="560"></iframe>
</div></div><h2 data-source-line="369" id="next-project-control-leds-with-switches"><i aria-hidden="true" class="fa fa-sign-out"></i> Next Project: Control LEDs with Switches</h2>
<p data-source-line="371">After you’ve completed this project and demonstrated your work, feel free to go to the next <a class="btn btn-sm btn-default" href="https://www.realdigital.org/doc/e3f19ac552a3f11020a8db62c525b2c4"><strong>PROJECT 1.2: Control LEDs with Switches</strong></a></p>
</div>
<div class="col col-toc">
<nav class="sticky-top sticky" id="doc-toc">
</nav>
</div>
</div>
</article>
</div>
<div aria-hidden="true" aria-labelledby="imagePreview" class="modal fade" id="docImagePreviewModal" role="dialog" tabindex="-1">
<div class="modal-dialog modal-lg" role="document" style="max-width: 80vw;">

</div>
</div>
</div>
<footer class="page-footer center-on-small-only">
<div class="container-fluid">
<div class="footer-copyright">
            Copyright © 2018 realdigital.org. All Rights Reserved.<br/>
            Documents licensed <a href="http://creativecommons.org/licenses/by-sa/4.0/" rel="license">CC SA 4.0</a>.
        </div>
</div>
</footer>
<script src="https://ajax.googleapis.com/ajax/libs/jquery/3.2.1/jquery.min.js" type="text/javascript"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/wow/1.1.2/wow.min.js" type="text/javascript"></script>
<script src="/build/manifest.d41d8cd98f00b204e980.js" type="text/javascript"></script>
<script src="/build/realdigital.de4335d491c4f4582d5e.js" type="text/javascript"></script>
<script src="/build/js/app.b4b1f84db5840c3f9f81.js" type="text/javascript"></script>
<script>new WOW().init();</script>
</body>
</html>
