
GSE_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006830  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  080069e0  080069e0  000079e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a24  08006a24  00008038  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006a24  08006a24  00007a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a2c  08006a2c  00008038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a2c  08006a2c  00007a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a30  08006a30  00007a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000038  20000000  08006a34  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008038  2**0
                  CONTENTS
 10 .bss          0000059c  20000038  20000038  00008038  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005d4  200005d4  00008038  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008038  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c308  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fe9  00000000  00000000  00014370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000988  00000000  00000000  00016360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000073f  00000000  00000000  00016ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002dac  00000000  00000000  00017427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fdb2  00000000  00000000  0001a1d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ddd2a  00000000  00000000  00029f85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00107caf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000026d4  00000000  00000000  00107cf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  0010a3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000038 	.word	0x20000038
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080069c8 	.word	0x080069c8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000003c 	.word	0x2000003c
 80001ec:	080069c8 	.word	0x080069c8

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_d2f>:
 8000568:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800056c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000570:	bf24      	itt	cs
 8000572:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000576:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800057a:	d90d      	bls.n	8000598 <__aeabi_d2f+0x30>
 800057c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000580:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000584:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000588:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800058c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000590:	bf08      	it	eq
 8000592:	f020 0001 	biceq.w	r0, r0, #1
 8000596:	4770      	bx	lr
 8000598:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800059c:	d121      	bne.n	80005e2 <__aeabi_d2f+0x7a>
 800059e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80005a2:	bfbc      	itt	lt
 80005a4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80005a8:	4770      	bxlt	lr
 80005aa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80005b2:	f1c2 0218 	rsb	r2, r2, #24
 80005b6:	f1c2 0c20 	rsb	ip, r2, #32
 80005ba:	fa10 f30c 	lsls.w	r3, r0, ip
 80005be:	fa20 f002 	lsr.w	r0, r0, r2
 80005c2:	bf18      	it	ne
 80005c4:	f040 0001 	orrne.w	r0, r0, #1
 80005c8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005cc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005d0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80005d4:	ea40 000c 	orr.w	r0, r0, ip
 80005d8:	fa23 f302 	lsr.w	r3, r3, r2
 80005dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005e0:	e7cc      	b.n	800057c <__aeabi_d2f+0x14>
 80005e2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80005e6:	d107      	bne.n	80005f8 <__aeabi_d2f+0x90>
 80005e8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80005ec:	bf1e      	ittt	ne
 80005ee:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80005f2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80005f6:	4770      	bxne	lr
 80005f8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80005fc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000600:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <__aeabi_uldivmod>:
 8000608:	b953      	cbnz	r3, 8000620 <__aeabi_uldivmod+0x18>
 800060a:	b94a      	cbnz	r2, 8000620 <__aeabi_uldivmod+0x18>
 800060c:	2900      	cmp	r1, #0
 800060e:	bf08      	it	eq
 8000610:	2800      	cmpeq	r0, #0
 8000612:	bf1c      	itt	ne
 8000614:	f04f 31ff 	movne.w	r1, #4294967295
 8000618:	f04f 30ff 	movne.w	r0, #4294967295
 800061c:	f000 b988 	b.w	8000930 <__aeabi_idiv0>
 8000620:	f1ad 0c08 	sub.w	ip, sp, #8
 8000624:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000628:	f000 f806 	bl	8000638 <__udivmoddi4>
 800062c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000630:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000634:	b004      	add	sp, #16
 8000636:	4770      	bx	lr

08000638 <__udivmoddi4>:
 8000638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800063c:	9d08      	ldr	r5, [sp, #32]
 800063e:	468e      	mov	lr, r1
 8000640:	4604      	mov	r4, r0
 8000642:	4688      	mov	r8, r1
 8000644:	2b00      	cmp	r3, #0
 8000646:	d14a      	bne.n	80006de <__udivmoddi4+0xa6>
 8000648:	428a      	cmp	r2, r1
 800064a:	4617      	mov	r7, r2
 800064c:	d962      	bls.n	8000714 <__udivmoddi4+0xdc>
 800064e:	fab2 f682 	clz	r6, r2
 8000652:	b14e      	cbz	r6, 8000668 <__udivmoddi4+0x30>
 8000654:	f1c6 0320 	rsb	r3, r6, #32
 8000658:	fa01 f806 	lsl.w	r8, r1, r6
 800065c:	fa20 f303 	lsr.w	r3, r0, r3
 8000660:	40b7      	lsls	r7, r6
 8000662:	ea43 0808 	orr.w	r8, r3, r8
 8000666:	40b4      	lsls	r4, r6
 8000668:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800066c:	fa1f fc87 	uxth.w	ip, r7
 8000670:	fbb8 f1fe 	udiv	r1, r8, lr
 8000674:	0c23      	lsrs	r3, r4, #16
 8000676:	fb0e 8811 	mls	r8, lr, r1, r8
 800067a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800067e:	fb01 f20c 	mul.w	r2, r1, ip
 8000682:	429a      	cmp	r2, r3
 8000684:	d909      	bls.n	800069a <__udivmoddi4+0x62>
 8000686:	18fb      	adds	r3, r7, r3
 8000688:	f101 30ff 	add.w	r0, r1, #4294967295
 800068c:	f080 80ea 	bcs.w	8000864 <__udivmoddi4+0x22c>
 8000690:	429a      	cmp	r2, r3
 8000692:	f240 80e7 	bls.w	8000864 <__udivmoddi4+0x22c>
 8000696:	3902      	subs	r1, #2
 8000698:	443b      	add	r3, r7
 800069a:	1a9a      	subs	r2, r3, r2
 800069c:	b2a3      	uxth	r3, r4
 800069e:	fbb2 f0fe 	udiv	r0, r2, lr
 80006a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80006ae:	459c      	cmp	ip, r3
 80006b0:	d909      	bls.n	80006c6 <__udivmoddi4+0x8e>
 80006b2:	18fb      	adds	r3, r7, r3
 80006b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80006b8:	f080 80d6 	bcs.w	8000868 <__udivmoddi4+0x230>
 80006bc:	459c      	cmp	ip, r3
 80006be:	f240 80d3 	bls.w	8000868 <__udivmoddi4+0x230>
 80006c2:	443b      	add	r3, r7
 80006c4:	3802      	subs	r0, #2
 80006c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006ca:	eba3 030c 	sub.w	r3, r3, ip
 80006ce:	2100      	movs	r1, #0
 80006d0:	b11d      	cbz	r5, 80006da <__udivmoddi4+0xa2>
 80006d2:	40f3      	lsrs	r3, r6
 80006d4:	2200      	movs	r2, #0
 80006d6:	e9c5 3200 	strd	r3, r2, [r5]
 80006da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006de:	428b      	cmp	r3, r1
 80006e0:	d905      	bls.n	80006ee <__udivmoddi4+0xb6>
 80006e2:	b10d      	cbz	r5, 80006e8 <__udivmoddi4+0xb0>
 80006e4:	e9c5 0100 	strd	r0, r1, [r5]
 80006e8:	2100      	movs	r1, #0
 80006ea:	4608      	mov	r0, r1
 80006ec:	e7f5      	b.n	80006da <__udivmoddi4+0xa2>
 80006ee:	fab3 f183 	clz	r1, r3
 80006f2:	2900      	cmp	r1, #0
 80006f4:	d146      	bne.n	8000784 <__udivmoddi4+0x14c>
 80006f6:	4573      	cmp	r3, lr
 80006f8:	d302      	bcc.n	8000700 <__udivmoddi4+0xc8>
 80006fa:	4282      	cmp	r2, r0
 80006fc:	f200 8105 	bhi.w	800090a <__udivmoddi4+0x2d2>
 8000700:	1a84      	subs	r4, r0, r2
 8000702:	eb6e 0203 	sbc.w	r2, lr, r3
 8000706:	2001      	movs	r0, #1
 8000708:	4690      	mov	r8, r2
 800070a:	2d00      	cmp	r5, #0
 800070c:	d0e5      	beq.n	80006da <__udivmoddi4+0xa2>
 800070e:	e9c5 4800 	strd	r4, r8, [r5]
 8000712:	e7e2      	b.n	80006da <__udivmoddi4+0xa2>
 8000714:	2a00      	cmp	r2, #0
 8000716:	f000 8090 	beq.w	800083a <__udivmoddi4+0x202>
 800071a:	fab2 f682 	clz	r6, r2
 800071e:	2e00      	cmp	r6, #0
 8000720:	f040 80a4 	bne.w	800086c <__udivmoddi4+0x234>
 8000724:	1a8a      	subs	r2, r1, r2
 8000726:	0c03      	lsrs	r3, r0, #16
 8000728:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800072c:	b280      	uxth	r0, r0
 800072e:	b2bc      	uxth	r4, r7
 8000730:	2101      	movs	r1, #1
 8000732:	fbb2 fcfe 	udiv	ip, r2, lr
 8000736:	fb0e 221c 	mls	r2, lr, ip, r2
 800073a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800073e:	fb04 f20c 	mul.w	r2, r4, ip
 8000742:	429a      	cmp	r2, r3
 8000744:	d907      	bls.n	8000756 <__udivmoddi4+0x11e>
 8000746:	18fb      	adds	r3, r7, r3
 8000748:	f10c 38ff 	add.w	r8, ip, #4294967295
 800074c:	d202      	bcs.n	8000754 <__udivmoddi4+0x11c>
 800074e:	429a      	cmp	r2, r3
 8000750:	f200 80e0 	bhi.w	8000914 <__udivmoddi4+0x2dc>
 8000754:	46c4      	mov	ip, r8
 8000756:	1a9b      	subs	r3, r3, r2
 8000758:	fbb3 f2fe 	udiv	r2, r3, lr
 800075c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000760:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000764:	fb02 f404 	mul.w	r4, r2, r4
 8000768:	429c      	cmp	r4, r3
 800076a:	d907      	bls.n	800077c <__udivmoddi4+0x144>
 800076c:	18fb      	adds	r3, r7, r3
 800076e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000772:	d202      	bcs.n	800077a <__udivmoddi4+0x142>
 8000774:	429c      	cmp	r4, r3
 8000776:	f200 80ca 	bhi.w	800090e <__udivmoddi4+0x2d6>
 800077a:	4602      	mov	r2, r0
 800077c:	1b1b      	subs	r3, r3, r4
 800077e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000782:	e7a5      	b.n	80006d0 <__udivmoddi4+0x98>
 8000784:	f1c1 0620 	rsb	r6, r1, #32
 8000788:	408b      	lsls	r3, r1
 800078a:	fa22 f706 	lsr.w	r7, r2, r6
 800078e:	431f      	orrs	r7, r3
 8000790:	fa0e f401 	lsl.w	r4, lr, r1
 8000794:	fa20 f306 	lsr.w	r3, r0, r6
 8000798:	fa2e fe06 	lsr.w	lr, lr, r6
 800079c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007a0:	4323      	orrs	r3, r4
 80007a2:	fa00 f801 	lsl.w	r8, r0, r1
 80007a6:	fa1f fc87 	uxth.w	ip, r7
 80007aa:	fbbe f0f9 	udiv	r0, lr, r9
 80007ae:	0c1c      	lsrs	r4, r3, #16
 80007b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80007b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80007bc:	45a6      	cmp	lr, r4
 80007be:	fa02 f201 	lsl.w	r2, r2, r1
 80007c2:	d909      	bls.n	80007d8 <__udivmoddi4+0x1a0>
 80007c4:	193c      	adds	r4, r7, r4
 80007c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80007ca:	f080 809c 	bcs.w	8000906 <__udivmoddi4+0x2ce>
 80007ce:	45a6      	cmp	lr, r4
 80007d0:	f240 8099 	bls.w	8000906 <__udivmoddi4+0x2ce>
 80007d4:	3802      	subs	r0, #2
 80007d6:	443c      	add	r4, r7
 80007d8:	eba4 040e 	sub.w	r4, r4, lr
 80007dc:	fa1f fe83 	uxth.w	lr, r3
 80007e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80007e4:	fb09 4413 	mls	r4, r9, r3, r4
 80007e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80007f0:	45a4      	cmp	ip, r4
 80007f2:	d908      	bls.n	8000806 <__udivmoddi4+0x1ce>
 80007f4:	193c      	adds	r4, r7, r4
 80007f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80007fa:	f080 8082 	bcs.w	8000902 <__udivmoddi4+0x2ca>
 80007fe:	45a4      	cmp	ip, r4
 8000800:	d97f      	bls.n	8000902 <__udivmoddi4+0x2ca>
 8000802:	3b02      	subs	r3, #2
 8000804:	443c      	add	r4, r7
 8000806:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800080a:	eba4 040c 	sub.w	r4, r4, ip
 800080e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000812:	4564      	cmp	r4, ip
 8000814:	4673      	mov	r3, lr
 8000816:	46e1      	mov	r9, ip
 8000818:	d362      	bcc.n	80008e0 <__udivmoddi4+0x2a8>
 800081a:	d05f      	beq.n	80008dc <__udivmoddi4+0x2a4>
 800081c:	b15d      	cbz	r5, 8000836 <__udivmoddi4+0x1fe>
 800081e:	ebb8 0203 	subs.w	r2, r8, r3
 8000822:	eb64 0409 	sbc.w	r4, r4, r9
 8000826:	fa04 f606 	lsl.w	r6, r4, r6
 800082a:	fa22 f301 	lsr.w	r3, r2, r1
 800082e:	431e      	orrs	r6, r3
 8000830:	40cc      	lsrs	r4, r1
 8000832:	e9c5 6400 	strd	r6, r4, [r5]
 8000836:	2100      	movs	r1, #0
 8000838:	e74f      	b.n	80006da <__udivmoddi4+0xa2>
 800083a:	fbb1 fcf2 	udiv	ip, r1, r2
 800083e:	0c01      	lsrs	r1, r0, #16
 8000840:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000844:	b280      	uxth	r0, r0
 8000846:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800084a:	463b      	mov	r3, r7
 800084c:	4638      	mov	r0, r7
 800084e:	463c      	mov	r4, r7
 8000850:	46b8      	mov	r8, r7
 8000852:	46be      	mov	lr, r7
 8000854:	2620      	movs	r6, #32
 8000856:	fbb1 f1f7 	udiv	r1, r1, r7
 800085a:	eba2 0208 	sub.w	r2, r2, r8
 800085e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000862:	e766      	b.n	8000732 <__udivmoddi4+0xfa>
 8000864:	4601      	mov	r1, r0
 8000866:	e718      	b.n	800069a <__udivmoddi4+0x62>
 8000868:	4610      	mov	r0, r2
 800086a:	e72c      	b.n	80006c6 <__udivmoddi4+0x8e>
 800086c:	f1c6 0220 	rsb	r2, r6, #32
 8000870:	fa2e f302 	lsr.w	r3, lr, r2
 8000874:	40b7      	lsls	r7, r6
 8000876:	40b1      	lsls	r1, r6
 8000878:	fa20 f202 	lsr.w	r2, r0, r2
 800087c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000880:	430a      	orrs	r2, r1
 8000882:	fbb3 f8fe 	udiv	r8, r3, lr
 8000886:	b2bc      	uxth	r4, r7
 8000888:	fb0e 3318 	mls	r3, lr, r8, r3
 800088c:	0c11      	lsrs	r1, r2, #16
 800088e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000892:	fb08 f904 	mul.w	r9, r8, r4
 8000896:	40b0      	lsls	r0, r6
 8000898:	4589      	cmp	r9, r1
 800089a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800089e:	b280      	uxth	r0, r0
 80008a0:	d93e      	bls.n	8000920 <__udivmoddi4+0x2e8>
 80008a2:	1879      	adds	r1, r7, r1
 80008a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80008a8:	d201      	bcs.n	80008ae <__udivmoddi4+0x276>
 80008aa:	4589      	cmp	r9, r1
 80008ac:	d81f      	bhi.n	80008ee <__udivmoddi4+0x2b6>
 80008ae:	eba1 0109 	sub.w	r1, r1, r9
 80008b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80008b6:	fb09 f804 	mul.w	r8, r9, r4
 80008ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80008be:	b292      	uxth	r2, r2
 80008c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008c4:	4542      	cmp	r2, r8
 80008c6:	d229      	bcs.n	800091c <__udivmoddi4+0x2e4>
 80008c8:	18ba      	adds	r2, r7, r2
 80008ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80008ce:	d2c4      	bcs.n	800085a <__udivmoddi4+0x222>
 80008d0:	4542      	cmp	r2, r8
 80008d2:	d2c2      	bcs.n	800085a <__udivmoddi4+0x222>
 80008d4:	f1a9 0102 	sub.w	r1, r9, #2
 80008d8:	443a      	add	r2, r7
 80008da:	e7be      	b.n	800085a <__udivmoddi4+0x222>
 80008dc:	45f0      	cmp	r8, lr
 80008de:	d29d      	bcs.n	800081c <__udivmoddi4+0x1e4>
 80008e0:	ebbe 0302 	subs.w	r3, lr, r2
 80008e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008e8:	3801      	subs	r0, #1
 80008ea:	46e1      	mov	r9, ip
 80008ec:	e796      	b.n	800081c <__udivmoddi4+0x1e4>
 80008ee:	eba7 0909 	sub.w	r9, r7, r9
 80008f2:	4449      	add	r1, r9
 80008f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80008f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fc:	fb09 f804 	mul.w	r8, r9, r4
 8000900:	e7db      	b.n	80008ba <__udivmoddi4+0x282>
 8000902:	4673      	mov	r3, lr
 8000904:	e77f      	b.n	8000806 <__udivmoddi4+0x1ce>
 8000906:	4650      	mov	r0, sl
 8000908:	e766      	b.n	80007d8 <__udivmoddi4+0x1a0>
 800090a:	4608      	mov	r0, r1
 800090c:	e6fd      	b.n	800070a <__udivmoddi4+0xd2>
 800090e:	443b      	add	r3, r7
 8000910:	3a02      	subs	r2, #2
 8000912:	e733      	b.n	800077c <__udivmoddi4+0x144>
 8000914:	f1ac 0c02 	sub.w	ip, ip, #2
 8000918:	443b      	add	r3, r7
 800091a:	e71c      	b.n	8000756 <__udivmoddi4+0x11e>
 800091c:	4649      	mov	r1, r9
 800091e:	e79c      	b.n	800085a <__udivmoddi4+0x222>
 8000920:	eba1 0109 	sub.w	r1, r1, r9
 8000924:	46c4      	mov	ip, r8
 8000926:	fbb1 f9fe 	udiv	r9, r1, lr
 800092a:	fb09 f804 	mul.w	r8, r9, r4
 800092e:	e7c4      	b.n	80008ba <__udivmoddi4+0x282>

08000930 <__aeabi_idiv0>:
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop

08000934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800093e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000942:	2b00      	cmp	r3, #0
 8000944:	db0b      	blt.n	800095e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	f003 021f 	and.w	r2, r3, #31
 800094c:	4907      	ldr	r1, [pc, #28]	@ (800096c <__NVIC_EnableIRQ+0x38>)
 800094e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000952:	095b      	lsrs	r3, r3, #5
 8000954:	2001      	movs	r0, #1
 8000956:	fa00 f202 	lsl.w	r2, r0, r2
 800095a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800095e:	bf00      	nop
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	e000e100 	.word	0xe000e100

08000970 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	6039      	str	r1, [r7, #0]
 800097a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800097c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000980:	2b00      	cmp	r3, #0
 8000982:	db0a      	blt.n	800099a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	b2da      	uxtb	r2, r3
 8000988:	490c      	ldr	r1, [pc, #48]	@ (80009bc <__NVIC_SetPriority+0x4c>)
 800098a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098e:	0112      	lsls	r2, r2, #4
 8000990:	b2d2      	uxtb	r2, r2
 8000992:	440b      	add	r3, r1
 8000994:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000998:	e00a      	b.n	80009b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	b2da      	uxtb	r2, r3
 800099e:	4908      	ldr	r1, [pc, #32]	@ (80009c0 <__NVIC_SetPriority+0x50>)
 80009a0:	79fb      	ldrb	r3, [r7, #7]
 80009a2:	f003 030f 	and.w	r3, r3, #15
 80009a6:	3b04      	subs	r3, #4
 80009a8:	0112      	lsls	r2, r2, #4
 80009aa:	b2d2      	uxtb	r2, r2
 80009ac:	440b      	add	r3, r1
 80009ae:	761a      	strb	r2, [r3, #24]
}
 80009b0:	bf00      	nop
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr
 80009bc:	e000e100 	.word	0xe000e100
 80009c0:	e000ed00 	.word	0xe000ed00

080009c4 <configureSPIBus1>:
}



void configureSPIBus1(void) //for ADC transducers
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
	GPIOA->MODER &= ~(GPIO_MODER_MODE5_Msk | GPIO_MODER_MODE6_Msk | GPIO_MODER_MODE7_Msk);
 80009c8:	4b5c      	ldr	r3, [pc, #368]	@ (8000b3c <configureSPIBus1+0x178>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a5b      	ldr	r2, [pc, #364]	@ (8000b3c <configureSPIBus1+0x178>)
 80009ce:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 80009d2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x02 <<GPIO_MODER_MODE5_Pos | 0x02 << GPIO_MODER_MODE6_Pos | 0x02 << GPIO_MODER_MODE7_Pos);
 80009d4:	4b59      	ldr	r3, [pc, #356]	@ (8000b3c <configureSPIBus1+0x178>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a58      	ldr	r2, [pc, #352]	@ (8000b3c <configureSPIBus1+0x178>)
 80009da:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 80009de:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD5_Msk | GPIO_PUPDR_PUPD6_Msk | GPIO_PUPDR_PUPD7_Msk); //if needing to change internal pull up/downs
 80009e0:	4b56      	ldr	r3, [pc, #344]	@ (8000b3c <configureSPIBus1+0x178>)
 80009e2:	68db      	ldr	r3, [r3, #12]
 80009e4:	4a55      	ldr	r2, [pc, #340]	@ (8000b3c <configureSPIBus1+0x178>)
 80009e6:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 80009ea:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0x01 << GPIO_PUPDR_PUPD5_Pos | 0x01 << GPIO_PUPDR_PUPD6_Pos | 0x01 << GPIO_PUPDR_PUPD7_Pos); //internal pull ups on SCK, MOSI and MISO
 80009ec:	4b53      	ldr	r3, [pc, #332]	@ (8000b3c <configureSPIBus1+0x178>)
 80009ee:	68db      	ldr	r3, [r3, #12]
 80009f0:	4a52      	ldr	r2, [pc, #328]	@ (8000b3c <configureSPIBus1+0x178>)
 80009f2:	f443 43a8 	orr.w	r3, r3, #21504	@ 0x5400
 80009f6:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= (uint16_t)~(GPIO_OTYPER_OT5_Msk | GPIO_OTYPER_OT6_Msk | GPIO_OTYPER_OT7_Msk ); //push pull de
 80009f8:	4b50      	ldr	r3, [pc, #320]	@ (8000b3c <configureSPIBus1+0x178>)
 80009fa:	685a      	ldr	r2, [r3, #4]
 80009fc:	494f      	ldr	r1, [pc, #316]	@ (8000b3c <configureSPIBus1+0x178>)
 80009fe:	f64f 731f 	movw	r3, #65311	@ 0xff1f
 8000a02:	4013      	ands	r3, r2
 8000a04:	604b      	str	r3, [r1, #4]
	GPIOA->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED5_Msk | GPIO_OSPEEDR_OSPEED6_Msk | GPIO_OSPEEDR_OSPEED7_Msk);
 8000a06:	4b4d      	ldr	r3, [pc, #308]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a08:	689b      	ldr	r3, [r3, #8]
 8000a0a:	4a4c      	ldr	r2, [pc, #304]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a0c:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8000a10:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |= (0x03<<GPIO_OSPEEDR_OSPEED5_Pos | 0x03<<GPIO_OSPEEDR_OSPEED6_Pos | 0x03<<GPIO_OSPEEDR_OSPEED7_Pos); //fast mode
 8000a12:	4b4a      	ldr	r3, [pc, #296]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a14:	689b      	ldr	r3, [r3, #8]
 8000a16:	4a49      	ldr	r2, [pc, #292]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a18:	f443 437c 	orr.w	r3, r3, #64512	@ 0xfc00
 8000a1c:	6093      	str	r3, [r2, #8]
    GPIOA->AFR[0] |= (5 << (4 * 5)) | (5 << (4 * 6)) | (5 << (4 * 7));
 8000a1e:	4b47      	ldr	r3, [pc, #284]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a20:	6a1b      	ldr	r3, [r3, #32]
 8000a22:	4a46      	ldr	r2, [pc, #280]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a24:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000a28:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000a2c:	6213      	str	r3, [r2, #32]

	//Chip Select for Transducer: PG4
	GPIOG->MODER |= 0x01 << GPIO_MODER_MODE4_Pos;
 8000a2e:	4b44      	ldr	r3, [pc, #272]	@ (8000b40 <configureSPIBus1+0x17c>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a43      	ldr	r2, [pc, #268]	@ (8000b40 <configureSPIBus1+0x17c>)
 8000a34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a38:	6013      	str	r3, [r2, #0]
	GPIOG->PUPDR &= ~(GPIO_PUPDR_PUPD4_Msk);
 8000a3a:	4b41      	ldr	r3, [pc, #260]	@ (8000b40 <configureSPIBus1+0x17c>)
 8000a3c:	68db      	ldr	r3, [r3, #12]
 8000a3e:	4a40      	ldr	r2, [pc, #256]	@ (8000b40 <configureSPIBus1+0x17c>)
 8000a40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000a44:	60d3      	str	r3, [r2, #12]
	GPIOG->OTYPER &= ~(0x01 << GPIO_OTYPER_OT4_Pos); //Push Pull
 8000a46:	4b3e      	ldr	r3, [pc, #248]	@ (8000b40 <configureSPIBus1+0x17c>)
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	4a3d      	ldr	r2, [pc, #244]	@ (8000b40 <configureSPIBus1+0x17c>)
 8000a4c:	f023 0310 	bic.w	r3, r3, #16
 8000a50:	6053      	str	r3, [r2, #4]
	GPIOG->OSPEEDR |= 0x01<<GPIO_OSPEEDR_OSPEED4_Pos;
 8000a52:	4b3b      	ldr	r3, [pc, #236]	@ (8000b40 <configureSPIBus1+0x17c>)
 8000a54:	689b      	ldr	r3, [r3, #8]
 8000a56:	4a3a      	ldr	r2, [pc, #232]	@ (8000b40 <configureSPIBus1+0x17c>)
 8000a58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a5c:	6093      	str	r3, [r2, #8]
	GPIOG->ODR |= GPIO_ODR_OD4; //raise up CS of PG
 8000a5e:	4b38      	ldr	r3, [pc, #224]	@ (8000b40 <configureSPIBus1+0x17c>)
 8000a60:	695b      	ldr	r3, [r3, #20]
 8000a62:	4a37      	ldr	r2, [pc, #220]	@ (8000b40 <configureSPIBus1+0x17c>)
 8000a64:	f043 0310 	orr.w	r3, r3, #16
 8000a68:	6153      	str	r3, [r2, #20]

	//Chip select for Loadcell: PA2
	GPIOA->MODER |= 0x01 << GPIO_MODER_MODE2_Pos;
 8000a6a:	4b34      	ldr	r3, [pc, #208]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4a33      	ldr	r2, [pc, #204]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a70:	f043 0310 	orr.w	r3, r3, #16
 8000a74:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD2_Msk);
 8000a76:	4b31      	ldr	r3, [pc, #196]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a78:	68db      	ldr	r3, [r3, #12]
 8000a7a:	4a30      	ldr	r2, [pc, #192]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a7c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000a80:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER |= 0x00 <<GPIO_OTYPER_OT2_Pos;
 8000a82:	4b2e      	ldr	r3, [pc, #184]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a84:	4a2d      	ldr	r2, [pc, #180]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR |= 0x01<<GPIO_OSPEEDR_OSPEED2_Pos;
 8000a8a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	4a2b      	ldr	r2, [pc, #172]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a90:	f043 0310 	orr.w	r3, r3, #16
 8000a94:	6093      	str	r3, [r2, #8]
	GPIOA->ODR |= GPIO_ODR_OD2; //raise up CS of PG
 8000a96:	4b29      	ldr	r3, [pc, #164]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a98:	695b      	ldr	r3, [r3, #20]
 8000a9a:	4a28      	ldr	r2, [pc, #160]	@ (8000b3c <configureSPIBus1+0x178>)
 8000a9c:	f043 0304 	orr.w	r3, r3, #4
 8000aa0:	6153      	str	r3, [r2, #20]

	//timer config for SPI1 -> remember to change RCC to allow for TIM7
	TIM7->ARR &= ~(TIM_ARR_ARR_Msk);
 8000aa2:	4b28      	ldr	r3, [pc, #160]	@ (8000b44 <configureSPIBus1+0x180>)
 8000aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aa6:	4b27      	ldr	r3, [pc, #156]	@ (8000b44 <configureSPIBus1+0x180>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM7->PSC &= ~(TIM_PSC_PSC_Msk);
 8000aac:	4b25      	ldr	r3, [pc, #148]	@ (8000b44 <configureSPIBus1+0x180>)
 8000aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ab0:	4a24      	ldr	r2, [pc, #144]	@ (8000b44 <configureSPIBus1+0x180>)
 8000ab2:	0c1b      	lsrs	r3, r3, #16
 8000ab4:	041b      	lsls	r3, r3, #16
 8000ab6:	6293      	str	r3, [r2, #40]	@ 0x28

	SPI1->CR1 &= (~(SPI_CR1_BR_Msk));
 8000ab8:	4b23      	ldr	r3, [pc, #140]	@ (8000b48 <configureSPIBus1+0x184>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a22      	ldr	r2, [pc, #136]	@ (8000b48 <configureSPIBus1+0x184>)
 8000abe:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8000ac2:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (0x04 <<SPI_CR1_BR_Pos); //SPIclk/32 //~1MHZ
 8000ac4:	4b20      	ldr	r3, [pc, #128]	@ (8000b48 <configureSPIBus1+0x184>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a1f      	ldr	r2, [pc, #124]	@ (8000b48 <configureSPIBus1+0x184>)
 8000aca:	f043 0320 	orr.w	r3, r3, #32
 8000ace:	6013      	str	r3, [r2, #0]

	SPI1->CR1 |= (SPI_CR1_CPHA); //
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <configureSPIBus1+0x184>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8000b48 <configureSPIBus1+0x184>)
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	6013      	str	r3, [r2, #0]
	//SPI1->CR1 |= SPI_CR1_CPHA; // CPHA mode 1 //comment for mode 0
	SPI1->CR1 |= (SPI_CR1_CPOL);
 8000adc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b48 <configureSPIBus1+0x184>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a19      	ldr	r2, [pc, #100]	@ (8000b48 <configureSPIBus1+0x184>)
 8000ae2:	f043 0302 	orr.w	r3, r3, #2
 8000ae6:	6013      	str	r3, [r2, #0]
	//SPI1->CR1 |= SPI_CR1_CPOL; //CPOL mode 1 //comment for mode 0
	//Clock is IDLE high, and polarity is on the falling edge!

	SPI1->CR1 |= SPI_CR1_MSTR; //sets SPI to master mode
 8000ae8:	4b17      	ldr	r3, [pc, #92]	@ (8000b48 <configureSPIBus1+0x184>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a16      	ldr	r2, [pc, #88]	@ (8000b48 <configureSPIBus1+0x184>)
 8000aee:	f043 0304 	orr.w	r3, r3, #4
 8000af2:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= SPI_CR1_SSM | SPI_CR1_SSI; //set both bits;
 8000af4:	4b14      	ldr	r3, [pc, #80]	@ (8000b48 <configureSPIBus1+0x184>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a13      	ldr	r2, [pc, #76]	@ (8000b48 <configureSPIBus1+0x184>)
 8000afa:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000afe:	6013      	str	r3, [r2, #0]

	SPI1->CR1 &= ~(SPI_CR1_LSBFIRST); //MSB
 8000b00:	4b11      	ldr	r3, [pc, #68]	@ (8000b48 <configureSPIBus1+0x184>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a10      	ldr	r2, [pc, #64]	@ (8000b48 <configureSPIBus1+0x184>)
 8000b06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000b0a:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= SPI_CR1_DFF; //16 bit mode has been selected!
 8000b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b48 <configureSPIBus1+0x184>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a0d      	ldr	r2, [pc, #52]	@ (8000b48 <configureSPIBus1+0x184>)
 8000b12:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b16:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~(SPI_CR1_RXONLY | SPI_CR1_BIDIMODE);
 8000b18:	4b0b      	ldr	r3, [pc, #44]	@ (8000b48 <configureSPIBus1+0x184>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b48 <configureSPIBus1+0x184>)
 8000b1e:	f423 4304 	bic.w	r3, r3, #33792	@ 0x8400
 8000b22:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= SPI_CR1_SPE; //enables the protocol
 8000b24:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <configureSPIBus1+0x184>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a07      	ldr	r2, [pc, #28]	@ (8000b48 <configureSPIBus1+0x184>)
 8000b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b2e:	6013      	str	r3, [r2, #0]
}
 8000b30:	bf00      	nop
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	40020000 	.word	0x40020000
 8000b40:	40021800 	.word	0x40021800
 8000b44:	40001400 	.word	0x40001400
 8000b48:	40013000 	.word	0x40013000

08000b4c <configureSPIBus5>:


void configureSPIBus5(void) // For ADC or external SPI device via SPI5
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
    // Config PF7 (Clock), PF8 (MISO), PF9 (MOSI) for alternate function mode
    GPIOF->MODER &= ~(GPIO_MODER_MODE7_Msk | GPIO_MODER_MODE8_Msk | GPIO_MODER_MODE9_Msk);
 8000b50:	4b23      	ldr	r3, [pc, #140]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a22      	ldr	r2, [pc, #136]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b56:	f423 237c 	bic.w	r3, r3, #1032192	@ 0xfc000
 8000b5a:	6013      	str	r3, [r2, #0]
    GPIOF->MODER |= (0x2 << GPIO_MODER_MODE7_Pos) | (0x2 << GPIO_MODER_MODE8_Pos) | (0x2 << GPIO_MODER_MODE9_Pos);
 8000b5c:	4b20      	ldr	r3, [pc, #128]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a1f      	ldr	r2, [pc, #124]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b62:	f443 2328 	orr.w	r3, r3, #688128	@ 0xa8000
 8000b66:	6013      	str	r3, [r2, #0]

    // PUPDs
    GPIOF->PUPDR &= ~(GPIO_PUPDR_PUPD7_Msk | GPIO_PUPDR_PUPD8_Msk | GPIO_PUPDR_PUPD9_Msk);
 8000b68:	4b1d      	ldr	r3, [pc, #116]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	4a1c      	ldr	r2, [pc, #112]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b6e:	f423 237c 	bic.w	r3, r3, #1032192	@ 0xfc000
 8000b72:	60d3      	str	r3, [r2, #12]
    GPIOF->PUPDR |= (0x1 << GPIO_PUPDR_PUPD7_Pos) | (0x1 << GPIO_PUPDR_PUPD8_Pos) | (0x1 << GPIO_PUPDR_PUPD9_Pos);
 8000b74:	4b1a      	ldr	r3, [pc, #104]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b76:	68db      	ldr	r3, [r3, #12]
 8000b78:	4a19      	ldr	r2, [pc, #100]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b7a:	f443 23a8 	orr.w	r3, r3, #344064	@ 0x54000
 8000b7e:	60d3      	str	r3, [r2, #12]

    // Push Pull
    GPIOF->OTYPER &= ~(GPIO_OTYPER_OT7 | GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9);
 8000b80:	4b17      	ldr	r3, [pc, #92]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	4a16      	ldr	r2, [pc, #88]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b86:	f423 7360 	bic.w	r3, r3, #896	@ 0x380
 8000b8a:	6053      	str	r3, [r2, #4]

    // Speed - fast
    GPIOF->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED7_Msk | GPIO_OSPEEDR_OSPEED8_Msk | GPIO_OSPEEDR_OSPEED9_Msk);
 8000b8c:	4b14      	ldr	r3, [pc, #80]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b8e:	689b      	ldr	r3, [r3, #8]
 8000b90:	4a13      	ldr	r2, [pc, #76]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b92:	f423 237c 	bic.w	r3, r3, #1032192	@ 0xfc000
 8000b96:	6093      	str	r3, [r2, #8]
    GPIOF->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED7_Pos) | (0x3 << GPIO_OSPEEDR_OSPEED8_Pos) | (0x3 << GPIO_OSPEEDR_OSPEED9_Pos);
 8000b98:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b9a:	689b      	ldr	r3, [r3, #8]
 8000b9c:	4a10      	ldr	r2, [pc, #64]	@ (8000be0 <configureSPIBus5+0x94>)
 8000b9e:	f443 237c 	orr.w	r3, r3, #1032192	@ 0xfc000
 8000ba2:	6093      	str	r3, [r2, #8]

    // Alternate Function 5 for SPI5 on PF7, PF8, PF9
    GPIOF->AFR[0] &= ~(0xF << (4 * 7));                      // PF7 (SCK)
 8000ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8000be0 <configureSPIBus5+0x94>)
 8000ba6:	6a1b      	ldr	r3, [r3, #32]
 8000ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8000be0 <configureSPIBus5+0x94>)
 8000baa:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000bae:	6213      	str	r3, [r2, #32]
    GPIOF->AFR[1] &= ~((0xF << (4 * (8 - 8))) | (0xF << (4 * (9 - 8)))); // PF8, PF9
 8000bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000be0 <configureSPIBus5+0x94>)
 8000bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bb4:	4a0a      	ldr	r2, [pc, #40]	@ (8000be0 <configureSPIBus5+0x94>)
 8000bb6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000bba:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOF->AFR[0] |= (5 << (4 * 7));
 8000bbc:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <configureSPIBus5+0x94>)
 8000bbe:	6a1b      	ldr	r3, [r3, #32]
 8000bc0:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <configureSPIBus5+0x94>)
 8000bc2:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 8000bc6:	6213      	str	r3, [r2, #32]
    GPIOF->AFR[1] |= (5 << (4 * (8 - 8))) | (5 << (4 * (9 - 8)));
 8000bc8:	4b05      	ldr	r3, [pc, #20]	@ (8000be0 <configureSPIBus5+0x94>)
 8000bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bcc:	4a04      	ldr	r2, [pc, #16]	@ (8000be0 <configureSPIBus5+0x94>)
 8000bce:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 8000bd2:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	40021400 	.word	0x40021400

08000be4 <configureSPIBus6>:


void configureSPIBus6(void)// 	//for both additional 5V channels and LoRa
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
	GPIOG->MODER &= ~(GPIO_MODER_MODE12_Msk | GPIO_MODER_MODE13_Msk | GPIO_MODER_MODE14_Msk);
 8000be8:	4b58      	ldr	r3, [pc, #352]	@ (8000d4c <configureSPIBus6+0x168>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a57      	ldr	r2, [pc, #348]	@ (8000d4c <configureSPIBus6+0x168>)
 8000bee:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000bf2:	6013      	str	r3, [r2, #0]
	GPIOG->MODER |= (0x02 <<GPIO_MODER_MODE12_Pos | 0x02 << GPIO_MODER_MODE13_Pos | 0x02 << GPIO_MODER_MODE14_Pos);
 8000bf4:	4b55      	ldr	r3, [pc, #340]	@ (8000d4c <configureSPIBus6+0x168>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a54      	ldr	r2, [pc, #336]	@ (8000d4c <configureSPIBus6+0x168>)
 8000bfa:	f043 5328 	orr.w	r3, r3, #704643072	@ 0x2a000000
 8000bfe:	6013      	str	r3, [r2, #0]
	GPIOG->PUPDR &= ~(GPIO_PUPDR_PUPD12_Msk | GPIO_PUPDR_PUPD13_Msk | GPIO_PUPDR_PUPD14_Msk); //if needing to change internal pull up/downs
 8000c00:	4b52      	ldr	r3, [pc, #328]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c02:	68db      	ldr	r3, [r3, #12]
 8000c04:	4a51      	ldr	r2, [pc, #324]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c06:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000c0a:	60d3      	str	r3, [r2, #12]
	GPIOG->PUPDR |= (0x01 << GPIO_PUPDR_PUPD12_Pos | 0x01 << GPIO_PUPDR_PUPD13_Pos | 0x01 << GPIO_PUPDR_PUPD14_Pos); //internal pull ups on SCK, MOSI and MISO
 8000c0c:	4b4f      	ldr	r3, [pc, #316]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	4a4e      	ldr	r2, [pc, #312]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c12:	f043 53a8 	orr.w	r3, r3, #352321536	@ 0x15000000
 8000c16:	60d3      	str	r3, [r2, #12]
		//@var PG12 = SDO
		//		PG13 = SCLK
		// 		 PG14 = SDI
	//GPIO for LoRa, RF Switch & Chip select
	GPIOG->MODER &= ~(GPIO_MODER_MODE9_Msk | GPIO_MODER_MODE10_Msk | GPIO_MODER_MODE11_Msk);
 8000c18:	4b4c      	ldr	r3, [pc, #304]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a4b      	ldr	r2, [pc, #300]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c1e:	f423 037c 	bic.w	r3, r3, #16515072	@ 0xfc0000
 8000c22:	6013      	str	r3, [r2, #0]
	GPIOG->MODER |= (0x01 <<GPIO_MODER_MODE9_Pos | 0x01 <<GPIO_MODER_MODE10_Pos | 0x01 <<GPIO_MODER_MODE11_Pos);
 8000c24:	4b49      	ldr	r3, [pc, #292]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a48      	ldr	r2, [pc, #288]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c2a:	f443 03a8 	orr.w	r3, r3, #5505024	@ 0x540000
 8000c2e:	6013      	str	r3, [r2, #0]
	//		PG10 = RF_SWITCH
	//		 PG11 = CS

	//timer config for LoRa
		//Use the same config as Australis board
	TIM6->ARR &= ~(TIM_ARR_ARR_Msk);
 8000c30:	4b47      	ldr	r3, [pc, #284]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c34:	4b46      	ldr	r3, [pc, #280]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM6->PSC &= ~(TIM_PSC_PSC_Msk);
 8000c3a:	4b45      	ldr	r3, [pc, #276]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c3e:	4a44      	ldr	r2, [pc, #272]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c40:	0c1b      	lsrs	r3, r3, #16
 8000c42:	041b      	lsls	r3, r3, #16
 8000c44:	6293      	str	r3, [r2, #40]	@ 0x28
	TIM6->ARR |= 20000;
 8000c46:	4b42      	ldr	r3, [pc, #264]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c4a:	4a41      	ldr	r2, [pc, #260]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c4c:	f443 439c 	orr.w	r3, r3, #19968	@ 0x4e00
 8000c50:	f043 0320 	orr.w	r3, r3, #32
 8000c54:	62d3      	str	r3, [r2, #44]	@ 0x2c
	TIM6->PSC |= 251; //same as australis to remain consistent!
 8000c56:	4b3e      	ldr	r3, [pc, #248]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c5a:	4a3d      	ldr	r2, [pc, #244]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c5c:	f043 03fb 	orr.w	r3, r3, #251	@ 0xfb
 8000c60:	6293      	str	r3, [r2, #40]	@ 0x28

	GPIOG->ODR |= (GPIO_ODR_OD9); //hold reset high for SX1272
 8000c62:	4b3a      	ldr	r3, [pc, #232]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c64:	695b      	ldr	r3, [r3, #20]
 8000c66:	4a39      	ldr	r2, [pc, #228]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c68:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c6c:	6153      	str	r3, [r2, #20]
	TIM6->CR1 |= TIM_CR1_CEN; //enable TIM6
 8000c6e:	4b38      	ldr	r3, [pc, #224]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a37      	ldr	r2, [pc, #220]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6013      	str	r3, [r2, #0]
//	while((TIM6->CR1 & TIM_SR_UIF)==0); //wait for hardware registers to be updated
	GPIOG->ODR &= ~(GPIO_ODR_OD9); //resets reset on GPIO
 8000c7a:	4b34      	ldr	r3, [pc, #208]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c7c:	695b      	ldr	r3, [r3, #20]
 8000c7e:	4a33      	ldr	r2, [pc, #204]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000c84:	6153      	str	r3, [r2, #20]
	TIM6->CR1 &= ~(TIM_SR_UIF); //clears UIF register
 8000c86:	4b32      	ldr	r3, [pc, #200]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a31      	ldr	r2, [pc, #196]	@ (8000d50 <configureSPIBus6+0x16c>)
 8000c8c:	f023 0301 	bic.w	r3, r3, #1
 8000c90:	6013      	str	r3, [r2, #0]

	//
	GPIOG->OTYPER &= (uint16_t)~(GPIO_OTYPER_OT12_Msk | GPIO_OTYPER_OT13_Msk | GPIO_OTYPER_OT14_Msk); //push pull
 8000c92:	4b2e      	ldr	r3, [pc, #184]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c94:	685a      	ldr	r2, [r3, #4]
 8000c96:	492d      	ldr	r1, [pc, #180]	@ (8000d4c <configureSPIBus6+0x168>)
 8000c98:	f648 73ff 	movw	r3, #36863	@ 0x8fff
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	604b      	str	r3, [r1, #4]
	GPIOG->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED12_Msk | GPIO_OSPEEDR_OSPEED13_Msk | GPIO_OSPEEDR_OSPEED14_Msk);
 8000ca0:	4b2a      	ldr	r3, [pc, #168]	@ (8000d4c <configureSPIBus6+0x168>)
 8000ca2:	689b      	ldr	r3, [r3, #8]
 8000ca4:	4a29      	ldr	r2, [pc, #164]	@ (8000d4c <configureSPIBus6+0x168>)
 8000ca6:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000caa:	6093      	str	r3, [r2, #8]
	GPIOG->OSPEEDR |= (0x02<<GPIO_OSPEEDR_OSPEED12_Pos | 0x02<<GPIO_OSPEEDR_OSPEED13_Pos | 0x02<<GPIO_OSPEEDR_OSPEED14_Pos); //fast mode
 8000cac:	4b27      	ldr	r3, [pc, #156]	@ (8000d4c <configureSPIBus6+0x168>)
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	4a26      	ldr	r2, [pc, #152]	@ (8000d4c <configureSPIBus6+0x168>)
 8000cb2:	f043 5328 	orr.w	r3, r3, #704643072	@ 0x2a000000
 8000cb6:	6093      	str	r3, [r2, #8]
	GPIOG->ODR |= GPIO_ODR_OD11; //raise up CS
 8000cb8:	4b24      	ldr	r3, [pc, #144]	@ (8000d4c <configureSPIBus6+0x168>)
 8000cba:	695b      	ldr	r3, [r3, #20]
 8000cbc:	4a23      	ldr	r2, [pc, #140]	@ (8000d4c <configureSPIBus6+0x168>)
 8000cbe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000cc2:	6153      	str	r3, [r2, #20]

	GPIOG->AFR[1] &= ~((GPIO_AFRH_AFRH5) | (GPIO_AFRH_AFRH6) | (GPIO_AFRH_AFRH7));// alternate functions for SPI3
 8000cc4:	4b21      	ldr	r3, [pc, #132]	@ (8000d4c <configureSPIBus6+0x168>)
 8000cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cc8:	4a20      	ldr	r2, [pc, #128]	@ (8000d4c <configureSPIBus6+0x168>)
 8000cca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000cce:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOG->AFR[1] |= ((0x05 << 4*4) | (0x05 << 5*4) | (0x05 << 6*4));// alternate functions for SPI3
 8000cd0:	4b1e      	ldr	r3, [pc, #120]	@ (8000d4c <configureSPIBus6+0x168>)
 8000cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8000d4c <configureSPIBus6+0x168>)
 8000cd6:	f043 63aa 	orr.w	r3, r3, #89128960	@ 0x5500000
 8000cda:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 8000cde:	6253      	str	r3, [r2, #36]	@ 0x24

    SPI6->CR1 &= ~(SPI_CR1_BR_Msk); // Clear baud rate bits
 8000ce0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d54 <configureSPIBus6+0x170>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a1b      	ldr	r2, [pc, #108]	@ (8000d54 <configureSPIBus6+0x170>)
 8000ce6:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8000cea:	6013      	str	r3, [r2, #0]
    SPI6->CR1 |= (0x03 << SPI_CR1_BR_Pos); // SPIclk/8
 8000cec:	4b19      	ldr	r3, [pc, #100]	@ (8000d54 <configureSPIBus6+0x170>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a18      	ldr	r2, [pc, #96]	@ (8000d54 <configureSPIBus6+0x170>)
 8000cf2:	f043 0318 	orr.w	r3, r3, #24
 8000cf6:	6013      	str	r3, [r2, #0]
    SPI6->CR1 &= ~(SPI_CR1_CPHA_Msk | SPI_CR1_CPOL_Msk); // CPHA = 0, CPOL = 0
 8000cf8:	4b16      	ldr	r3, [pc, #88]	@ (8000d54 <configureSPIBus6+0x170>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a15      	ldr	r2, [pc, #84]	@ (8000d54 <configureSPIBus6+0x170>)
 8000cfe:	f023 0303 	bic.w	r3, r3, #3
 8000d02:	6013      	str	r3, [r2, #0]
    SPI6->CR1 |= SPI_CR1_MSTR; // Master mode
 8000d04:	4b13      	ldr	r3, [pc, #76]	@ (8000d54 <configureSPIBus6+0x170>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a12      	ldr	r2, [pc, #72]	@ (8000d54 <configureSPIBus6+0x170>)
 8000d0a:	f043 0304 	orr.w	r3, r3, #4
 8000d0e:	6013      	str	r3, [r2, #0]
    SPI6->CR1 |= SPI_CR1_SSM | SPI_CR1_SSI; // Software slave management
 8000d10:	4b10      	ldr	r3, [pc, #64]	@ (8000d54 <configureSPIBus6+0x170>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a0f      	ldr	r2, [pc, #60]	@ (8000d54 <configureSPIBus6+0x170>)
 8000d16:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000d1a:	6013      	str	r3, [r2, #0]
    SPI6->CR1 &= ~(SPI_CR1_LSBFIRST); // MSB first
 8000d1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d54 <configureSPIBus6+0x170>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a0c      	ldr	r2, [pc, #48]	@ (8000d54 <configureSPIBus6+0x170>)
 8000d22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000d26:	6013      	str	r3, [r2, #0]
   // SPI6->CR1 |= SPI_CR1_DFF; // 16-bit mode
    SPI6->CR1 &= ~(SPI_CR1_RXONLY | SPI_CR1_BIDIMODE); // Full duplex
 8000d28:	4b0a      	ldr	r3, [pc, #40]	@ (8000d54 <configureSPIBus6+0x170>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a09      	ldr	r2, [pc, #36]	@ (8000d54 <configureSPIBus6+0x170>)
 8000d2e:	f423 4304 	bic.w	r3, r3, #33792	@ 0x8400
 8000d32:	6013      	str	r3, [r2, #0]
    SPI6->CR1 |= SPI_CR1_SPE; // Enable SPI
 8000d34:	4b07      	ldr	r3, [pc, #28]	@ (8000d54 <configureSPIBus6+0x170>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a06      	ldr	r2, [pc, #24]	@ (8000d54 <configureSPIBus6+0x170>)
 8000d3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d3e:	6013      	str	r3, [r2, #0]
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	40021800 	.word	0x40021800
 8000d50:	40001000 	.word	0x40001000
 8000d54:	40015400 	.word	0x40015400

08000d58 <configureRCC_APB1>:
	//rise and repeat for all SPI buses
}


void configureRCC_APB1(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
	RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN | RCC_APB1ENR_SPI3EN | RCC_APB1ENR_TIM2EN | RCC_APB1ENR_TIM6EN | RCC_APB1ENR_TIM7EN);
 8000d5c:	4b13      	ldr	r3, [pc, #76]	@ (8000dac <configureRCC_APB1+0x54>)
 8000d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d60:	4a12      	ldr	r2, [pc, #72]	@ (8000dac <configureRCC_APB1+0x54>)
 8000d62:	f423 0381 	bic.w	r3, r3, #4227072	@ 0x408000
 8000d66:	f023 0331 	bic.w	r3, r3, #49	@ 0x31
 8000d6a:	6413      	str	r3, [r2, #64]	@ 0x40
	RCC->APB1ENR |= RCC_APB1ENR_I2C2EN | RCC_APB1ENR_SPI3EN | RCC_APB1ENR_TIM2EN | RCC_APB1ENR_TIM6EN | RCC_APB1ENR_TIM7EN;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <configureRCC_APB1+0x54>)
 8000d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d70:	4a0e      	ldr	r2, [pc, #56]	@ (8000dac <configureRCC_APB1+0x54>)
 8000d72:	f443 0381 	orr.w	r3, r3, #4227072	@ 0x408000
 8000d76:	f043 0331 	orr.w	r3, r3, #49	@ 0x31
 8000d7a:	6413      	str	r3, [r2, #64]	@ 0x40
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST | RCC_APB1RSTR_I2C2RST |  RCC_APB1RSTR_SPI3RST | RCC_APB1RSTR_TIM6RST | RCC_APB1RSTR_TIM7RST;
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <configureRCC_APB1+0x54>)
 8000d7e:	6a1b      	ldr	r3, [r3, #32]
 8000d80:	4a0a      	ldr	r2, [pc, #40]	@ (8000dac <configureRCC_APB1+0x54>)
 8000d82:	f443 0381 	orr.w	r3, r3, #4227072	@ 0x408000
 8000d86:	f043 0331 	orr.w	r3, r3, #49	@ 0x31
 8000d8a:	6213      	str	r3, [r2, #32]
	__ASM("NOP");
 8000d8c:	bf00      	nop
	__ASM("NOP");
 8000d8e:	bf00      	nop
	RCC->APB1RSTR &= (uint16_t)~(RCC_APB1RSTR_TIM2RST | RCC_APB1RSTR_I2C2RST | RCC_APB1RSTR_SPI3RST | RCC_APB1RSTR_TIM6RST | RCC_APB1RSTR_TIM7RST);
 8000d90:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <configureRCC_APB1+0x54>)
 8000d92:	6a1a      	ldr	r2, [r3, #32]
 8000d94:	4905      	ldr	r1, [pc, #20]	@ (8000dac <configureRCC_APB1+0x54>)
 8000d96:	f647 73ce 	movw	r3, #32718	@ 0x7fce
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	620b      	str	r3, [r1, #32]
	__ASM("NOP");
 8000d9e:	bf00      	nop
	__ASM("NOP");
 8000da0:	bf00      	nop
	//configure for more timers when necessary
}
 8000da2:	bf00      	nop
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	40023800 	.word	0x40023800

08000db0 <configureRCC_APB2>:

void configureRCC_APB2(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
	RCC->APB2ENR &=  ~(RCC_APB2ENR_SPI1EN | RCC_APB2ENR_SPI4EN | RCC_APB2ENR_SPI5EN | RCC_APB2ENR_SPI6EN | RCC_APB2ENR_SYSCFGEN /*important for interrupts and other sys init*/| RCC_APB2ENR_USART6EN | RCC_APB2ENR_TIM1EN);
 8000db4:	4b10      	ldr	r3, [pc, #64]	@ (8000df8 <configureRCC_APB2+0x48>)
 8000db6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000db8:	490f      	ldr	r1, [pc, #60]	@ (8000df8 <configureRCC_APB2+0x48>)
 8000dba:	4b10      	ldr	r3, [pc, #64]	@ (8000dfc <configureRCC_APB2+0x4c>)
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	644b      	str	r3, [r1, #68]	@ 0x44
	RCC->APB2ENR |=  RCC_APB2ENR_SPI1EN | RCC_APB2ENR_SPI4EN | RCC_APB2ENR_SPI5EN | RCC_APB2ENR_SPI6EN | RCC_APB2ENR_SYSCFGEN | RCC_APB2ENR_USART6EN | RCC_APB2ENR_TIM1EN;
 8000dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000df8 <configureRCC_APB2+0x48>)
 8000dc2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000dc4:	490c      	ldr	r1, [pc, #48]	@ (8000df8 <configureRCC_APB2+0x48>)
 8000dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <configureRCC_APB2+0x50>)
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	644b      	str	r3, [r1, #68]	@ 0x44

	RCC->APB2RSTR |= RCC_APB2RSTR_SPI1RST | RCC_APB2RSTR_SPI4RST | RCC_APB2RSTR_SPI5RST | RCC_APB2RSTR_SPI6RST | RCC_APB2RSTR_SYSCFGRST | RCC_APB2RSTR_USART6RST | RCC_APB2RSTR_TIM11RST;
 8000dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8000df8 <configureRCC_APB2+0x48>)
 8000dce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000dd0:	4909      	ldr	r1, [pc, #36]	@ (8000df8 <configureRCC_APB2+0x48>)
 8000dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8000e04 <configureRCC_APB2+0x54>)
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	624b      	str	r3, [r1, #36]	@ 0x24
	__ASM("NOP");
 8000dd8:	bf00      	nop
	__ASM("NOP");
 8000dda:	bf00      	nop
	RCC->APB2RSTR &= (uint16_t)~(RCC_APB2RSTR_SPI1RST | RCC_APB2RSTR_SPI4RST| RCC_APB2RSTR_SPI5RST | RCC_APB2RSTR_SPI6RST| RCC_APB2RSTR_SYSCFGRST | RCC_APB2RSTR_USART6RST | RCC_APB2RSTR_TIM11RST);
 8000ddc:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <configureRCC_APB2+0x48>)
 8000dde:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000de0:	4905      	ldr	r1, [pc, #20]	@ (8000df8 <configureRCC_APB2+0x48>)
 8000de2:	f648 73df 	movw	r3, #36831	@ 0x8fdf
 8000de6:	4013      	ands	r3, r2
 8000de8:	624b      	str	r3, [r1, #36]	@ 0x24
	__ASM("NOP");
 8000dea:	bf00      	nop
	__ASM("NOP");
 8000dec:	bf00      	nop
}
 8000dee:	bf00      	nop
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	40023800 	.word	0x40023800
 8000dfc:	ffcf8fde 	.word	0xffcf8fde
 8000e00:	00307021 	.word	0x00307021
 8000e04:	00347020 	.word	0x00347020

08000e08 <configureRCC_AHB1>:
void configureRCC_AHB1(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIODEN | RCC_AHB1ENR_GPIOEEN | RCC_AHB1ENR_GPIOFEN | RCC_AHB1ENR_GPIOGEN);
 8000e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e40 <configureRCC_AHB1+0x38>)
 8000e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e10:	4a0b      	ldr	r2, [pc, #44]	@ (8000e40 <configureRCC_AHB1+0x38>)
 8000e12:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000e16:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIODEN | RCC_AHB1ENR_GPIOEEN | RCC_AHB1ENR_GPIOFEN | RCC_AHB1ENR_GPIOGEN);
 8000e18:	4b09      	ldr	r3, [pc, #36]	@ (8000e40 <configureRCC_AHB1+0x38>)
 8000e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1c:	4a08      	ldr	r2, [pc, #32]	@ (8000e40 <configureRCC_AHB1+0x38>)
 8000e1e:	f043 037f 	orr.w	r3, r3, #127	@ 0x7f
 8000e22:	6313      	str	r3, [r2, #48]	@ 0x30
	__ASM("NOP");
 8000e24:	bf00      	nop
	__ASM("NOP");
 8000e26:	bf00      	nop
	RCC->AHB1RSTR &= (uint16_t)(~(RCC_AHB1RSTR_GPIOARST | RCC_AHB1RSTR_GPIOCRST | RCC_AHB1RSTR_GPIOCRST | RCC_AHB1RSTR_GPIODRST | RCC_AHB1RSTR_GPIOERST | RCC_AHB1RSTR_GPIOFRST | RCC_AHB1RSTR_GPIOGRST));
 8000e28:	4b05      	ldr	r3, [pc, #20]	@ (8000e40 <configureRCC_AHB1+0x38>)
 8000e2a:	691a      	ldr	r2, [r3, #16]
 8000e2c:	4904      	ldr	r1, [pc, #16]	@ (8000e40 <configureRCC_AHB1+0x38>)
 8000e2e:	f64f 7382 	movw	r3, #65410	@ 0xff82
 8000e32:	4013      	ands	r3, r2
 8000e34:	610b      	str	r3, [r1, #16]
}
 8000e36:	bf00      	nop
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	40023800 	.word	0x40023800

08000e44 <configure_TIM1>:

void configure_TIM1(void) //operating for 200ms
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	TIM1->ARR &= ~(TIM_ARR_ARR_Msk);
 8000e48:	4b1c      	ldr	r3, [pc, #112]	@ (8000ebc <configure_TIM1+0x78>)
 8000e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ebc <configure_TIM1+0x78>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM1->PSC &= ~(TIM_PSC_PSC_Msk);
 8000e52:	4b1a      	ldr	r3, [pc, #104]	@ (8000ebc <configure_TIM1+0x78>)
 8000e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e56:	4a19      	ldr	r2, [pc, #100]	@ (8000ebc <configure_TIM1+0x78>)
 8000e58:	0c1b      	lsrs	r3, r3, #16
 8000e5a:	041b      	lsls	r3, r3, #16
 8000e5c:	6293      	str	r3, [r2, #40]	@ 0x28
	TIM1->ARR |= (20001-1);
 8000e5e:	4b17      	ldr	r3, [pc, #92]	@ (8000ebc <configure_TIM1+0x78>)
 8000e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e62:	4a16      	ldr	r2, [pc, #88]	@ (8000ebc <configure_TIM1+0x78>)
 8000e64:	f443 439c 	orr.w	r3, r3, #19968	@ 0x4e00
 8000e68:	f043 0320 	orr.w	r3, r3, #32
 8000e6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
	TIM1->PSC |= (1801-1);
 8000e6e:	4b13      	ldr	r3, [pc, #76]	@ (8000ebc <configure_TIM1+0x78>)
 8000e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e72:	4a12      	ldr	r2, [pc, #72]	@ (8000ebc <configure_TIM1+0x78>)
 8000e74:	f443 63e1 	orr.w	r3, r3, #1800	@ 0x708
 8000e78:	6293      	str	r3, [r2, #40]	@ 0x28

	TIM1->EGR |= TIM_EGR_UG;
 8000e7a:	4b10      	ldr	r3, [pc, #64]	@ (8000ebc <configure_TIM1+0x78>)
 8000e7c:	695b      	ldr	r3, [r3, #20]
 8000e7e:	4a0f      	ldr	r2, [pc, #60]	@ (8000ebc <configure_TIM1+0x78>)
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	6153      	str	r3, [r2, #20]
	TIM1->SR &= ~(TIM_SR_UIF); //clears UIF register
 8000e86:	4b0d      	ldr	r3, [pc, #52]	@ (8000ebc <configure_TIM1+0x78>)
 8000e88:	691b      	ldr	r3, [r3, #16]
 8000e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8000ebc <configure_TIM1+0x78>)
 8000e8c:	f023 0301 	bic.w	r3, r3, #1
 8000e90:	6113      	str	r3, [r2, #16]

	//when the timer overflows, an interrupt will trigger!
	TIM1->DIER &= !(TIM_DIER_UIE_Msk);
 8000e92:	4b0a      	ldr	r3, [pc, #40]	@ (8000ebc <configure_TIM1+0x78>)
 8000e94:	68db      	ldr	r3, [r3, #12]
 8000e96:	4b09      	ldr	r3, [pc, #36]	@ (8000ebc <configure_TIM1+0x78>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	60da      	str	r2, [r3, #12]
	TIM1->DIER |= (TIM_DIER_UIE); //enable update event interrupt
 8000e9c:	4b07      	ldr	r3, [pc, #28]	@ (8000ebc <configure_TIM1+0x78>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	4a06      	ldr	r2, [pc, #24]	@ (8000ebc <configure_TIM1+0x78>)
 8000ea2:	f043 0301 	orr.w	r3, r3, #1
 8000ea6:	60d3      	str	r3, [r2, #12]

	//TIM1->CR1 |= TIM_CR1_CEN; //enable TIM1

	NVIC_SetPriority(TIM1_UP_TIM10_IRQn,10);
 8000ea8:	210a      	movs	r1, #10
 8000eaa:	2019      	movs	r0, #25
 8000eac:	f7ff fd60 	bl	8000970 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000eb0:	2019      	movs	r0, #25
 8000eb2:	f7ff fd3f 	bl	8000934 <__NVIC_EnableIRQ>
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40010000 	.word	0x40010000

08000ec0 <GPIO_init>:
#include "gpio.h"
#include "stm32f4xx_hal.h"


void GPIO_init(GPIO *gpio, GPIO_TypeDef *port, uint8_t MODER, uint8_t OTYPER, uint8_t OSPEEDR, uint8_t PUPDR, uint8_t POS)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60f8      	str	r0, [r7, #12]
 8000ec8:	60b9      	str	r1, [r7, #8]
 8000eca:	4611      	mov	r1, r2
 8000ecc:	461a      	mov	r2, r3
 8000ece:	460b      	mov	r3, r1
 8000ed0:	71fb      	strb	r3, [r7, #7]
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	71bb      	strb	r3, [r7, #6]
	gpio->port = port;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	68ba      	ldr	r2, [r7, #8]
 8000eda:	609a      	str	r2, [r3, #8]
	gpio->MODER = MODER;
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	79fa      	ldrb	r2, [r7, #7]
 8000ee0:	701a      	strb	r2, [r3, #0]
	gpio->OTYPER = OTYPER;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	79ba      	ldrb	r2, [r7, #6]
 8000ee6:	705a      	strb	r2, [r3, #1]
	gpio->OSPEEDR = OSPEEDR;
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	7e3a      	ldrb	r2, [r7, #24]
 8000eec:	709a      	strb	r2, [r3, #2]
	gpio->PUPDR = PUPDR;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	7f3a      	ldrb	r2, [r7, #28]
 8000ef2:	70da      	strb	r2, [r3, #3]
	gpio->POS = POS;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000efa:	711a      	strb	r2, [r3, #4]

	gpio->port->MODER &= ~(MODER<<(2*POS)); //2* bc of 32 bit register
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	79f9      	ldrb	r1, [r7, #7]
 8000f04:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0e:	43db      	mvns	r3, r3
 8000f10:	4619      	mov	r1, r3
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	689b      	ldr	r3, [r3, #8]
 8000f16:	400a      	ands	r2, r1
 8000f18:	601a      	str	r2, [r3, #0]
	gpio->port->MODER |= (MODER<<(2*POS));
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	79f9      	ldrb	r1, [r7, #7]
 8000f22:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	fa01 f303 	lsl.w	r3, r1, r3
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	689b      	ldr	r3, [r3, #8]
 8000f32:	430a      	orrs	r2, r1
 8000f34:	601a      	str	r2, [r3, #0]
	gpio->port->OTYPER &= ~(OTYPER<<POS);
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	685a      	ldr	r2, [r3, #4]
 8000f3c:	79b9      	ldrb	r1, [r7, #6]
 8000f3e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f42:	fa01 f303 	lsl.w	r3, r1, r3
 8000f46:	43db      	mvns	r3, r3
 8000f48:	4619      	mov	r1, r3
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	400a      	ands	r2, r1
 8000f50:	605a      	str	r2, [r3, #4]
	gpio->port->OTYPER |= (OTYPER<<POS);
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	685a      	ldr	r2, [r3, #4]
 8000f58:	79b9      	ldrb	r1, [r7, #6]
 8000f5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f62:	4619      	mov	r1, r3
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	689b      	ldr	r3, [r3, #8]
 8000f68:	430a      	orrs	r2, r1
 8000f6a:	605a      	str	r2, [r3, #4]
	gpio->port->OSPEEDR &= ~(OSPEEDR<<(2*POS));
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	689a      	ldr	r2, [r3, #8]
 8000f72:	7e39      	ldrb	r1, [r7, #24]
 8000f74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f7e:	43db      	mvns	r3, r3
 8000f80:	4619      	mov	r1, r3
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	400a      	ands	r2, r1
 8000f88:	609a      	str	r2, [r3, #8]
	gpio->port->OSPEEDR |= (OSPEEDR<<(2*POS));
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	689a      	ldr	r2, [r3, #8]
 8000f90:	7e39      	ldrb	r1, [r7, #24]
 8000f92:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	609a      	str	r2, [r3, #8]
	gpio->port->PUPDR &= ~(PUPDR<<(2*POS)); //clears the bit that we want to edit
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	68da      	ldr	r2, [r3, #12]
 8000fac:	7f39      	ldrb	r1, [r7, #28]
 8000fae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	4619      	mov	r1, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	689b      	ldr	r3, [r3, #8]
 8000fc0:	400a      	ands	r2, r1
 8000fc2:	60da      	str	r2, [r3, #12]
	gpio->port->PUPDR |= (PUPDR<<(2*POS));
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	68da      	ldr	r2, [r3, #12]
 8000fca:	7f39      	ldrb	r1, [r7, #28]
 8000fcc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	60da      	str	r2, [r3, #12]

}
 8000fe0:	bf00      	nop
 8000fe2:	3714      	adds	r7, #20
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <SX1272_init>:
    GPIO_TypeDef *port,
    unsigned long cs,
    SX1272_Bandwidth bw,
    SX1272_SpreadingFactor sf,
    SX1272_CodingRate cr
) {
 8000fec:	b5b0      	push	{r4, r5, r7, lr}
 8000fee:	b08c      	sub	sp, #48	@ 0x30
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6278      	str	r0, [r7, #36]	@ 0x24
 8000ff4:	6239      	str	r1, [r7, #32]
 8000ff6:	61fa      	str	r2, [r7, #28]
 8000ff8:	61bb      	str	r3, [r7, #24]

	SPI_Config spiLoraConfig = SPI_CONFIG_DEFAULT; // Using default settings as base
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000ffe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800100a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800100e:	f043 0302 	orr.w	r3, r3, #2
 8001012:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001016:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800101a:	f043 0304 	orr.w	r3, r3, #4
 800101e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001022:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001026:	2202      	movs	r2, #2
 8001028:	f362 03c5 	bfi	r3, r2, #3, #3
 800102c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001030:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800103c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001040:	f043 0302 	orr.w	r3, r3, #2
 8001044:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	spiLoraConfig.CPHA       = SPI_CPHA_FIRST;     // Begin on first clock edge
 8001048:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800104c:	f023 0301 	bic.w	r3, r3, #1
 8001050:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	spiLoraConfig.CPOL       = SPI_CPOL0;          // Idle clock low
 8001054:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001058:	f023 0302 	bic.w	r3, r3, #2
 800105c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	spiLoraConfig.BR 		= SPI_BR_PCLK16;
 8001060:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001064:	2203      	movs	r2, #3
 8001066:	f362 03c5 	bfi	r3, r2, #3, #3
 800106a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	static SPI_t base;
	base = SPI_init(SPI6, &spiLoraConfig);
 800106e:	4c2f      	ldr	r4, [pc, #188]	@ (800112c <SX1272_init+0x140>)
 8001070:	463b      	mov	r3, r7
 8001072:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001076:	492e      	ldr	r1, [pc, #184]	@ (8001130 <SX1272_init+0x144>)
 8001078:	4618      	mov	r0, r3
 800107a:	f003 fa33 	bl	80044e4 <SPI_init>
 800107e:	4625      	mov	r5, r4
 8001080:	463c      	mov	r4, r7
 8001082:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001084:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001086:	e894 0003 	ldmia.w	r4, {r0, r1}
 800108a:	e885 0003 	stmia.w	r5, {r0, r1}
	lora->base = &base;
 800108e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001090:	4a26      	ldr	r2, [pc, #152]	@ (800112c <SX1272_init+0x140>)
 8001092:	601a      	str	r2, [r3, #0]

  //SPI_init(&lora->base, COMM_LORA, SPI6, MODE8, port, cs);
  lora->standby      = SX1272_standby;
 8001094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001096:	4a27      	ldr	r2, [pc, #156]	@ (8001134 <SX1272_init+0x148>)
 8001098:	60da      	str	r2, [r3, #12]
  lora->enableBoost  = SX1272_enableBoost;
 800109a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109c:	4a26      	ldr	r2, [pc, #152]	@ (8001138 <SX1272_init+0x14c>)
 800109e:	609a      	str	r2, [r3, #8]
  lora->transmit     = SX1272_transmit;
 80010a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a2:	4a26      	ldr	r2, [pc, #152]	@ (800113c <SX1272_init+0x150>)
 80010a4:	611a      	str	r2, [r3, #16]
  lora->startReceive = SX1272_startReceive;
 80010a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a8:	4a25      	ldr	r2, [pc, #148]	@ (8001140 <SX1272_init+0x154>)
 80010aa:	615a      	str	r2, [r3, #20]
  lora->readReceive  = SX1272_readReceive;
 80010ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ae:	4a25      	ldr	r2, [pc, #148]	@ (8001144 <SX1272_init+0x158>)
 80010b0:	619a      	str	r2, [r3, #24]
  lora->clearIRQ     = SX1272_clearIRQ;
 80010b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b4:	4a24      	ldr	r2, [pc, #144]	@ (8001148 <SX1272_init+0x15c>)
 80010b6:	61da      	str	r2, [r3, #28]


  _SX1272_setMode(lora, SX1272_MODE_SLEEP); // Set mode to sleep
 80010b8:	2100      	movs	r1, #0
 80010ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010bc:	f000 f8ac 	bl	8001218 <_SX1272_setMode>
  //MSB remains the same as default value of E4
 // SX1272_writeRegister(lora, SX1272_REG_FR_MIB, (0xE6)); //sets middle byte
  //SX1272_writeRegister(lora, SX1272_REG_FR_LSB, (0x67)); //sets last byte

  /* clang-format off */
  SX1272_writeRegister(lora, SX1272_REG_OP_MODE,
 80010c0:	2280      	movs	r2, #128	@ 0x80
 80010c2:	2101      	movs	r1, #1
 80010c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010c6:	f000 f9c3 	bl	8001450 <SX1272_writeRegister>
  );

  SX1272_writeRegister(lora, SX1272_REG_MODEM_CONFIG1,
    bw   << SX1272_REG_MODEM_CONFIG1_BW_Pos     // Set bandwidth
  | cr   << SX1272_REG_MODEM_CONFIG1_CR_Pos     // Set coding rate
  | 0x00 << SX1272_REG_MODEM_CONFIG1_CRC_Pos    // Enable CRC
 80010ca:	f997 3040 	ldrsb.w	r3, [r7, #64]	@ 0x40
 80010ce:	019b      	lsls	r3, r3, #6
 80010d0:	b25a      	sxtb	r2, r3
 80010d2:	f997 3048 	ldrsb.w	r3, [r7, #72]	@ 0x48
 80010d6:	00db      	lsls	r3, r3, #3
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	4313      	orrs	r3, r2
 80010dc:	b25b      	sxtb	r3, r3
  SX1272_writeRegister(lora, SX1272_REG_MODEM_CONFIG1,
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	461a      	mov	r2, r3
 80010e2:	211d      	movs	r1, #29
 80010e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010e6:	f000 f9b3 	bl	8001450 <SX1272_writeRegister>
  );
  /* clang-format on */

  /** @todo set spreading factor */
  SX1272_writeRegister(lora, SX1272_REG_MODEM_CONFIG2, 0x94);
 80010ea:	2294      	movs	r2, #148	@ 0x94
 80010ec:	211e      	movs	r1, #30
 80010ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010f0:	f000 f9ae 	bl	8001450 <SX1272_writeRegister>

  //Set both Tx and Rx FIFO base addresses to 0x00
  SX1272_writeRegister(lora, SX1272_REG_FIFO_TX_BASE_ADDR, 0x00); // Tx starts at 0x00
 80010f4:	2200      	movs	r2, #0
 80010f6:	210e      	movs	r1, #14
 80010f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010fa:	f000 f9a9 	bl	8001450 <SX1272_writeRegister>
  SX1272_writeRegister(lora, SX1272_REG_FIFO_RX_BASE_ADDR, 0x00); // Rx starts at 0x00
 80010fe:	2200      	movs	r2, #0
 8001100:	210f      	movs	r1, #15
 8001102:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001104:	f000 f9a4 	bl	8001450 <SX1272_writeRegister>


  // Set payload length
  SX1272_writeRegister(lora, SX1272_REG_PAYLOAD_LENGTH, LORA_MSG_LENGTH);
 8001108:	2220      	movs	r2, #32
 800110a:	2122      	movs	r1, #34	@ 0x22
 800110c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800110e:	f000 f99f 	bl	8001450 <SX1272_writeRegister>
  SX1272_writeRegister(lora, SX1272_REG_MAX_PAYLOAD_LENGTH, LORA_MSG_LENGTH);
 8001112:	2220      	movs	r2, #32
 8001114:	2123      	movs	r1, #35	@ 0x23
 8001116:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001118:	f000 f99a 	bl	8001450 <SX1272_writeRegister>

  _SX1272_setMode(lora, SX1272_MODE_STDBY); // Set mode to Standby mode!
 800111c:	2101      	movs	r1, #1
 800111e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001120:	f000 f87a 	bl	8001218 <_SX1272_setMode>


}
 8001124:	bf00      	nop
 8001126:	3730      	adds	r7, #48	@ 0x30
 8001128:	46bd      	mov	sp, r7
 800112a:	bdb0      	pop	{r4, r5, r7, pc}
 800112c:	20000054 	.word	0x20000054
 8001130:	40015400 	.word	0x40015400
 8001134:	080012e9 	.word	0x080012e9
 8001138:	08001255 	.word	0x08001255
 800113c:	08001301 	.word	0x08001301
 8001140:	0800136f 	.word	0x0800136f
 8001144:	080013b7 	.word	0x080013b7
 8001148:	0800142f 	.word	0x0800142f

0800114c <Dummy_Transmit>:
  return msg;
}


LoRa_Packet Dummy_Transmit()
{
 800114c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8001150:	b08e      	sub	sp, #56	@ 0x38
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
 8001156:	466b      	mov	r3, sp
 8001158:	461e      	mov	r6, r3
	LoRa_Packet msg;
	uint8_t id = 0x06;
 800115a:	2306      	movs	r3, #6
 800115c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t SIZE = 32;
 8001160:	2320      	movs	r3, #32
 8001162:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	uint8_t data[SIZE];
 8001166:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800116a:	460b      	mov	r3, r1
 800116c:	3b01      	subs	r3, #1
 800116e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001170:	b2cb      	uxtb	r3, r1
 8001172:	2200      	movs	r2, #0
 8001174:	4698      	mov	r8, r3
 8001176:	4691      	mov	r9, r2
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	f04f 0300 	mov.w	r3, #0
 8001180:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001184:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001188:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800118c:	b2cb      	uxtb	r3, r1
 800118e:	2200      	movs	r2, #0
 8001190:	461c      	mov	r4, r3
 8001192:	4615      	mov	r5, r2
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	f04f 0300 	mov.w	r3, #0
 800119c:	00eb      	lsls	r3, r5, #3
 800119e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011a2:	00e2      	lsls	r2, r4, #3
 80011a4:	460b      	mov	r3, r1
 80011a6:	3307      	adds	r3, #7
 80011a8:	08db      	lsrs	r3, r3, #3
 80011aa:	00db      	lsls	r3, r3, #3
 80011ac:	ebad 0d03 	sub.w	sp, sp, r3
 80011b0:	466b      	mov	r3, sp
 80011b2:	3300      	adds	r3, #0
 80011b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	msg.id = id;
 80011b6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80011ba:	733b      	strb	r3, [r7, #12]
	msg.data[0]=0x06;
 80011bc:	2306      	movs	r3, #6
 80011be:	737b      	strb	r3, [r7, #13]
	for(uint8_t i = 1; i <SIZE; i++)
 80011c0:	2301      	movs	r3, #1
 80011c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80011c6:	e00c      	b.n	80011e2 <Dummy_Transmit+0x96>
	{
		msg.data[i] = i;
 80011c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011cc:	3338      	adds	r3, #56	@ 0x38
 80011ce:	443b      	add	r3, r7
 80011d0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80011d4:	f803 2c2b 	strb.w	r2, [r3, #-43]
	for(uint8_t i = 1; i <SIZE; i++)
 80011d8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011dc:	3301      	adds	r3, #1
 80011de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80011e2:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80011e6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d3ec      	bcc.n	80011c8 <Dummy_Transmit+0x7c>
	}
	return msg;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	461d      	mov	r5, r3
 80011f2:	f107 040c 	add.w	r4, r7, #12
 80011f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011f8:	6028      	str	r0, [r5, #0]
 80011fa:	6069      	str	r1, [r5, #4]
 80011fc:	60aa      	str	r2, [r5, #8]
 80011fe:	60eb      	str	r3, [r5, #12]
 8001200:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001202:	6128      	str	r0, [r5, #16]
 8001204:	6169      	str	r1, [r5, #20]
 8001206:	61aa      	str	r2, [r5, #24]
 8001208:	61eb      	str	r3, [r5, #28]
 800120a:	46b5      	mov	sp, r6
}
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	3738      	adds	r7, #56	@ 0x38
 8001210:	46bd      	mov	sp, r7
 8001212:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8001216:	4770      	bx	lr

08001218 <_SX1272_setMode>:
 *
 * @param lora         Pointer to LoRa struct.
 * @param pointerdata  Pointer to the data to be transmitted.
 **
 * =============================================================================== */
void _SX1272_setMode(SX1272_t *lora, SX1272_Mode mode) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	460b      	mov	r3, r1
 8001222:	70fb      	strb	r3, [r7, #3]
  uint8_t regOpMode = SX1272_readRegister(lora, SX1272_REG_OP_MODE);
 8001224:	2101      	movs	r1, #1
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f000 f946 	bl	80014b8 <SX1272_readRegister>
 800122c:	4603      	mov	r3, r0
 800122e:	73fb      	strb	r3, [r7, #15]
  regOpMode &= ~0x07; // Mask to mode bits
 8001230:	7bfb      	ldrb	r3, [r7, #15]
 8001232:	f023 0307 	bic.w	r3, r3, #7
 8001236:	73fb      	strb	r3, [r7, #15]
  regOpMode |= mode;  // Set mode
 8001238:	7bfa      	ldrb	r2, [r7, #15]
 800123a:	78fb      	ldrb	r3, [r7, #3]
 800123c:	4313      	orrs	r3, r2
 800123e:	73fb      	strb	r3, [r7, #15]
  SX1272_writeRegister(lora, SX1272_REG_OP_MODE, regOpMode);
 8001240:	7bfb      	ldrb	r3, [r7, #15]
 8001242:	461a      	mov	r2, r3
 8001244:	2101      	movs	r1, #1
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f000 f902 	bl	8001450 <SX1272_writeRegister>
}
 800124c:	bf00      	nop
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <SX1272_enableBoost>:
 * @param  enable Boolean value for the enable toggle.
 *
 * @return @c NULL.
 **
 * ============================================================================================== */
void SX1272_enableBoost(SX1272_t *lora, bool enable) {
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	70fb      	strb	r3, [r7, #3]
  uint8_t regPaConfig  = SX1272_readRegister(lora, SX1272_REG_PA_CONFIG); // Read current config
 8001260:	2109      	movs	r1, #9
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f000 f928 	bl	80014b8 <SX1272_readRegister>
 8001268:	4603      	mov	r3, r0
 800126a:	73fb      	strb	r3, [r7, #15]
  regPaConfig         |= SX1272_PA_SELECT;								//Set PA Boost Select
 800126c:	7bfb      	ldrb	r3, [r7, #15]
 800126e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001272:	73fb      	strb	r3, [r7, #15]
  regPaConfig 		  |= 0x0F;											//Set Gain to MAX
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	f043 030f 	orr.w	r3, r3, #15
 800127a:	73fb      	strb	r3, [r7, #15]
  SX1272_writeRegister(lora, SX1272_REG_PA_CONFIG, regPaConfig);
 800127c:	7bfb      	ldrb	r3, [r7, #15]
 800127e:	461a      	mov	r2, r3
 8001280:	2109      	movs	r1, #9
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f000 f8e4 	bl	8001450 <SX1272_writeRegister>
  regPaConfig  = SX1272_readRegister(lora, SX1272_REG_PA_CONFIG);		 //DEBUGGING -  Read back in current config and ensure its as expected
 8001288:	2109      	movs	r1, #9
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f000 f914 	bl	80014b8 <SX1272_readRegister>
 8001290:	4603      	mov	r3, r0
 8001292:	73fb      	strb	r3, [r7, #15]
  uint8_t regPaDac = SX1272_readRegister(lora, 0x5A);
 8001294:	215a      	movs	r1, #90	@ 0x5a
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f000 f90e 	bl	80014b8 <SX1272_readRegister>
 800129c:	4603      	mov	r3, r0
 800129e:	73bb      	strb	r3, [r7, #14]
  regPaDac |= 0x07;														//Set PaDac to +20dbm mode
 80012a0:	7bbb      	ldrb	r3, [r7, #14]
 80012a2:	f043 0307 	orr.w	r3, r3, #7
 80012a6:	73bb      	strb	r3, [r7, #14]
  SX1272_writeRegister(lora, 0x5A, regPaDac);
 80012a8:	7bbb      	ldrb	r3, [r7, #14]
 80012aa:	461a      	mov	r2, r3
 80012ac:	215a      	movs	r1, #90	@ 0x5a
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f000 f8ce 	bl	8001450 <SX1272_writeRegister>
  uint8_t regOpC = SX1272_readRegister(lora, 0x0B);
 80012b4:	210b      	movs	r1, #11
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f000 f8fe 	bl	80014b8 <SX1272_readRegister>
 80012bc:	4603      	mov	r3, r0
 80012be:	737b      	strb	r3, [r7, #13]
  regOpC |= 0b00100000;														//Disable Overcurrent protection
 80012c0:	7b7b      	ldrb	r3, [r7, #13]
 80012c2:	f043 0320 	orr.w	r3, r3, #32
 80012c6:	737b      	strb	r3, [r7, #13]
  SX1272_writeRegister(lora, 0x0B, regOpC);
 80012c8:	7b7b      	ldrb	r3, [r7, #13]
 80012ca:	461a      	mov	r2, r3
 80012cc:	210b      	movs	r1, #11
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f000 f8be 	bl	8001450 <SX1272_writeRegister>
  regPaDac = SX1272_readRegister(lora, 0x0B);							//DEBUGGING - Read back in current config and ensure its as expected
 80012d4:	210b      	movs	r1, #11
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f000 f8ee 	bl	80014b8 <SX1272_readRegister>
 80012dc:	4603      	mov	r3, r0
 80012de:	73bb      	strb	r3, [r7, #14]
}
 80012e0:	bf00      	nop
 80012e2:	3710      	adds	r7, #16
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <SX1272_standby>:
 * @param  *lora Pointer to LoRa struct.
 *
 * @return @c NULL.
 **
 * ============================================================================================== */
void SX1272_standby(SX1272_t *lora) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  _SX1272_setMode(lora, SX1272_MODE_STDBY);
 80012f0:	2101      	movs	r1, #1
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff ff90 	bl	8001218 <_SX1272_setMode>
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <SX1272_transmit>:
 *
 * @param lora         Pointer to SX1272 struct.
 * @param pointerdata  Pointer to the data to be transmitted.
 **
 * ============================================================================================== */
void SX1272_transmit(SX1272_t *lora, uint8_t *pointerdata) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  // Set device to standby
  _SX1272_setMode(lora, SX1272_MODE_STDBY);
 800130a:	2101      	movs	r1, #1
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff ff83 	bl	8001218 <_SX1272_setMode>


  // TODO: add in proper read-mask-write operation for setting DIO mapping
  //
  // Set DIO interrupt pin to TxDone
  SX1272_writeRegister(lora, SX1272_REG_DIO_MAPPING1, SX1272_LORA_DIO_TXDONE);
 8001312:	2240      	movs	r2, #64	@ 0x40
 8001314:	2140      	movs	r1, #64	@ 0x40
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f000 f89a 	bl	8001450 <SX1272_writeRegister>
  // TODO:
  // Think of a more elegant solution for applications that might use this
  // driver that want buffered data
  //
  // Clear IRQ flags and set FIFO address pointer.
  SX1272_writeRegister(lora, SX1272_REG_IRQ_FLAGS, SX1272_LORA_IRQ_TXDONE); // clears the IRQ flag
 800131c:	2208      	movs	r2, #8
 800131e:	2112      	movs	r1, #18
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f000 f895 	bl	8001450 <SX1272_writeRegister>
  SX1272_writeRegister(lora, SX1272_REG_FIFO_ADDR_PTR, 0x00);               // set pointer adddress to start
 8001326:	2200      	movs	r2, #0
 8001328:	210d      	movs	r1, #13
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f000 f890 	bl	8001450 <SX1272_writeRegister>

  // Load data into transmit FIFO
  for (int i = 0; i < 32; i++) {
 8001330:	2300      	movs	r3, #0
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	e00b      	b.n	800134e <SX1272_transmit+0x4e>
    SX1272_writeRegister(lora, SX1272_REG_FIFO, pointerdata[i]);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	4413      	add	r3, r2
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	2100      	movs	r1, #0
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f000 f884 	bl	8001450 <SX1272_writeRegister>
  for (int i = 0; i < 32; i++) {
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	3301      	adds	r3, #1
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	2b1f      	cmp	r3, #31
 8001352:	ddf0      	ble.n	8001336 <SX1272_transmit+0x36>
  }

  // Update the current operating mode
  lora->currentMode = SX1272_MODE_TX;       // Set local mode setting
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2203      	movs	r2, #3
 8001358:	711a      	strb	r2, [r3, #4]
  _SX1272_setMode(lora, lora->currentMode); // Start transmitting
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	791b      	ldrb	r3, [r3, #4]
 800135e:	4619      	mov	r1, r3
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ff59 	bl	8001218 <_SX1272_setMode>
}
 8001366:	bf00      	nop
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <SX1272_startReceive>:
 * @brief Begins continuous receive on the SX1272.
 *
 * @param lora Pointer to SX1272 struct.
 **
 * ============================================================================================== */
void SX1272_startReceive(SX1272_t *lora) {
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
  // Set device to standby
  _SX1272_setMode(lora, SX1272_MODE_STDBY);
 8001376:	2101      	movs	r1, #1
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff ff4d 	bl	8001218 <_SX1272_setMode>

  // TODO: add in proper read-mask-write operation for setting DIO mapping
  //
  // Set DIO interrupt pin to RxDone
  SX1272_writeRegister(lora, SX1272_REG_DIO_MAPPING1, SX1272_LORA_DIO_RXDONE);
 800137e:	2200      	movs	r2, #0
 8001380:	2140      	movs	r1, #64	@ 0x40
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f000 f864 	bl	8001450 <SX1272_writeRegister>
  // TODO:
  // Think of a more elegant solution for applications that might use this
  // driver that want buffered data
  //
  // Clear IRQ flags and set FIFO address pointer.
  SX1272_writeRegister(lora, SX1272_REG_IRQ_FLAGS, SX1272_LORA_IRQ_RXDONE); // Clear the IRQ flag
 8001388:	2240      	movs	r2, #64	@ 0x40
 800138a:	2112      	movs	r1, #18
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f000 f85f 	bl	8001450 <SX1272_writeRegister>
  SX1272_writeRegister(lora, SX1272_REG_FIFO_ADDR_PTR, 0x00);               // Set pointer adddress to start
 8001392:	2200      	movs	r2, #0
 8001394:	210d      	movs	r1, #13
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f000 f85a 	bl	8001450 <SX1272_writeRegister>

  // Update the current operating mode
  lora->currentMode = SX1272_MODE_RXCONTINUOUS; // Set local mode setting
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2205      	movs	r2, #5
 80013a0:	711a      	strb	r2, [r3, #4]
  _SX1272_setMode(lora, lora->currentMode);     // Start receiving
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	791b      	ldrb	r3, [r3, #4]
 80013a6:	4619      	mov	r1, r3
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff ff35 	bl	8001218 <_SX1272_setMode>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <SX1272_readReceive>:
 *
 * @return Boolean value indicating if a packet was successfully received and
 *         returned in buffer.
 **
 * ============================================================================================== */
bool SX1272_readReceive(SX1272_t *lora, uint8_t *buffer, uint8_t buffSize) {
 80013b6:	b590      	push	{r4, r7, lr}
 80013b8:	b087      	sub	sp, #28
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	60f8      	str	r0, [r7, #12]
 80013be:	60b9      	str	r1, [r7, #8]
 80013c0:	4613      	mov	r3, r2
 80013c2:	71fb      	strb	r3, [r7, #7]
  // starting the read. This is fine for cases where the user code carefully
  // manages the DIO interrupts, however ideally the method should check for
  // errors in the IRQ register and appropriately discard received packets.

  // Clear the IRQ flag
  SX1272_writeRegister(lora, SX1272_REG_IRQ_FLAGS, SX1272_LORA_IRQ_RXDONE);
 80013c4:	2240      	movs	r2, #64	@ 0x40
 80013c6:	2112      	movs	r1, #18
 80013c8:	68f8      	ldr	r0, [r7, #12]
 80013ca:	f000 f841 	bl	8001450 <SX1272_writeRegister>

  // Read address and packet width information of received data
  uint8_t bytesReceived = SX1272_readRegister(lora, SX1272_REG_RX_BYTES);          // Number of bytes received
 80013ce:	2113      	movs	r1, #19
 80013d0:	68f8      	ldr	r0, [r7, #12]
 80013d2:	f000 f871 	bl	80014b8 <SX1272_readRegister>
 80013d6:	4603      	mov	r3, r0
 80013d8:	74fb      	strb	r3, [r7, #19]
  uint8_t rxCurrentAddr = SX1272_readRegister(lora, SX1272_REG_FIFO_RX_CURR_ADDR); // Address of last packet
 80013da:	2110      	movs	r1, #16
 80013dc:	68f8      	ldr	r0, [r7, #12]
 80013de:	f000 f86b 	bl	80014b8 <SX1272_readRegister>
 80013e2:	4603      	mov	r3, r0
 80013e4:	74bb      	strb	r3, [r7, #18]

  // Return error if buffer is smaller than the received data
  if (bytesReceived > buffSize)
 80013e6:	7cfa      	ldrb	r2, [r7, #19]
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d901      	bls.n	80013f2 <SX1272_readReceive+0x3c>
    return false;
 80013ee:	2300      	movs	r3, #0
 80013f0:	e019      	b.n	8001426 <SX1272_readReceive+0x70>

  // Otherwise, set the address pointer and read each byte into buffer
  SX1272_writeRegister(lora, SX1272_REG_FIFO_ADDR_PTR, rxCurrentAddr);
 80013f2:	7cbb      	ldrb	r3, [r7, #18]
 80013f4:	461a      	mov	r2, r3
 80013f6:	210d      	movs	r1, #13
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	f000 f829 	bl	8001450 <SX1272_writeRegister>
  for (int i = 0; i < bytesReceived; i++) {
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
 8001402:	e00b      	b.n	800141c <SX1272_readReceive+0x66>
    buffer[i] = SX1272_readRegister(lora, SX1272_REG_FIFO);
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	18d4      	adds	r4, r2, r3
 800140a:	2100      	movs	r1, #0
 800140c:	68f8      	ldr	r0, [r7, #12]
 800140e:	f000 f853 	bl	80014b8 <SX1272_readRegister>
 8001412:	4603      	mov	r3, r0
 8001414:	7023      	strb	r3, [r4, #0]
  for (int i = 0; i < bytesReceived; i++) {
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	3301      	adds	r3, #1
 800141a:	617b      	str	r3, [r7, #20]
 800141c:	7cfb      	ldrb	r3, [r7, #19]
 800141e:	697a      	ldr	r2, [r7, #20]
 8001420:	429a      	cmp	r2, r3
 8001422:	dbef      	blt.n	8001404 <SX1272_readReceive+0x4e>
  }

  return true;
 8001424:	2301      	movs	r3, #1
}
 8001426:	4618      	mov	r0, r3
 8001428:	371c      	adds	r7, #28
 800142a:	46bd      	mov	sp, r7
 800142c:	bd90      	pop	{r4, r7, pc}

0800142e <SX1272_clearIRQ>:
 * @param  flags 8-bit value representing flag bits to be set.
 *
 * @return @c NULL
 **
 * ============================================================================================== */
void SX1272_clearIRQ(SX1272_t *lora, uint8_t flags) {
 800142e:	b580      	push	{r7, lr}
 8001430:	b082      	sub	sp, #8
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
 8001436:	460b      	mov	r3, r1
 8001438:	70fb      	strb	r3, [r7, #3]
  SX1272_writeRegister(lora, SX1272_REG_IRQ_FLAGS, flags);
 800143a:	78fb      	ldrb	r3, [r7, #3]
 800143c:	461a      	mov	r2, r3
 800143e:	2112      	movs	r1, #18
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f000 f805 	bl	8001450 <SX1272_writeRegister>
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
	...

08001450 <SX1272_writeRegister>:

/*************************************** INTERFACE METHODS ****************************************/

void SX1272_writeRegister(SX1272_t *lora, uint8_t address, uint8_t data) {
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	460b      	mov	r3, r1
 800145a:	70fb      	strb	r3, [r7, #3]
 800145c:	4613      	mov	r3, r2
 800145e:	70bb      	strb	r3, [r7, #2]
  SPI_t *spi   = lora->base;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	60fb      	str	r3, [r7, #12]

  //Pull CS Low
  LORA_CS_GPIO.port->ODR &= ~(LORA_CS);
 8001466:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <SX1272_writeRegister+0x64>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	695a      	ldr	r2, [r3, #20]
 800146c:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <SX1272_writeRegister+0x64>)
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001474:	615a      	str	r2, [r3, #20]

  // Send write data and address
  uint8_t payload = address | 0x80; // Load payload with address and write command
 8001476:	78fb      	ldrb	r3, [r7, #3]
 8001478:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800147c:	72fb      	strb	r3, [r7, #11]
  spi->transmit(spi, payload);      // Transmit payload
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	7afa      	ldrb	r2, [r7, #11]
 8001484:	b292      	uxth	r2, r2
 8001486:	4611      	mov	r1, r2
 8001488:	68f8      	ldr	r0, [r7, #12]
 800148a:	4798      	blx	r3
  spi->transmit(spi, data);         // Transmit write data
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	691b      	ldr	r3, [r3, #16]
 8001490:	78ba      	ldrb	r2, [r7, #2]
 8001492:	b292      	uxth	r2, r2
 8001494:	4611      	mov	r1, r2
 8001496:	68f8      	ldr	r0, [r7, #12]
 8001498:	4798      	blx	r3

  //Set CS High
  LORA_CS_GPIO.port->ODR |= (LORA_CS);
 800149a:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <SX1272_writeRegister+0x64>)
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	695a      	ldr	r2, [r3, #20]
 80014a0:	4b04      	ldr	r3, [pc, #16]	@ (80014b4 <SX1272_writeRegister+0x64>)
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80014a8:	615a      	str	r2, [r3, #20]

}
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	200004f8 	.word	0x200004f8

080014b8 <SX1272_readRegister>:

uint8_t SX1272_readRegister(SX1272_t *lora, uint8_t address) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	460b      	mov	r3, r1
 80014c2:	70fb      	strb	r3, [r7, #3]
  uint8_t response = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	75fb      	strb	r3, [r7, #23]
  SPI_t *spi       = lora->base;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	613b      	str	r3, [r7, #16]

  //Pull CS Low
   LORA_CS_GPIO.port->ODR &= ~(LORA_CS);
 80014ce:	4b14      	ldr	r3, [pc, #80]	@ (8001520 <SX1272_readRegister+0x68>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	695a      	ldr	r2, [r3, #20]
 80014d4:	4b12      	ldr	r3, [pc, #72]	@ (8001520 <SX1272_readRegister+0x68>)
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80014dc:	615a      	str	r2, [r3, #20]

  // Send write data and address
  uint8_t payload = address & 0x7F;              // Load payload with address and read command
 80014de:	78fb      	ldrb	r3, [r7, #3]
 80014e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80014e4:	73fb      	strb	r3, [r7, #15]
  response        = spi->transmit(spi, payload); // Transmit payload
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	691b      	ldr	r3, [r3, #16]
 80014ea:	7bfa      	ldrb	r2, [r7, #15]
 80014ec:	b292      	uxth	r2, r2
 80014ee:	4611      	mov	r1, r2
 80014f0:	6938      	ldr	r0, [r7, #16]
 80014f2:	4798      	blx	r3
 80014f4:	4603      	mov	r3, r0
 80014f6:	75fb      	strb	r3, [r7, #23]
  response        = spi->transmit(spi, 0xFF);    // Transmit dummy data and reasd response
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	691b      	ldr	r3, [r3, #16]
 80014fc:	21ff      	movs	r1, #255	@ 0xff
 80014fe:	6938      	ldr	r0, [r7, #16]
 8001500:	4798      	blx	r3
 8001502:	4603      	mov	r3, r0
 8001504:	75fb      	strb	r3, [r7, #23]

  //Set CS High
  LORA_CS_GPIO.port->ODR |= (LORA_CS);
 8001506:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <SX1272_readRegister+0x68>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	695a      	ldr	r2, [r3, #20]
 800150c:	4b04      	ldr	r3, [pc, #16]	@ (8001520 <SX1272_readRegister+0x68>)
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001514:	615a      	str	r2, [r3, #20]

  return response;
 8001516:	7dfb      	ldrb	r3, [r7, #23]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3718      	adds	r7, #24
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	200004f8 	.word	0x200004f8

08001524 <__NVIC_EnableIRQ>:
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800152e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001532:	2b00      	cmp	r3, #0
 8001534:	db0b      	blt.n	800154e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	f003 021f 	and.w	r2, r3, #31
 800153c:	4907      	ldr	r1, [pc, #28]	@ (800155c <__NVIC_EnableIRQ+0x38>)
 800153e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001542:	095b      	lsrs	r3, r3, #5
 8001544:	2001      	movs	r0, #1
 8001546:	fa00 f202 	lsl.w	r2, r0, r2
 800154a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	e000e100 	.word	0xe000e100

08001560 <__NVIC_DisableIRQ>:
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800156a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156e:	2b00      	cmp	r3, #0
 8001570:	db12      	blt.n	8001598 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	f003 021f 	and.w	r2, r3, #31
 8001578:	490a      	ldr	r1, [pc, #40]	@ (80015a4 <__NVIC_DisableIRQ+0x44>)
 800157a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157e:	095b      	lsrs	r3, r3, #5
 8001580:	2001      	movs	r0, #1
 8001582:	fa00 f202 	lsl.w	r2, r0, r2
 8001586:	3320      	adds	r3, #32
 8001588:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800158c:	f3bf 8f4f 	dsb	sy
}
 8001590:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001592:	f3bf 8f6f 	isb	sy
}
 8001596:	bf00      	nop
}
 8001598:	bf00      	nop
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	e000e100 	.word	0xe000e100

080015a8 <__NVIC_SetPriority>:
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	6039      	str	r1, [r7, #0]
 80015b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	db0a      	blt.n	80015d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	b2da      	uxtb	r2, r3
 80015c0:	490c      	ldr	r1, [pc, #48]	@ (80015f4 <__NVIC_SetPriority+0x4c>)
 80015c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c6:	0112      	lsls	r2, r2, #4
 80015c8:	b2d2      	uxtb	r2, r2
 80015ca:	440b      	add	r3, r1
 80015cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80015d0:	e00a      	b.n	80015e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	b2da      	uxtb	r2, r3
 80015d6:	4908      	ldr	r1, [pc, #32]	@ (80015f8 <__NVIC_SetPriority+0x50>)
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	f003 030f 	and.w	r3, r3, #15
 80015de:	3b04      	subs	r3, #4
 80015e0:	0112      	lsls	r2, r2, #4
 80015e2:	b2d2      	uxtb	r2, r2
 80015e4:	440b      	add	r3, r1
 80015e6:	761a      	strb	r2, [r3, #24]
}
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr
 80015f4:	e000e100 	.word	0xe000e100
 80015f8:	e000ed00 	.word	0xe000ed00
 80015fc:	00000000 	.word	0x00000000

08001600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001600:	b5b0      	push	{r4, r5, r7, lr}
 8001602:	b094      	sub	sp, #80	@ 0x50
 8001604:	af04      	add	r7, sp, #16
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */


	HAL_Init();
 8001606:	f003 f981 	bl	800490c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
	SystemClock_Config();
 800160a:	f001 ffdb 	bl	80035c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
	configureRCC_APB1();
 800160e:	f7ff fba3 	bl	8000d58 <configureRCC_APB1>
	configureRCC_APB2();
 8001612:	f7ff fbcd 	bl	8000db0 <configureRCC_APB2>
	configureRCC_AHB1();
 8001616:	f7ff fbf7 	bl	8000e08 <configureRCC_AHB1>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
	HAL_Delay(100); //important!!
 800161a:	2064      	movs	r0, #100	@ 0x64
 800161c:	f003 f9e8 	bl	80049f0 <HAL_Delay>

	MX_GPIO_Init();
 8001620:	f002 f840 	bl	80036a4 <MX_GPIO_Init>

  /* USER CODE BEGIN 2 */

	configureSPIBus6();
 8001624:	f7ff fade 	bl	8000be4 <configureSPIBus6>
	configureSPIBus1();
 8001628:	f7ff f9cc 	bl	80009c4 <configureSPIBus1>
	configureSPIBus5();
 800162c:	f7ff fa8e 	bl	8000b4c <configureSPIBus5>

	MX_I2C2_Init();
 8001630:	f002 f8a0 	bl	8003774 <MX_I2C2_Init>

	GPIO_init(&LOADCELL_CS, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_NO, 0x02);
 8001634:	2302      	movs	r3, #2
 8001636:	9302      	str	r3, [sp, #8]
 8001638:	2300      	movs	r3, #0
 800163a:	9301      	str	r3, [sp, #4]
 800163c:	2301      	movs	r3, #1
 800163e:	9300      	str	r3, [sp, #0]
 8001640:	2300      	movs	r3, #0
 8001642:	2201      	movs	r2, #1
 8001644:	49ba      	ldr	r1, [pc, #744]	@ (8001930 <main+0x330>)
 8001646:	48bb      	ldr	r0, [pc, #748]	@ (8001934 <main+0x334>)
 8001648:	f7ff fc3a 	bl	8000ec0 <GPIO_init>
	LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 800164c:	4bb9      	ldr	r3, [pc, #740]	@ (8001934 <main+0x334>)
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	695a      	ldr	r2, [r3, #20]
 8001652:	4bb8      	ldr	r3, [pc, #736]	@ (8001934 <main+0x334>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f042 0204 	orr.w	r2, r2, #4
 800165a:	615a      	str	r2, [r3, #20]

	GPIO_init(&ADDITIONAL_ADC_CS, GPIOF, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_NO, 0x06);
 800165c:	2306      	movs	r3, #6
 800165e:	9302      	str	r3, [sp, #8]
 8001660:	2300      	movs	r3, #0
 8001662:	9301      	str	r3, [sp, #4]
 8001664:	2301      	movs	r3, #1
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2300      	movs	r3, #0
 800166a:	2201      	movs	r2, #1
 800166c:	49b2      	ldr	r1, [pc, #712]	@ (8001938 <main+0x338>)
 800166e:	48b3      	ldr	r0, [pc, #716]	@ (800193c <main+0x33c>)
 8001670:	f7ff fc26 	bl	8000ec0 <GPIO_init>
	ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8001674:	4bb1      	ldr	r3, [pc, #708]	@ (800193c <main+0x33c>)
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	695a      	ldr	r2, [r3, #20]
 800167a:	4bb0      	ldr	r3, [pc, #704]	@ (800193c <main+0x33c>)
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001682:	615a      	str	r2, [r3, #20]

	 SPI_Config 	ADC_SPICONFIG = SPI_CONFIG_DEFAULT; // Using default settings as base
 8001684:	2300      	movs	r3, #0
 8001686:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001688:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800168c:	f043 0301 	orr.w	r3, r3, #1
 8001690:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001694:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001698:	f043 0302 	orr.w	r3, r3, #2
 800169c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 80016a0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80016a4:	f043 0304 	orr.w	r3, r3, #4
 80016a8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 80016ac:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80016b0:	2202      	movs	r2, #2
 80016b2:	f362 03c5 	bfi	r3, r2, #3, #3
 80016b6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 80016ba:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80016be:	f043 0301 	orr.w	r3, r3, #1
 80016c2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80016c6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80016ca:	f043 0302 	orr.w	r3, r3, #2
 80016ce:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	 ADC_SPICONFIG.CPHA        = SPI_CPHA_SECOND;     // Begin on first clock edge
 80016d2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80016d6:	f043 0301 	orr.w	r3, r3, #1
 80016da:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	 ADC_SPICONFIG.CPOL        = SPI_CPOL1;          // Idle clock low
 80016de:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80016e2:	f043 0302 	orr.w	r3, r3, #2
 80016e6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	 ADC_SPICONFIG.BR 		  = SPI_BR_PCLK16;
 80016ea:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80016ee:	2203      	movs	r2, #3
 80016f0:	f362 03c5 	bfi	r3, r2, #3, #3
 80016f4:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	 ADC_SPICONFIG.DFF		  = SPI_DFF16;
 80016f8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80016fc:	f043 0308 	orr.w	r3, r3, #8
 8001700:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

	 static SPI_t ADDTIONAL_ADC;
	 static SPI_t LOADCELL_ADC;
	 ADDTIONAL_ADC = SPI_init(SPI5, &ADC_SPICONFIG);
 8001704:	4c8e      	ldr	r4, [pc, #568]	@ (8001940 <main+0x340>)
 8001706:	463b      	mov	r3, r7
 8001708:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800170c:	498d      	ldr	r1, [pc, #564]	@ (8001944 <main+0x344>)
 800170e:	4618      	mov	r0, r3
 8001710:	f002 fee8 	bl	80044e4 <SPI_init>
 8001714:	4625      	mov	r5, r4
 8001716:	463c      	mov	r4, r7
 8001718:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800171a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800171c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001720:	e885 0003 	stmia.w	r5, {r0, r1}
	 LOADCELL_ADC = SPI_init(SPI1, &ADC_SPICONFIG);
 8001724:	4c88      	ldr	r4, [pc, #544]	@ (8001948 <main+0x348>)
 8001726:	463b      	mov	r3, r7
 8001728:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800172c:	4987      	ldr	r1, [pc, #540]	@ (800194c <main+0x34c>)
 800172e:	4618      	mov	r0, r3
 8001730:	f002 fed8 	bl	80044e4 <SPI_init>
 8001734:	4625      	mov	r5, r4
 8001736:	463c      	mov	r4, r7
 8001738:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800173a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800173c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001740:	e885 0003 	stmia.w	r5, {r0, r1}


	 THERMOCOUPLE_CONFIG(THERMOCOUPLE_1.ADDR, THERMOCOUPLE_1.thermocouple_type);
 8001744:	4b82      	ldr	r3, [pc, #520]	@ (8001950 <main+0x350>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	4a81      	ldr	r2, [pc, #516]	@ (8001950 <main+0x350>)
 800174a:	78d2      	ldrb	r2, [r2, #3]
 800174c:	4611      	mov	r1, r2
 800174e:	4618      	mov	r0, r3
 8001750:	f002 fc68 	bl	8004024 <THERMOCOUPLE_CONFIG>
	 THERMOCOUPLE_CONFIG(THERMOCOUPLE_2.ADDR, THERMOCOUPLE_2.thermocouple_type);
 8001754:	4b7f      	ldr	r3, [pc, #508]	@ (8001954 <main+0x354>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	4a7e      	ldr	r2, [pc, #504]	@ (8001954 <main+0x354>)
 800175a:	78d2      	ldrb	r2, [r2, #3]
 800175c:	4611      	mov	r1, r2
 800175e:	4618      	mov	r0, r3
 8001760:	f002 fc60 	bl	8004024 <THERMOCOUPLE_CONFIG>
	 THERMOCOUPLE_CONFIG(THERMOCOUPLE_3.ADDR, THERMOCOUPLE_3.thermocouple_type);
 8001764:	4b7c      	ldr	r3, [pc, #496]	@ (8001958 <main+0x358>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	4a7b      	ldr	r2, [pc, #492]	@ (8001958 <main+0x358>)
 800176a:	78d2      	ldrb	r2, [r2, #3]
 800176c:	4611      	mov	r1, r2
 800176e:	4618      	mov	r0, r3
 8001770:	f002 fc58 	bl	8004024 <THERMOCOUPLE_CONFIG>
	 THERMOCOUPLE_CONFIG(THERMOCOUPLE_4.ADDR, THERMOCOUPLE_4.thermocouple_type);
 8001774:	4b79      	ldr	r3, [pc, #484]	@ (800195c <main+0x35c>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	4a78      	ldr	r2, [pc, #480]	@ (800195c <main+0x35c>)
 800177a:	78d2      	ldrb	r2, [r2, #3]
 800177c:	4611      	mov	r1, r2
 800177e:	4618      	mov	r0, r3
 8001780:	f002 fc50 	bl	8004024 <THERMOCOUPLE_CONFIG>

	//-------------------- SMD LED GPIO --------------------------
  	//make the pullup/down selection be internal pulldowns to match external circuit
	//THESE LEDS WILL BE SET ONCE AN ERROR OCCURS WITH THEIR RESPECTIVE FUNCTION
	//PG0 -> Power LED
	GPIO_init(&LED_1, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x0C);
 8001784:	230c      	movs	r3, #12
 8001786:	9302      	str	r3, [sp, #8]
 8001788:	2301      	movs	r3, #1
 800178a:	9301      	str	r3, [sp, #4]
 800178c:	2301      	movs	r3, #1
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	2300      	movs	r3, #0
 8001792:	2201      	movs	r2, #1
 8001794:	4966      	ldr	r1, [pc, #408]	@ (8001930 <main+0x330>)
 8001796:	4872      	ldr	r0, [pc, #456]	@ (8001960 <main+0x360>)
 8001798:	f7ff fb92 	bl	8000ec0 <GPIO_init>
	//PG1 -> local LED
	GPIO_init(&LED_2, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x0B);
 800179c:	230b      	movs	r3, #11
 800179e:	9302      	str	r3, [sp, #8]
 80017a0:	2301      	movs	r3, #1
 80017a2:	9301      	str	r3, [sp, #4]
 80017a4:	2301      	movs	r3, #1
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	2300      	movs	r3, #0
 80017aa:	2201      	movs	r2, #1
 80017ac:	4960      	ldr	r1, [pc, #384]	@ (8001930 <main+0x330>)
 80017ae:	486d      	ldr	r0, [pc, #436]	@ (8001964 <main+0x364>)
 80017b0:	f7ff fb86 	bl	8000ec0 <GPIO_init>
	//PE7 -> remote LED
	GPIO_init(&LED_3, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x0A);
 80017b4:	230a      	movs	r3, #10
 80017b6:	9302      	str	r3, [sp, #8]
 80017b8:	2301      	movs	r3, #1
 80017ba:	9301      	str	r3, [sp, #4]
 80017bc:	2301      	movs	r3, #1
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	2300      	movs	r3, #0
 80017c2:	2201      	movs	r2, #1
 80017c4:	495a      	ldr	r1, [pc, #360]	@ (8001930 <main+0x330>)
 80017c6:	4868      	ldr	r0, [pc, #416]	@ (8001968 <main+0x368>)
 80017c8:	f7ff fb7a 	bl	8000ec0 <GPIO_init>
	//PE8 -> transducer LED
	GPIO_init(&LED_4, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x09);
 80017cc:	2309      	movs	r3, #9
 80017ce:	9302      	str	r3, [sp, #8]
 80017d0:	2301      	movs	r3, #1
 80017d2:	9301      	str	r3, [sp, #4]
 80017d4:	2301      	movs	r3, #1
 80017d6:	9300      	str	r3, [sp, #0]
 80017d8:	2300      	movs	r3, #0
 80017da:	2201      	movs	r2, #1
 80017dc:	4954      	ldr	r1, [pc, #336]	@ (8001930 <main+0x330>)
 80017de:	4863      	ldr	r0, [pc, #396]	@ (800196c <main+0x36c>)
 80017e0:	f7ff fb6e 	bl	8000ec0 <GPIO_init>
	//PG5 -> N2O LED
	GPIO_init(&LED_5, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x08);
 80017e4:	2308      	movs	r3, #8
 80017e6:	9302      	str	r3, [sp, #8]
 80017e8:	2301      	movs	r3, #1
 80017ea:	9301      	str	r3, [sp, #4]
 80017ec:	2301      	movs	r3, #1
 80017ee:	9300      	str	r3, [sp, #0]
 80017f0:	2300      	movs	r3, #0
 80017f2:	2201      	movs	r2, #1
 80017f4:	494e      	ldr	r1, [pc, #312]	@ (8001930 <main+0x330>)
 80017f6:	485e      	ldr	r0, [pc, #376]	@ (8001970 <main+0x370>)
 80017f8:	f7ff fb62 	bl	8000ec0 <GPIO_init>
	//PG6 -> O2 LED
	GPIO_init(&LED_6, GPIOC, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x09);
 80017fc:	2309      	movs	r3, #9
 80017fe:	9302      	str	r3, [sp, #8]
 8001800:	2301      	movs	r3, #1
 8001802:	9301      	str	r3, [sp, #4]
 8001804:	2301      	movs	r3, #1
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	2300      	movs	r3, #0
 800180a:	2201      	movs	r2, #1
 800180c:	4959      	ldr	r1, [pc, #356]	@ (8001974 <main+0x374>)
 800180e:	485a      	ldr	r0, [pc, #360]	@ (8001978 <main+0x378>)
 8001810:	f7ff fb56 	bl	8000ec0 <GPIO_init>
	//-------------------- LED GPIO --------------------------
  	//make the pullup/down selection be internal pulldowns to match external circuit
	//THESE LEDS WILL BE SET ONCE AN ERROR OCCURS WITH THEIR RESPECTIVE FUNCTION

	//PG0 -> Power LED
	GPIO_init(&led_power, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x00);
 8001814:	2300      	movs	r3, #0
 8001816:	9302      	str	r3, [sp, #8]
 8001818:	2302      	movs	r3, #2
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	2301      	movs	r3, #1
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	2300      	movs	r3, #0
 8001822:	2201      	movs	r2, #1
 8001824:	4955      	ldr	r1, [pc, #340]	@ (800197c <main+0x37c>)
 8001826:	4856      	ldr	r0, [pc, #344]	@ (8001980 <main+0x380>)
 8001828:	f7ff fb4a 	bl	8000ec0 <GPIO_init>
	//PG1 -> local LED
	GPIO_init(&led_local, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x01);
 800182c:	2301      	movs	r3, #1
 800182e:	9302      	str	r3, [sp, #8]
 8001830:	2302      	movs	r3, #2
 8001832:	9301      	str	r3, [sp, #4]
 8001834:	2301      	movs	r3, #1
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	2300      	movs	r3, #0
 800183a:	2201      	movs	r2, #1
 800183c:	494f      	ldr	r1, [pc, #316]	@ (800197c <main+0x37c>)
 800183e:	4851      	ldr	r0, [pc, #324]	@ (8001984 <main+0x384>)
 8001840:	f7ff fb3e 	bl	8000ec0 <GPIO_init>
	//PE7 -> remote LED
	GPIO_init(&led_remote, GPIOE, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x07);
 8001844:	2307      	movs	r3, #7
 8001846:	9302      	str	r3, [sp, #8]
 8001848:	2302      	movs	r3, #2
 800184a:	9301      	str	r3, [sp, #4]
 800184c:	2301      	movs	r3, #1
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	2300      	movs	r3, #0
 8001852:	2201      	movs	r2, #1
 8001854:	494c      	ldr	r1, [pc, #304]	@ (8001988 <main+0x388>)
 8001856:	484d      	ldr	r0, [pc, #308]	@ (800198c <main+0x38c>)
 8001858:	f7ff fb32 	bl	8000ec0 <GPIO_init>
	//PE8 -> transducer LED
	GPIO_init(&led_transducer, GPIOE, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x08);
 800185c:	2308      	movs	r3, #8
 800185e:	9302      	str	r3, [sp, #8]
 8001860:	2302      	movs	r3, #2
 8001862:	9301      	str	r3, [sp, #4]
 8001864:	2301      	movs	r3, #1
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	2300      	movs	r3, #0
 800186a:	2201      	movs	r2, #1
 800186c:	4946      	ldr	r1, [pc, #280]	@ (8001988 <main+0x388>)
 800186e:	4848      	ldr	r0, [pc, #288]	@ (8001990 <main+0x390>)
 8001870:	f7ff fb26 	bl	8000ec0 <GPIO_init>
	//PG5 -> N2O LED
	GPIO_init(&led_n2o, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x05);
 8001874:	2305      	movs	r3, #5
 8001876:	9302      	str	r3, [sp, #8]
 8001878:	2302      	movs	r3, #2
 800187a:	9301      	str	r3, [sp, #4]
 800187c:	2301      	movs	r3, #1
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	2300      	movs	r3, #0
 8001882:	2201      	movs	r2, #1
 8001884:	493d      	ldr	r1, [pc, #244]	@ (800197c <main+0x37c>)
 8001886:	4843      	ldr	r0, [pc, #268]	@ (8001994 <main+0x394>)
 8001888:	f7ff fb1a 	bl	8000ec0 <GPIO_init>
	//PG6 -> O2 LED
	GPIO_init(&led_o2, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x06);
 800188c:	2306      	movs	r3, #6
 800188e:	9302      	str	r3, [sp, #8]
 8001890:	2302      	movs	r3, #2
 8001892:	9301      	str	r3, [sp, #4]
 8001894:	2301      	movs	r3, #1
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	2300      	movs	r3, #0
 800189a:	2201      	movs	r2, #1
 800189c:	4937      	ldr	r1, [pc, #220]	@ (800197c <main+0x37c>)
 800189e:	483e      	ldr	r0, [pc, #248]	@ (8001998 <main+0x398>)
 80018a0:	f7ff fb0e 	bl	8000ec0 <GPIO_init>

	//-------------------- Control GPIO --------------------------

	//PF15-> Activate_sys SW
	GPIO_init(&activate_SW, GPIOF, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0F);
 80018a4:	230f      	movs	r3, #15
 80018a6:	9302      	str	r3, [sp, #8]
 80018a8:	2302      	movs	r3, #2
 80018aa:	9301      	str	r3, [sp, #4]
 80018ac:	2301      	movs	r3, #1
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	2300      	movs	r3, #0
 80018b2:	2200      	movs	r2, #0
 80018b4:	4920      	ldr	r1, [pc, #128]	@ (8001938 <main+0x338>)
 80018b6:	4839      	ldr	r0, [pc, #228]	@ (800199c <main+0x39c>)
 80018b8:	f7ff fb02 	bl	8000ec0 <GPIO_init>
	//PF14-> Local_control SW
	GPIO_init(&local_control_SW, GPIOF, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0E);
 80018bc:	230e      	movs	r3, #14
 80018be:	9302      	str	r3, [sp, #8]
 80018c0:	2302      	movs	r3, #2
 80018c2:	9301      	str	r3, [sp, #4]
 80018c4:	2301      	movs	r3, #1
 80018c6:	9300      	str	r3, [sp, #0]
 80018c8:	2300      	movs	r3, #0
 80018ca:	2200      	movs	r2, #0
 80018cc:	491a      	ldr	r1, [pc, #104]	@ (8001938 <main+0x338>)
 80018ce:	4834      	ldr	r0, [pc, #208]	@ (80019a0 <main+0x3a0>)
 80018d0:	f7ff faf6 	bl	8000ec0 <GPIO_init>
	//PF13-> N20_ISO SW
	GPIO_init(&N2O_SW, GPIOF, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0D);
 80018d4:	230d      	movs	r3, #13
 80018d6:	9302      	str	r3, [sp, #8]
 80018d8:	2302      	movs	r3, #2
 80018da:	9301      	str	r3, [sp, #4]
 80018dc:	2301      	movs	r3, #1
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	2300      	movs	r3, #0
 80018e2:	2200      	movs	r2, #0
 80018e4:	4914      	ldr	r1, [pc, #80]	@ (8001938 <main+0x338>)
 80018e6:	482f      	ldr	r0, [pc, #188]	@ (80019a4 <main+0x3a4>)
 80018e8:	f7ff faea 	bl	8000ec0 <GPIO_init>
	//PF12-> O2_ISO SW
	GPIO_init(&O2_IS_SW, GPIOF, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0C);
 80018ec:	230c      	movs	r3, #12
 80018ee:	9302      	str	r3, [sp, #8]
 80018f0:	2302      	movs	r3, #2
 80018f2:	9301      	str	r3, [sp, #4]
 80018f4:	2301      	movs	r3, #1
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	2300      	movs	r3, #0
 80018fa:	2200      	movs	r2, #0
 80018fc:	490e      	ldr	r1, [pc, #56]	@ (8001938 <main+0x338>)
 80018fe:	482a      	ldr	r0, [pc, #168]	@ (80019a8 <main+0x3a8>)
 8001900:	f7ff fade 	bl	8000ec0 <GPIO_init>
	//PF11-> IGNITION_ISO SW
	GPIO_init(&IGNITION_IS_SW, GPIOF, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0B);
 8001904:	230b      	movs	r3, #11
 8001906:	9302      	str	r3, [sp, #8]
 8001908:	2302      	movs	r3, #2
 800190a:	9301      	str	r3, [sp, #4]
 800190c:	2301      	movs	r3, #1
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	2300      	movs	r3, #0
 8001912:	2200      	movs	r2, #0
 8001914:	4908      	ldr	r1, [pc, #32]	@ (8001938 <main+0x338>)
 8001916:	4825      	ldr	r0, [pc, #148]	@ (80019ac <main+0x3ac>)
 8001918:	f7ff fad2 	bl	8000ec0 <GPIO_init>
	//PB0-> N2O_DEADMAN_SW
	GPIO_init(&N2O_DEAD_SW, GPIOB, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x00);
 800191c:	2300      	movs	r3, #0
 800191e:	9302      	str	r3, [sp, #8]
 8001920:	2302      	movs	r3, #2
 8001922:	9301      	str	r3, [sp, #4]
 8001924:	2301      	movs	r3, #1
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	2300      	movs	r3, #0
 800192a:	2200      	movs	r2, #0
 800192c:	e040      	b.n	80019b0 <main+0x3b0>
 800192e:	bf00      	nop
 8001930:	40020000 	.word	0x40020000
 8001934:	20000510 	.word	0x20000510
 8001938:	40021400 	.word	0x40021400
 800193c:	20000528 	.word	0x20000528
 8001940:	200005a0 	.word	0x200005a0
 8001944:	40015000 	.word	0x40015000
 8001948:	200005b8 	.word	0x200005b8
 800194c:	40013000 	.word	0x40013000
 8001950:	2000000c 	.word	0x2000000c
 8001954:	20000014 	.word	0x20000014
 8001958:	2000001c 	.word	0x2000001c
 800195c:	20000024 	.word	0x20000024
 8001960:	20000378 	.word	0x20000378
 8001964:	20000390 	.word	0x20000390
 8001968:	200003a8 	.word	0x200003a8
 800196c:	200003c0 	.word	0x200003c0
 8001970:	200003d8 	.word	0x200003d8
 8001974:	40020800 	.word	0x40020800
 8001978:	200003f0 	.word	0x200003f0
 800197c:	40021800 	.word	0x40021800
 8001980:	200002e8 	.word	0x200002e8
 8001984:	20000300 	.word	0x20000300
 8001988:	40021000 	.word	0x40021000
 800198c:	20000318 	.word	0x20000318
 8001990:	20000330 	.word	0x20000330
 8001994:	20000348 	.word	0x20000348
 8001998:	20000360 	.word	0x20000360
 800199c:	20000408 	.word	0x20000408
 80019a0:	20000420 	.word	0x20000420
 80019a4:	20000450 	.word	0x20000450
 80019a8:	20000468 	.word	0x20000468
 80019ac:	20000480 	.word	0x20000480
 80019b0:	49a7      	ldr	r1, [pc, #668]	@ (8001c50 <main+0x650>)
 80019b2:	48a8      	ldr	r0, [pc, #672]	@ (8001c54 <main+0x654>)
 80019b4:	f7ff fa84 	bl	8000ec0 <GPIO_init>
	//PC5-> O2_DEADMAN_SW
	GPIO_init(&O2_DEAD_SW, GPIOC, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x05);
 80019b8:	2305      	movs	r3, #5
 80019ba:	9302      	str	r3, [sp, #8]
 80019bc:	2302      	movs	r3, #2
 80019be:	9301      	str	r3, [sp, #4]
 80019c0:	2301      	movs	r3, #1
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	2300      	movs	r3, #0
 80019c6:	2200      	movs	r2, #0
 80019c8:	49a3      	ldr	r1, [pc, #652]	@ (8001c58 <main+0x658>)
 80019ca:	48a4      	ldr	r0, [pc, #656]	@ (8001c5c <main+0x65c>)
 80019cc:	f7ff fa78 	bl	8000ec0 <GPIO_init>
	//PC4-> IGNITE_DEADMAN_SW
	GPIO_init(&IGNITE_DEAD_SW, GPIOC, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x04);
 80019d0:	2304      	movs	r3, #4
 80019d2:	9302      	str	r3, [sp, #8]
 80019d4:	2302      	movs	r3, #2
 80019d6:	9301      	str	r3, [sp, #4]
 80019d8:	2301      	movs	r3, #1
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	2300      	movs	r3, #0
 80019de:	2200      	movs	r2, #0
 80019e0:	499d      	ldr	r1, [pc, #628]	@ (8001c58 <main+0x658>)
 80019e2:	489f      	ldr	r0, [pc, #636]	@ (8001c60 <main+0x660>)
 80019e4:	f7ff fa6c 	bl	8000ec0 <GPIO_init>

	//-------------------- IGNITE ACTUATION GPIO --------------------------
	GPIO_init(&Ignition1_ARM, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0F);
 80019e8:	230f      	movs	r3, #15
 80019ea:	9302      	str	r3, [sp, #8]
 80019ec:	2302      	movs	r3, #2
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	2301      	movs	r3, #1
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	2300      	movs	r3, #0
 80019f6:	2201      	movs	r2, #1
 80019f8:	499a      	ldr	r1, [pc, #616]	@ (8001c64 <main+0x664>)
 80019fa:	489b      	ldr	r0, [pc, #620]	@ (8001c68 <main+0x668>)
 80019fc:	f7ff fa60 	bl	8000ec0 <GPIO_init>
	GPIO_init(&Ignition1_OP ,GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0E);
 8001a00:	230e      	movs	r3, #14
 8001a02:	9302      	str	r3, [sp, #8]
 8001a04:	2302      	movs	r3, #2
 8001a06:	9301      	str	r3, [sp, #4]
 8001a08:	2301      	movs	r3, #1
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	2201      	movs	r2, #1
 8001a10:	4994      	ldr	r1, [pc, #592]	@ (8001c64 <main+0x664>)
 8001a12:	4896      	ldr	r0, [pc, #600]	@ (8001c6c <main+0x66c>)
 8001a14:	f7ff fa54 	bl	8000ec0 <GPIO_init>



	GPIO_init(&Ignition2_ARM, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x03);
 8001a18:	2303      	movs	r3, #3
 8001a1a:	9302      	str	r3, [sp, #8]
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	9301      	str	r3, [sp, #4]
 8001a20:	2301      	movs	r3, #1
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	2300      	movs	r3, #0
 8001a26:	2201      	movs	r2, #1
 8001a28:	4991      	ldr	r1, [pc, #580]	@ (8001c70 <main+0x670>)
 8001a2a:	4892      	ldr	r0, [pc, #584]	@ (8001c74 <main+0x674>)
 8001a2c:	f7ff fa48 	bl	8000ec0 <GPIO_init>
	GPIO_init(&Ignition2_OP ,GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x02);
 8001a30:	2302      	movs	r3, #2
 8001a32:	9302      	str	r3, [sp, #8]
 8001a34:	2302      	movs	r3, #2
 8001a36:	9301      	str	r3, [sp, #4]
 8001a38:	2301      	movs	r3, #1
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	2201      	movs	r2, #1
 8001a40:	498b      	ldr	r1, [pc, #556]	@ (8001c70 <main+0x670>)
 8001a42:	488d      	ldr	r0, [pc, #564]	@ (8001c78 <main+0x678>)
 8001a44:	f7ff fa3c 	bl	8000ec0 <GPIO_init>
	//Disarm Ignition circuit
	Ignition2_ARM.port->ODR |= (IGNITION2_ARM);
 8001a48:	4b8a      	ldr	r3, [pc, #552]	@ (8001c74 <main+0x674>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	695a      	ldr	r2, [r3, #20]
 8001a4e:	4b89      	ldr	r3, [pc, #548]	@ (8001c74 <main+0x674>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f042 0208 	orr.w	r2, r2, #8
 8001a56:	615a      	str	r2, [r3, #20]
	Ignition2_OP.port->ODR |= (IGNITION2_OP);
 8001a58:	4b87      	ldr	r3, [pc, #540]	@ (8001c78 <main+0x678>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	695a      	ldr	r2, [r3, #20]
 8001a5e:	4b86      	ldr	r3, [pc, #536]	@ (8001c78 <main+0x678>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	f042 0204 	orr.w	r2, r2, #4
 8001a66:	615a      	str	r2, [r3, #20]


	//-------------------- RELAY ACTUATION GPIO --------------------------
	//Relay 1 ->PURGE Relay
	GPIO_init(&CH1_OP, GPIOB, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0D);
 8001a68:	230d      	movs	r3, #13
 8001a6a:	9302      	str	r3, [sp, #8]
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	9301      	str	r3, [sp, #4]
 8001a70:	2301      	movs	r3, #1
 8001a72:	9300      	str	r3, [sp, #0]
 8001a74:	2300      	movs	r3, #0
 8001a76:	2201      	movs	r2, #1
 8001a78:	4975      	ldr	r1, [pc, #468]	@ (8001c50 <main+0x650>)
 8001a7a:	4880      	ldr	r0, [pc, #512]	@ (8001c7c <main+0x67c>)
 8001a7c:	f7ff fa20 	bl	8000ec0 <GPIO_init>
	GPIO_init(&CH1_ARM, GPIOB, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN,  0x0E);
 8001a80:	230e      	movs	r3, #14
 8001a82:	9302      	str	r3, [sp, #8]
 8001a84:	2302      	movs	r3, #2
 8001a86:	9301      	str	r3, [sp, #4]
 8001a88:	2301      	movs	r3, #1
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	2201      	movs	r2, #1
 8001a90:	496f      	ldr	r1, [pc, #444]	@ (8001c50 <main+0x650>)
 8001a92:	487b      	ldr	r0, [pc, #492]	@ (8001c80 <main+0x680>)
 8001a94:	f7ff fa14 	bl	8000ec0 <GPIO_init>
	GPIO_init(&CH1_MON, GPIOB, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN,  0x0B);
 8001a98:	230b      	movs	r3, #11
 8001a9a:	9302      	str	r3, [sp, #8]
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	9301      	str	r3, [sp, #4]
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	4969      	ldr	r1, [pc, #420]	@ (8001c50 <main+0x650>)
 8001aaa:	4876      	ldr	r0, [pc, #472]	@ (8001c84 <main+0x684>)
 8001aac:	f7ff fa08 	bl	8000ec0 <GPIO_init>

	//Relay 2 -> O2 Relay
	GPIO_init(&CH2_OP, GPIOB, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0A);
 8001ab0:	230a      	movs	r3, #10
 8001ab2:	9302      	str	r3, [sp, #8]
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	9301      	str	r3, [sp, #4]
 8001ab8:	2301      	movs	r3, #1
 8001aba:	9300      	str	r3, [sp, #0]
 8001abc:	2300      	movs	r3, #0
 8001abe:	2201      	movs	r2, #1
 8001ac0:	4963      	ldr	r1, [pc, #396]	@ (8001c50 <main+0x650>)
 8001ac2:	4871      	ldr	r0, [pc, #452]	@ (8001c88 <main+0x688>)
 8001ac4:	f7ff f9fc 	bl	8000ec0 <GPIO_init>
	GPIO_init(&CH2_ARM, GPIOB, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0C);
 8001ac8:	230c      	movs	r3, #12
 8001aca:	9302      	str	r3, [sp, #8]
 8001acc:	2302      	movs	r3, #2
 8001ace:	9301      	str	r3, [sp, #4]
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	495d      	ldr	r1, [pc, #372]	@ (8001c50 <main+0x650>)
 8001ada:	486c      	ldr	r0, [pc, #432]	@ (8001c8c <main+0x68c>)
 8001adc:	f7ff f9f0 	bl	8000ec0 <GPIO_init>
	GPIO_init(&CH2_MON, GPIOB, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0F);
 8001ae0:	230f      	movs	r3, #15
 8001ae2:	9302      	str	r3, [sp, #8]
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	9301      	str	r3, [sp, #4]
 8001ae8:	2301      	movs	r3, #1
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	2300      	movs	r3, #0
 8001aee:	2200      	movs	r2, #0
 8001af0:	4957      	ldr	r1, [pc, #348]	@ (8001c50 <main+0x650>)
 8001af2:	4867      	ldr	r0, [pc, #412]	@ (8001c90 <main+0x690>)
 8001af4:	f7ff f9e4 	bl	8000ec0 <GPIO_init>

	//Relay 3 -> N20 Relay
	GPIO_init(&CH3_OP, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0B);
 8001af8:	230b      	movs	r3, #11
 8001afa:	9302      	str	r3, [sp, #8]
 8001afc:	2302      	movs	r3, #2
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	2301      	movs	r3, #1
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	2300      	movs	r3, #0
 8001b06:	2201      	movs	r2, #1
 8001b08:	4956      	ldr	r1, [pc, #344]	@ (8001c64 <main+0x664>)
 8001b0a:	4862      	ldr	r0, [pc, #392]	@ (8001c94 <main+0x694>)
 8001b0c:	f7ff f9d8 	bl	8000ec0 <GPIO_init>
	GPIO_init(&CH3_ARM, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0C);
 8001b10:	230c      	movs	r3, #12
 8001b12:	9302      	str	r3, [sp, #8]
 8001b14:	2302      	movs	r3, #2
 8001b16:	9301      	str	r3, [sp, #4]
 8001b18:	2301      	movs	r3, #1
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	2201      	movs	r2, #1
 8001b20:	4950      	ldr	r1, [pc, #320]	@ (8001c64 <main+0x664>)
 8001b22:	485d      	ldr	r0, [pc, #372]	@ (8001c98 <main+0x698>)
 8001b24:	f7ff f9cc 	bl	8000ec0 <GPIO_init>
	GPIO_init(&CH3_MON, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x08);
 8001b28:	2308      	movs	r3, #8
 8001b2a:	9302      	str	r3, [sp, #8]
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	9301      	str	r3, [sp, #4]
 8001b30:	2301      	movs	r3, #1
 8001b32:	9300      	str	r3, [sp, #0]
 8001b34:	2300      	movs	r3, #0
 8001b36:	2201      	movs	r2, #1
 8001b38:	494a      	ldr	r1, [pc, #296]	@ (8001c64 <main+0x664>)
 8001b3a:	4858      	ldr	r0, [pc, #352]	@ (8001c9c <main+0x69c>)
 8001b3c:	f7ff f9c0 	bl	8000ec0 <GPIO_init>

	//Relay 4 //for future expansion
	 GPIO_init(&CH4_OP, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x09);
 8001b40:	2309      	movs	r3, #9
 8001b42:	9302      	str	r3, [sp, #8]
 8001b44:	2302      	movs	r3, #2
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	2301      	movs	r3, #1
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	2201      	movs	r2, #1
 8001b50:	4944      	ldr	r1, [pc, #272]	@ (8001c64 <main+0x664>)
 8001b52:	4853      	ldr	r0, [pc, #332]	@ (8001ca0 <main+0x6a0>)
 8001b54:	f7ff f9b4 	bl	8000ec0 <GPIO_init>
	 GPIO_init(&CH4_ARM, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0A);
 8001b58:	230a      	movs	r3, #10
 8001b5a:	9302      	str	r3, [sp, #8]
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	9301      	str	r3, [sp, #4]
 8001b60:	2301      	movs	r3, #1
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	2300      	movs	r3, #0
 8001b66:	2201      	movs	r2, #1
 8001b68:	493e      	ldr	r1, [pc, #248]	@ (8001c64 <main+0x664>)
 8001b6a:	484e      	ldr	r0, [pc, #312]	@ (8001ca4 <main+0x6a4>)
 8001b6c:	f7ff f9a8 	bl	8000ec0 <GPIO_init>
	 GPIO_init(&CH4_MON, GPIOD, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0D);
 8001b70:	230d      	movs	r3, #13
 8001b72:	9302      	str	r3, [sp, #8]
 8001b74:	2302      	movs	r3, #2
 8001b76:	9301      	str	r3, [sp, #4]
 8001b78:	2301      	movs	r3, #1
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	2200      	movs	r2, #0
 8001b80:	4938      	ldr	r1, [pc, #224]	@ (8001c64 <main+0x664>)
 8001b82:	4849      	ldr	r0, [pc, #292]	@ (8001ca8 <main+0x6a8>)
 8001b84:	f7ff f99c 	bl	8000ec0 <GPIO_init>



	 GPIO_init(&RF_SW, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_NO, 0x0A);
 8001b88:	230a      	movs	r3, #10
 8001b8a:	9302      	str	r3, [sp, #8]
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	9301      	str	r3, [sp, #4]
 8001b90:	2301      	movs	r3, #1
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	2300      	movs	r3, #0
 8001b96:	2201      	movs	r2, #1
 8001b98:	4935      	ldr	r1, [pc, #212]	@ (8001c70 <main+0x670>)
 8001b9a:	4844      	ldr	r0, [pc, #272]	@ (8001cac <main+0x6ac>)
 8001b9c:	f7ff f990 	bl	8000ec0 <GPIO_init>

	 GPIO_init(&LORA_CS_GPIO, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_NO, 0x0B);
 8001ba0:	230b      	movs	r3, #11
 8001ba2:	9302      	str	r3, [sp, #8]
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	9301      	str	r3, [sp, #4]
 8001ba8:	2301      	movs	r3, #1
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	2300      	movs	r3, #0
 8001bae:	2201      	movs	r2, #1
 8001bb0:	492f      	ldr	r1, [pc, #188]	@ (8001c70 <main+0x670>)
 8001bb2:	483f      	ldr	r0, [pc, #252]	@ (8001cb0 <main+0x6b0>)
 8001bb4:	f7ff f984 	bl	8000ec0 <GPIO_init>

	 RF_SW.port->ODR |= (GPIO_ODR_OD10);
 8001bb8:	4b3c      	ldr	r3, [pc, #240]	@ (8001cac <main+0x6ac>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	695a      	ldr	r2, [r3, #20]
 8001bbe:	4b3b      	ldr	r3, [pc, #236]	@ (8001cac <main+0x6ac>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001bc6:	615a      	str	r2, [r3, #20]
	 LORA_CS_GPIO.port->ODR |= (LORA_CS);
 8001bc8:	4b39      	ldr	r3, [pc, #228]	@ (8001cb0 <main+0x6b0>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	695a      	ldr	r2, [r3, #20]
 8001bce:	4b38      	ldr	r3, [pc, #224]	@ (8001cb0 <main+0x6b0>)
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001bd6:	615a      	str	r2, [r3, #20]

	 //Ensure CH1-4 is turned off, as its currently unused
	 CH1_ARM.port->ODR &= ~(CH1_Arm);
 8001bd8:	4b29      	ldr	r3, [pc, #164]	@ (8001c80 <main+0x680>)
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	695a      	ldr	r2, [r3, #20]
 8001bde:	4b28      	ldr	r3, [pc, #160]	@ (8001c80 <main+0x680>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001be6:	615a      	str	r2, [r3, #20]
	 CH1_OP.port->ODR &= ~(CH1_Operate);
 8001be8:	4b24      	ldr	r3, [pc, #144]	@ (8001c7c <main+0x67c>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	695a      	ldr	r2, [r3, #20]
 8001bee:	4b23      	ldr	r3, [pc, #140]	@ (8001c7c <main+0x67c>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001bf6:	615a      	str	r2, [r3, #20]
	 CH2_ARM.port->ODR &= ~(CH2_Arm);
 8001bf8:	4b24      	ldr	r3, [pc, #144]	@ (8001c8c <main+0x68c>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	695a      	ldr	r2, [r3, #20]
 8001bfe:	4b23      	ldr	r3, [pc, #140]	@ (8001c8c <main+0x68c>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001c06:	615a      	str	r2, [r3, #20]
	 CH2_OP.port->ODR &= ~(CH2_Operate);
 8001c08:	4b1f      	ldr	r3, [pc, #124]	@ (8001c88 <main+0x688>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	695a      	ldr	r2, [r3, #20]
 8001c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001c88 <main+0x688>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c16:	615a      	str	r2, [r3, #20]
	 CH3_ARM.port->ODR &= ~(CH3_Arm);
 8001c18:	4b1f      	ldr	r3, [pc, #124]	@ (8001c98 <main+0x698>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	695a      	ldr	r2, [r3, #20]
 8001c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001c98 <main+0x698>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001c26:	615a      	str	r2, [r3, #20]
	 CH3_OP.port->ODR &= ~(CH3_Operate);
 8001c28:	4b1a      	ldr	r3, [pc, #104]	@ (8001c94 <main+0x694>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	695a      	ldr	r2, [r3, #20]
 8001c2e:	4b19      	ldr	r3, [pc, #100]	@ (8001c94 <main+0x694>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c36:	615a      	str	r2, [r3, #20]
	 CH4_ARM.port->ODR &= ~(CH4_Arm);
 8001c38:	4b1a      	ldr	r3, [pc, #104]	@ (8001ca4 <main+0x6a4>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	695a      	ldr	r2, [r3, #20]
 8001c3e:	4b19      	ldr	r3, [pc, #100]	@ (8001ca4 <main+0x6a4>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c46:	615a      	str	r2, [r3, #20]
	 CH4_OP.port->ODR &= ~(CH4_Operate);
 8001c48:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <main+0x6a0>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	695a      	ldr	r2, [r3, #20]
 8001c4e:	e031      	b.n	8001cb4 <main+0x6b4>
 8001c50:	40020400 	.word	0x40020400
 8001c54:	20000498 	.word	0x20000498
 8001c58:	40020800 	.word	0x40020800
 8001c5c:	200004b0 	.word	0x200004b0
 8001c60:	200004c8 	.word	0x200004c8
 8001c64:	40020c00 	.word	0x40020c00
 8001c68:	20000288 	.word	0x20000288
 8001c6c:	200002a0 	.word	0x200002a0
 8001c70:	40021800 	.word	0x40021800
 8001c74:	200002b8 	.word	0x200002b8
 8001c78:	200002d0 	.word	0x200002d0
 8001c7c:	20000168 	.word	0x20000168
 8001c80:	20000180 	.word	0x20000180
 8001c84:	20000198 	.word	0x20000198
 8001c88:	200001b0 	.word	0x200001b0
 8001c8c:	200001c8 	.word	0x200001c8
 8001c90:	200001e0 	.word	0x200001e0
 8001c94:	200001f8 	.word	0x200001f8
 8001c98:	20000210 	.word	0x20000210
 8001c9c:	20000228 	.word	0x20000228
 8001ca0:	20000240 	.word	0x20000240
 8001ca4:	20000258 	.word	0x20000258
 8001ca8:	20000270 	.word	0x20000270
 8001cac:	200004e0 	.word	0x200004e0
 8001cb0:	200004f8 	.word	0x200004f8
 8001cb4:	4b86      	ldr	r3, [pc, #536]	@ (8001ed0 <main+0x8d0>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001cbc:	615a      	str	r2, [r3, #20]


	 //*******************************NOTE - Updated to use HAL libraries, and funcions within main.c*************************************************************
	 // Done by JC - 07/04/2025, for first legacy launch

	configure_TIM1(); //start LoRa timer -> as late as possible!
 8001cbe:	f7ff f8c1 	bl	8000e44 <configure_TIM1>




	//Make sure interrupts are configured BEFORE interupts
	GPIO_init(&LoRa_Rx_int, GPIOD, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_NO, 0x07);
 8001cc2:	2307      	movs	r3, #7
 8001cc4:	9302      	str	r3, [sp, #8]
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	9301      	str	r3, [sp, #4]
 8001cca:	2301      	movs	r3, #1
 8001ccc:	9300      	str	r3, [sp, #0]
 8001cce:	2300      	movs	r3, #0
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	4980      	ldr	r1, [pc, #512]	@ (8001ed4 <main+0x8d4>)
 8001cd4:	4880      	ldr	r0, [pc, #512]	@ (8001ed8 <main+0x8d8>)
 8001cd6:	f7ff f8f3 	bl	8000ec0 <GPIO_init>
	//NVIC_DisableIRQ(EXTI9_5_IRQn); //easier than changing the function GPIO_init_interrupt
	SYSCFG->EXTICR[1] &= ~SYSCFG_EXTICR1_EXTI3_PD;
 8001cda:	4b80      	ldr	r3, [pc, #512]	@ (8001edc <main+0x8dc>)
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	4a7f      	ldr	r2, [pc, #508]	@ (8001edc <main+0x8dc>)
 8001ce0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ce4:	60d3      	str	r3, [r2, #12]
	SYSCFG->EXTICR[1] |= SYSCFG_EXTICR1_EXTI3_PD;
 8001ce6:	4b7d      	ldr	r3, [pc, #500]	@ (8001edc <main+0x8dc>)
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	4a7c      	ldr	r2, [pc, #496]	@ (8001edc <main+0x8dc>)
 8001cec:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8001cf0:	60d3      	str	r3, [r2, #12]
	EXTI->FTSR &= ~EXTI_FTSR_TR7_Msk;
 8001cf2:	4b7b      	ldr	r3, [pc, #492]	@ (8001ee0 <main+0x8e0>)
 8001cf4:	68db      	ldr	r3, [r3, #12]
 8001cf6:	4a7a      	ldr	r2, [pc, #488]	@ (8001ee0 <main+0x8e0>)
 8001cf8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001cfc:	60d3      	str	r3, [r2, #12]
	EXTI->FTSR |= EXTI_FTSR_TR7;
 8001cfe:	4b78      	ldr	r3, [pc, #480]	@ (8001ee0 <main+0x8e0>)
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	4a77      	ldr	r2, [pc, #476]	@ (8001ee0 <main+0x8e0>)
 8001d04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d08:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR &= ~EXTI_RTSR_TR7_Msk;
 8001d0a:	4b75      	ldr	r3, [pc, #468]	@ (8001ee0 <main+0x8e0>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	4a74      	ldr	r2, [pc, #464]	@ (8001ee0 <main+0x8e0>)
 8001d10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d14:	6093      	str	r3, [r2, #8]
	EXTI->RTSR |= EXTI_RTSR_TR7;
 8001d16:	4b72      	ldr	r3, [pc, #456]	@ (8001ee0 <main+0x8e0>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	4a71      	ldr	r2, [pc, #452]	@ (8001ee0 <main+0x8e0>)
 8001d1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d20:	6093      	str	r3, [r2, #8]
	EXTI->IMR &= ~EXTI_IMR_IM7;
 8001d22:	4b6f      	ldr	r3, [pc, #444]	@ (8001ee0 <main+0x8e0>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a6e      	ldr	r2, [pc, #440]	@ (8001ee0 <main+0x8e0>)
 8001d28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d2c:	6013      	str	r3, [r2, #0]
	EXTI->IMR |= EXTI_IMR_IM7;
 8001d2e:	4b6c      	ldr	r3, [pc, #432]	@ (8001ee0 <main+0x8e0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a6b      	ldr	r2, [pc, #428]	@ (8001ee0 <main+0x8e0>)
 8001d34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d38:	6013      	str	r3, [r2, #0]

	//here is channel for loRa PD7
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001d3a:	2017      	movs	r0, #23
 8001d3c:	f7ff fbf2 	bl	8001524 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI9_5_IRQn,9);
 8001d40:	2109      	movs	r1, #9
 8001d42:	2017      	movs	r0, #23
 8001d44:	f7ff fc30 	bl	80015a8 <__NVIC_SetPriority>
	//re-enable to turn on LoRa RX interrupt!

	SX1272_init(&lora,"GSE_LORA", LORA_PORT, LORA_CS, SX1272_BW500, SX1272_SF9, SX1272_CR5);
 8001d48:	2301      	movs	r3, #1
 8001d4a:	9302      	str	r3, [sp, #8]
 8001d4c:	2309      	movs	r3, #9
 8001d4e:	9301      	str	r3, [sp, #4]
 8001d50:	2302      	movs	r3, #2
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001d58:	4a5e      	ldr	r2, [pc, #376]	@ (8001ed4 <main+0x8d4>)
 8001d5a:	4962      	ldr	r1, [pc, #392]	@ (8001ee4 <main+0x8e4>)
 8001d5c:	4862      	ldr	r0, [pc, #392]	@ (8001ee8 <main+0x8e8>)
 8001d5e:	f7ff f945 	bl	8000fec <SX1272_init>
	SX1272_enableBoost(&lora, true);
 8001d62:	2101      	movs	r1, #1
 8001d64:	4860      	ldr	r0, [pc, #384]	@ (8001ee8 <main+0x8e8>)
 8001d66:	f7ff fa75 	bl	8001254 <SX1272_enableBoost>
	SX1272_startReceive(&lora);
 8001d6a:	485f      	ldr	r0, [pc, #380]	@ (8001ee8 <main+0x8e8>)
 8001d6c:	f7ff faff 	bl	800136e <SX1272_startReceive>
	SX1272_clearIRQ(&lora, SX1272_LORA_IRQ_RXDONE);
 8001d70:	2140      	movs	r1, #64	@ 0x40
 8001d72:	485d      	ldr	r0, [pc, #372]	@ (8001ee8 <main+0x8e8>)
 8001d74:	f7ff fb5b 	bl	800142e <SX1272_clearIRQ>

	//Ensure SMD LEDs are turned OFF on bootup
	LED_1.port -> ODR &= ~LED_1_PWR;
 8001d78:	4b5c      	ldr	r3, [pc, #368]	@ (8001eec <main+0x8ec>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	695a      	ldr	r2, [r3, #20]
 8001d7e:	4b5b      	ldr	r3, [pc, #364]	@ (8001eec <main+0x8ec>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001d86:	615a      	str	r2, [r3, #20]
	LED_2.port -> ODR &= ~LED_2_PWR;
 8001d88:	4b59      	ldr	r3, [pc, #356]	@ (8001ef0 <main+0x8f0>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	695a      	ldr	r2, [r3, #20]
 8001d8e:	4b58      	ldr	r3, [pc, #352]	@ (8001ef0 <main+0x8f0>)
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d96:	615a      	str	r2, [r3, #20]
	LED_3.port -> ODR &= ~LED_3_PWR;
 8001d98:	4b56      	ldr	r3, [pc, #344]	@ (8001ef4 <main+0x8f4>)
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	695a      	ldr	r2, [r3, #20]
 8001d9e:	4b55      	ldr	r3, [pc, #340]	@ (8001ef4 <main+0x8f4>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001da6:	615a      	str	r2, [r3, #20]
	LED_4.port -> ODR &= ~LED_4_PWR;
 8001da8:	4b53      	ldr	r3, [pc, #332]	@ (8001ef8 <main+0x8f8>)
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	695a      	ldr	r2, [r3, #20]
 8001dae:	4b52      	ldr	r3, [pc, #328]	@ (8001ef8 <main+0x8f8>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001db6:	615a      	str	r2, [r3, #20]
	LED_5.port -> ODR &= ~LED_5_PWR;
 8001db8:	4b50      	ldr	r3, [pc, #320]	@ (8001efc <main+0x8fc>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	695a      	ldr	r2, [r3, #20]
 8001dbe:	4b4f      	ldr	r3, [pc, #316]	@ (8001efc <main+0x8fc>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001dc6:	615a      	str	r2, [r3, #20]
	LED_6.port -> ODR &= ~LED_6_PWR;
 8001dc8:	4b4d      	ldr	r3, [pc, #308]	@ (8001f00 <main+0x900>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	695a      	ldr	r2, [r3, #20]
 8001dce:	4b4c      	ldr	r3, [pc, #304]	@ (8001f00 <main+0x900>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001dd6:	615a      	str	r2, [r3, #20]

	CH1_ARM.port->ODR &= ~(CH1_Arm);
 8001dd8:	4b4a      	ldr	r3, [pc, #296]	@ (8001f04 <main+0x904>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	695a      	ldr	r2, [r3, #20]
 8001dde:	4b49      	ldr	r3, [pc, #292]	@ (8001f04 <main+0x904>)
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001de6:	615a      	str	r2, [r3, #20]
	CH1_OP.port->ODR &= ~(CH1_Operate);
 8001de8:	4b47      	ldr	r3, [pc, #284]	@ (8001f08 <main+0x908>)
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	695a      	ldr	r2, [r3, #20]
 8001dee:	4b46      	ldr	r3, [pc, #280]	@ (8001f08 <main+0x908>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001df6:	615a      	str	r2, [r3, #20]


	CH2_ARM.port->ODR &= ~(CH2_Arm);
 8001df8:	4b44      	ldr	r3, [pc, #272]	@ (8001f0c <main+0x90c>)
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	695a      	ldr	r2, [r3, #20]
 8001dfe:	4b43      	ldr	r3, [pc, #268]	@ (8001f0c <main+0x90c>)
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e06:	615a      	str	r2, [r3, #20]
	CH2_OP.port->ODR &= ~(CH2_Operate);
 8001e08:	4b41      	ldr	r3, [pc, #260]	@ (8001f10 <main+0x910>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	695a      	ldr	r2, [r3, #20]
 8001e0e:	4b40      	ldr	r3, [pc, #256]	@ (8001f10 <main+0x910>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e16:	615a      	str	r2, [r3, #20]

	CH3_ARM.port->ODR &= ~(CH3_Arm);
 8001e18:	4b3e      	ldr	r3, [pc, #248]	@ (8001f14 <main+0x914>)
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	695a      	ldr	r2, [r3, #20]
 8001e1e:	4b3d      	ldr	r3, [pc, #244]	@ (8001f14 <main+0x914>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e26:	615a      	str	r2, [r3, #20]
	CH3_OP.port->ODR &= ~(CH3_Operate);
 8001e28:	4b3b      	ldr	r3, [pc, #236]	@ (8001f18 <main+0x918>)
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	695a      	ldr	r2, [r3, #20]
 8001e2e:	4b3a      	ldr	r3, [pc, #232]	@ (8001f18 <main+0x918>)
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e36:	615a      	str	r2, [r3, #20]

	CH4_ARM.port->ODR &= ~(CH4_Arm);
 8001e38:	4b38      	ldr	r3, [pc, #224]	@ (8001f1c <main+0x91c>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	695a      	ldr	r2, [r3, #20]
 8001e3e:	4b37      	ldr	r3, [pc, #220]	@ (8001f1c <main+0x91c>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e46:	615a      	str	r2, [r3, #20]
	CH4_OP.port->ODR &= ~(CH4_Operate);
 8001e48:	4b21      	ldr	r3, [pc, #132]	@ (8001ed0 <main+0x8d0>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	695a      	ldr	r2, [r3, #20]
 8001e4e:	4b20      	ldr	r3, [pc, #128]	@ (8001ed0 <main+0x8d0>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001e56:	615a      	str	r2, [r3, #20]

	state = 0x00;
 8001e58:	4b31      	ldr	r3, [pc, #196]	@ (8001f20 <main+0x920>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	701a      	strb	r2, [r3, #0]
	while(1){
		transmit_packets_spam();
	}
	*/

	TIM1->CR1 |= TIM_CR1_CEN; //enable and start TIM1 (200ms)
 8001e5e:	4b31      	ldr	r3, [pc, #196]	@ (8001f24 <main+0x924>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a30      	ldr	r2, [pc, #192]	@ (8001f24 <main+0x924>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6013      	str	r3, [r2, #0]



	switch_case_state = 0x0;
 8001e6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f28 <main+0x928>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	701a      	strb	r2, [r3, #0]
//Resetting Indentation from the start, cos I CBF changing the entire code - JC 0503025
while (1) {

	switch(switch_case_state){
 8001e70:	4b2d      	ldr	r3, [pc, #180]	@ (8001f28 <main+0x928>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	2b0f      	cmp	r3, #15
 8001e76:	dc27      	bgt.n	8001ec8 <main+0x8c8>
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	dbf9      	blt.n	8001e70 <main+0x870>
 8001e7c:	2b0f      	cmp	r3, #15
 8001e7e:	d8f7      	bhi.n	8001e70 <main+0x870>
 8001e80:	a201      	add	r2, pc, #4	@ (adr r2, 8001e88 <main+0x888>)
 8001e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e86:	bf00      	nop
 8001e88:	08001f2d 	.word	0x08001f2d
 8001e8c:	080027a9 	.word	0x080027a9
 8001e90:	080028cd 	.word	0x080028cd
 8001e94:	0800293b 	.word	0x0800293b
 8001e98:	08002963 	.word	0x08002963
 8001e9c:	08001e71 	.word	0x08001e71
 8001ea0:	08001e71 	.word	0x08001e71
 8001ea4:	08002de5 	.word	0x08002de5
 8001ea8:	08002f8d 	.word	0x08002f8d
 8001eac:	08003135 	.word	0x08003135
 8001eb0:	080032d1 	.word	0x080032d1
 8001eb4:	08001e71 	.word	0x08001e71
 8001eb8:	08001e71 	.word	0x08001e71
 8001ebc:	08001e71 	.word	0x08001e71
 8001ec0:	08001e71 	.word	0x08001e71
 8001ec4:	08002b4d 	.word	0x08002b4d
 8001ec8:	2b80      	cmp	r3, #128	@ 0x80
 8001eca:	f001 8295 	beq.w	80033f8 <main+0x1df8>
 8001ece:	e7cf      	b.n	8001e70 <main+0x870>
 8001ed0:	20000240 	.word	0x20000240
 8001ed4:	40020c00 	.word	0x40020c00
 8001ed8:	20000150 	.word	0x20000150
 8001edc:	40013800 	.word	0x40013800
 8001ee0:	40013c00 	.word	0x40013c00
 8001ee4:	080069e0 	.word	0x080069e0
 8001ee8:	200000f0 	.word	0x200000f0
 8001eec:	20000378 	.word	0x20000378
 8001ef0:	20000390 	.word	0x20000390
 8001ef4:	200003a8 	.word	0x200003a8
 8001ef8:	200003c0 	.word	0x200003c0
 8001efc:	200003d8 	.word	0x200003d8
 8001f00:	200003f0 	.word	0x200003f0
 8001f04:	20000180 	.word	0x20000180
 8001f08:	20000168 	.word	0x20000168
 8001f0c:	200001c8 	.word	0x200001c8
 8001f10:	200001b0 	.word	0x200001b0
 8001f14:	20000210 	.word	0x20000210
 8001f18:	200001f8 	.word	0x200001f8
 8001f1c:	20000258 	.word	0x20000258
 8001f20:	200000c1 	.word	0x200000c1
 8001f24:	40010000 	.word	0x40010000
 8001f28:	200000c0 	.word	0x200000c0
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001f2c:	b662      	cpsie	i
}
 8001f2e:	bf00      	nop
	case 0:

		__enable_irq();


		LED_1.port -> ODR |= LED_1_PWR;
 8001f30:	4b37      	ldr	r3, [pc, #220]	@ (8002010 <main+0xa10>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	695a      	ldr	r2, [r3, #20]
 8001f36:	4b36      	ldr	r3, [pc, #216]	@ (8002010 <main+0xa10>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001f3e:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR |= LED_2_PWR;
 8001f40:	4b34      	ldr	r3, [pc, #208]	@ (8002014 <main+0xa14>)
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	695a      	ldr	r2, [r3, #20]
 8001f46:	4b33      	ldr	r3, [pc, #204]	@ (8002014 <main+0xa14>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f4e:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR |= LED_3_PWR;
 8001f50:	4b31      	ldr	r3, [pc, #196]	@ (8002018 <main+0xa18>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	695a      	ldr	r2, [r3, #20]
 8001f56:	4b30      	ldr	r3, [pc, #192]	@ (8002018 <main+0xa18>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001f5e:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR |= LED_4_PWR;
 8001f60:	4b2e      	ldr	r3, [pc, #184]	@ (800201c <main+0xa1c>)
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	695a      	ldr	r2, [r3, #20]
 8001f66:	4b2d      	ldr	r3, [pc, #180]	@ (800201c <main+0xa1c>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f6e:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR |= LED_5_PWR;
 8001f70:	4b2b      	ldr	r3, [pc, #172]	@ (8002020 <main+0xa20>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	695a      	ldr	r2, [r3, #20]
 8001f76:	4b2a      	ldr	r3, [pc, #168]	@ (8002020 <main+0xa20>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f7e:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR |= LED_6_PWR;
 8001f80:	4b28      	ldr	r3, [pc, #160]	@ (8002024 <main+0xa24>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	695a      	ldr	r2, [r3, #20]
 8001f86:	4b27      	ldr	r3, [pc, #156]	@ (8002024 <main+0xa24>)
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f8e:	615a      	str	r2, [r3, #20]

		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8001f90:	4b25      	ldr	r3, [pc, #148]	@ (8002028 <main+0xa28>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d002      	beq.n	8001f9e <main+0x99e>
 8001f98:	f001 fd46 	bl	8003a28 <RX_Receive>
 8001f9c:	e000      	b.n	8001fa0 <main+0x9a0>
 8001f9e:	bf00      	nop

//Extract Thermocouple Temp
		//To Do - Issues with Thermocouples ATM with accurate readings

		THERMOCOUPLE_1.temp = THERMOCOUPLE_GETTEMP(THERMOCOUPLE_1.ADDR);
 8001fa0:	4b22      	ldr	r3, [pc, #136]	@ (800202c <main+0xa2c>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f002 fa49 	bl	800443c <THERMOCOUPLE_GETTEMP>
 8001faa:	eef0 7a40 	vmov.f32	s15, s0
 8001fae:	4b1f      	ldr	r3, [pc, #124]	@ (800202c <main+0xa2c>)
 8001fb0:	edc3 7a01 	vstr	s15, [r3, #4]
		THERMOCOUPLE_2.temp = THERMOCOUPLE_GETTEMP(THERMOCOUPLE_2.ADDR);
 8001fb4:	4b1e      	ldr	r3, [pc, #120]	@ (8002030 <main+0xa30>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f002 fa3f 	bl	800443c <THERMOCOUPLE_GETTEMP>
 8001fbe:	eef0 7a40 	vmov.f32	s15, s0
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002030 <main+0xa30>)
 8001fc4:	edc3 7a01 	vstr	s15, [r3, #4]
		THERMOCOUPLE_3.temp = THERMOCOUPLE_GETTEMP(THERMOCOUPLE_3.ADDR);
 8001fc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002034 <main+0xa34>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f002 fa35 	bl	800443c <THERMOCOUPLE_GETTEMP>
 8001fd2:	eef0 7a40 	vmov.f32	s15, s0
 8001fd6:	4b17      	ldr	r3, [pc, #92]	@ (8002034 <main+0xa34>)
 8001fd8:	edc3 7a01 	vstr	s15, [r3, #4]
		THERMOCOUPLE_4.temp = THERMOCOUPLE_GETTEMP(THERMOCOUPLE_4.ADDR);
 8001fdc:	4b16      	ldr	r3, [pc, #88]	@ (8002038 <main+0xa38>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f002 fa2b 	bl	800443c <THERMOCOUPLE_GETTEMP>
 8001fe6:	eef0 7a40 	vmov.f32	s15, s0
 8001fea:	4b13      	ldr	r3, [pc, #76]	@ (8002038 <main+0xa38>)
 8001fec:	edc3 7a01 	vstr	s15, [r3, #4]


		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8001ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8002028 <main+0xa28>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d002      	beq.n	8001ffe <main+0x9fe>
 8001ff8:	f001 fd16 	bl	8003a28 <RX_Receive>
 8001ffc:	e000      	b.n	8002000 <main+0xa00>
 8001ffe:	bf00      	nop
		}

		*/

		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8002000:	4b09      	ldr	r3, [pc, #36]	@ (8002028 <main+0xa28>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d019      	beq.n	800203c <main+0xa3c>
 8002008:	f001 fd0e 	bl	8003a28 <RX_Receive>
 800200c:	e017      	b.n	800203e <main+0xa3e>
 800200e:	bf00      	nop
 8002010:	20000378 	.word	0x20000378
 8002014:	20000390 	.word	0x20000390
 8002018:	200003a8 	.word	0x200003a8
 800201c:	200003c0 	.word	0x200003c0
 8002020:	200003d8 	.word	0x200003d8
 8002024:	200003f0 	.word	0x200003f0
 8002028:	200000ca 	.word	0x200000ca
 800202c:	2000000c 	.word	0x2000000c
 8002030:	20000014 	.word	0x20000014
 8002034:	2000001c 	.word	0x2000001c
 8002038:	20000024 	.word	0x20000024
 800203c:	bf00      	nop
//Get Pressure Readings from Transducers

		//Done with Matt's SPI lib - JC 30/04/2025


		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 800203e:	4bac      	ldr	r3, [pc, #688]	@ (80022f0 <main+0xcf0>)
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	695a      	ldr	r2, [r3, #20]
 8002044:	4baa      	ldr	r3, [pc, #680]	@ (80022f0 <main+0xcf0>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800204c:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_1.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH1);
 800204e:	4ba9      	ldr	r3, [pc, #676]	@ (80022f4 <main+0xcf4>)
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	2200      	movs	r2, #0
 8002054:	4611      	mov	r1, r2
 8002056:	48a7      	ldr	r0, [pc, #668]	@ (80022f4 <main+0xcf4>)
 8002058:	4798      	blx	r3
 800205a:	4603      	mov	r3, r0
 800205c:	461a      	mov	r2, r3
 800205e:	4ba6      	ldr	r3, [pc, #664]	@ (80022f8 <main+0xcf8>)
 8002060:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8002062:	4ba3      	ldr	r3, [pc, #652]	@ (80022f0 <main+0xcf0>)
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	695a      	ldr	r2, [r3, #20]
 8002068:	4ba1      	ldr	r3, [pc, #644]	@ (80022f0 <main+0xcf0>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002070:	615a      	str	r2, [r3, #20]
		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 8002072:	4b9f      	ldr	r3, [pc, #636]	@ (80022f0 <main+0xcf0>)
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	695a      	ldr	r2, [r3, #20]
 8002078:	4b9d      	ldr	r3, [pc, #628]	@ (80022f0 <main+0xcf0>)
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002080:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_1.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH1);
 8002082:	4b9c      	ldr	r3, [pc, #624]	@ (80022f4 <main+0xcf4>)
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	2200      	movs	r2, #0
 8002088:	4611      	mov	r1, r2
 800208a:	489a      	ldr	r0, [pc, #616]	@ (80022f4 <main+0xcf4>)
 800208c:	4798      	blx	r3
 800208e:	4603      	mov	r3, r0
 8002090:	461a      	mov	r2, r3
 8002092:	4b99      	ldr	r3, [pc, #612]	@ (80022f8 <main+0xcf8>)
 8002094:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8002096:	4b96      	ldr	r3, [pc, #600]	@ (80022f0 <main+0xcf0>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	695a      	ldr	r2, [r3, #20]
 800209c:	4b94      	ldr	r3, [pc, #592]	@ (80022f0 <main+0xcf0>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80020a4:	615a      	str	r2, [r3, #20]

		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 80020a6:	4b92      	ldr	r3, [pc, #584]	@ (80022f0 <main+0xcf0>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	695a      	ldr	r2, [r3, #20]
 80020ac:	4b90      	ldr	r3, [pc, #576]	@ (80022f0 <main+0xcf0>)
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020b4:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_2.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH2);
 80020b6:	4b8f      	ldr	r3, [pc, #572]	@ (80022f4 <main+0xcf4>)
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020be:	4611      	mov	r1, r2
 80020c0:	488c      	ldr	r0, [pc, #560]	@ (80022f4 <main+0xcf4>)
 80020c2:	4798      	blx	r3
 80020c4:	4603      	mov	r3, r0
 80020c6:	461a      	mov	r2, r3
 80020c8:	4b8c      	ldr	r3, [pc, #560]	@ (80022fc <main+0xcfc>)
 80020ca:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 80020cc:	4b88      	ldr	r3, [pc, #544]	@ (80022f0 <main+0xcf0>)
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	695a      	ldr	r2, [r3, #20]
 80020d2:	4b87      	ldr	r3, [pc, #540]	@ (80022f0 <main+0xcf0>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80020da:	615a      	str	r2, [r3, #20]
		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 80020dc:	4b84      	ldr	r3, [pc, #528]	@ (80022f0 <main+0xcf0>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	695a      	ldr	r2, [r3, #20]
 80020e2:	4b83      	ldr	r3, [pc, #524]	@ (80022f0 <main+0xcf0>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020ea:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_2.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH2);
 80020ec:	4b81      	ldr	r3, [pc, #516]	@ (80022f4 <main+0xcf4>)
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020f4:	4611      	mov	r1, r2
 80020f6:	487f      	ldr	r0, [pc, #508]	@ (80022f4 <main+0xcf4>)
 80020f8:	4798      	blx	r3
 80020fa:	4603      	mov	r3, r0
 80020fc:	461a      	mov	r2, r3
 80020fe:	4b7f      	ldr	r3, [pc, #508]	@ (80022fc <main+0xcfc>)
 8002100:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8002102:	4b7b      	ldr	r3, [pc, #492]	@ (80022f0 <main+0xcf0>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	695a      	ldr	r2, [r3, #20]
 8002108:	4b79      	ldr	r3, [pc, #484]	@ (80022f0 <main+0xcf0>)
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002110:	615a      	str	r2, [r3, #20]

		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 8002112:	4b77      	ldr	r3, [pc, #476]	@ (80022f0 <main+0xcf0>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	695a      	ldr	r2, [r3, #20]
 8002118:	4b75      	ldr	r3, [pc, #468]	@ (80022f0 <main+0xcf0>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002120:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_3.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH3);
 8002122:	4b74      	ldr	r3, [pc, #464]	@ (80022f4 <main+0xcf4>)
 8002124:	691b      	ldr	r3, [r3, #16]
 8002126:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800212a:	4611      	mov	r1, r2
 800212c:	4871      	ldr	r0, [pc, #452]	@ (80022f4 <main+0xcf4>)
 800212e:	4798      	blx	r3
 8002130:	4603      	mov	r3, r0
 8002132:	461a      	mov	r2, r3
 8002134:	4b72      	ldr	r3, [pc, #456]	@ (8002300 <main+0xd00>)
 8002136:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8002138:	4b6d      	ldr	r3, [pc, #436]	@ (80022f0 <main+0xcf0>)
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	695a      	ldr	r2, [r3, #20]
 800213e:	4b6c      	ldr	r3, [pc, #432]	@ (80022f0 <main+0xcf0>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002146:	615a      	str	r2, [r3, #20]
		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 8002148:	4b69      	ldr	r3, [pc, #420]	@ (80022f0 <main+0xcf0>)
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	695a      	ldr	r2, [r3, #20]
 800214e:	4b68      	ldr	r3, [pc, #416]	@ (80022f0 <main+0xcf0>)
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002156:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_3.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH3);
 8002158:	4b66      	ldr	r3, [pc, #408]	@ (80022f4 <main+0xcf4>)
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002160:	4611      	mov	r1, r2
 8002162:	4864      	ldr	r0, [pc, #400]	@ (80022f4 <main+0xcf4>)
 8002164:	4798      	blx	r3
 8002166:	4603      	mov	r3, r0
 8002168:	461a      	mov	r2, r3
 800216a:	4b65      	ldr	r3, [pc, #404]	@ (8002300 <main+0xd00>)
 800216c:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 800216e:	4b60      	ldr	r3, [pc, #384]	@ (80022f0 <main+0xcf0>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	695a      	ldr	r2, [r3, #20]
 8002174:	4b5e      	ldr	r3, [pc, #376]	@ (80022f0 <main+0xcf0>)
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800217c:	615a      	str	r2, [r3, #20]

		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 800217e:	4b5c      	ldr	r3, [pc, #368]	@ (80022f0 <main+0xcf0>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	695a      	ldr	r2, [r3, #20]
 8002184:	4b5a      	ldr	r3, [pc, #360]	@ (80022f0 <main+0xcf0>)
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800218c:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_4.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH4);
 800218e:	4b5d      	ldr	r3, [pc, #372]	@ (8002304 <main+0xd04>)
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002196:	4611      	mov	r1, r2
 8002198:	485a      	ldr	r0, [pc, #360]	@ (8002304 <main+0xd04>)
 800219a:	4798      	blx	r3
 800219c:	4603      	mov	r3, r0
 800219e:	461a      	mov	r2, r3
 80021a0:	4b59      	ldr	r3, [pc, #356]	@ (8002308 <main+0xd08>)
 80021a2:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 80021a4:	4b52      	ldr	r3, [pc, #328]	@ (80022f0 <main+0xcf0>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	695a      	ldr	r2, [r3, #20]
 80021aa:	4b51      	ldr	r3, [pc, #324]	@ (80022f0 <main+0xcf0>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021b2:	615a      	str	r2, [r3, #20]
		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 80021b4:	4b4e      	ldr	r3, [pc, #312]	@ (80022f0 <main+0xcf0>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	695a      	ldr	r2, [r3, #20]
 80021ba:	4b4d      	ldr	r3, [pc, #308]	@ (80022f0 <main+0xcf0>)
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021c2:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_4.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH4);
 80021c4:	4b4f      	ldr	r3, [pc, #316]	@ (8002304 <main+0xd04>)
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 80021cc:	4611      	mov	r1, r2
 80021ce:	484d      	ldr	r0, [pc, #308]	@ (8002304 <main+0xd04>)
 80021d0:	4798      	blx	r3
 80021d2:	4603      	mov	r3, r0
 80021d4:	461a      	mov	r2, r3
 80021d6:	4b4c      	ldr	r3, [pc, #304]	@ (8002308 <main+0xd08>)
 80021d8:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 80021da:	4b45      	ldr	r3, [pc, #276]	@ (80022f0 <main+0xcf0>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	695a      	ldr	r2, [r3, #20]
 80021e0:	4b43      	ldr	r3, [pc, #268]	@ (80022f0 <main+0xcf0>)
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021e8:	615a      	str	r2, [r3, #20]

		//Translate 12bit value into relative voltage (given Vref is 5V)

		TRANSDUCER_1.read_value_voltage = ((float)(TRANSDUCER_1.raw_data)/ 4095) * 5 + 0.00394; //Offset as per dataset found
 80021ea:	4b43      	ldr	r3, [pc, #268]	@ (80022f8 <main+0xcf8>)
 80021ec:	885b      	ldrh	r3, [r3, #2]
 80021ee:	ee07 3a90 	vmov	s15, r3
 80021f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021f6:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800230c <main+0xd0c>
 80021fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021fe:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002202:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002206:	ee17 0a90 	vmov	r0, s15
 800220a:	f7fe f955 	bl	80004b8 <__aeabi_f2d>
 800220e:	a336      	add	r3, pc, #216	@ (adr r3, 80022e8 <main+0xce8>)
 8002210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002214:	f7fd fff2 	bl	80001fc <__adddf3>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4610      	mov	r0, r2
 800221e:	4619      	mov	r1, r3
 8002220:	f7fe f9a2 	bl	8000568 <__aeabi_d2f>
 8002224:	4603      	mov	r3, r0
 8002226:	4a34      	ldr	r2, [pc, #208]	@ (80022f8 <main+0xcf8>)
 8002228:	6053      	str	r3, [r2, #4]
		//TRANSDUCER_1.read_value_voltage = TRANSDUCER_1.read_value_voltage *2; //Multiplied by 2 cos, idk, first time through correct sample is taken, every sample after that is half what it should be - find the problem? No, find a workaround? absolutely
		TRANSDUCER_2.read_value_voltage = ((float)(TRANSDUCER_2.raw_data)/ 4095) * 5 + 0.00394;
 800222a:	4b34      	ldr	r3, [pc, #208]	@ (80022fc <main+0xcfc>)
 800222c:	885b      	ldrh	r3, [r3, #2]
 800222e:	ee07 3a90 	vmov	s15, r3
 8002232:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002236:	eddf 6a35 	vldr	s13, [pc, #212]	@ 800230c <main+0xd0c>
 800223a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800223e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002242:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002246:	ee17 0a90 	vmov	r0, s15
 800224a:	f7fe f935 	bl	80004b8 <__aeabi_f2d>
 800224e:	a326      	add	r3, pc, #152	@ (adr r3, 80022e8 <main+0xce8>)
 8002250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002254:	f7fd ffd2 	bl	80001fc <__adddf3>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4610      	mov	r0, r2
 800225e:	4619      	mov	r1, r3
 8002260:	f7fe f982 	bl	8000568 <__aeabi_d2f>
 8002264:	4603      	mov	r3, r0
 8002266:	4a25      	ldr	r2, [pc, #148]	@ (80022fc <main+0xcfc>)
 8002268:	6053      	str	r3, [r2, #4]
		//TRANSDUCER_2.read_value_voltage = TRANSDUCER_2.read_value_voltage *2;
		TRANSDUCER_3.read_value_voltage = ((float)(TRANSDUCER_3.raw_data)/ 4095) * 5 + 0.00394;
 800226a:	4b25      	ldr	r3, [pc, #148]	@ (8002300 <main+0xd00>)
 800226c:	885b      	ldrh	r3, [r3, #2]
 800226e:	ee07 3a90 	vmov	s15, r3
 8002272:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002276:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800230c <main+0xd0c>
 800227a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800227e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002282:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002286:	ee17 0a90 	vmov	r0, s15
 800228a:	f7fe f915 	bl	80004b8 <__aeabi_f2d>
 800228e:	a316      	add	r3, pc, #88	@ (adr r3, 80022e8 <main+0xce8>)
 8002290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002294:	f7fd ffb2 	bl	80001fc <__adddf3>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	4610      	mov	r0, r2
 800229e:	4619      	mov	r1, r3
 80022a0:	f7fe f962 	bl	8000568 <__aeabi_d2f>
 80022a4:	4603      	mov	r3, r0
 80022a6:	4a16      	ldr	r2, [pc, #88]	@ (8002300 <main+0xd00>)
 80022a8:	6053      	str	r3, [r2, #4]
		//TRANSDUCER_3.read_value_voltage = TRANSDUCER_3.read_value_voltage *2;
		TRANSDUCER_4.read_value_voltage = ((float)(TRANSDUCER_4.raw_data)/ 4095) * 5 + 0.00394;
 80022aa:	4b17      	ldr	r3, [pc, #92]	@ (8002308 <main+0xd08>)
 80022ac:	885b      	ldrh	r3, [r3, #2]
 80022ae:	ee07 3a90 	vmov	s15, r3
 80022b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022b6:	eddf 6a15 	vldr	s13, [pc, #84]	@ 800230c <main+0xd0c>
 80022ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022be:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80022c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022c6:	ee17 0a90 	vmov	r0, s15
 80022ca:	f7fe f8f5 	bl	80004b8 <__aeabi_f2d>
 80022ce:	a306      	add	r3, pc, #24	@ (adr r3, 80022e8 <main+0xce8>)
 80022d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d4:	f7fd ff92 	bl	80001fc <__adddf3>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	4610      	mov	r0, r2
 80022de:	4619      	mov	r1, r3
 80022e0:	e016      	b.n	8002310 <main+0xd10>
 80022e2:	bf00      	nop
 80022e4:	f3af 8000 	nop.w
 80022e8:	b256ffc1 	.word	0xb256ffc1
 80022ec:	3f702363 	.word	0x3f702363
 80022f0:	20000528 	.word	0x20000528
 80022f4:	200005a0 	.word	0x200005a0
 80022f8:	20000540 	.word	0x20000540
 80022fc:	2000054c 	.word	0x2000054c
 8002300:	20000558 	.word	0x20000558
 8002304:	200005b8 	.word	0x200005b8
 8002308:	20000564 	.word	0x20000564
 800230c:	457ff000 	.word	0x457ff000
 8002310:	f7fe f92a 	bl	8000568 <__aeabi_d2f>
 8002314:	4603      	mov	r3, r0
 8002316:	4a1b      	ldr	r2, [pc, #108]	@ (8002384 <main+0xd84>)
 8002318:	6053      	str	r3, [r2, #4]
		//TRANSDUCER_4.read_value_voltage = TRANSDUCER_4.read_value_voltage *2;

		TRANSDUCER_1.read_value_bar = TRANSDUCER_1.read_value_voltage * 60; //(voltage_read / 5) * 300 (bar) = pressure, 300/5 is 60, therefore (voltage_read) * 60 = pressure (for a 0-300bar range)
 800231a:	4b1b      	ldr	r3, [pc, #108]	@ (8002388 <main+0xd88>)
 800231c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002320:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800238c <main+0xd8c>
 8002324:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002328:	4b17      	ldr	r3, [pc, #92]	@ (8002388 <main+0xd88>)
 800232a:	edc3 7a02 	vstr	s15, [r3, #8]
		TRANSDUCER_2.read_value_bar = TRANSDUCER_2.read_value_voltage * 60;
 800232e:	4b18      	ldr	r3, [pc, #96]	@ (8002390 <main+0xd90>)
 8002330:	edd3 7a01 	vldr	s15, [r3, #4]
 8002334:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800238c <main+0xd8c>
 8002338:	ee67 7a87 	vmul.f32	s15, s15, s14
 800233c:	4b14      	ldr	r3, [pc, #80]	@ (8002390 <main+0xd90>)
 800233e:	edc3 7a02 	vstr	s15, [r3, #8]
		TRANSDUCER_3.read_value_bar = TRANSDUCER_3.read_value_voltage * 60;
 8002342:	4b14      	ldr	r3, [pc, #80]	@ (8002394 <main+0xd94>)
 8002344:	edd3 7a01 	vldr	s15, [r3, #4]
 8002348:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800238c <main+0xd8c>
 800234c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002350:	4b10      	ldr	r3, [pc, #64]	@ (8002394 <main+0xd94>)
 8002352:	edc3 7a02 	vstr	s15, [r3, #8]
		TRANSDUCER_4.read_value_bar = TRANSDUCER_4.read_value_voltage * 60;
 8002356:	4b0b      	ldr	r3, [pc, #44]	@ (8002384 <main+0xd84>)
 8002358:	edd3 7a01 	vldr	s15, [r3, #4]
 800235c:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800238c <main+0xd8c>
 8002360:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002364:	4b07      	ldr	r3, [pc, #28]	@ (8002384 <main+0xd84>)
 8002366:	edc3 7a02 	vstr	s15, [r3, #8]

		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{}
 800236a:	4b0b      	ldr	r3, [pc, #44]	@ (8002398 <main+0xd98>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <main+0xd76>
 8002372:	f001 fb59 	bl	8003a28 <RX_Receive>
		}
		*/


		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8002376:	4b08      	ldr	r3, [pc, #32]	@ (8002398 <main+0xd98>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d00e      	beq.n	800239c <main+0xd9c>
 800237e:	f001 fb53 	bl	8003a28 <RX_Receive>
 8002382:	e00c      	b.n	800239e <main+0xd9e>
 8002384:	20000564 	.word	0x20000564
 8002388:	20000540 	.word	0x20000540
 800238c:	42700000 	.word	0x42700000
 8002390:	2000054c 	.word	0x2000054c
 8002394:	20000558 	.word	0x20000558
 8002398:	200000ca 	.word	0x200000ca
 800239c:	bf00      	nop

//Get Loadcell Readings

		//Done with Matt's SPI lib - JC 30/04/2025

		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 800239e:	4ba4      	ldr	r3, [pc, #656]	@ (8002630 <main+0x1030>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	695a      	ldr	r2, [r3, #20]
 80023a4:	4ba2      	ldr	r3, [pc, #648]	@ (8002630 <main+0x1030>)
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f022 0204 	bic.w	r2, r2, #4
 80023ac:	615a      	str	r2, [r3, #20]
		 LOADCELL_1.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH1);
 80023ae:	4ba1      	ldr	r3, [pc, #644]	@ (8002634 <main+0x1034>)
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	2200      	movs	r2, #0
 80023b4:	4611      	mov	r1, r2
 80023b6:	489f      	ldr	r0, [pc, #636]	@ (8002634 <main+0x1034>)
 80023b8:	4798      	blx	r3
 80023ba:	4603      	mov	r3, r0
 80023bc:	461a      	mov	r2, r3
 80023be:	4b9e      	ldr	r3, [pc, #632]	@ (8002638 <main+0x1038>)
 80023c0:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 80023c2:	4b9b      	ldr	r3, [pc, #620]	@ (8002630 <main+0x1030>)
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	695a      	ldr	r2, [r3, #20]
 80023c8:	4b99      	ldr	r3, [pc, #612]	@ (8002630 <main+0x1030>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f042 0204 	orr.w	r2, r2, #4
 80023d0:	615a      	str	r2, [r3, #20]
		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 80023d2:	4b97      	ldr	r3, [pc, #604]	@ (8002630 <main+0x1030>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	695a      	ldr	r2, [r3, #20]
 80023d8:	4b95      	ldr	r3, [pc, #596]	@ (8002630 <main+0x1030>)
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	f022 0204 	bic.w	r2, r2, #4
 80023e0:	615a      	str	r2, [r3, #20]
		 LOADCELL_1.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH1);
 80023e2:	4b94      	ldr	r3, [pc, #592]	@ (8002634 <main+0x1034>)
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	2200      	movs	r2, #0
 80023e8:	4611      	mov	r1, r2
 80023ea:	4892      	ldr	r0, [pc, #584]	@ (8002634 <main+0x1034>)
 80023ec:	4798      	blx	r3
 80023ee:	4603      	mov	r3, r0
 80023f0:	461a      	mov	r2, r3
 80023f2:	4b91      	ldr	r3, [pc, #580]	@ (8002638 <main+0x1038>)
 80023f4:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 80023f6:	4b8e      	ldr	r3, [pc, #568]	@ (8002630 <main+0x1030>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	695a      	ldr	r2, [r3, #20]
 80023fc:	4b8c      	ldr	r3, [pc, #560]	@ (8002630 <main+0x1030>)
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f042 0204 	orr.w	r2, r2, #4
 8002404:	615a      	str	r2, [r3, #20]

		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 8002406:	4b8a      	ldr	r3, [pc, #552]	@ (8002630 <main+0x1030>)
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	695a      	ldr	r2, [r3, #20]
 800240c:	4b88      	ldr	r3, [pc, #544]	@ (8002630 <main+0x1030>)
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f022 0204 	bic.w	r2, r2, #4
 8002414:	615a      	str	r2, [r3, #20]
		 LOADCELL_2.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH2);
 8002416:	4b87      	ldr	r3, [pc, #540]	@ (8002634 <main+0x1034>)
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800241e:	4611      	mov	r1, r2
 8002420:	4884      	ldr	r0, [pc, #528]	@ (8002634 <main+0x1034>)
 8002422:	4798      	blx	r3
 8002424:	4603      	mov	r3, r0
 8002426:	461a      	mov	r2, r3
 8002428:	4b84      	ldr	r3, [pc, #528]	@ (800263c <main+0x103c>)
 800242a:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 800242c:	4b80      	ldr	r3, [pc, #512]	@ (8002630 <main+0x1030>)
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	695a      	ldr	r2, [r3, #20]
 8002432:	4b7f      	ldr	r3, [pc, #508]	@ (8002630 <main+0x1030>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f042 0204 	orr.w	r2, r2, #4
 800243a:	615a      	str	r2, [r3, #20]
		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 800243c:	4b7c      	ldr	r3, [pc, #496]	@ (8002630 <main+0x1030>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	695a      	ldr	r2, [r3, #20]
 8002442:	4b7b      	ldr	r3, [pc, #492]	@ (8002630 <main+0x1030>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f022 0204 	bic.w	r2, r2, #4
 800244a:	615a      	str	r2, [r3, #20]
		 LOADCELL_2.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH2);
 800244c:	4b79      	ldr	r3, [pc, #484]	@ (8002634 <main+0x1034>)
 800244e:	691b      	ldr	r3, [r3, #16]
 8002450:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002454:	4611      	mov	r1, r2
 8002456:	4877      	ldr	r0, [pc, #476]	@ (8002634 <main+0x1034>)
 8002458:	4798      	blx	r3
 800245a:	4603      	mov	r3, r0
 800245c:	461a      	mov	r2, r3
 800245e:	4b77      	ldr	r3, [pc, #476]	@ (800263c <main+0x103c>)
 8002460:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 8002462:	4b73      	ldr	r3, [pc, #460]	@ (8002630 <main+0x1030>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	695a      	ldr	r2, [r3, #20]
 8002468:	4b71      	ldr	r3, [pc, #452]	@ (8002630 <main+0x1030>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f042 0204 	orr.w	r2, r2, #4
 8002470:	615a      	str	r2, [r3, #20]

		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 8002472:	4b6f      	ldr	r3, [pc, #444]	@ (8002630 <main+0x1030>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	695a      	ldr	r2, [r3, #20]
 8002478:	4b6d      	ldr	r3, [pc, #436]	@ (8002630 <main+0x1030>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f022 0204 	bic.w	r2, r2, #4
 8002480:	615a      	str	r2, [r3, #20]
		 LOADCELL_3.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH3);
 8002482:	4b6c      	ldr	r3, [pc, #432]	@ (8002634 <main+0x1034>)
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800248a:	4611      	mov	r1, r2
 800248c:	4869      	ldr	r0, [pc, #420]	@ (8002634 <main+0x1034>)
 800248e:	4798      	blx	r3
 8002490:	4603      	mov	r3, r0
 8002492:	461a      	mov	r2, r3
 8002494:	4b6a      	ldr	r3, [pc, #424]	@ (8002640 <main+0x1040>)
 8002496:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 8002498:	4b65      	ldr	r3, [pc, #404]	@ (8002630 <main+0x1030>)
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	695a      	ldr	r2, [r3, #20]
 800249e:	4b64      	ldr	r3, [pc, #400]	@ (8002630 <main+0x1030>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f042 0204 	orr.w	r2, r2, #4
 80024a6:	615a      	str	r2, [r3, #20]
		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 80024a8:	4b61      	ldr	r3, [pc, #388]	@ (8002630 <main+0x1030>)
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	695a      	ldr	r2, [r3, #20]
 80024ae:	4b60      	ldr	r3, [pc, #384]	@ (8002630 <main+0x1030>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f022 0204 	bic.w	r2, r2, #4
 80024b6:	615a      	str	r2, [r3, #20]
		 LOADCELL_3.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH3);
 80024b8:	4b5e      	ldr	r3, [pc, #376]	@ (8002634 <main+0x1034>)
 80024ba:	691b      	ldr	r3, [r3, #16]
 80024bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024c0:	4611      	mov	r1, r2
 80024c2:	485c      	ldr	r0, [pc, #368]	@ (8002634 <main+0x1034>)
 80024c4:	4798      	blx	r3
 80024c6:	4603      	mov	r3, r0
 80024c8:	461a      	mov	r2, r3
 80024ca:	4b5d      	ldr	r3, [pc, #372]	@ (8002640 <main+0x1040>)
 80024cc:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 80024ce:	4b58      	ldr	r3, [pc, #352]	@ (8002630 <main+0x1030>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	695a      	ldr	r2, [r3, #20]
 80024d4:	4b56      	ldr	r3, [pc, #344]	@ (8002630 <main+0x1030>)
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f042 0204 	orr.w	r2, r2, #4
 80024dc:	615a      	str	r2, [r3, #20]

		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 80024de:	4b54      	ldr	r3, [pc, #336]	@ (8002630 <main+0x1030>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	695a      	ldr	r2, [r3, #20]
 80024e4:	4b52      	ldr	r3, [pc, #328]	@ (8002630 <main+0x1030>)
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	f022 0204 	bic.w	r2, r2, #4
 80024ec:	615a      	str	r2, [r3, #20]
		 LOADCELL_4.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH4);
 80024ee:	4b51      	ldr	r3, [pc, #324]	@ (8002634 <main+0x1034>)
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 80024f6:	4611      	mov	r1, r2
 80024f8:	484e      	ldr	r0, [pc, #312]	@ (8002634 <main+0x1034>)
 80024fa:	4798      	blx	r3
 80024fc:	4603      	mov	r3, r0
 80024fe:	461a      	mov	r2, r3
 8002500:	4b50      	ldr	r3, [pc, #320]	@ (8002644 <main+0x1044>)
 8002502:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 8002504:	4b4a      	ldr	r3, [pc, #296]	@ (8002630 <main+0x1030>)
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	695a      	ldr	r2, [r3, #20]
 800250a:	4b49      	ldr	r3, [pc, #292]	@ (8002630 <main+0x1030>)
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f042 0204 	orr.w	r2, r2, #4
 8002512:	615a      	str	r2, [r3, #20]
		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 8002514:	4b46      	ldr	r3, [pc, #280]	@ (8002630 <main+0x1030>)
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	695a      	ldr	r2, [r3, #20]
 800251a:	4b45      	ldr	r3, [pc, #276]	@ (8002630 <main+0x1030>)
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f022 0204 	bic.w	r2, r2, #4
 8002522:	615a      	str	r2, [r3, #20]
		 LOADCELL_4.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH4);
 8002524:	4b43      	ldr	r3, [pc, #268]	@ (8002634 <main+0x1034>)
 8002526:	691b      	ldr	r3, [r3, #16]
 8002528:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 800252c:	4611      	mov	r1, r2
 800252e:	4841      	ldr	r0, [pc, #260]	@ (8002634 <main+0x1034>)
 8002530:	4798      	blx	r3
 8002532:	4603      	mov	r3, r0
 8002534:	461a      	mov	r2, r3
 8002536:	4b43      	ldr	r3, [pc, #268]	@ (8002644 <main+0x1044>)
 8002538:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 800253a:	4b3d      	ldr	r3, [pc, #244]	@ (8002630 <main+0x1030>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	695a      	ldr	r2, [r3, #20]
 8002540:	4b3b      	ldr	r3, [pc, #236]	@ (8002630 <main+0x1030>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f042 0204 	orr.w	r2, r2, #4
 8002548:	615a      	str	r2, [r3, #20]


		//Translate 12bit value into relative voltage (given Vref is 5V)

		LOADCELL_1.read_value_voltage = ((float)(LOADCELL_1.raw_data)/ 4095) * 5;
 800254a:	4b3b      	ldr	r3, [pc, #236]	@ (8002638 <main+0x1038>)
 800254c:	885b      	ldrh	r3, [r3, #2]
 800254e:	ee07 3a90 	vmov	s15, r3
 8002552:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002556:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8002648 <main+0x1048>
 800255a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800255e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002562:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002566:	4b34      	ldr	r3, [pc, #208]	@ (8002638 <main+0x1038>)
 8002568:	edc3 7a01 	vstr	s15, [r3, #4]
		LOADCELL_2.read_value_voltage = ((float)(LOADCELL_2.raw_data)/ 4095) * 5;
 800256c:	4b33      	ldr	r3, [pc, #204]	@ (800263c <main+0x103c>)
 800256e:	885b      	ldrh	r3, [r3, #2]
 8002570:	ee07 3a90 	vmov	s15, r3
 8002574:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002578:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8002648 <main+0x1048>
 800257c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002580:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002584:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002588:	4b2c      	ldr	r3, [pc, #176]	@ (800263c <main+0x103c>)
 800258a:	edc3 7a01 	vstr	s15, [r3, #4]
		LOADCELL_3.read_value_voltage = ((float)(LOADCELL_3.raw_data)/ 4095) * 5;
 800258e:	4b2c      	ldr	r3, [pc, #176]	@ (8002640 <main+0x1040>)
 8002590:	885b      	ldrh	r3, [r3, #2]
 8002592:	ee07 3a90 	vmov	s15, r3
 8002596:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800259a:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8002648 <main+0x1048>
 800259e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025a2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80025a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025aa:	4b25      	ldr	r3, [pc, #148]	@ (8002640 <main+0x1040>)
 80025ac:	edc3 7a01 	vstr	s15, [r3, #4]
		LOADCELL_4.read_value_voltage = ((float)(LOADCELL_4.raw_data)/ 4095) * 5;
 80025b0:	4b24      	ldr	r3, [pc, #144]	@ (8002644 <main+0x1044>)
 80025b2:	885b      	ldrh	r3, [r3, #2]
 80025b4:	ee07 3a90 	vmov	s15, r3
 80025b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025bc:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002648 <main+0x1048>
 80025c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025c4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80025c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002644 <main+0x1044>)
 80025ce:	edc3 7a01 	vstr	s15, [r3, #4]



		LOADCELL_1.read_value_weight = LOADCELL_1.read_value_voltage * 10; //(voltage_read / 5) * 50 (kg) = pressure, 50/5 is 10, therefore (voltage_read) * 10 = weight (for a 0-50kg range)
 80025d2:	4b19      	ldr	r3, [pc, #100]	@ (8002638 <main+0x1038>)
 80025d4:	edd3 7a01 	vldr	s15, [r3, #4]
 80025d8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80025dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025e0:	4b15      	ldr	r3, [pc, #84]	@ (8002638 <main+0x1038>)
 80025e2:	edc3 7a02 	vstr	s15, [r3, #8]
		LOADCELL_2.read_value_weight = LOADCELL_2.read_value_voltage * 10;
 80025e6:	4b15      	ldr	r3, [pc, #84]	@ (800263c <main+0x103c>)
 80025e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80025ec:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80025f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025f4:	4b11      	ldr	r3, [pc, #68]	@ (800263c <main+0x103c>)
 80025f6:	edc3 7a02 	vstr	s15, [r3, #8]
		LOADCELL_3.read_value_weight = LOADCELL_3.read_value_voltage * 10;
 80025fa:	4b11      	ldr	r3, [pc, #68]	@ (8002640 <main+0x1040>)
 80025fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8002600:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002604:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002608:	4b0d      	ldr	r3, [pc, #52]	@ (8002640 <main+0x1040>)
 800260a:	edc3 7a02 	vstr	s15, [r3, #8]
		LOADCELL_4.read_value_weight = LOADCELL_4.read_value_voltage * 10;
 800260e:	4b0d      	ldr	r3, [pc, #52]	@ (8002644 <main+0x1044>)
 8002610:	edd3 7a01 	vldr	s15, [r3, #4]
 8002614:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002618:	ee67 7a87 	vmul.f32	s15, s15, s14
 800261c:	4b09      	ldr	r3, [pc, #36]	@ (8002644 <main+0x1044>)
 800261e:	edc3 7a02 	vstr	s15, [r3, #8]


		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8002622:	4b0a      	ldr	r3, [pc, #40]	@ (800264c <main+0x104c>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d012      	beq.n	8002650 <main+0x1050>
 800262a:	f001 f9fd 	bl	8003a28 <RX_Receive>
 800262e:	e010      	b.n	8002652 <main+0x1052>
 8002630:	20000510 	.word	0x20000510
 8002634:	200005b8 	.word	0x200005b8
 8002638:	20000570 	.word	0x20000570
 800263c:	2000057c 	.word	0x2000057c
 8002640:	20000588 	.word	0x20000588
 8002644:	20000594 	.word	0x20000594
 8002648:	457ff000 	.word	0x457ff000
 800264c:	200000ca 	.word	0x200000ca
 8002650:	bf00      	nop


		//Check Loadcell weights, if too low, trigger error flag
		//Error Flags specific to loadcell
		if(LOADCELL_1.read_value_weight <min_weight_error_mode){error |=(0x01<<7);}
 8002652:	4b8a      	ldr	r3, [pc, #552]	@ (800287c <main+0x127c>)
 8002654:	ed93 7a02 	vldr	s14, [r3, #8]
 8002658:	4b89      	ldr	r3, [pc, #548]	@ (8002880 <main+0x1280>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	ee07 3a90 	vmov	s15, r3
 8002660:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002664:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800266c:	d507      	bpl.n	800267e <main+0x107e>
 800266e:	4b85      	ldr	r3, [pc, #532]	@ (8002884 <main+0x1284>)
 8002670:	881b      	ldrh	r3, [r3, #0]
 8002672:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002676:	b29a      	uxth	r2, r3
 8002678:	4b82      	ldr	r3, [pc, #520]	@ (8002884 <main+0x1284>)
 800267a:	801a      	strh	r2, [r3, #0]
 800267c:	e040      	b.n	8002700 <main+0x1100>
		else if(LOADCELL_2.read_value_weight <min_weight_error_mode){error |=(0x01<<6);}
 800267e:	4b82      	ldr	r3, [pc, #520]	@ (8002888 <main+0x1288>)
 8002680:	ed93 7a02 	vldr	s14, [r3, #8]
 8002684:	4b7e      	ldr	r3, [pc, #504]	@ (8002880 <main+0x1280>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	ee07 3a90 	vmov	s15, r3
 800268c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002690:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002698:	d507      	bpl.n	80026aa <main+0x10aa>
 800269a:	4b7a      	ldr	r3, [pc, #488]	@ (8002884 <main+0x1284>)
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	4b77      	ldr	r3, [pc, #476]	@ (8002884 <main+0x1284>)
 80026a6:	801a      	strh	r2, [r3, #0]
 80026a8:	e02a      	b.n	8002700 <main+0x1100>
		else if(LOADCELL_3.read_value_weight <min_weight_error_mode){error |=(0x01<<5);}
 80026aa:	4b78      	ldr	r3, [pc, #480]	@ (800288c <main+0x128c>)
 80026ac:	ed93 7a02 	vldr	s14, [r3, #8]
 80026b0:	4b73      	ldr	r3, [pc, #460]	@ (8002880 <main+0x1280>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	ee07 3a90 	vmov	s15, r3
 80026b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c4:	d507      	bpl.n	80026d6 <main+0x10d6>
 80026c6:	4b6f      	ldr	r3, [pc, #444]	@ (8002884 <main+0x1284>)
 80026c8:	881b      	ldrh	r3, [r3, #0]
 80026ca:	f043 0320 	orr.w	r3, r3, #32
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	4b6c      	ldr	r3, [pc, #432]	@ (8002884 <main+0x1284>)
 80026d2:	801a      	strh	r2, [r3, #0]
 80026d4:	e014      	b.n	8002700 <main+0x1100>
		else if(LOADCELL_4.read_value_weight <min_weight_error_mode){error |=(0x01<<4);}
 80026d6:	4b6e      	ldr	r3, [pc, #440]	@ (8002890 <main+0x1290>)
 80026d8:	ed93 7a02 	vldr	s14, [r3, #8]
 80026dc:	4b68      	ldr	r3, [pc, #416]	@ (8002880 <main+0x1280>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	ee07 3a90 	vmov	s15, r3
 80026e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f0:	d506      	bpl.n	8002700 <main+0x1100>
 80026f2:	4b64      	ldr	r3, [pc, #400]	@ (8002884 <main+0x1284>)
 80026f4:	881b      	ldrh	r3, [r3, #0]
 80026f6:	f043 0310 	orr.w	r3, r3, #16
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	4b61      	ldr	r3, [pc, #388]	@ (8002884 <main+0x1284>)
 80026fe:	801a      	strh	r2, [r3, #0]
		//Weights are A-OK, so carry on without doing anything
		else{}

//Extract surface mount temp sensor temp
		i2c_comms_result result = get_temp(&SMD_TEMP_SENSE);
 8002700:	f107 031c 	add.w	r3, r7, #28
 8002704:	4963      	ldr	r1, [pc, #396]	@ (8002894 <main+0x1294>)
 8002706:	4618      	mov	r0, r3
 8002708:	f001 fbba 	bl	8003e80 <get_temp>
		if (result.comms_ok){
 800270c:	7f3b      	ldrb	r3, [r7, #28]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d01b      	beq.n	800274a <main+0x114a>
			for (uint8_t i = 0; i <= result.return_length; i++) {
 8002712:	2300      	movs	r3, #0
 8002714:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002718:	e011      	b.n	800273e <main+0x113e>
				uint8_t * floatPtr = (uint8_t *) &SMD_TEMP_SENSE.temp;
 800271a:	4b5f      	ldr	r3, [pc, #380]	@ (8002898 <main+0x1298>)
 800271c:	63bb      	str	r3, [r7, #56]	@ 0x38
				floatPtr[i] = result.return_value[i];
 800271e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8002722:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002726:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002728:	440b      	add	r3, r1
 800272a:	3240      	adds	r2, #64	@ 0x40
 800272c:	443a      	add	r2, r7
 800272e:	f812 2c22 	ldrb.w	r2, [r2, #-34]
 8002732:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i <= result.return_length; i++) {
 8002734:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002738:	3301      	adds	r3, #1
 800273a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800273e:	7f7b      	ldrb	r3, [r7, #29]
 8002740:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8002744:	429a      	cmp	r2, r3
 8002746:	d9e8      	bls.n	800271a <main+0x111a>
 8002748:	e003      	b.n	8002752 <main+0x1152>
			}
		}
		else {
			SMD_TEMP_SENSE.temp = 0x00;
 800274a:	4b52      	ldr	r3, [pc, #328]	@ (8002894 <main+0x1294>)
 800274c:	f04f 0200 	mov.w	r2, #0
 8002750:	605a      	str	r2, [r3, #4]
		}


		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8002752:	4b52      	ldr	r3, [pc, #328]	@ (800289c <main+0x129c>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d002      	beq.n	8002760 <main+0x1160>
 800275a:	f001 f965 	bl	8003a28 <RX_Receive>
 800275e:	e000      	b.n	8002762 <main+0x1162>
 8002760:	bf00      	nop

		//Check if we need to go directly to PURGE
		if(switch_case_state == 10)
 8002762:	4b4f      	ldr	r3, [pc, #316]	@ (80028a0 <main+0x12a0>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	2b0a      	cmp	r3, #10
 8002768:	d10d      	bne.n	8002786 <main+0x1186>
		{
		  	SX1272_writeRegister(&lora, SX1272_REG_IRQ_FLAGS, 0x08); //clears IRQ reg
 800276a:	2208      	movs	r2, #8
 800276c:	2112      	movs	r1, #18
 800276e:	484d      	ldr	r0, [pc, #308]	@ (80028a4 <main+0x12a4>)
 8002770:	f7fe fe6e 	bl	8001450 <SX1272_writeRegister>
		  	_SX1272_setMode(&lora, SX1272_MODE_RXCONTINUOUS); //resetting flag back to RXCONTINUOUS mode after flag has been set!
 8002774:	2105      	movs	r1, #5
 8002776:	484b      	ldr	r0, [pc, #300]	@ (80028a4 <main+0x12a4>)
 8002778:	f7fe fd4e 	bl	8001218 <_SX1272_setMode>
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 800277c:	2017      	movs	r0, #23
 800277e:	f7fe fed1 	bl	8001524 <__NVIC_EnableIRQ>
			break; //enter PURGE state
 8002782:	f000 bf07 	b.w	8003594 <main+0x1f94>
		}
		else
		{
		  	SX1272_writeRegister(&lora, SX1272_REG_IRQ_FLAGS, 0x08); //clears IRQ reg
 8002786:	2208      	movs	r2, #8
 8002788:	2112      	movs	r1, #18
 800278a:	4846      	ldr	r0, [pc, #280]	@ (80028a4 <main+0x12a4>)
 800278c:	f7fe fe60 	bl	8001450 <SX1272_writeRegister>
		  	_SX1272_setMode(&lora, SX1272_MODE_RXCONTINUOUS); //resetting flag back to RXCONTINUOUS mode after flag has been set!
 8002790:	2105      	movs	r1, #5
 8002792:	4844      	ldr	r0, [pc, #272]	@ (80028a4 <main+0x12a4>)
 8002794:	f7fe fd40 	bl	8001218 <_SX1272_setMode>
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002798:	2017      	movs	r0, #23
 800279a:	f7fe fec3 	bl	8001524 <__NVIC_EnableIRQ>
			switch_case_state = 1; //input selector state
 800279e:	4b40      	ldr	r3, [pc, #256]	@ (80028a0 <main+0x12a0>)
 80027a0:	2201      	movs	r2, #1
 80027a2:	701a      	strb	r2, [r3, #0]
			break;
 80027a4:	f000 bef6 	b.w	8003594 <main+0x1f94>
//								Checks switch input and sets LED outputs

	case 1:

		//Set SMD LEDs as per current case/state
		LED_1.port->ODR &= ~LED_1_PWR;
 80027a8:	4b3f      	ldr	r3, [pc, #252]	@ (80028a8 <main+0x12a8>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	695a      	ldr	r2, [r3, #20]
 80027ae:	4b3e      	ldr	r3, [pc, #248]	@ (80028a8 <main+0x12a8>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80027b6:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR |= LED_2_PWR;
 80027b8:	4b3c      	ldr	r3, [pc, #240]	@ (80028ac <main+0x12ac>)
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	695a      	ldr	r2, [r3, #20]
 80027be:	4b3b      	ldr	r3, [pc, #236]	@ (80028ac <main+0x12ac>)
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027c6:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR &= ~LED_3_PWR;
 80027c8:	4b39      	ldr	r3, [pc, #228]	@ (80028b0 <main+0x12b0>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	695a      	ldr	r2, [r3, #20]
 80027ce:	4b38      	ldr	r3, [pc, #224]	@ (80028b0 <main+0x12b0>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027d6:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR &= ~LED_4_PWR;
 80027d8:	4b36      	ldr	r3, [pc, #216]	@ (80028b4 <main+0x12b4>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	695a      	ldr	r2, [r3, #20]
 80027de:	4b35      	ldr	r3, [pc, #212]	@ (80028b4 <main+0x12b4>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80027e6:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 80027e8:	4b33      	ldr	r3, [pc, #204]	@ (80028b8 <main+0x12b8>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	695a      	ldr	r2, [r3, #20]
 80027ee:	4b32      	ldr	r3, [pc, #200]	@ (80028b8 <main+0x12b8>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027f6:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR &= ~LED_6_PWR;
 80027f8:	4b30      	ldr	r3, [pc, #192]	@ (80028bc <main+0x12bc>)
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	695a      	ldr	r2, [r3, #20]
 80027fe:	4b2f      	ldr	r3, [pc, #188]	@ (80028bc <main+0x12bc>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002806:	615a      	str	r2, [r3, #20]

			//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8002808:	4b24      	ldr	r3, [pc, #144]	@ (800289c <main+0x129c>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d002      	beq.n	8002816 <main+0x1216>
 8002810:	f001 f90a 	bl	8003a28 <RX_Receive>
 8002814:	e000      	b.n	8002818 <main+0x1218>
 8002816:	bf00      	nop

			//check for either remote control (== 0) or local control (== 1)
		if((local_control_SW.port->IDR & LOCAL_CONTROL_SW) == 0)
 8002818:	4b29      	ldr	r3, [pc, #164]	@ (80028c0 <main+0x12c0>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d114      	bne.n	8002850 <main+0x1250>
		{
				//Change LED State
			led_remote.port->ODR |= LOCAL_CONTROL_SW;			//Set Remote CTRL LED
 8002826:	4b27      	ldr	r3, [pc, #156]	@ (80028c4 <main+0x12c4>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	695a      	ldr	r2, [r3, #20]
 800282c:	4b25      	ldr	r3, [pc, #148]	@ (80028c4 <main+0x12c4>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002834:	615a      	str	r2, [r3, #20]
			led_local.port->ODR &= ~(LOCAL_CONTROL_SW);			//Off Local CTRL LED
 8002836:	4b24      	ldr	r3, [pc, #144]	@ (80028c8 <main+0x12c8>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	695a      	ldr	r2, [r3, #20]
 800283c:	4b22      	ldr	r3, [pc, #136]	@ (80028c8 <main+0x12c8>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002844:	615a      	str	r2, [r3, #20]
			//Change switch case state
			switch_case_state = 3; //remote control
 8002846:	4b16      	ldr	r3, [pc, #88]	@ (80028a0 <main+0x12a0>)
 8002848:	2203      	movs	r2, #3
 800284a:	701a      	strb	r2, [r3, #0]
			break;
 800284c:	f000 bea2 	b.w	8003594 <main+0x1f94>
		}
		else //Local Control (==1)
		{
			//Change LED State
			led_remote.port->ODR &= ~(LOCAL_CONTROL_SW);		//Off Remote CTRL LED
 8002850:	4b1c      	ldr	r3, [pc, #112]	@ (80028c4 <main+0x12c4>)
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	695a      	ldr	r2, [r3, #20]
 8002856:	4b1b      	ldr	r3, [pc, #108]	@ (80028c4 <main+0x12c4>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800285e:	615a      	str	r2, [r3, #20]
			led_local.port->ODR |= LOCAL_CONTROL_SW;			//Set Local CTRL LED
 8002860:	4b19      	ldr	r3, [pc, #100]	@ (80028c8 <main+0x12c8>)
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	695a      	ldr	r2, [r3, #20]
 8002866:	4b18      	ldr	r3, [pc, #96]	@ (80028c8 <main+0x12c8>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800286e:	615a      	str	r2, [r3, #20]
			//Change switch case state
			switch_case_state = 2; //local control
 8002870:	4b0b      	ldr	r3, [pc, #44]	@ (80028a0 <main+0x12a0>)
 8002872:	2202      	movs	r2, #2
 8002874:	701a      	strb	r2, [r3, #0]
			break;
 8002876:	f000 be8d 	b.w	8003594 <main+0x1f94>
 800287a:	bf00      	nop
 800287c:	20000570 	.word	0x20000570
 8002880:	20000000 	.word	0x20000000
 8002884:	200000c4 	.word	0x200000c4
 8002888:	2000057c 	.word	0x2000057c
 800288c:	20000588 	.word	0x20000588
 8002890:	20000594 	.word	0x20000594
 8002894:	20000004 	.word	0x20000004
 8002898:	20000008 	.word	0x20000008
 800289c:	200000ca 	.word	0x200000ca
 80028a0:	200000c0 	.word	0x200000c0
 80028a4:	200000f0 	.word	0x200000f0
 80028a8:	20000378 	.word	0x20000378
 80028ac:	20000390 	.word	0x20000390
 80028b0:	200003a8 	.word	0x200003a8
 80028b4:	200003c0 	.word	0x200003c0
 80028b8:	200003d8 	.word	0x200003d8
 80028bc:	200003f0 	.word	0x200003f0
 80028c0:	20000420 	.word	0x20000420
 80028c4:	20000318 	.word	0x20000318
 80028c8:	20000300 	.word	0x20000300
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028cc:	b672      	cpsid	i
}
 80028ce:	bf00      	nop

		__disable_irq();

		//Read in switch inputs to state_local var
		state_local =
		((DUM_SW.port->IDR & DUMP_SW) << 7) +
 80028d0:	4b89      	ldr	r3, [pc, #548]	@ (8002af8 <main+0x14f8>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	691b      	ldr	r3, [r3, #16]
		((N2O_SW.port->IDR & N2O_ISO_SW) << 6) +
 80028d6:	4b89      	ldr	r3, [pc, #548]	@ (8002afc <main+0x14fc>)
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	691b      	ldr	r3, [r3, #16]
		((O2_IS_SW.port->IDR & O2_ISO_SW) << 5) +
 80028dc:	4b88      	ldr	r3, [pc, #544]	@ (8002b00 <main+0x1500>)
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	691b      	ldr	r3, [r3, #16]
		((IGNITION_IS_SW.port->IDR & IGNITION_SW) << 4) +
 80028e2:	4b88      	ldr	r3, [pc, #544]	@ (8002b04 <main+0x1504>)
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	691b      	ldr	r3, [r3, #16]
		((N2O_DEAD_SW.port->IDR & N2O_DEADMAN_SW) << 3) +
		((O2_DEAD_SW.port->IDR & O2_DEADMAN_SW) << 2) + //to trigger -> high to
		((IGNITE_DEAD_SW.port->IDR & IGNITE_DEADMAN_SW) << 1) +
		(activate_SW.port->IDR & ACTIVATE_SW);
 80028e8:	4b87      	ldr	r3, [pc, #540]	@ (8002b08 <main+0x1508>)
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	691b      	ldr	r3, [r3, #16]
		((N2O_DEAD_SW.port->IDR & N2O_DEADMAN_SW) << 3) +
 80028ee:	4b87      	ldr	r3, [pc, #540]	@ (8002b0c <main+0x150c>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	691b      	ldr	r3, [r3, #16]
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	00db      	lsls	r3, r3, #3
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	b2da      	uxtb	r2, r3
		((O2_DEAD_SW.port->IDR & O2_DEADMAN_SW) << 2) + //to trigger -> high to
 8002900:	4b83      	ldr	r3, [pc, #524]	@ (8002b10 <main+0x1510>)
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	b2db      	uxtb	r3, r3
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	b2db      	uxtb	r3, r3
 800290c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8002910:	b2db      	uxtb	r3, r3
		((N2O_DEAD_SW.port->IDR & N2O_DEADMAN_SW) << 3) +
 8002912:	4413      	add	r3, r2
 8002914:	b2da      	uxtb	r2, r3
		((IGNITE_DEAD_SW.port->IDR & IGNITE_DEADMAN_SW) << 1) +
 8002916:	4b7f      	ldr	r3, [pc, #508]	@ (8002b14 <main+0x1514>)
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	691b      	ldr	r3, [r3, #16]
 800291c:	b2db      	uxtb	r3, r3
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	b2db      	uxtb	r3, r3
 8002922:	f003 0320 	and.w	r3, r3, #32
 8002926:	b2db      	uxtb	r3, r3
		((O2_DEAD_SW.port->IDR & O2_DEADMAN_SW) << 2) + //to trigger -> high to
 8002928:	4413      	add	r3, r2
 800292a:	b2da      	uxtb	r2, r3
		state_local =
 800292c:	4b7a      	ldr	r3, [pc, #488]	@ (8002b18 <main+0x1518>)
 800292e:	701a      	strb	r2, [r3, #0]

		//Move to local control output setting state
		switch_case_state = 0x0F;
 8002930:	4b7a      	ldr	r3, [pc, #488]	@ (8002b1c <main+0x151c>)
 8002932:	220f      	movs	r2, #15
 8002934:	701a      	strb	r2, [r3, #0]
		break;
 8002936:	f000 be2d 	b.w	8003594 <main+0x1f94>
//*******************************REMOTE ACCESS - TIMER UPDATES*************************************************************
//								Enable Interrupts
	case 3:

		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 800293a:	4b79      	ldr	r3, [pc, #484]	@ (8002b20 <main+0x1520>)
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d002      	beq.n	8002948 <main+0x1348>
 8002942:	f001 f871 	bl	8003a28 <RX_Receive>
 8002946:	e000      	b.n	800294a <main+0x134a>
 8002948:	bf00      	nop

		//Enable interrupts for LoRa
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 800294a:	2017      	movs	r0, #23
 800294c:	f7fe fdea 	bl	8001524 <__NVIC_EnableIRQ>
		NVIC_SetPriority(EXTI9_5_IRQn,9);
 8002950:	2109      	movs	r1, #9
 8002952:	2017      	movs	r0, #23
 8002954:	f7fe fe28 	bl	80015a8 <__NVIC_SetPriority>
		//NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
		//NVIC_SetPriority(TIM1_UP_TIM10_IRQn,10);

		//Move to remote access output setting state
		switch_case_state = 4;
 8002958:	4b70      	ldr	r3, [pc, #448]	@ (8002b1c <main+0x151c>)
 800295a:	2204      	movs	r2, #4
 800295c:	701a      	strb	r2, [r3, #0]
		 * B2: Ignition Selected
		 * B1: Gas Filled selected
		 * B0: System Activated
		 */

		break;
 800295e:	f000 be19 	b.w	8003594 <main+0x1f94>
//**************************REMOTE ACCESS - OUTPUT ACTUATION*************************************************************
//							Actuates outputs depended on state flags within last received LoRa packet
	case 4:

		LED_1.port -> ODR &= ~LED_1_PWR;
 8002962:	4b70      	ldr	r3, [pc, #448]	@ (8002b24 <main+0x1524>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	695a      	ldr	r2, [r3, #20]
 8002968:	4b6e      	ldr	r3, [pc, #440]	@ (8002b24 <main+0x1524>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002970:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR &= ~LED_2_PWR;
 8002972:	4b6d      	ldr	r3, [pc, #436]	@ (8002b28 <main+0x1528>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	695a      	ldr	r2, [r3, #20]
 8002978:	4b6b      	ldr	r3, [pc, #428]	@ (8002b28 <main+0x1528>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002980:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR |= LED_3_PWR;
 8002982:	4b6a      	ldr	r3, [pc, #424]	@ (8002b2c <main+0x152c>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	695a      	ldr	r2, [r3, #20]
 8002988:	4b68      	ldr	r3, [pc, #416]	@ (8002b2c <main+0x152c>)
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002990:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR &= ~LED_4_PWR;
 8002992:	4b67      	ldr	r3, [pc, #412]	@ (8002b30 <main+0x1530>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	695a      	ldr	r2, [r3, #20]
 8002998:	4b65      	ldr	r3, [pc, #404]	@ (8002b30 <main+0x1530>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80029a0:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 80029a2:	4b64      	ldr	r3, [pc, #400]	@ (8002b34 <main+0x1534>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	695a      	ldr	r2, [r3, #20]
 80029a8:	4b62      	ldr	r3, [pc, #392]	@ (8002b34 <main+0x1534>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029b0:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR &= ~LED_6_PWR;
 80029b2:	4b61      	ldr	r3, [pc, #388]	@ (8002b38 <main+0x1538>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	695a      	ldr	r2, [r3, #20]
 80029b8:	4b5f      	ldr	r3, [pc, #380]	@ (8002b38 <main+0x1538>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80029c0:	615a      	str	r2, [r3, #20]

		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 80029c2:	4b57      	ldr	r3, [pc, #348]	@ (8002b20 <main+0x1520>)
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d002      	beq.n	80029d0 <main+0x13d0>
 80029ca:	f001 f82d 	bl	8003a28 <RX_Receive>
 80029ce:	e000      	b.n	80029d2 <main+0x13d2>
 80029d0:	bf00      	nop

		//Check if System activated bit was set in last received packet
		if((state & SYSTEM_ACTIVATED) != SYSTEM_ACTIVATED)
 80029d2:	4b5a      	ldr	r3, [pc, #360]	@ (8002b3c <main+0x153c>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d104      	bne.n	80029e8 <main+0x13e8>
		{
			//If system is not active, should go straight to PURGE state
			switch_case_state = 10;
 80029de:	4b4f      	ldr	r3, [pc, #316]	@ (8002b1c <main+0x151c>)
 80029e0:	220a      	movs	r2, #10
 80029e2:	701a      	strb	r2, [r3, #0]
			break;
 80029e4:	f000 bdd6 	b.w	8003594 <main+0x1f94>
		//	CH1_ARM.port->ODR |= (CH1_Arm);
		//	CH1_OP.port->ODR |= (CH1_Operate);
		//}

		//Check if manual purge bit was set in last received packet
		else if( ((state & MANUAL_PURGE) == MANUAL_PURGE) && ((state & GAS_FILLED_SELECTED) == GAS_FILLED_SELECTED) )
 80029e8:	4b54      	ldr	r3, [pc, #336]	@ (8002b3c <main+0x153c>)
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	b25b      	sxtb	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	da0a      	bge.n	8002a08 <main+0x1408>
 80029f2:	4b52      	ldr	r3, [pc, #328]	@ (8002b3c <main+0x153c>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d004      	beq.n	8002a08 <main+0x1408>
		{
			//If manual purge was set, should go straight to PURGE state
			switch_case_state = 10;
 80029fe:	4b47      	ldr	r3, [pc, #284]	@ (8002b1c <main+0x151c>)
 8002a00:	220a      	movs	r2, #10
 8002a02:	701a      	strb	r2, [r3, #0]
			break;
 8002a04:	f000 bdc6 	b.w	8003594 <main+0x1f94>
		}
// ------------------- Pass this point, the system is active, and manual purge has not been selected! -------------------

		//If neither Gas or Ignition selected, go to neutral state
		else if( ((state & GAS_FILLED_SELECTED) == 0) && ((state & IGNITION_SELECTED) == 0) ) //0 to indicate neither are selected
 8002a08:	4b4c      	ldr	r3, [pc, #304]	@ (8002b3c <main+0x153c>)
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d10a      	bne.n	8002a2a <main+0x142a>
 8002a14:	4b49      	ldr	r3, [pc, #292]	@ (8002b3c <main+0x153c>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d104      	bne.n	8002a2a <main+0x142a>
		{
			switch_case_state = 9; //go into neutral state!
 8002a20:	4b3e      	ldr	r3, [pc, #248]	@ (8002b1c <main+0x151c>)
 8002a22:	2209      	movs	r2, #9
 8002a24:	701a      	strb	r2, [r3, #0]
			break;
 8002a26:	f000 bdb5 	b.w	8003594 <main+0x1f94>
		}

		//If Ignition is selected
		else if ( ((state & IGNITION_SELECTED) == IGNITION_SELECTED) && ((state & GAS_FILLED_SELECTED) != GAS_FILLED_SELECTED))
 8002a2a:	4b44      	ldr	r3, [pc, #272]	@ (8002b3c <main+0x153c>)
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	f003 0304 	and.w	r3, r3, #4
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d038      	beq.n	8002aa8 <main+0x14a8>
 8002a36:	4b41      	ldr	r3, [pc, #260]	@ (8002b3c <main+0x153c>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d132      	bne.n	8002aa8 <main+0x14a8>
		{
			//Ensure N2O Solenoid is closed, and turn off LED
			CH3_ARM.port->ODR &= ~(CH3_Arm);
 8002a42:	4b3f      	ldr	r3, [pc, #252]	@ (8002b40 <main+0x1540>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	695a      	ldr	r2, [r3, #20]
 8002a48:	4b3d      	ldr	r3, [pc, #244]	@ (8002b40 <main+0x1540>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002a50:	615a      	str	r2, [r3, #20]
			CH3_OP.port->ODR &= ~(CH3_Operate);
 8002a52:	4b3c      	ldr	r3, [pc, #240]	@ (8002b44 <main+0x1544>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	695a      	ldr	r2, [r3, #20]
 8002a58:	4b3a      	ldr	r3, [pc, #232]	@ (8002b44 <main+0x1544>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a60:	615a      	str	r2, [r3, #20]
			led_n2o.port->ODR &= ~(N2O_LED);
 8002a62:	4b39      	ldr	r3, [pc, #228]	@ (8002b48 <main+0x1548>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	695a      	ldr	r2, [r3, #20]
 8002a68:	4b37      	ldr	r3, [pc, #220]	@ (8002b48 <main+0x1548>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f022 0220 	bic.w	r2, r2, #32
 8002a70:	615a      	str	r2, [r3, #20]


			//If Ignition FIRE bit is set, time to light this puppy
			if((state & IGNITION_FIRE) == IGNITION_FIRE)
 8002a72:	4b32      	ldr	r3, [pc, #200]	@ (8002b3c <main+0x153c>)
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	f003 0308 	and.w	r3, r3, #8
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d004      	beq.n	8002a88 <main+0x1488>
			{
				switch_case_state = 0x80;
 8002a7e:	4b27      	ldr	r3, [pc, #156]	@ (8002b1c <main+0x151c>)
 8002a80:	2280      	movs	r2, #128	@ 0x80
 8002a82:	701a      	strb	r2, [r3, #0]
				break;
 8002a84:	f000 bd86 	b.w	8003594 <main+0x1f94>
			}
			//If O2 Fill bit is set, enable the O2 Solenoids
			else if((state & O2_FILL_ACTIVATE) == O2_FILL_ACTIVATE){
 8002a88:	4b2c      	ldr	r3, [pc, #176]	@ (8002b3c <main+0x153c>)
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d004      	beq.n	8002a9e <main+0x149e>
				switch_case_state = 8;
 8002a94:	4b21      	ldr	r3, [pc, #132]	@ (8002b1c <main+0x151c>)
 8002a96:	2208      	movs	r2, #8
 8002a98:	701a      	strb	r2, [r3, #0]
				break;
 8002a9a:	f000 bd7b 	b.w	8003594 <main+0x1f94>
			}
			//Otherwise go to neutral
			else{
				switch_case_state = 9;
 8002a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8002b1c <main+0x151c>)
 8002aa0:	2209      	movs	r2, #9
 8002aa2:	701a      	strb	r2, [r3, #0]
				break;
 8002aa4:	f000 bd76 	b.w	8003594 <main+0x1f94>
			}
		}

// ------------------- Pass this point, ignite is NOT selected, and gas fill state has been selected -------------------

		else if ( ((state & IGNITION_SELECTED) != IGNITION_SELECTED) && ((state & GAS_FILLED_SELECTED) == GAS_FILLED_SELECTED))
 8002aa8:	4b24      	ldr	r3, [pc, #144]	@ (8002b3c <main+0x153c>)
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d14b      	bne.n	8002b4c <main+0x154c>
 8002ab4:	4b21      	ldr	r3, [pc, #132]	@ (8002b3c <main+0x153c>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	f003 0302 	and.w	r3, r3, #2
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d045      	beq.n	8002b4c <main+0x154c>
		{
//N2O and PURGE have not been selected, go to neutral state
			if((state & SWITCH_SELECTOR) == SWITCH_SELECTOR)
 8002ac0:	4b1e      	ldr	r3, [pc, #120]	@ (8002b3c <main+0x153c>)
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	f003 0320 	and.w	r3, r3, #32
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d004      	beq.n	8002ad6 <main+0x14d6>
			{
				switch_case_state = 9;
 8002acc:	4b13      	ldr	r3, [pc, #76]	@ (8002b1c <main+0x151c>)
 8002ace:	2209      	movs	r2, #9
 8002ad0:	701a      	strb	r2, [r3, #0]
				break;
 8002ad2:	f000 bd5f 	b.w	8003594 <main+0x1f94>
			}
//N20 Fill is selected, move to N2O actuation state
			else if( (state & N2O_FILL_ACTIVATE) == N2O_FILL_ACTIVATE)
 8002ad6:	4b19      	ldr	r3, [pc, #100]	@ (8002b3c <main+0x153c>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	f003 0310 	and.w	r3, r3, #16
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d004      	beq.n	8002aec <main+0x14ec>
			{
				switch_case_state = 7;
 8002ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8002b1c <main+0x151c>)
 8002ae4:	2207      	movs	r2, #7
 8002ae6:	701a      	strb	r2, [r3, #0]
				break;
 8002ae8:	f000 bd54 	b.w	8003594 <main+0x1f94>
			}
//If neither are selected, some error... Go to neutral state for safety, and set error flag
			else
			{
				//get error flag in here as well!
				switch_case_state = 9; //Something has gone wrong and weird - go to neutral state and stop gas flow
 8002aec:	4b0b      	ldr	r3, [pc, #44]	@ (8002b1c <main+0x151c>)
 8002aee:	2209      	movs	r2, #9
 8002af0:	701a      	strb	r2, [r3, #0]
				break;
 8002af2:	f000 bd4f 	b.w	8003594 <main+0x1f94>
 8002af6:	bf00      	nop
 8002af8:	20000438 	.word	0x20000438
 8002afc:	20000450 	.word	0x20000450
 8002b00:	20000468 	.word	0x20000468
 8002b04:	20000480 	.word	0x20000480
 8002b08:	20000408 	.word	0x20000408
 8002b0c:	20000498 	.word	0x20000498
 8002b10:	200004b0 	.word	0x200004b0
 8002b14:	200004c8 	.word	0x200004c8
 8002b18:	200000c2 	.word	0x200000c2
 8002b1c:	200000c0 	.word	0x200000c0
 8002b20:	200000ca 	.word	0x200000ca
 8002b24:	20000378 	.word	0x20000378
 8002b28:	20000390 	.word	0x20000390
 8002b2c:	200003a8 	.word	0x200003a8
 8002b30:	200003c0 	.word	0x200003c0
 8002b34:	200003d8 	.word	0x200003d8
 8002b38:	200003f0 	.word	0x200003f0
 8002b3c:	200000c1 	.word	0x200000c1
 8002b40:	20000210 	.word	0x20000210
 8002b44:	200001f8 	.word	0x200001f8
 8002b48:	20000348 	.word	0x20000348

//*******************************LOCAL ACCESS*************************************************************
	case 0x0F:


		LED_1.port -> ODR |= LED_1_PWR;
 8002b4c:	4b94      	ldr	r3, [pc, #592]	@ (8002da0 <main+0x17a0>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	695a      	ldr	r2, [r3, #20]
 8002b52:	4b93      	ldr	r3, [pc, #588]	@ (8002da0 <main+0x17a0>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002b5a:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR &= ~LED_2_PWR;
 8002b5c:	4b91      	ldr	r3, [pc, #580]	@ (8002da4 <main+0x17a4>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	695a      	ldr	r2, [r3, #20]
 8002b62:	4b90      	ldr	r3, [pc, #576]	@ (8002da4 <main+0x17a4>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b6a:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR &= ~LED_3_PWR;
 8002b6c:	4b8e      	ldr	r3, [pc, #568]	@ (8002da8 <main+0x17a8>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	695a      	ldr	r2, [r3, #20]
 8002b72:	4b8d      	ldr	r3, [pc, #564]	@ (8002da8 <main+0x17a8>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b7a:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR &= ~LED_4_PWR;
 8002b7c:	4b8b      	ldr	r3, [pc, #556]	@ (8002dac <main+0x17ac>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	695a      	ldr	r2, [r3, #20]
 8002b82:	4b8a      	ldr	r3, [pc, #552]	@ (8002dac <main+0x17ac>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002b8a:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 8002b8c:	4b88      	ldr	r3, [pc, #544]	@ (8002db0 <main+0x17b0>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	695a      	ldr	r2, [r3, #20]
 8002b92:	4b87      	ldr	r3, [pc, #540]	@ (8002db0 <main+0x17b0>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b9a:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR |= LED_6_PWR;
 8002b9c:	4b85      	ldr	r3, [pc, #532]	@ (8002db4 <main+0x17b4>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	695a      	ldr	r2, [r3, #20]
 8002ba2:	4b84      	ldr	r3, [pc, #528]	@ (8002db4 <main+0x17b4>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002baa:	615a      	str	r2, [r3, #20]


		if((state_local & ACTIVATE_SW) != ACTIVATE_SW) //if the system is not active
 8002bac:	4b82      	ldr	r3, [pc, #520]	@ (8002db8 <main+0x17b8>)
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d104      	bne.n	8002bc2 <main+0x15c2>
		{
			switch_case_state = 10;
 8002bb8:	4b80      	ldr	r3, [pc, #512]	@ (8002dbc <main+0x17bc>)
 8002bba:	220a      	movs	r2, #10
 8002bbc:	701a      	strb	r2, [r3, #0]
			break;
 8002bbe:	f000 bce9 	b.w	8003594 <main+0x1f94>
		}

//Ignition Key Swtich Selected
		else if((state_local & IGNITION_SW) == IGNITION_SW && //is ignition ISO on
 8002bc2:	4b7d      	ldr	r3, [pc, #500]	@ (8002db8 <main+0x17b8>)
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d074      	beq.n	8002cb8 <main+0x16b8>
				(state_local & N2O_ISO_SW) != N2O_ISO_SW  && //is N2O off
 8002bce:	4b7a      	ldr	r3, [pc, #488]	@ (8002db8 <main+0x17b8>)
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
		else if((state_local & IGNITION_SW) == IGNITION_SW && //is ignition ISO on
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d16e      	bne.n	8002cb8 <main+0x16b8>
				(state_local & O2_ISO_SW) != O2_ISO_SW && 	//is O2 ISO off
 8002bda:	4b77      	ldr	r3, [pc, #476]	@ (8002db8 <main+0x17b8>)
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
				(state_local & N2O_ISO_SW) != N2O_ISO_SW  && //is N2O off
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d168      	bne.n	8002cb8 <main+0x16b8>
				(state_local & N2O_DEADMAN_SW) != N2O_DEADMAN_SW &&  //is N2O 'deadman' off
 8002be6:	4b74      	ldr	r3, [pc, #464]	@ (8002db8 <main+0x17b8>)
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	f003 0301 	and.w	r3, r3, #1
				(state_local & O2_ISO_SW) != O2_ISO_SW && 	//is O2 ISO off
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d162      	bne.n	8002cb8 <main+0x16b8>
				(state_local & O2_DEADMAN_SW) != O2_DEADMAN_SW) //is O2 deadman off
 8002bf2:	4b71      	ldr	r3, [pc, #452]	@ (8002db8 <main+0x17b8>)
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	f003 0320 	and.w	r3, r3, #32
				(state_local & N2O_DEADMAN_SW) != N2O_DEADMAN_SW &&  //is N2O 'deadman' off
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d15c      	bne.n	8002cb8 <main+0x16b8>
		{

			//Adding 'dump' flag to detect the change in interrupt state in key areas!
			//periodic 'dump' flag checks are needed along certain areas as to ensure state is checked regardless
			if(dump_flag == 1){switch_case_state = 10; dump_flag = 0; break;}
 8002bfe:	4b70      	ldr	r3, [pc, #448]	@ (8002dc0 <main+0x17c0>)
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d107      	bne.n	8002c16 <main+0x1616>
 8002c06:	4b6d      	ldr	r3, [pc, #436]	@ (8002dbc <main+0x17bc>)
 8002c08:	220a      	movs	r2, #10
 8002c0a:	701a      	strb	r2, [r3, #0]
 8002c0c:	4b6c      	ldr	r3, [pc, #432]	@ (8002dc0 <main+0x17c0>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	701a      	strb	r2, [r3, #0]
 8002c12:	f000 bcbf 	b.w	8003594 <main+0x1f94>
			else{__asm("NOP");}
 8002c16:	bf00      	nop
			//does nothing when false condition is set - ie when dump button has not been pressed!
			CH3_ARM.port->ODR &= ~(CH3_Arm);
 8002c18:	4b6a      	ldr	r3, [pc, #424]	@ (8002dc4 <main+0x17c4>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	695a      	ldr	r2, [r3, #20]
 8002c1e:	4b69      	ldr	r3, [pc, #420]	@ (8002dc4 <main+0x17c4>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002c26:	615a      	str	r2, [r3, #20]
			CH3_OP.port->ODR &= ~(CH3_Operate);
 8002c28:	4b67      	ldr	r3, [pc, #412]	@ (8002dc8 <main+0x17c8>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	695a      	ldr	r2, [r3, #20]
 8002c2e:	4b66      	ldr	r3, [pc, #408]	@ (8002dc8 <main+0x17c8>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c36:	615a      	str	r2, [r3, #20]
			led_n2o.port->ODR &= ~(N2O_LED);
 8002c38:	4b64      	ldr	r3, [pc, #400]	@ (8002dcc <main+0x17cc>)
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	695a      	ldr	r2, [r3, #20]
 8002c3e:	4b63      	ldr	r3, [pc, #396]	@ (8002dcc <main+0x17cc>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f022 0220 	bic.w	r2, r2, #32
 8002c46:	615a      	str	r2, [r3, #20]
			led_o2.port->ODR &= ~(O2_LED);
 8002c48:	4b61      	ldr	r3, [pc, #388]	@ (8002dd0 <main+0x17d0>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	695a      	ldr	r2, [r3, #20]
 8002c4e:	4b60      	ldr	r3, [pc, #384]	@ (8002dd0 <main+0x17d0>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c56:	615a      	str	r2, [r3, #20]
			CH2_ARM.port->ODR &= ~(CH2_Arm);
 8002c58:	4b5e      	ldr	r3, [pc, #376]	@ (8002dd4 <main+0x17d4>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	695a      	ldr	r2, [r3, #20]
 8002c5e:	4b5d      	ldr	r3, [pc, #372]	@ (8002dd4 <main+0x17d4>)
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002c66:	615a      	str	r2, [r3, #20]
			CH2_OP.port->ODR &= ~(CH2_Operate);
 8002c68:	4b5b      	ldr	r3, [pc, #364]	@ (8002dd8 <main+0x17d8>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	695a      	ldr	r2, [r3, #20]
 8002c6e:	4b5a      	ldr	r3, [pc, #360]	@ (8002dd8 <main+0x17d8>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c76:	615a      	str	r2, [r3, #20]


			Ignition1_ARM.port->ODR |= IGNITION1_ARM;
 8002c78:	4b58      	ldr	r3, [pc, #352]	@ (8002ddc <main+0x17dc>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	695a      	ldr	r2, [r3, #20]
 8002c7e:	4b57      	ldr	r3, [pc, #348]	@ (8002ddc <main+0x17dc>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c86:	615a      	str	r2, [r3, #20]
			Ignition2_ARM.port->ODR |= IGNITION2_ARM;
 8002c88:	4b55      	ldr	r3, [pc, #340]	@ (8002de0 <main+0x17e0>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	695a      	ldr	r2, [r3, #20]
 8002c8e:	4b54      	ldr	r3, [pc, #336]	@ (8002de0 <main+0x17e0>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f042 0208 	orr.w	r2, r2, #8
 8002c96:	615a      	str	r2, [r3, #20]
//Ignition Rotary Switch Selected
			if((state_local & IGNITE_DEADMAN_SW) == IGNITE_DEADMAN_SW) //is IGNITE button pressed!
 8002c98:	4b47      	ldr	r3, [pc, #284]	@ (8002db8 <main+0x17b8>)
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	f003 0310 	and.w	r3, r3, #16
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d004      	beq.n	8002cae <main+0x16ae>
			{
				switch_case_state = 0x80;  //IGNITE state
 8002ca4:	4b45      	ldr	r3, [pc, #276]	@ (8002dbc <main+0x17bc>)
 8002ca6:	2280      	movs	r2, #128	@ 0x80
 8002ca8:	701a      	strb	r2, [r3, #0]
				break;
 8002caa:	f000 bc73 	b.w	8003594 <main+0x1f94>
			}
//Ignition Key Switch but NO Ignition Rotary Switch
			else
			{
				switch_case_state = 9; //neutral state
 8002cae:	4b43      	ldr	r3, [pc, #268]	@ (8002dbc <main+0x17bc>)
 8002cb0:	2209      	movs	r2, #9
 8002cb2:	701a      	strb	r2, [r3, #0]
				break;
 8002cb4:	f000 bc6e 	b.w	8003594 <main+0x1f94>
			}
		}


//Both Keyswitches for N2O and O2 are triggered
		else if((state_local & N2O_ISO_SW) == N2O_ISO_SW &&
 8002cb8:	4b3f      	ldr	r3, [pc, #252]	@ (8002db8 <main+0x17b8>)
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d017      	beq.n	8002cf4 <main+0x16f4>
				(state_local & O2_ISO_SW) == O2_ISO_SW) //error check if both ISO switches are triggered for N20 and O2
 8002cc4:	4b3c      	ldr	r3, [pc, #240]	@ (8002db8 <main+0x17b8>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
		else if((state_local & N2O_ISO_SW) == N2O_ISO_SW &&
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d011      	beq.n	8002cf4 <main+0x16f4>
		{
			if(dump_flag == 1){switch_case_state = 10; dump_flag = 0; break;}
 8002cd0:	4b3b      	ldr	r3, [pc, #236]	@ (8002dc0 <main+0x17c0>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d107      	bne.n	8002ce8 <main+0x16e8>
 8002cd8:	4b38      	ldr	r3, [pc, #224]	@ (8002dbc <main+0x17bc>)
 8002cda:	220a      	movs	r2, #10
 8002cdc:	701a      	strb	r2, [r3, #0]
 8002cde:	4b38      	ldr	r3, [pc, #224]	@ (8002dc0 <main+0x17c0>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	701a      	strb	r2, [r3, #0]
 8002ce4:	f000 bc56 	b.w	8003594 <main+0x1f94>
			else{__asm("NOP");}
 8002ce8:	bf00      	nop

			//if local dump flag has been triggered REGARDLESS of input control state!
			switch_case_state = 10;
 8002cea:	4b34      	ldr	r3, [pc, #208]	@ (8002dbc <main+0x17bc>)
 8002cec:	220a      	movs	r2, #10
 8002cee:	701a      	strb	r2, [r3, #0]
			break;
 8002cf0:	f000 bc50 	b.w	8003594 <main+0x1f94>
		}


//N2O Keyswitch
		else if((state_local & N2O_ISO_SW) == N2O_ISO_SW &&
 8002cf4:	4b30      	ldr	r3, [pc, #192]	@ (8002db8 <main+0x17b8>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d022      	beq.n	8002d46 <main+0x1746>
				(state_local & O2_ISO_SW) != O2_ISO_SW)
 8002d00:	4b2d      	ldr	r3, [pc, #180]	@ (8002db8 <main+0x17b8>)
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
		else if((state_local & N2O_ISO_SW) == N2O_ISO_SW &&
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d11c      	bne.n	8002d46 <main+0x1746>
		{

			if(dump_flag == 1){switch_case_state = 10; dump_flag = 0; break;}
 8002d0c:	4b2c      	ldr	r3, [pc, #176]	@ (8002dc0 <main+0x17c0>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d107      	bne.n	8002d24 <main+0x1724>
 8002d14:	4b29      	ldr	r3, [pc, #164]	@ (8002dbc <main+0x17bc>)
 8002d16:	220a      	movs	r2, #10
 8002d18:	701a      	strb	r2, [r3, #0]
 8002d1a:	4b29      	ldr	r3, [pc, #164]	@ (8002dc0 <main+0x17c0>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	701a      	strb	r2, [r3, #0]
 8002d20:	f000 bc38 	b.w	8003594 <main+0x1f94>
			else{__asm("NOP");}
 8002d24:	bf00      	nop

//N2O Rotary Switch
			if((state_local& N2O_DEADMAN_SW) == N2O_DEADMAN_SW)
 8002d26:	4b24      	ldr	r3, [pc, #144]	@ (8002db8 <main+0x17b8>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d004      	beq.n	8002d3c <main+0x173c>
			{
				switch_case_state = 7; // N2O Fill State
 8002d32:	4b22      	ldr	r3, [pc, #136]	@ (8002dbc <main+0x17bc>)
 8002d34:	2207      	movs	r2, #7
 8002d36:	701a      	strb	r2, [r3, #0]
				break;
 8002d38:	f000 bc2c 	b.w	8003594 <main+0x1f94>
			}
//N2O Keyswitch but NO N2O Rotary Switch
			else
			{
				switch_case_state = 9; //neutral state
 8002d3c:	4b1f      	ldr	r3, [pc, #124]	@ (8002dbc <main+0x17bc>)
 8002d3e:	2209      	movs	r2, #9
 8002d40:	701a      	strb	r2, [r3, #0]
				break;
 8002d42:	f000 bc27 	b.w	8003594 <main+0x1f94>
			}
		}


//O2 Keyswitch
		else if((state_local & O2_ISO_SW) == O2_ISO_SW &&
 8002d46:	4b1c      	ldr	r3, [pc, #112]	@ (8002db8 <main+0x17b8>)
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d021      	beq.n	8002d96 <main+0x1796>
				(state_local & N2O_ISO_SW) != N2O_ISO_SW)
 8002d52:	4b19      	ldr	r3, [pc, #100]	@ (8002db8 <main+0x17b8>)
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
		else if((state_local & O2_ISO_SW) == O2_ISO_SW &&
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d11b      	bne.n	8002d96 <main+0x1796>
		{

			if(dump_flag == 1){switch_case_state = 10; dump_flag = 0; break;}
 8002d5e:	4b18      	ldr	r3, [pc, #96]	@ (8002dc0 <main+0x17c0>)
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d107      	bne.n	8002d76 <main+0x1776>
 8002d66:	4b15      	ldr	r3, [pc, #84]	@ (8002dbc <main+0x17bc>)
 8002d68:	220a      	movs	r2, #10
 8002d6a:	701a      	strb	r2, [r3, #0]
 8002d6c:	4b14      	ldr	r3, [pc, #80]	@ (8002dc0 <main+0x17c0>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	701a      	strb	r2, [r3, #0]
 8002d72:	f000 bc0f 	b.w	8003594 <main+0x1f94>
			else{__asm("NOP");}
 8002d76:	bf00      	nop

//O2 Rotary Switch
			if((state_local & O2_DEADMAN_SW) == O2_DEADMAN_SW)
 8002d78:	4b0f      	ldr	r3, [pc, #60]	@ (8002db8 <main+0x17b8>)
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	f003 0320 	and.w	r3, r3, #32
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d004      	beq.n	8002d8e <main+0x178e>
			{
				switch_case_state = 8;
 8002d84:	4b0d      	ldr	r3, [pc, #52]	@ (8002dbc <main+0x17bc>)
 8002d86:	2208      	movs	r2, #8
 8002d88:	701a      	strb	r2, [r3, #0]
				break;
 8002d8a:	f000 bc03 	b.w	8003594 <main+0x1f94>
			}
//O2 Keyswitch but NO O2 Rotary Switch
			else
			{
				switch_case_state = 9; //neutral state
 8002d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002dbc <main+0x17bc>)
 8002d90:	2209      	movs	r2, #9
 8002d92:	701a      	strb	r2, [r3, #0]
				break;
 8002d94:	e3fe      	b.n	8003594 <main+0x1f94>
		}

//If power is ON but other bits are off
		else
		{
			switch_case_state = 9; // Neutral state
 8002d96:	4b09      	ldr	r3, [pc, #36]	@ (8002dbc <main+0x17bc>)
 8002d98:	2209      	movs	r2, #9
 8002d9a:	701a      	strb	r2, [r3, #0]
			break;
 8002d9c:	e3fa      	b.n	8003594 <main+0x1f94>
 8002d9e:	bf00      	nop
 8002da0:	20000378 	.word	0x20000378
 8002da4:	20000390 	.word	0x20000390
 8002da8:	200003a8 	.word	0x200003a8
 8002dac:	200003c0 	.word	0x200003c0
 8002db0:	200003d8 	.word	0x200003d8
 8002db4:	200003f0 	.word	0x200003f0
 8002db8:	200000c2 	.word	0x200000c2
 8002dbc:	200000c0 	.word	0x200000c0
 8002dc0:	200000c7 	.word	0x200000c7
 8002dc4:	20000210 	.word	0x20000210
 8002dc8:	200001f8 	.word	0x200001f8
 8002dcc:	20000348 	.word	0x20000348
 8002dd0:	20000360 	.word	0x20000360
 8002dd4:	200001c8 	.word	0x200001c8
 8002dd8:	200001b0 	.word	0x200001b0
 8002ddc:	20000288 	.word	0x20000288
 8002de0:	200002b8 	.word	0x200002b8

//**************************N2O FILL *************************************************************
	case 7:

		//Set SMD LEDs
		LED_1.port -> ODR &= ~LED_1_PWR;
 8002de4:	4b53      	ldr	r3, [pc, #332]	@ (8002f34 <main+0x1934>)
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	695a      	ldr	r2, [r3, #20]
 8002dea:	4b52      	ldr	r3, [pc, #328]	@ (8002f34 <main+0x1934>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002df2:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR &= ~LED_2_PWR;
 8002df4:	4b50      	ldr	r3, [pc, #320]	@ (8002f38 <main+0x1938>)
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	695a      	ldr	r2, [r3, #20]
 8002dfa:	4b4f      	ldr	r3, [pc, #316]	@ (8002f38 <main+0x1938>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e02:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR &= ~LED_3_PWR;
 8002e04:	4b4d      	ldr	r3, [pc, #308]	@ (8002f3c <main+0x193c>)
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	695a      	ldr	r2, [r3, #20]
 8002e0a:	4b4c      	ldr	r3, [pc, #304]	@ (8002f3c <main+0x193c>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e12:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR |= LED_4_PWR;
 8002e14:	4b4a      	ldr	r3, [pc, #296]	@ (8002f40 <main+0x1940>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	695a      	ldr	r2, [r3, #20]
 8002e1a:	4b49      	ldr	r3, [pc, #292]	@ (8002f40 <main+0x1940>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e22:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 8002e24:	4b47      	ldr	r3, [pc, #284]	@ (8002f44 <main+0x1944>)
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	695a      	ldr	r2, [r3, #20]
 8002e2a:	4b46      	ldr	r3, [pc, #280]	@ (8002f44 <main+0x1944>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e32:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR &= ~LED_6_PWR;
 8002e34:	4b44      	ldr	r3, [pc, #272]	@ (8002f48 <main+0x1948>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	695a      	ldr	r2, [r3, #20]
 8002e3a:	4b43      	ldr	r3, [pc, #268]	@ (8002f48 <main+0x1948>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e42:	615a      	str	r2, [r3, #20]

		//Clear Error
		error = 0x00 << 14;
 8002e44:	4b41      	ldr	r3, [pc, #260]	@ (8002f4c <main+0x194c>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	801a      	strh	r2, [r3, #0]

		//Ensure Purge is not purging
		CH1_ARM.port->ODR |= (CH1_Arm);
 8002e4a:	4b41      	ldr	r3, [pc, #260]	@ (8002f50 <main+0x1950>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	695a      	ldr	r2, [r3, #20]
 8002e50:	4b3f      	ldr	r3, [pc, #252]	@ (8002f50 <main+0x1950>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e58:	615a      	str	r2, [r3, #20]
		CH1_OP.port->ODR |= (CH1_Operate);
 8002e5a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f54 <main+0x1954>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	695a      	ldr	r2, [r3, #20]
 8002e60:	4b3c      	ldr	r3, [pc, #240]	@ (8002f54 <main+0x1954>)
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e68:	615a      	str	r2, [r3, #20]

		//Ensure O2 Fill is not filling
		led_o2.port->ODR &= ~(O2_LED);
 8002e6a:	4b3b      	ldr	r3, [pc, #236]	@ (8002f58 <main+0x1958>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	695a      	ldr	r2, [r3, #20]
 8002e70:	4b39      	ldr	r3, [pc, #228]	@ (8002f58 <main+0x1958>)
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e78:	615a      	str	r2, [r3, #20]
		CH2_ARM.port->ODR &= ~(CH2_Arm);
 8002e7a:	4b38      	ldr	r3, [pc, #224]	@ (8002f5c <main+0x195c>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	695a      	ldr	r2, [r3, #20]
 8002e80:	4b36      	ldr	r3, [pc, #216]	@ (8002f5c <main+0x195c>)
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e88:	615a      	str	r2, [r3, #20]
		CH2_OP.port->ODR &= ~(CH2_Operate);
 8002e8a:	4b35      	ldr	r3, [pc, #212]	@ (8002f60 <main+0x1960>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	695a      	ldr	r2, [r3, #20]
 8002e90:	4b33      	ldr	r3, [pc, #204]	@ (8002f60 <main+0x1960>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e98:	615a      	str	r2, [r3, #20]

		//Ensure igntion is not igniting
		Ignition1_ARM.port->ODR |= (IGNITION2_ARM);
 8002e9a:	4b32      	ldr	r3, [pc, #200]	@ (8002f64 <main+0x1964>)
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	695a      	ldr	r2, [r3, #20]
 8002ea0:	4b30      	ldr	r3, [pc, #192]	@ (8002f64 <main+0x1964>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f042 0208 	orr.w	r2, r2, #8
 8002ea8:	615a      	str	r2, [r3, #20]
		Ignition1_OP.port->ODR |= (IGNITION2_OP);
 8002eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8002f68 <main+0x1968>)
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	695a      	ldr	r2, [r3, #20]
 8002eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8002f68 <main+0x1968>)
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f042 0204 	orr.w	r2, r2, #4
 8002eb8:	615a      	str	r2, [r3, #20]

		Ignition2_ARM.port->ODR |= (IGNITION2_ARM);
 8002eba:	4b2c      	ldr	r3, [pc, #176]	@ (8002f6c <main+0x196c>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	695a      	ldr	r2, [r3, #20]
 8002ec0:	4b2a      	ldr	r3, [pc, #168]	@ (8002f6c <main+0x196c>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f042 0208 	orr.w	r2, r2, #8
 8002ec8:	615a      	str	r2, [r3, #20]
		Ignition2_OP.port->ODR |= (IGNITION2_OP);
 8002eca:	4b29      	ldr	r3, [pc, #164]	@ (8002f70 <main+0x1970>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	695a      	ldr	r2, [r3, #20]
 8002ed0:	4b27      	ldr	r3, [pc, #156]	@ (8002f70 <main+0x1970>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f042 0204 	orr.w	r2, r2, #4
 8002ed8:	615a      	str	r2, [r3, #20]

		CH4_ARM.port->ODR &= ~(CH4_Arm);
 8002eda:	4b26      	ldr	r3, [pc, #152]	@ (8002f74 <main+0x1974>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	695a      	ldr	r2, [r3, #20]
 8002ee0:	4b24      	ldr	r3, [pc, #144]	@ (8002f74 <main+0x1974>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ee8:	615a      	str	r2, [r3, #20]
		CH4_OP.port->ODR &= ~(CH4_Operate);
 8002eea:	4b23      	ldr	r3, [pc, #140]	@ (8002f78 <main+0x1978>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	695a      	ldr	r2, [r3, #20]
 8002ef0:	4b21      	ldr	r3, [pc, #132]	@ (8002f78 <main+0x1978>)
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ef8:	615a      	str	r2, [r3, #20]

		//Enable N2O Fill
		led_n2o.port->ODR|=N2O_LED;
 8002efa:	4b20      	ldr	r3, [pc, #128]	@ (8002f7c <main+0x197c>)
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	695a      	ldr	r2, [r3, #20]
 8002f00:	4b1e      	ldr	r3, [pc, #120]	@ (8002f7c <main+0x197c>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f042 0220 	orr.w	r2, r2, #32
 8002f08:	615a      	str	r2, [r3, #20]
		CH3_ARM.port->ODR |= CH3_Arm;
 8002f0a:	4b1d      	ldr	r3, [pc, #116]	@ (8002f80 <main+0x1980>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	695a      	ldr	r2, [r3, #20]
 8002f10:	4b1b      	ldr	r3, [pc, #108]	@ (8002f80 <main+0x1980>)
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002f18:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR |= CH3_Operate;
 8002f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002f84 <main+0x1984>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	695a      	ldr	r2, [r3, #20]
 8002f20:	4b18      	ldr	r3, [pc, #96]	@ (8002f84 <main+0x1984>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f28:	615a      	str	r2, [r3, #20]
		switch_case_state = 0;
 8002f2a:	4b17      	ldr	r3, [pc, #92]	@ (8002f88 <main+0x1988>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	701a      	strb	r2, [r3, #0]
		break;
 8002f30:	e330      	b.n	8003594 <main+0x1f94>
 8002f32:	bf00      	nop
 8002f34:	20000378 	.word	0x20000378
 8002f38:	20000390 	.word	0x20000390
 8002f3c:	200003a8 	.word	0x200003a8
 8002f40:	200003c0 	.word	0x200003c0
 8002f44:	200003d8 	.word	0x200003d8
 8002f48:	200003f0 	.word	0x200003f0
 8002f4c:	200000c4 	.word	0x200000c4
 8002f50:	20000180 	.word	0x20000180
 8002f54:	20000168 	.word	0x20000168
 8002f58:	20000360 	.word	0x20000360
 8002f5c:	200001c8 	.word	0x200001c8
 8002f60:	200001b0 	.word	0x200001b0
 8002f64:	20000288 	.word	0x20000288
 8002f68:	200002a0 	.word	0x200002a0
 8002f6c:	200002b8 	.word	0x200002b8
 8002f70:	200002d0 	.word	0x200002d0
 8002f74:	20000258 	.word	0x20000258
 8002f78:	20000240 	.word	0x20000240
 8002f7c:	20000348 	.word	0x20000348
 8002f80:	20000210 	.word	0x20000210
 8002f84:	200001f8 	.word	0x200001f8
 8002f88:	200000c0 	.word	0x200000c0

//**************************O2 FILL*************************************************************
	case 8:

		//Set SMD LEDs
		LED_1.port -> ODR &= ~LED_1_PWR;
 8002f8c:	4b53      	ldr	r3, [pc, #332]	@ (80030dc <main+0x1adc>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	695a      	ldr	r2, [r3, #20]
 8002f92:	4b52      	ldr	r3, [pc, #328]	@ (80030dc <main+0x1adc>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f9a:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR &= ~LED_2_PWR;
 8002f9c:	4b50      	ldr	r3, [pc, #320]	@ (80030e0 <main+0x1ae0>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	695a      	ldr	r2, [r3, #20]
 8002fa2:	4b4f      	ldr	r3, [pc, #316]	@ (80030e0 <main+0x1ae0>)
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002faa:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR &= ~LED_3_PWR;
 8002fac:	4b4d      	ldr	r3, [pc, #308]	@ (80030e4 <main+0x1ae4>)
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	695a      	ldr	r2, [r3, #20]
 8002fb2:	4b4c      	ldr	r3, [pc, #304]	@ (80030e4 <main+0x1ae4>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fba:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR &= ~LED_4_PWR;
 8002fbc:	4b4a      	ldr	r3, [pc, #296]	@ (80030e8 <main+0x1ae8>)
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	695a      	ldr	r2, [r3, #20]
 8002fc2:	4b49      	ldr	r3, [pc, #292]	@ (80030e8 <main+0x1ae8>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002fca:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 8002fcc:	4b47      	ldr	r3, [pc, #284]	@ (80030ec <main+0x1aec>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	695a      	ldr	r2, [r3, #20]
 8002fd2:	4b46      	ldr	r3, [pc, #280]	@ (80030ec <main+0x1aec>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fda:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR |= LED_6_PWR;
 8002fdc:	4b44      	ldr	r3, [pc, #272]	@ (80030f0 <main+0x1af0>)
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	695a      	ldr	r2, [r3, #20]
 8002fe2:	4b43      	ldr	r3, [pc, #268]	@ (80030f0 <main+0x1af0>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fea:	615a      	str	r2, [r3, #20]

		//Clear Error
		error = 0x00 << 13;
 8002fec:	4b41      	ldr	r3, [pc, #260]	@ (80030f4 <main+0x1af4>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	801a      	strh	r2, [r3, #0]

		//Ensure Ignition is not igniting
		Ignition1_ARM.port->ODR |= (IGNITION2_ARM);
 8002ff2:	4b41      	ldr	r3, [pc, #260]	@ (80030f8 <main+0x1af8>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	695a      	ldr	r2, [r3, #20]
 8002ff8:	4b3f      	ldr	r3, [pc, #252]	@ (80030f8 <main+0x1af8>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f042 0208 	orr.w	r2, r2, #8
 8003000:	615a      	str	r2, [r3, #20]
		Ignition1_OP.port->ODR |= (IGNITION2_OP);
 8003002:	4b3e      	ldr	r3, [pc, #248]	@ (80030fc <main+0x1afc>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	695a      	ldr	r2, [r3, #20]
 8003008:	4b3c      	ldr	r3, [pc, #240]	@ (80030fc <main+0x1afc>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f042 0204 	orr.w	r2, r2, #4
 8003010:	615a      	str	r2, [r3, #20]

		Ignition2_ARM.port->ODR |= (IGNITION2_ARM);
 8003012:	4b3b      	ldr	r3, [pc, #236]	@ (8003100 <main+0x1b00>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	695a      	ldr	r2, [r3, #20]
 8003018:	4b39      	ldr	r3, [pc, #228]	@ (8003100 <main+0x1b00>)
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f042 0208 	orr.w	r2, r2, #8
 8003020:	615a      	str	r2, [r3, #20]
		Ignition2_OP.port->ODR |= (IGNITION2_OP);
 8003022:	4b38      	ldr	r3, [pc, #224]	@ (8003104 <main+0x1b04>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	695a      	ldr	r2, [r3, #20]
 8003028:	4b36      	ldr	r3, [pc, #216]	@ (8003104 <main+0x1b04>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f042 0204 	orr.w	r2, r2, #4
 8003030:	615a      	str	r2, [r3, #20]

		CH4_ARM.port->ODR &= ~(CH4_Arm);
 8003032:	4b35      	ldr	r3, [pc, #212]	@ (8003108 <main+0x1b08>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	695a      	ldr	r2, [r3, #20]
 8003038:	4b33      	ldr	r3, [pc, #204]	@ (8003108 <main+0x1b08>)
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003040:	615a      	str	r2, [r3, #20]
		CH4_OP.port->ODR &= ~(CH4_Operate);
 8003042:	4b32      	ldr	r3, [pc, #200]	@ (800310c <main+0x1b0c>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	695a      	ldr	r2, [r3, #20]
 8003048:	4b30      	ldr	r3, [pc, #192]	@ (800310c <main+0x1b0c>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003050:	615a      	str	r2, [r3, #20]

		//Ensure Purge is not purging
		CH1_ARM.port->ODR |= (CH1_Arm);
 8003052:	4b2f      	ldr	r3, [pc, #188]	@ (8003110 <main+0x1b10>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	695a      	ldr	r2, [r3, #20]
 8003058:	4b2d      	ldr	r3, [pc, #180]	@ (8003110 <main+0x1b10>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003060:	615a      	str	r2, [r3, #20]
		CH1_OP.port->ODR |= (CH1_Operate);
 8003062:	4b2c      	ldr	r3, [pc, #176]	@ (8003114 <main+0x1b14>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	695a      	ldr	r2, [r3, #20]
 8003068:	4b2a      	ldr	r3, [pc, #168]	@ (8003114 <main+0x1b14>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003070:	615a      	str	r2, [r3, #20]

		//Ensure N2O Fill is not filling
		led_n2o.port->ODR &= ~(N2O_LED);
 8003072:	4b29      	ldr	r3, [pc, #164]	@ (8003118 <main+0x1b18>)
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	695a      	ldr	r2, [r3, #20]
 8003078:	4b27      	ldr	r3, [pc, #156]	@ (8003118 <main+0x1b18>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f022 0220 	bic.w	r2, r2, #32
 8003080:	615a      	str	r2, [r3, #20]
		CH3_ARM.port->ODR &= ~(CH3_Arm);
 8003082:	4b26      	ldr	r3, [pc, #152]	@ (800311c <main+0x1b1c>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	695a      	ldr	r2, [r3, #20]
 8003088:	4b24      	ldr	r3, [pc, #144]	@ (800311c <main+0x1b1c>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003090:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR &= ~(CH3_Operate);
 8003092:	4b23      	ldr	r3, [pc, #140]	@ (8003120 <main+0x1b20>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	695a      	ldr	r2, [r3, #20]
 8003098:	4b21      	ldr	r3, [pc, #132]	@ (8003120 <main+0x1b20>)
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030a0:	615a      	str	r2, [r3, #20]

		//Enable O2 to flow
		led_o2.port->ODR|=O2_LED;
 80030a2:	4b20      	ldr	r3, [pc, #128]	@ (8003124 <main+0x1b24>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	695a      	ldr	r2, [r3, #20]
 80030a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003124 <main+0x1b24>)
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80030b0:	615a      	str	r2, [r3, #20]
		CH2_ARM.port->ODR |= CH2_Arm;
 80030b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003128 <main+0x1b28>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	695a      	ldr	r2, [r3, #20]
 80030b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003128 <main+0x1b28>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80030c0:	615a      	str	r2, [r3, #20]
		CH2_OP.port->ODR |= CH2_Operate;
 80030c2:	4b1a      	ldr	r3, [pc, #104]	@ (800312c <main+0x1b2c>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	695a      	ldr	r2, [r3, #20]
 80030c8:	4b18      	ldr	r3, [pc, #96]	@ (800312c <main+0x1b2c>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80030d0:	615a      	str	r2, [r3, #20]


		switch_case_state = 0;
 80030d2:	4b17      	ldr	r3, [pc, #92]	@ (8003130 <main+0x1b30>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	701a      	strb	r2, [r3, #0]
		break;
 80030d8:	e25c      	b.n	8003594 <main+0x1f94>
 80030da:	bf00      	nop
 80030dc:	20000378 	.word	0x20000378
 80030e0:	20000390 	.word	0x20000390
 80030e4:	200003a8 	.word	0x200003a8
 80030e8:	200003c0 	.word	0x200003c0
 80030ec:	200003d8 	.word	0x200003d8
 80030f0:	200003f0 	.word	0x200003f0
 80030f4:	200000c4 	.word	0x200000c4
 80030f8:	20000288 	.word	0x20000288
 80030fc:	200002a0 	.word	0x200002a0
 8003100:	200002b8 	.word	0x200002b8
 8003104:	200002d0 	.word	0x200002d0
 8003108:	20000258 	.word	0x20000258
 800310c:	20000240 	.word	0x20000240
 8003110:	20000180 	.word	0x20000180
 8003114:	20000168 	.word	0x20000168
 8003118:	20000348 	.word	0x20000348
 800311c:	20000210 	.word	0x20000210
 8003120:	200001f8 	.word	0x200001f8
 8003124:	20000360 	.word	0x20000360
 8003128:	200001c8 	.word	0x200001c8
 800312c:	200001b0 	.word	0x200001b0
 8003130:	200000c0 	.word	0x200000c0

//**************************NEUTRAL STATE*************************************************************
	case 9:

		//Set SMD LEDs
		LED_1.port -> ODR |= LED_1_PWR;
 8003134:	4b51      	ldr	r3, [pc, #324]	@ (800327c <main+0x1c7c>)
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	695a      	ldr	r2, [r3, #20]
 800313a:	4b50      	ldr	r3, [pc, #320]	@ (800327c <main+0x1c7c>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003142:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR |= LED_2_PWR;
 8003144:	4b4e      	ldr	r3, [pc, #312]	@ (8003280 <main+0x1c80>)
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	695a      	ldr	r2, [r3, #20]
 800314a:	4b4d      	ldr	r3, [pc, #308]	@ (8003280 <main+0x1c80>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003152:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR |= LED_3_PWR;
 8003154:	4b4b      	ldr	r3, [pc, #300]	@ (8003284 <main+0x1c84>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	695a      	ldr	r2, [r3, #20]
 800315a:	4b4a      	ldr	r3, [pc, #296]	@ (8003284 <main+0x1c84>)
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003162:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR &= ~LED_4_PWR;
 8003164:	4b48      	ldr	r3, [pc, #288]	@ (8003288 <main+0x1c88>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	695a      	ldr	r2, [r3, #20]
 800316a:	4b47      	ldr	r3, [pc, #284]	@ (8003288 <main+0x1c88>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003172:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 8003174:	4b45      	ldr	r3, [pc, #276]	@ (800328c <main+0x1c8c>)
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	695a      	ldr	r2, [r3, #20]
 800317a:	4b44      	ldr	r3, [pc, #272]	@ (800328c <main+0x1c8c>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003182:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR &= ~LED_6_PWR;
 8003184:	4b42      	ldr	r3, [pc, #264]	@ (8003290 <main+0x1c90>)
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	695a      	ldr	r2, [r3, #20]
 800318a:	4b41      	ldr	r3, [pc, #260]	@ (8003290 <main+0x1c90>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003192:	615a      	str	r2, [r3, #20]


		//Turn OFF ignition coil relays
		Ignition1_ARM.port->ODR |= (IGNITION2_ARM);
 8003194:	4b3f      	ldr	r3, [pc, #252]	@ (8003294 <main+0x1c94>)
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	695a      	ldr	r2, [r3, #20]
 800319a:	4b3e      	ldr	r3, [pc, #248]	@ (8003294 <main+0x1c94>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f042 0208 	orr.w	r2, r2, #8
 80031a2:	615a      	str	r2, [r3, #20]
		Ignition1_OP.port->ODR |= (IGNITION2_OP);
 80031a4:	4b3c      	ldr	r3, [pc, #240]	@ (8003298 <main+0x1c98>)
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	695a      	ldr	r2, [r3, #20]
 80031aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003298 <main+0x1c98>)
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f042 0204 	orr.w	r2, r2, #4
 80031b2:	615a      	str	r2, [r3, #20]

		Ignition2_ARM.port->ODR |= (IGNITION2_ARM);
 80031b4:	4b39      	ldr	r3, [pc, #228]	@ (800329c <main+0x1c9c>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	695a      	ldr	r2, [r3, #20]
 80031ba:	4b38      	ldr	r3, [pc, #224]	@ (800329c <main+0x1c9c>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f042 0208 	orr.w	r2, r2, #8
 80031c2:	615a      	str	r2, [r3, #20]
		Ignition2_OP.port->ODR |= (IGNITION2_OP);
 80031c4:	4b36      	ldr	r3, [pc, #216]	@ (80032a0 <main+0x1ca0>)
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	695a      	ldr	r2, [r3, #20]
 80031ca:	4b35      	ldr	r3, [pc, #212]	@ (80032a0 <main+0x1ca0>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f042 0204 	orr.w	r2, r2, #4
 80031d2:	615a      	str	r2, [r3, #20]

		CH4_ARM.port->ODR &= ~(CH4_Arm);
 80031d4:	4b33      	ldr	r3, [pc, #204]	@ (80032a4 <main+0x1ca4>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	695a      	ldr	r2, [r3, #20]
 80031da:	4b32      	ldr	r3, [pc, #200]	@ (80032a4 <main+0x1ca4>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031e2:	615a      	str	r2, [r3, #20]
		CH4_OP.port->ODR &= ~(CH4_Operate);
 80031e4:	4b30      	ldr	r3, [pc, #192]	@ (80032a8 <main+0x1ca8>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	695a      	ldr	r2, [r3, #20]
 80031ea:	4b2f      	ldr	r3, [pc, #188]	@ (80032a8 <main+0x1ca8>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80031f2:	615a      	str	r2, [r3, #20]


		//Ensure PURGE is not purging
		CH1_OP.port->ODR |= (CH1_Operate);
 80031f4:	4b2d      	ldr	r3, [pc, #180]	@ (80032ac <main+0x1cac>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	695a      	ldr	r2, [r3, #20]
 80031fa:	4b2c      	ldr	r3, [pc, #176]	@ (80032ac <main+0x1cac>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003202:	615a      	str	r2, [r3, #20]
		CH1_ARM.port->ODR |= (CH1_Arm);
 8003204:	4b2a      	ldr	r3, [pc, #168]	@ (80032b0 <main+0x1cb0>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	695a      	ldr	r2, [r3, #20]
 800320a:	4b29      	ldr	r3, [pc, #164]	@ (80032b0 <main+0x1cb0>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003212:	615a      	str	r2, [r3, #20]

		//Ensure N2O is not filling
		CH3_ARM.port->ODR &= ~(CH3_Arm);
 8003214:	4b27      	ldr	r3, [pc, #156]	@ (80032b4 <main+0x1cb4>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	695a      	ldr	r2, [r3, #20]
 800321a:	4b26      	ldr	r3, [pc, #152]	@ (80032b4 <main+0x1cb4>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003222:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR &= ~(CH3_Operate);
 8003224:	4b24      	ldr	r3, [pc, #144]	@ (80032b8 <main+0x1cb8>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	695a      	ldr	r2, [r3, #20]
 800322a:	4b23      	ldr	r3, [pc, #140]	@ (80032b8 <main+0x1cb8>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003232:	615a      	str	r2, [r3, #20]
		led_n2o.port->ODR &= ~(N2O_LED);
 8003234:	4b21      	ldr	r3, [pc, #132]	@ (80032bc <main+0x1cbc>)
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	695a      	ldr	r2, [r3, #20]
 800323a:	4b20      	ldr	r3, [pc, #128]	@ (80032bc <main+0x1cbc>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f022 0220 	bic.w	r2, r2, #32
 8003242:	615a      	str	r2, [r3, #20]

		//Ensure O2 is not filling
		led_o2.port->ODR &= ~(O2_LED);
 8003244:	4b1e      	ldr	r3, [pc, #120]	@ (80032c0 <main+0x1cc0>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	695a      	ldr	r2, [r3, #20]
 800324a:	4b1d      	ldr	r3, [pc, #116]	@ (80032c0 <main+0x1cc0>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003252:	615a      	str	r2, [r3, #20]
		CH2_ARM.port->ODR &= ~(CH2_Arm);
 8003254:	4b1b      	ldr	r3, [pc, #108]	@ (80032c4 <main+0x1cc4>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	695a      	ldr	r2, [r3, #20]
 800325a:	4b1a      	ldr	r3, [pc, #104]	@ (80032c4 <main+0x1cc4>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003262:	615a      	str	r2, [r3, #20]
		CH2_OP.port->ODR &= ~(CH2_Operate);
 8003264:	4b18      	ldr	r3, [pc, #96]	@ (80032c8 <main+0x1cc8>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	695a      	ldr	r2, [r3, #20]
 800326a:	4b17      	ldr	r3, [pc, #92]	@ (80032c8 <main+0x1cc8>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003272:	615a      	str	r2, [r3, #20]


		switch_case_state = 0;
 8003274:	4b15      	ldr	r3, [pc, #84]	@ (80032cc <main+0x1ccc>)
 8003276:	2200      	movs	r2, #0
 8003278:	701a      	strb	r2, [r3, #0]
		break;
 800327a:	e18b      	b.n	8003594 <main+0x1f94>
 800327c:	20000378 	.word	0x20000378
 8003280:	20000390 	.word	0x20000390
 8003284:	200003a8 	.word	0x200003a8
 8003288:	200003c0 	.word	0x200003c0
 800328c:	200003d8 	.word	0x200003d8
 8003290:	200003f0 	.word	0x200003f0
 8003294:	20000288 	.word	0x20000288
 8003298:	200002a0 	.word	0x200002a0
 800329c:	200002b8 	.word	0x200002b8
 80032a0:	200002d0 	.word	0x200002d0
 80032a4:	20000258 	.word	0x20000258
 80032a8:	20000240 	.word	0x20000240
 80032ac:	20000168 	.word	0x20000168
 80032b0:	20000180 	.word	0x20000180
 80032b4:	20000210 	.word	0x20000210
 80032b8:	200001f8 	.word	0x200001f8
 80032bc:	20000348 	.word	0x20000348
 80032c0:	20000360 	.word	0x20000360
 80032c4:	200001c8 	.word	0x200001c8
 80032c8:	200001b0 	.word	0x200001b0
 80032cc:	200000c0 	.word	0x200000c0

//**************************PURGE STATE*************************************************************
	case 10:

		//Set SMD LEDs
		LED_1.port -> ODR |= LED_1_PWR;
 80032d0:	4b71      	ldr	r3, [pc, #452]	@ (8003498 <main+0x1e98>)
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	695a      	ldr	r2, [r3, #20]
 80032d6:	4b70      	ldr	r3, [pc, #448]	@ (8003498 <main+0x1e98>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80032de:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR |= LED_2_PWR;
 80032e0:	4b6e      	ldr	r3, [pc, #440]	@ (800349c <main+0x1e9c>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	695a      	ldr	r2, [r3, #20]
 80032e6:	4b6d      	ldr	r3, [pc, #436]	@ (800349c <main+0x1e9c>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032ee:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR |= LED_3_PWR;
 80032f0:	4b6b      	ldr	r3, [pc, #428]	@ (80034a0 <main+0x1ea0>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	695a      	ldr	r2, [r3, #20]
 80032f6:	4b6a      	ldr	r3, [pc, #424]	@ (80034a0 <main+0x1ea0>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80032fe:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR |= LED_4_PWR;
 8003300:	4b68      	ldr	r3, [pc, #416]	@ (80034a4 <main+0x1ea4>)
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	695a      	ldr	r2, [r3, #20]
 8003306:	4b67      	ldr	r3, [pc, #412]	@ (80034a4 <main+0x1ea4>)
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800330e:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR |= LED_5_PWR;
 8003310:	4b65      	ldr	r3, [pc, #404]	@ (80034a8 <main+0x1ea8>)
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	695a      	ldr	r2, [r3, #20]
 8003316:	4b64      	ldr	r3, [pc, #400]	@ (80034a8 <main+0x1ea8>)
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800331e:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR |= LED_6_PWR;
 8003320:	4b62      	ldr	r3, [pc, #392]	@ (80034ac <main+0x1eac>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	695a      	ldr	r2, [r3, #20]
 8003326:	4b61      	ldr	r3, [pc, #388]	@ (80034ac <main+0x1eac>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800332e:	615a      	str	r2, [r3, #20]
		//Presuming relay 1 is the DUMP relay!
		//PURGE is NO -> output a low to purge
		//output a high to stop purging!

		//Ensure Ignition is not igniting
		Ignition1_ARM.port->ODR |= (IGNITION2_ARM);
 8003330:	4b5f      	ldr	r3, [pc, #380]	@ (80034b0 <main+0x1eb0>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	695a      	ldr	r2, [r3, #20]
 8003336:	4b5e      	ldr	r3, [pc, #376]	@ (80034b0 <main+0x1eb0>)
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f042 0208 	orr.w	r2, r2, #8
 800333e:	615a      	str	r2, [r3, #20]
		Ignition1_OP.port->ODR |= (IGNITION2_OP);
 8003340:	4b5c      	ldr	r3, [pc, #368]	@ (80034b4 <main+0x1eb4>)
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	695a      	ldr	r2, [r3, #20]
 8003346:	4b5b      	ldr	r3, [pc, #364]	@ (80034b4 <main+0x1eb4>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f042 0204 	orr.w	r2, r2, #4
 800334e:	615a      	str	r2, [r3, #20]

		Ignition2_ARM.port->ODR |= (IGNITION2_ARM);
 8003350:	4b59      	ldr	r3, [pc, #356]	@ (80034b8 <main+0x1eb8>)
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	695a      	ldr	r2, [r3, #20]
 8003356:	4b58      	ldr	r3, [pc, #352]	@ (80034b8 <main+0x1eb8>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f042 0208 	orr.w	r2, r2, #8
 800335e:	615a      	str	r2, [r3, #20]
		Ignition2_OP.port->ODR |= (IGNITION2_OP);
 8003360:	4b56      	ldr	r3, [pc, #344]	@ (80034bc <main+0x1ebc>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	695a      	ldr	r2, [r3, #20]
 8003366:	4b55      	ldr	r3, [pc, #340]	@ (80034bc <main+0x1ebc>)
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	f042 0204 	orr.w	r2, r2, #4
 800336e:	615a      	str	r2, [r3, #20]

		//Turn off N2O Solenoid and turn off LED
		CH3_ARM.port->ODR &= ~(CH3_Arm);
 8003370:	4b53      	ldr	r3, [pc, #332]	@ (80034c0 <main+0x1ec0>)
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	695a      	ldr	r2, [r3, #20]
 8003376:	4b52      	ldr	r3, [pc, #328]	@ (80034c0 <main+0x1ec0>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800337e:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR &= ~(CH3_Operate);
 8003380:	4b50      	ldr	r3, [pc, #320]	@ (80034c4 <main+0x1ec4>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	695a      	ldr	r2, [r3, #20]
 8003386:	4b4f      	ldr	r3, [pc, #316]	@ (80034c4 <main+0x1ec4>)
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800338e:	615a      	str	r2, [r3, #20]
		led_n2o.port->ODR &= ~(N2O_LED);
 8003390:	4b4d      	ldr	r3, [pc, #308]	@ (80034c8 <main+0x1ec8>)
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	695a      	ldr	r2, [r3, #20]
 8003396:	4b4c      	ldr	r3, [pc, #304]	@ (80034c8 <main+0x1ec8>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f022 0220 	bic.w	r2, r2, #32
 800339e:	615a      	str	r2, [r3, #20]

		//Turn off O2 Solenoid and turn off LED
		led_o2.port->ODR &= ~(O2_LED);
 80033a0:	4b4a      	ldr	r3, [pc, #296]	@ (80034cc <main+0x1ecc>)
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	695a      	ldr	r2, [r3, #20]
 80033a6:	4b49      	ldr	r3, [pc, #292]	@ (80034cc <main+0x1ecc>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033ae:	615a      	str	r2, [r3, #20]
		CH2_ARM.port->ODR &= ~(CH2_Arm);
 80033b0:	4b47      	ldr	r3, [pc, #284]	@ (80034d0 <main+0x1ed0>)
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	695a      	ldr	r2, [r3, #20]
 80033b6:	4b46      	ldr	r3, [pc, #280]	@ (80034d0 <main+0x1ed0>)
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80033be:	615a      	str	r2, [r3, #20]
		CH2_OP.port->ODR &= ~(CH2_Operate);
 80033c0:	4b44      	ldr	r3, [pc, #272]	@ (80034d4 <main+0x1ed4>)
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	695a      	ldr	r2, [r3, #20]
 80033c6:	4b43      	ldr	r3, [pc, #268]	@ (80034d4 <main+0x1ed4>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033ce:	615a      	str	r2, [r3, #20]

		//Power off PURGE solenoid therefore starting purge
		CH1_ARM.port->ODR &= ~(CH1_Arm);
 80033d0:	4b41      	ldr	r3, [pc, #260]	@ (80034d8 <main+0x1ed8>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	695a      	ldr	r2, [r3, #20]
 80033d6:	4b40      	ldr	r3, [pc, #256]	@ (80034d8 <main+0x1ed8>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80033de:	615a      	str	r2, [r3, #20]
		CH1_OP.port->ODR &= ~(CH1_Operate);
 80033e0:	4b3e      	ldr	r3, [pc, #248]	@ (80034dc <main+0x1edc>)
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	695a      	ldr	r2, [r3, #20]
 80033e6:	4b3d      	ldr	r3, [pc, #244]	@ (80034dc <main+0x1edc>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033ee:	615a      	str	r2, [r3, #20]

		switch_case_state = 0;
 80033f0:	4b3b      	ldr	r3, [pc, #236]	@ (80034e0 <main+0x1ee0>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	701a      	strb	r2, [r3, #0]
		break;
 80033f6:	e0cd      	b.n	8003594 <main+0x1f94>

		//Disable IRQs - we are igniting, nothing can stop this....
		//__disable_irq();

		//Set SMD LEDs
		LED_1.port -> ODR &= ~LED_1_PWR;
 80033f8:	4b27      	ldr	r3, [pc, #156]	@ (8003498 <main+0x1e98>)
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	695a      	ldr	r2, [r3, #20]
 80033fe:	4b26      	ldr	r3, [pc, #152]	@ (8003498 <main+0x1e98>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003406:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR &= ~LED_2_PWR;
 8003408:	4b24      	ldr	r3, [pc, #144]	@ (800349c <main+0x1e9c>)
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	695a      	ldr	r2, [r3, #20]
 800340e:	4b23      	ldr	r3, [pc, #140]	@ (800349c <main+0x1e9c>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003416:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR &= ~LED_3_PWR;
 8003418:	4b21      	ldr	r3, [pc, #132]	@ (80034a0 <main+0x1ea0>)
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	695a      	ldr	r2, [r3, #20]
 800341e:	4b20      	ldr	r3, [pc, #128]	@ (80034a0 <main+0x1ea0>)
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003426:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR |= LED_4_PWR;
 8003428:	4b1e      	ldr	r3, [pc, #120]	@ (80034a4 <main+0x1ea4>)
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	695a      	ldr	r2, [r3, #20]
 800342e:	4b1d      	ldr	r3, [pc, #116]	@ (80034a4 <main+0x1ea4>)
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003436:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR |= LED_5_PWR;
 8003438:	4b1b      	ldr	r3, [pc, #108]	@ (80034a8 <main+0x1ea8>)
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	695a      	ldr	r2, [r3, #20]
 800343e:	4b1a      	ldr	r3, [pc, #104]	@ (80034a8 <main+0x1ea8>)
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003446:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR |= LED_6_PWR;
 8003448:	4b18      	ldr	r3, [pc, #96]	@ (80034ac <main+0x1eac>)
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	695a      	ldr	r2, [r3, #20]
 800344e:	4b17      	ldr	r3, [pc, #92]	@ (80034ac <main+0x1eac>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003456:	615a      	str	r2, [r3, #20]

		//Check O2 Fill status - as we check for igniton first in case 4 - we need to check O2 again to ensure that we actuate correctly
		if((state & O2_FILL_ACTIVATE) == O2_FILL_ACTIVATE){
 8003458:	4b22      	ldr	r3, [pc, #136]	@ (80034e4 <main+0x1ee4>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003460:	2b00      	cmp	r3, #0
 8003462:	d041      	beq.n	80034e8 <main+0x1ee8>
			//Turn ON O2 Solenoid and turn on LED
			led_o2.port->ODR |= (O2_LED);
 8003464:	4b19      	ldr	r3, [pc, #100]	@ (80034cc <main+0x1ecc>)
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	695a      	ldr	r2, [r3, #20]
 800346a:	4b18      	ldr	r3, [pc, #96]	@ (80034cc <main+0x1ecc>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003472:	615a      	str	r2, [r3, #20]
			CH2_ARM.port->ODR |= (CH2_Arm);
 8003474:	4b16      	ldr	r3, [pc, #88]	@ (80034d0 <main+0x1ed0>)
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	695a      	ldr	r2, [r3, #20]
 800347a:	4b15      	ldr	r3, [pc, #84]	@ (80034d0 <main+0x1ed0>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003482:	615a      	str	r2, [r3, #20]
			CH2_OP.port->ODR |= (CH2_Operate);
 8003484:	4b13      	ldr	r3, [pc, #76]	@ (80034d4 <main+0x1ed4>)
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	695a      	ldr	r2, [r3, #20]
 800348a:	4b12      	ldr	r3, [pc, #72]	@ (80034d4 <main+0x1ed4>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003492:	615a      	str	r2, [r3, #20]
 8003494:	e040      	b.n	8003518 <main+0x1f18>
 8003496:	bf00      	nop
 8003498:	20000378 	.word	0x20000378
 800349c:	20000390 	.word	0x20000390
 80034a0:	200003a8 	.word	0x200003a8
 80034a4:	200003c0 	.word	0x200003c0
 80034a8:	200003d8 	.word	0x200003d8
 80034ac:	200003f0 	.word	0x200003f0
 80034b0:	20000288 	.word	0x20000288
 80034b4:	200002a0 	.word	0x200002a0
 80034b8:	200002b8 	.word	0x200002b8
 80034bc:	200002d0 	.word	0x200002d0
 80034c0:	20000210 	.word	0x20000210
 80034c4:	200001f8 	.word	0x200001f8
 80034c8:	20000348 	.word	0x20000348
 80034cc:	20000360 	.word	0x20000360
 80034d0:	200001c8 	.word	0x200001c8
 80034d4:	200001b0 	.word	0x200001b0
 80034d8:	20000180 	.word	0x20000180
 80034dc:	20000168 	.word	0x20000168
 80034e0:	200000c0 	.word	0x200000c0
 80034e4:	200000c1 	.word	0x200000c1
		}
		else {
			//Turn off O2 Solenoid and turn off LED
			led_o2.port->ODR &= ~(O2_LED);
 80034e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003598 <main+0x1f98>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	695a      	ldr	r2, [r3, #20]
 80034ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003598 <main+0x1f98>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034f6:	615a      	str	r2, [r3, #20]
			CH2_ARM.port->ODR &= ~(CH2_Arm);
 80034f8:	4b28      	ldr	r3, [pc, #160]	@ (800359c <main+0x1f9c>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	695a      	ldr	r2, [r3, #20]
 80034fe:	4b27      	ldr	r3, [pc, #156]	@ (800359c <main+0x1f9c>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003506:	615a      	str	r2, [r3, #20]
			CH2_OP.port->ODR &= ~(CH2_Operate);
 8003508:	4b25      	ldr	r3, [pc, #148]	@ (80035a0 <main+0x1fa0>)
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	695a      	ldr	r2, [r3, #20]
 800350e:	4b24      	ldr	r3, [pc, #144]	@ (80035a0 <main+0x1fa0>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003516:	615a      	str	r2, [r3, #20]
		}

		//Ensure N2O LED are OFF
		led_n2o.port->ODR &= ~(N2O_LED);
 8003518:	4b22      	ldr	r3, [pc, #136]	@ (80035a4 <main+0x1fa4>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	695a      	ldr	r2, [r3, #20]
 800351e:	4b21      	ldr	r3, [pc, #132]	@ (80035a4 <main+0x1fa4>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f022 0220 	bic.w	r2, r2, #32
 8003526:	615a      	str	r2, [r3, #20]

		//Ensure N2O solenoid is OFF
		CH3_ARM.port->ODR &= ~(CH3_Arm);
 8003528:	4b1f      	ldr	r3, [pc, #124]	@ (80035a8 <main+0x1fa8>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	695a      	ldr	r2, [r3, #20]
 800352e:	4b1e      	ldr	r3, [pc, #120]	@ (80035a8 <main+0x1fa8>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003536:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR &= ~(CH3_Operate);
 8003538:	4b1c      	ldr	r3, [pc, #112]	@ (80035ac <main+0x1fac>)
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	695a      	ldr	r2, [r3, #20]
 800353e:	4b1b      	ldr	r3, [pc, #108]	@ (80035ac <main+0x1fac>)
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003546:	615a      	str	r2, [r3, #20]

		//Ensure the DUMP solenoid is not dumping
		CH1_ARM.port->ODR |= (CH1_Arm);
 8003548:	4b19      	ldr	r3, [pc, #100]	@ (80035b0 <main+0x1fb0>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	695a      	ldr	r2, [r3, #20]
 800354e:	4b18      	ldr	r3, [pc, #96]	@ (80035b0 <main+0x1fb0>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003556:	615a      	str	r2, [r3, #20]
		CH1_OP.port->ODR |= (CH1_Operate);
 8003558:	4b16      	ldr	r3, [pc, #88]	@ (80035b4 <main+0x1fb4>)
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	695a      	ldr	r2, [r3, #20]
 800355e:	4b15      	ldr	r3, [pc, #84]	@ (80035b4 <main+0x1fb4>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003566:	615a      	str	r2, [r3, #20]


		//Spark Generation Enable Relay

		 CH4_ARM.port->ODR |= (CH4_Arm);
 8003568:	4b13      	ldr	r3, [pc, #76]	@ (80035b8 <main+0x1fb8>)
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	695a      	ldr	r2, [r3, #20]
 800356e:	4b12      	ldr	r3, [pc, #72]	@ (80035b8 <main+0x1fb8>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003576:	615a      	str	r2, [r3, #20]
		 CH4_OP.port->ODR |= (CH4_Operate);
 8003578:	4b10      	ldr	r3, [pc, #64]	@ (80035bc <main+0x1fbc>)
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	695a      	ldr	r2, [r3, #20]
 800357e:	4b0f      	ldr	r3, [pc, #60]	@ (80035bc <main+0x1fbc>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003586:	615a      	str	r2, [r3, #20]


		//Manually removes "ignition" state bit from last read LoRa packet info
		//state &= ~(0x02 <<2); //this if more so for remote control 0bxxxx11xx become 0
		switch_case_state = 0;
 8003588:	4b0d      	ldr	r3, [pc, #52]	@ (80035c0 <main+0x1fc0>)
 800358a:	2200      	movs	r2, #0
 800358c:	701a      	strb	r2, [r3, #0]
		//turns of the ignite state once done!
		//state cannot be triggered more than once sequentially!
		//__enable_irq();
		break;
 800358e:	bf00      	nop
 8003590:	f7fe bc6e 	b.w	8001e70 <main+0x870>
	switch(switch_case_state){
 8003594:	f7fe bc6c 	b.w	8001e70 <main+0x870>
 8003598:	20000360 	.word	0x20000360
 800359c:	200001c8 	.word	0x200001c8
 80035a0:	200001b0 	.word	0x200001b0
 80035a4:	20000348 	.word	0x20000348
 80035a8:	20000210 	.word	0x20000210
 80035ac:	200001f8 	.word	0x200001f8
 80035b0:	20000180 	.word	0x20000180
 80035b4:	20000168 	.word	0x20000168
 80035b8:	20000258 	.word	0x20000258
 80035bc:	20000240 	.word	0x20000240
 80035c0:	200000c0 	.word	0x200000c0

080035c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
 **/
void SystemClock_Config(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b094      	sub	sp, #80	@ 0x50
 80035c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80035ca:	f107 0320 	add.w	r3, r7, #32
 80035ce:	2230      	movs	r2, #48	@ 0x30
 80035d0:	2100      	movs	r1, #0
 80035d2:	4618      	mov	r0, r3
 80035d4:	f003 f9cc 	bl	8006970 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80035d8:	f107 030c 	add.w	r3, r7, #12
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	605a      	str	r2, [r3, #4]
 80035e2:	609a      	str	r2, [r3, #8]
 80035e4:	60da      	str	r2, [r3, #12]
 80035e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80035e8:	2300      	movs	r3, #0
 80035ea:	60bb      	str	r3, [r7, #8]
 80035ec:	4b2b      	ldr	r3, [pc, #172]	@ (800369c <SystemClock_Config+0xd8>)
 80035ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f0:	4a2a      	ldr	r2, [pc, #168]	@ (800369c <SystemClock_Config+0xd8>)
 80035f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80035f8:	4b28      	ldr	r3, [pc, #160]	@ (800369c <SystemClock_Config+0xd8>)
 80035fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003600:	60bb      	str	r3, [r7, #8]
 8003602:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003604:	2300      	movs	r3, #0
 8003606:	607b      	str	r3, [r7, #4]
 8003608:	4b25      	ldr	r3, [pc, #148]	@ (80036a0 <SystemClock_Config+0xdc>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a24      	ldr	r2, [pc, #144]	@ (80036a0 <SystemClock_Config+0xdc>)
 800360e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003612:	6013      	str	r3, [r2, #0]
 8003614:	4b22      	ldr	r3, [pc, #136]	@ (80036a0 <SystemClock_Config+0xdc>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800361c:	607b      	str	r3, [r7, #4]
 800361e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003620:	2302      	movs	r3, #2
 8003622:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003624:	2301      	movs	r3, #1
 8003626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003628:	2310      	movs	r3, #16
 800362a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800362c:	2302      	movs	r3, #2
 800362e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003630:	2300      	movs	r3, #0
 8003632:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003634:	2308      	movs	r3, #8
 8003636:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003638:	23b4      	movs	r3, #180	@ 0xb4
 800363a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800363c:	2302      	movs	r3, #2
 800363e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003640:	2304      	movs	r3, #4
 8003642:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003644:	f107 0320 	add.w	r3, r7, #32
 8003648:	4618      	mov	r0, r3
 800364a:	f002 fd4d 	bl	80060e8 <HAL_RCC_OscConfig>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d001      	beq.n	8003658 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003654:	f000 fc0e 	bl	8003e74 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003658:	f002 fcf6 	bl	8006048 <HAL_PWREx_EnableOverDrive>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8003662:	f000 fc07 	bl	8003e74 <Error_Handler>
  }

  // Initializes the CPU, AHB and APB buses clocks
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003666:	230f      	movs	r3, #15
 8003668:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800366a:	2302      	movs	r3, #2
 800366c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800366e:	2300      	movs	r3, #0
 8003670:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003672:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003676:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003678:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800367c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800367e:	f107 030c 	add.w	r3, r7, #12
 8003682:	2105      	movs	r1, #5
 8003684:	4618      	mov	r0, r3
 8003686:	f002 ffa7 	bl	80065d8 <HAL_RCC_ClockConfig>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8003690:	f000 fbf0 	bl	8003e74 <Error_Handler>
  }
}
 8003694:	bf00      	nop
 8003696:	3750      	adds	r7, #80	@ 0x50
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40023800 	.word	0x40023800
 80036a0:	40007000 	.word	0x40007000

080036a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b08d      	sub	sp, #52	@ 0x34
 80036a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036aa:	f107 031c 	add.w	r3, r7, #28
 80036ae:	2200      	movs	r2, #0
 80036b0:	601a      	str	r2, [r3, #0]
 80036b2:	605a      	str	r2, [r3, #4]
 80036b4:	609a      	str	r2, [r3, #8]
 80036b6:	60da      	str	r2, [r3, #12]
 80036b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036ba:	2300      	movs	r3, #0
 80036bc:	61bb      	str	r3, [r7, #24]
 80036be:	4b2c      	ldr	r3, [pc, #176]	@ (8003770 <MX_GPIO_Init+0xcc>)
 80036c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c2:	4a2b      	ldr	r2, [pc, #172]	@ (8003770 <MX_GPIO_Init+0xcc>)
 80036c4:	f043 0304 	orr.w	r3, r3, #4
 80036c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80036ca:	4b29      	ldr	r3, [pc, #164]	@ (8003770 <MX_GPIO_Init+0xcc>)
 80036cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ce:	f003 0304 	and.w	r3, r3, #4
 80036d2:	61bb      	str	r3, [r7, #24]
 80036d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80036d6:	2300      	movs	r3, #0
 80036d8:	617b      	str	r3, [r7, #20]
 80036da:	4b25      	ldr	r3, [pc, #148]	@ (8003770 <MX_GPIO_Init+0xcc>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036de:	4a24      	ldr	r2, [pc, #144]	@ (8003770 <MX_GPIO_Init+0xcc>)
 80036e0:	f043 0320 	orr.w	r3, r3, #32
 80036e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80036e6:	4b22      	ldr	r3, [pc, #136]	@ (8003770 <MX_GPIO_Init+0xcc>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ea:	f003 0320 	and.w	r3, r3, #32
 80036ee:	617b      	str	r3, [r7, #20]
 80036f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80036f2:	2300      	movs	r3, #0
 80036f4:	613b      	str	r3, [r7, #16]
 80036f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003770 <MX_GPIO_Init+0xcc>)
 80036f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003770 <MX_GPIO_Init+0xcc>)
 80036fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003700:	6313      	str	r3, [r2, #48]	@ 0x30
 8003702:	4b1b      	ldr	r3, [pc, #108]	@ (8003770 <MX_GPIO_Init+0xcc>)
 8003704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800370a:	613b      	str	r3, [r7, #16]
 800370c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800370e:	2300      	movs	r3, #0
 8003710:	60fb      	str	r3, [r7, #12]
 8003712:	4b17      	ldr	r3, [pc, #92]	@ (8003770 <MX_GPIO_Init+0xcc>)
 8003714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003716:	4a16      	ldr	r2, [pc, #88]	@ (8003770 <MX_GPIO_Init+0xcc>)
 8003718:	f043 0301 	orr.w	r3, r3, #1
 800371c:	6313      	str	r3, [r2, #48]	@ 0x30
 800371e:	4b14      	ldr	r3, [pc, #80]	@ (8003770 <MX_GPIO_Init+0xcc>)
 8003720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800372a:	2300      	movs	r3, #0
 800372c:	60bb      	str	r3, [r7, #8]
 800372e:	4b10      	ldr	r3, [pc, #64]	@ (8003770 <MX_GPIO_Init+0xcc>)
 8003730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003732:	4a0f      	ldr	r2, [pc, #60]	@ (8003770 <MX_GPIO_Init+0xcc>)
 8003734:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003738:	6313      	str	r3, [r2, #48]	@ 0x30
 800373a:	4b0d      	ldr	r3, [pc, #52]	@ (8003770 <MX_GPIO_Init+0xcc>)
 800373c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003742:	60bb      	str	r3, [r7, #8]
 8003744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003746:	2300      	movs	r3, #0
 8003748:	607b      	str	r3, [r7, #4]
 800374a:	4b09      	ldr	r3, [pc, #36]	@ (8003770 <MX_GPIO_Init+0xcc>)
 800374c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800374e:	4a08      	ldr	r2, [pc, #32]	@ (8003770 <MX_GPIO_Init+0xcc>)
 8003750:	f043 0302 	orr.w	r3, r3, #2
 8003754:	6313      	str	r3, [r2, #48]	@ 0x30
 8003756:	4b06      	ldr	r3, [pc, #24]	@ (8003770 <MX_GPIO_Init+0xcc>)
 8003758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	607b      	str	r3, [r7, #4]
 8003760:	687b      	ldr	r3, [r7, #4]

}
 8003762:	bf00      	nop
 8003764:	3734      	adds	r7, #52	@ 0x34
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	40023800 	.word	0x40023800

08003774 <MX_I2C2_Init>:


/* USER CODE BEGIN 4 */

static void MX_I2C2_Init(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003778:	4b1b      	ldr	r3, [pc, #108]	@ (80037e8 <MX_I2C2_Init+0x74>)
 800377a:	4a1c      	ldr	r2, [pc, #112]	@ (80037ec <MX_I2C2_Init+0x78>)
 800377c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800377e:	4b1a      	ldr	r3, [pc, #104]	@ (80037e8 <MX_I2C2_Init+0x74>)
 8003780:	4a1b      	ldr	r2, [pc, #108]	@ (80037f0 <MX_I2C2_Init+0x7c>)
 8003782:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003784:	4b18      	ldr	r3, [pc, #96]	@ (80037e8 <MX_I2C2_Init+0x74>)
 8003786:	2200      	movs	r2, #0
 8003788:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800378a:	4b17      	ldr	r3, [pc, #92]	@ (80037e8 <MX_I2C2_Init+0x74>)
 800378c:	2200      	movs	r2, #0
 800378e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003790:	4b15      	ldr	r3, [pc, #84]	@ (80037e8 <MX_I2C2_Init+0x74>)
 8003792:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003796:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003798:	4b13      	ldr	r3, [pc, #76]	@ (80037e8 <MX_I2C2_Init+0x74>)
 800379a:	2200      	movs	r2, #0
 800379c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800379e:	4b12      	ldr	r3, [pc, #72]	@ (80037e8 <MX_I2C2_Init+0x74>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80037a4:	4b10      	ldr	r3, [pc, #64]	@ (80037e8 <MX_I2C2_Init+0x74>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80037aa:	4b0f      	ldr	r3, [pc, #60]	@ (80037e8 <MX_I2C2_Init+0x74>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80037b0:	480d      	ldr	r0, [pc, #52]	@ (80037e8 <MX_I2C2_Init+0x74>)
 80037b2:	f001 fbd3 	bl	8004f5c <HAL_I2C_Init>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80037bc:	f000 fb5a 	bl	8003e74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80037c0:	2100      	movs	r1, #0
 80037c2:	4809      	ldr	r0, [pc, #36]	@ (80037e8 <MX_I2C2_Init+0x74>)
 80037c4:	f002 fbc4 	bl	8005f50 <HAL_I2CEx_ConfigAnalogFilter>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80037ce:	f000 fb51 	bl	8003e74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80037d2:	2100      	movs	r1, #0
 80037d4:	4804      	ldr	r0, [pc, #16]	@ (80037e8 <MX_I2C2_Init+0x74>)
 80037d6:	f002 fbf7 	bl	8005fc8 <HAL_I2CEx_ConfigDigitalFilter>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80037e0:	f000 fb48 	bl	8003e74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80037e4:	bf00      	nop
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	2000006c 	.word	0x2000006c
 80037ec:	40005800 	.word	0x40005800
 80037f0:	000186a0 	.word	0x000186a0

080037f4 <TIM1_UP_TIM10_IRQHandler>:
  /** Configure Digital filter
  */


void TIM1_UP_TIM10_IRQHandler(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
	hardware_timer_count++;
 80037f8:	4b4d      	ldr	r3, [pc, #308]	@ (8003930 <TIM1_UP_TIM10_IRQHandler+0x13c>)
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	3301      	adds	r3, #1
 80037fe:	b2da      	uxtb	r2, r3
 8003800:	4b4b      	ldr	r3, [pc, #300]	@ (8003930 <TIM1_UP_TIM10_IRQHandler+0x13c>)
 8003802:	701a      	strb	r2, [r3, #0]
	if(hardware_timer_count<15)
 8003804:	4b4a      	ldr	r3, [pc, #296]	@ (8003930 <TIM1_UP_TIM10_IRQHandler+0x13c>)
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	2b0e      	cmp	r3, #14
 800380a:	d806      	bhi.n	800381a <TIM1_UP_TIM10_IRQHandler+0x26>
	{
		   //Hardware Timer interrupt callback for LoRa RX
			TIM1->SR &= ~(TIM_SR_UIF); //clears UIF register (clear the update event flag, the overflow of the ARR - which is what triggers this intertupt)
 800380c:	4b49      	ldr	r3, [pc, #292]	@ (8003934 <TIM1_UP_TIM10_IRQHandler+0x140>)
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	4a48      	ldr	r2, [pc, #288]	@ (8003934 <TIM1_UP_TIM10_IRQHandler+0x140>)
 8003812:	f023 0301 	bic.w	r3, r3, #1
 8003816:	6113      	str	r3, [r2, #16]
 8003818:	e072      	b.n	8003900 <TIM1_UP_TIM10_IRQHandler+0x10c>
	}
	else
	{
		//Ensure Ignition is not igniting
		Ignition1_ARM.port->ODR |= (IGNITION2_ARM);
 800381a:	4b47      	ldr	r3, [pc, #284]	@ (8003938 <TIM1_UP_TIM10_IRQHandler+0x144>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	695a      	ldr	r2, [r3, #20]
 8003820:	4b45      	ldr	r3, [pc, #276]	@ (8003938 <TIM1_UP_TIM10_IRQHandler+0x144>)
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f042 0208 	orr.w	r2, r2, #8
 8003828:	615a      	str	r2, [r3, #20]
		Ignition1_OP.port->ODR |= (IGNITION2_OP);
 800382a:	4b44      	ldr	r3, [pc, #272]	@ (800393c <TIM1_UP_TIM10_IRQHandler+0x148>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	695a      	ldr	r2, [r3, #20]
 8003830:	4b42      	ldr	r3, [pc, #264]	@ (800393c <TIM1_UP_TIM10_IRQHandler+0x148>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f042 0204 	orr.w	r2, r2, #4
 8003838:	615a      	str	r2, [r3, #20]

		Ignition2_ARM.port->ODR |= (IGNITION2_ARM);
 800383a:	4b41      	ldr	r3, [pc, #260]	@ (8003940 <TIM1_UP_TIM10_IRQHandler+0x14c>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	695a      	ldr	r2, [r3, #20]
 8003840:	4b3f      	ldr	r3, [pc, #252]	@ (8003940 <TIM1_UP_TIM10_IRQHandler+0x14c>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f042 0208 	orr.w	r2, r2, #8
 8003848:	615a      	str	r2, [r3, #20]
		Ignition2_OP.port->ODR |= (IGNITION2_OP);
 800384a:	4b3e      	ldr	r3, [pc, #248]	@ (8003944 <TIM1_UP_TIM10_IRQHandler+0x150>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	695a      	ldr	r2, [r3, #20]
 8003850:	4b3c      	ldr	r3, [pc, #240]	@ (8003944 <TIM1_UP_TIM10_IRQHandler+0x150>)
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f042 0204 	orr.w	r2, r2, #4
 8003858:	615a      	str	r2, [r3, #20]

		//Turn off N2O Solenoid and turn off LED
		CH3_ARM.port->ODR &= ~(CH3_Arm);
 800385a:	4b3b      	ldr	r3, [pc, #236]	@ (8003948 <TIM1_UP_TIM10_IRQHandler+0x154>)
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	695a      	ldr	r2, [r3, #20]
 8003860:	4b39      	ldr	r3, [pc, #228]	@ (8003948 <TIM1_UP_TIM10_IRQHandler+0x154>)
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003868:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR &= ~(CH3_Operate);
 800386a:	4b38      	ldr	r3, [pc, #224]	@ (800394c <TIM1_UP_TIM10_IRQHandler+0x158>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	695a      	ldr	r2, [r3, #20]
 8003870:	4b36      	ldr	r3, [pc, #216]	@ (800394c <TIM1_UP_TIM10_IRQHandler+0x158>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003878:	615a      	str	r2, [r3, #20]
		led_n2o.port->ODR &= ~(N2O_LED);
 800387a:	4b35      	ldr	r3, [pc, #212]	@ (8003950 <TIM1_UP_TIM10_IRQHandler+0x15c>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	695a      	ldr	r2, [r3, #20]
 8003880:	4b33      	ldr	r3, [pc, #204]	@ (8003950 <TIM1_UP_TIM10_IRQHandler+0x15c>)
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f022 0220 	bic.w	r2, r2, #32
 8003888:	615a      	str	r2, [r3, #20]

		//Turn off O2 Solenoid and turn off LED
		led_o2.port->ODR &= ~(O2_LED);
 800388a:	4b32      	ldr	r3, [pc, #200]	@ (8003954 <TIM1_UP_TIM10_IRQHandler+0x160>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	695a      	ldr	r2, [r3, #20]
 8003890:	4b30      	ldr	r3, [pc, #192]	@ (8003954 <TIM1_UP_TIM10_IRQHandler+0x160>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003898:	615a      	str	r2, [r3, #20]
		CH2_ARM.port->ODR &= ~(CH2_Arm);
 800389a:	4b2f      	ldr	r3, [pc, #188]	@ (8003958 <TIM1_UP_TIM10_IRQHandler+0x164>)
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	695a      	ldr	r2, [r3, #20]
 80038a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003958 <TIM1_UP_TIM10_IRQHandler+0x164>)
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80038a8:	615a      	str	r2, [r3, #20]
		CH2_OP.port->ODR &= ~(CH2_Operate);
 80038aa:	4b2c      	ldr	r3, [pc, #176]	@ (800395c <TIM1_UP_TIM10_IRQHandler+0x168>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	695a      	ldr	r2, [r3, #20]
 80038b0:	4b2a      	ldr	r3, [pc, #168]	@ (800395c <TIM1_UP_TIM10_IRQHandler+0x168>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038b8:	615a      	str	r2, [r3, #20]

		//Power off PURGE solenoid therefore starting purge
		CH1_ARM.port->ODR &= ~(CH1_Arm);
 80038ba:	4b29      	ldr	r3, [pc, #164]	@ (8003960 <TIM1_UP_TIM10_IRQHandler+0x16c>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	695a      	ldr	r2, [r3, #20]
 80038c0:	4b27      	ldr	r3, [pc, #156]	@ (8003960 <TIM1_UP_TIM10_IRQHandler+0x16c>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80038c8:	615a      	str	r2, [r3, #20]
		CH1_OP.port->ODR &= ~(CH1_Operate);
 80038ca:	4b26      	ldr	r3, [pc, #152]	@ (8003964 <TIM1_UP_TIM10_IRQHandler+0x170>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	695a      	ldr	r2, [r3, #20]
 80038d0:	4b24      	ldr	r3, [pc, #144]	@ (8003964 <TIM1_UP_TIM10_IRQHandler+0x170>)
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038d8:	615a      	str	r2, [r3, #20]
		//PURGE state

		state &= ~0xFE; //0b11111110: all bits are bit-masked 0 except for system on
 80038da:	4b23      	ldr	r3, [pc, #140]	@ (8003968 <TIM1_UP_TIM10_IRQHandler+0x174>)
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	4b20      	ldr	r3, [pc, #128]	@ (8003968 <TIM1_UP_TIM10_IRQHandler+0x174>)
 80038e6:	701a      	strb	r2, [r3, #0]
		switch_case_state = 10; //force the swich case into purge as well
 80038e8:	4b20      	ldr	r3, [pc, #128]	@ (800396c <TIM1_UP_TIM10_IRQHandler+0x178>)
 80038ea:	220a      	movs	r2, #10
 80038ec:	701a      	strb	r2, [r3, #0]
		hardware_timer_count = 0;
 80038ee:	4b10      	ldr	r3, [pc, #64]	@ (8003930 <TIM1_UP_TIM10_IRQHandler+0x13c>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	701a      	strb	r2, [r3, #0]
		TIM1->SR &= ~(TIM_SR_UIF); //clears UIF register
 80038f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003934 <TIM1_UP_TIM10_IRQHandler+0x140>)
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	4a0e      	ldr	r2, [pc, #56]	@ (8003934 <TIM1_UP_TIM10_IRQHandler+0x140>)
 80038fa:	f023 0301 	bic.w	r3, r3, #1
 80038fe:	6113      	str	r3, [r2, #16]
	}

	TIM1->CR1 |= TIM_CR1_UDIS; 	//Disable update event generation
 8003900:	4b0c      	ldr	r3, [pc, #48]	@ (8003934 <TIM1_UP_TIM10_IRQHandler+0x140>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a0b      	ldr	r2, [pc, #44]	@ (8003934 <TIM1_UP_TIM10_IRQHandler+0x140>)
 8003906:	f043 0302 	orr.w	r3, r3, #2
 800390a:	6013      	str	r3, [r2, #0]
	TIM1->EGR |= TIM_EGR_UG;	//Force an update and therefore reset the counter and prescaller (but not the ARR and PSC, so they will get reloaded from shadow register)
 800390c:	4b09      	ldr	r3, [pc, #36]	@ (8003934 <TIM1_UP_TIM10_IRQHandler+0x140>)
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	4a08      	ldr	r2, [pc, #32]	@ (8003934 <TIM1_UP_TIM10_IRQHandler+0x140>)
 8003912:	f043 0301 	orr.w	r3, r3, #1
 8003916:	6153      	str	r3, [r2, #20]
	TIM1->CR1 &= ~TIM_CR1_UDIS; //Re-enable update event generation
 8003918:	4b06      	ldr	r3, [pc, #24]	@ (8003934 <TIM1_UP_TIM10_IRQHandler+0x140>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a05      	ldr	r2, [pc, #20]	@ (8003934 <TIM1_UP_TIM10_IRQHandler+0x140>)
 800391e:	f023 0302 	bic.w	r3, r3, #2
 8003922:	6013      	str	r3, [r2, #0]
	//Timer is already enabled, and therefore will continue count, with event generation enabled, we will come back here once timer is overflowed (200ms)

}
 8003924:	bf00      	nop
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	200000c6 	.word	0x200000c6
 8003934:	40010000 	.word	0x40010000
 8003938:	20000288 	.word	0x20000288
 800393c:	200002a0 	.word	0x200002a0
 8003940:	200002b8 	.word	0x200002b8
 8003944:	200002d0 	.word	0x200002d0
 8003948:	20000210 	.word	0x20000210
 800394c:	200001f8 	.word	0x200001f8
 8003950:	20000348 	.word	0x20000348
 8003954:	20000360 	.word	0x20000360
 8003958:	200001c8 	.word	0x200001c8
 800395c:	200001b0 	.word	0x200001b0
 8003960:	20000180 	.word	0x20000180
 8003964:	20000168 	.word	0x20000168
 8003968:	200000c1 	.word	0x200000c1
 800396c:	200000c0 	.word	0x200000c0

08003970 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	af00      	add	r7, sp, #0
	HAL_Delay(2); //200us delay to prevent debouncing
 8003974:	2002      	movs	r0, #2
 8003976:	f001 f83b 	bl	80049f0 <HAL_Delay>
   	if(EXTI->PR & EXTI_PR_PR1) //if the rising edge has been detected by pin 2
 800397a:	4b13      	ldr	r3, [pc, #76]	@ (80039c8 <EXTI1_IRQHandler+0x58>)
 800397c:	695b      	ldr	r3, [r3, #20]
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d01d      	beq.n	80039c2 <EXTI1_IRQHandler+0x52>
   	{
   		EXTI->PR &= ~EXTI_PR_PR1; //resets the flag
 8003986:	4b10      	ldr	r3, [pc, #64]	@ (80039c8 <EXTI1_IRQHandler+0x58>)
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	4a0f      	ldr	r2, [pc, #60]	@ (80039c8 <EXTI1_IRQHandler+0x58>)
 800398c:	f023 0302 	bic.w	r3, r3, #2
 8003990:	6153      	str	r3, [r2, #20]
   		if((local_control_SW.port->IDR & LOCAL_CONTROL_SW) == LOCAL_CONTROL_SW)
 8003992:	4b0e      	ldr	r3, [pc, #56]	@ (80039cc <EXTI1_IRQHandler+0x5c>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800399c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039a0:	d109      	bne.n	80039b6 <EXTI1_IRQHandler+0x46>
   		{
   			EXTI->PR &= ~EXTI_PR_PR1; //resets the flag
 80039a2:	4b09      	ldr	r3, [pc, #36]	@ (80039c8 <EXTI1_IRQHandler+0x58>)
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	4a08      	ldr	r2, [pc, #32]	@ (80039c8 <EXTI1_IRQHandler+0x58>)
 80039a8:	f023 0302 	bic.w	r3, r3, #2
 80039ac:	6153      	str	r3, [r2, #20]
			dump_flag = 1; //tells program manual dump flag has been set!
 80039ae:	4b08      	ldr	r3, [pc, #32]	@ (80039d0 <EXTI1_IRQHandler+0x60>)
 80039b0:	2201      	movs	r2, #1
 80039b2:	701a      	strb	r2, [r3, #0]
   		else
   		{
   			EXTI->PR &= ~EXTI_PR_PR1; //resets the flag
   		}
   	}
}
 80039b4:	e005      	b.n	80039c2 <EXTI1_IRQHandler+0x52>
   			EXTI->PR &= ~EXTI_PR_PR1; //resets the flag
 80039b6:	4b04      	ldr	r3, [pc, #16]	@ (80039c8 <EXTI1_IRQHandler+0x58>)
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	4a03      	ldr	r2, [pc, #12]	@ (80039c8 <EXTI1_IRQHandler+0x58>)
 80039bc:	f023 0302 	bic.w	r3, r3, #2
 80039c0:	6153      	str	r3, [r2, #20]
}
 80039c2:	bf00      	nop
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	40013c00 	.word	0x40013c00
 80039cc:	20000420 	.word	0x20000420
 80039d0:	200000c7 	.word	0x200000c7

080039d4 <EXTI3_IRQHandler>:


//ambient temperature alert!
void EXTI3_IRQHandler(void)
{
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0
  	if(EXTI->PR & EXTI_PR_PR3) //if the rising edge has been detected by pin 2
 80039d8:	4b08      	ldr	r3, [pc, #32]	@ (80039fc <EXTI3_IRQHandler+0x28>)
 80039da:	695b      	ldr	r3, [r3, #20]
 80039dc:	f003 0308 	and.w	r3, r3, #8
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d005      	beq.n	80039f0 <EXTI3_IRQHandler+0x1c>
  	{
  		EXTI->PR &= ~EXTI_PR_PR3; //resets the flag
 80039e4:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <EXTI3_IRQHandler+0x28>)
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	4a04      	ldr	r2, [pc, #16]	@ (80039fc <EXTI3_IRQHandler+0x28>)
 80039ea:	f023 0308 	bic.w	r3, r3, #8
 80039ee:	6153      	str	r3, [r2, #20]
  		//do something here
  	}
}
 80039f0:	bf00      	nop
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	40013c00 	.word	0x40013c00

08003a00 <EXTI9_5_IRQHandler>:



// LoRa DIO Interrupt
void EXTI9_5_IRQHandler(void)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	af00      	add	r7, sp, #0
	   *  5) Proceed
	   */
	//  test_rx_interrupt++;
	 // uint8_t transmit_state = 0;
 	// SX1272_clearIRQ(&lora, SX1272_LORA_IRQ_RXDONE);
	EXTI->PR &= ~0x1F0; //resets the flag
 8003a04:	4b06      	ldr	r3, [pc, #24]	@ (8003a20 <EXTI9_5_IRQHandler+0x20>)
 8003a06:	695b      	ldr	r3, [r3, #20]
 8003a08:	4a05      	ldr	r2, [pc, #20]	@ (8003a20 <EXTI9_5_IRQHandler+0x20>)
 8003a0a:	f423 73f8 	bic.w	r3, r3, #496	@ 0x1f0
 8003a0e:	6153      	str	r3, [r2, #20]
	triggerRX= true;
 8003a10:	4b04      	ldr	r3, [pc, #16]	@ (8003a24 <EXTI9_5_IRQHandler+0x24>)
 8003a12:	2201      	movs	r2, #1
 8003a14:	701a      	strb	r2, [r3, #0]
	__NVIC_DisableIRQ(EXTI9_5_IRQn); //uncomment after testing!!
 8003a16:	2017      	movs	r0, #23
 8003a18:	f7fd fda2 	bl	8001560 <__NVIC_DisableIRQ>

}
 8003a1c:	bf00      	nop
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	40013c00 	.word	0x40013c00
 8003a24:	200000ca 	.word	0x200000ca

08003a28 <RX_Receive>:

void RX_Receive(void)
{
 8003a28:	b5b0      	push	{r4, r5, r7, lr}
 8003a2a:	b08a      	sub	sp, #40	@ 0x28
 8003a2c:	af00      	add	r7, sp, #0
	//__disable_irq(); //uncomment after testing!!
	__NVIC_DisableIRQ(EXTI9_5_IRQn); //uncomment after testing!!
 8003a2e:	2017      	movs	r0, #23
 8003a30:	f7fd fd96 	bl	8001560 <__NVIC_DisableIRQ>
	//__NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); //Disable IQR for LoRa Hardware Timer

	HAL_Delay(380); //important!!
 8003a34:	f44f 70be 	mov.w	r0, #380	@ 0x17c
 8003a38:	f000 ffda 	bl	80049f0 <HAL_Delay>

	TIM1->SR &= ~(TIM_SR_UIF); //clears UIF register
 8003a3c:	4b83      	ldr	r3, [pc, #524]	@ (8003c4c <RX_Receive+0x224>)
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	4a82      	ldr	r2, [pc, #520]	@ (8003c4c <RX_Receive+0x224>)
 8003a42:	f023 0301 	bic.w	r3, r3, #1
 8003a46:	6113      	str	r3, [r2, #16]
	TIM1->CR1 |= TIM_CR1_UDIS; 	//Disable update event generation
 8003a48:	4b80      	ldr	r3, [pc, #512]	@ (8003c4c <RX_Receive+0x224>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a7f      	ldr	r2, [pc, #508]	@ (8003c4c <RX_Receive+0x224>)
 8003a4e:	f043 0302 	orr.w	r3, r3, #2
 8003a52:	6013      	str	r3, [r2, #0]
	TIM1->EGR |= TIM_EGR_UG;	//Force an update and therefore reset the counter and prescaller (but not the ARR and PSC, so they will get reloaded from shadow register)
 8003a54:	4b7d      	ldr	r3, [pc, #500]	@ (8003c4c <RX_Receive+0x224>)
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	4a7c      	ldr	r2, [pc, #496]	@ (8003c4c <RX_Receive+0x224>)
 8003a5a:	f043 0301 	orr.w	r3, r3, #1
 8003a5e:	6153      	str	r3, [r2, #20]
	TIM1->CR1 &= ~TIM_CR1_UDIS; //Re-enable update event generation
 8003a60:	4b7a      	ldr	r3, [pc, #488]	@ (8003c4c <RX_Receive+0x224>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a79      	ldr	r2, [pc, #484]	@ (8003c4c <RX_Receive+0x224>)
 8003a66:	f023 0302 	bic.w	r3, r3, #2
 8003a6a:	6013      	str	r3, [r2, #0]


	bool RX_result = SX1272_readReceive(&lora, pointerdata, LORA_MSG_LENGTH);
 8003a6c:	2220      	movs	r2, #32
 8003a6e:	4978      	ldr	r1, [pc, #480]	@ (8003c50 <RX_Receive+0x228>)
 8003a70:	4878      	ldr	r0, [pc, #480]	@ (8003c54 <RX_Receive+0x22c>)
 8003a72:	f7fd fca0 	bl	80013b6 <SX1272_readReceive>
 8003a76:	4603      	mov	r3, r0
 8003a78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	triggerRX = false;
 8003a7c:	4b76      	ldr	r3, [pc, #472]	@ (8003c58 <RX_Receive+0x230>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	701a      	strb	r2, [r3, #0]
	GSE_Command.id= pointerdata[0];
 8003a82:	4b73      	ldr	r3, [pc, #460]	@ (8003c50 <RX_Receive+0x228>)
 8003a84:	781a      	ldrb	r2, [r3, #0]
 8003a86:	4b75      	ldr	r3, [pc, #468]	@ (8003c5c <RX_Receive+0x234>)
 8003a88:	701a      	strb	r2, [r3, #0]
	GSE_Command.data[0]= pointerdata[1];
 8003a8a:	4b71      	ldr	r3, [pc, #452]	@ (8003c50 <RX_Receive+0x228>)
 8003a8c:	785a      	ldrb	r2, [r3, #1]
 8003a8e:	4b73      	ldr	r3, [pc, #460]	@ (8003c5c <RX_Receive+0x234>)
 8003a90:	705a      	strb	r2, [r3, #1]
	GSE_Command.data[1]= pointerdata[2];
 8003a92:	4b6f      	ldr	r3, [pc, #444]	@ (8003c50 <RX_Receive+0x228>)
 8003a94:	789a      	ldrb	r2, [r3, #2]
 8003a96:	4b71      	ldr	r3, [pc, #452]	@ (8003c5c <RX_Receive+0x234>)
 8003a98:	709a      	strb	r2, [r3, #2]


	if(GSE_Command.id != 0x02)
 8003a9a:	4b70      	ldr	r3, [pc, #448]	@ (8003c5c <RX_Receive+0x234>)
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d00a      	beq.n	8003ab8 <RX_Receive+0x90>
	{
		lora_error = ERROR_INVALID_PACKET_ID;
 8003aa2:	4b6f      	ldr	r3, [pc, #444]	@ (8003c60 <RX_Receive+0x238>)
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	701a      	strb	r2, [r3, #0]
		hardware_timer_count++;
 8003aa8:	4b6e      	ldr	r3, [pc, #440]	@ (8003c64 <RX_Receive+0x23c>)
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	3301      	adds	r3, #1
 8003aae:	b2da      	uxtb	r2, r3
 8003ab0:	4b6c      	ldr	r3, [pc, #432]	@ (8003c64 <RX_Receive+0x23c>)
 8003ab2:	701a      	strb	r2, [r3, #0]
		__asm("NOP");
 8003ab4:	bf00      	nop
		__asm("NOP");
		__NVIC_EnableIRQ(EXTI9_5_IRQn);
	}


}
 8003ab6:	e1c1      	b.n	8003e3c <RX_Receive+0x414>
	else if ((GSE_Command.data[0] & GSE_Command.data[1]) == 0x00)
 8003ab8:	4b68      	ldr	r3, [pc, #416]	@ (8003c5c <RX_Receive+0x234>)
 8003aba:	785a      	ldrb	r2, [r3, #1]
 8003abc:	4b67      	ldr	r3, [pc, #412]	@ (8003c5c <RX_Receive+0x234>)
 8003abe:	789b      	ldrb	r3, [r3, #2]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f040 81ac 	bne.w	8003e22 <RX_Receive+0x3fa>
		led_power.port->ODR |= PWR_LED; //Turn ON LED
 8003aca:	4b67      	ldr	r3, [pc, #412]	@ (8003c68 <RX_Receive+0x240>)
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	695a      	ldr	r2, [r3, #20]
 8003ad0:	4b65      	ldr	r3, [pc, #404]	@ (8003c68 <RX_Receive+0x240>)
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	f042 0201 	orr.w	r2, r2, #1
 8003ad8:	615a      	str	r2, [r3, #20]
		lora_error_test++;
 8003ada:	4b64      	ldr	r3, [pc, #400]	@ (8003c6c <RX_Receive+0x244>)
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	4b62      	ldr	r3, [pc, #392]	@ (8003c6c <RX_Receive+0x244>)
 8003ae4:	701a      	strb	r2, [r3, #0]
		state = GSE_Command.data[0];
 8003ae6:	4b5d      	ldr	r3, [pc, #372]	@ (8003c5c <RX_Receive+0x234>)
 8003ae8:	785a      	ldrb	r2, [r3, #1]
 8003aea:	4b61      	ldr	r3, [pc, #388]	@ (8003c70 <RX_Receive+0x248>)
 8003aec:	701a      	strb	r2, [r3, #0]
		hardware_timer_count = 0;
 8003aee:	4b5d      	ldr	r3, [pc, #372]	@ (8003c64 <RX_Receive+0x23c>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	701a      	strb	r2, [r3, #0]
		uint8_t transmit_state = 0;
 8003af4:	2300      	movs	r3, #0
 8003af6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		switch(TX_Packet_Flag)
 8003afa:	4b5e      	ldr	r3, [pc, #376]	@ (8003c74 <RX_Receive+0x24c>)
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d003      	beq.n	8003b0a <RX_Receive+0xe2>
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	f000 80c8 	beq.w	8003c98 <RX_Receive+0x270>
 8003b08:	e15a      	b.n	8003dc0 <RX_Receive+0x398>
				packet = Dummy_Transmit();
 8003b0a:	4c5b      	ldr	r4, [pc, #364]	@ (8003c78 <RX_Receive+0x250>)
 8003b0c:	463b      	mov	r3, r7
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7fd fb1c 	bl	800114c <Dummy_Transmit>
 8003b14:	4625      	mov	r5, r4
 8003b16:	463c      	mov	r4, r7
 8003b18:	6820      	ldr	r0, [r4, #0]
 8003b1a:	6861      	ldr	r1, [r4, #4]
 8003b1c:	68a2      	ldr	r2, [r4, #8]
 8003b1e:	68e3      	ldr	r3, [r4, #12]
 8003b20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b22:	6920      	ldr	r0, [r4, #16]
 8003b24:	6961      	ldr	r1, [r4, #20]
 8003b26:	69a2      	ldr	r2, [r4, #24]
 8003b28:	69e3      	ldr	r3, [r4, #28]
 8003b2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
				packet.id = 0x06;
 8003b2c:	4b52      	ldr	r3, [pc, #328]	@ (8003c78 <RX_Receive+0x250>)
 8003b2e:	2206      	movs	r2, #6
 8003b30:	701a      	strb	r2, [r3, #0]
				packet.data[0] = GSE_Command.data[0];
 8003b32:	4b4a      	ldr	r3, [pc, #296]	@ (8003c5c <RX_Receive+0x234>)
 8003b34:	785a      	ldrb	r2, [r3, #1]
 8003b36:	4b50      	ldr	r3, [pc, #320]	@ (8003c78 <RX_Receive+0x250>)
 8003b38:	705a      	strb	r2, [r3, #1]
				floatPtr = (uint8_t *) &TRANSDUCER_1.read_value_bar;
 8003b3a:	4b50      	ldr	r3, [pc, #320]	@ (8003c7c <RX_Receive+0x254>)
 8003b3c:	623b      	str	r3, [r7, #32]
				packet.data[1] = floatPtr[3];
 8003b3e:	6a3b      	ldr	r3, [r7, #32]
 8003b40:	78da      	ldrb	r2, [r3, #3]
 8003b42:	4b4d      	ldr	r3, [pc, #308]	@ (8003c78 <RX_Receive+0x250>)
 8003b44:	709a      	strb	r2, [r3, #2]
				packet.data[2] = floatPtr[2];
 8003b46:	6a3b      	ldr	r3, [r7, #32]
 8003b48:	789a      	ldrb	r2, [r3, #2]
 8003b4a:	4b4b      	ldr	r3, [pc, #300]	@ (8003c78 <RX_Receive+0x250>)
 8003b4c:	70da      	strb	r2, [r3, #3]
				packet.data[3] = floatPtr[1];
 8003b4e:	6a3b      	ldr	r3, [r7, #32]
 8003b50:	785a      	ldrb	r2, [r3, #1]
 8003b52:	4b49      	ldr	r3, [pc, #292]	@ (8003c78 <RX_Receive+0x250>)
 8003b54:	711a      	strb	r2, [r3, #4]
				packet.data[4] = floatPtr[0];
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	781a      	ldrb	r2, [r3, #0]
 8003b5a:	4b47      	ldr	r3, [pc, #284]	@ (8003c78 <RX_Receive+0x250>)
 8003b5c:	715a      	strb	r2, [r3, #5]
				floatPtr = (uint8_t *) &TRANSDUCER_2.read_value_bar;
 8003b5e:	4b48      	ldr	r3, [pc, #288]	@ (8003c80 <RX_Receive+0x258>)
 8003b60:	623b      	str	r3, [r7, #32]
				packet.data[5] = floatPtr[3];
 8003b62:	6a3b      	ldr	r3, [r7, #32]
 8003b64:	78da      	ldrb	r2, [r3, #3]
 8003b66:	4b44      	ldr	r3, [pc, #272]	@ (8003c78 <RX_Receive+0x250>)
 8003b68:	719a      	strb	r2, [r3, #6]
				packet.data[6] = floatPtr[2];
 8003b6a:	6a3b      	ldr	r3, [r7, #32]
 8003b6c:	789a      	ldrb	r2, [r3, #2]
 8003b6e:	4b42      	ldr	r3, [pc, #264]	@ (8003c78 <RX_Receive+0x250>)
 8003b70:	71da      	strb	r2, [r3, #7]
				packet.data[7] = floatPtr[1];
 8003b72:	6a3b      	ldr	r3, [r7, #32]
 8003b74:	785a      	ldrb	r2, [r3, #1]
 8003b76:	4b40      	ldr	r3, [pc, #256]	@ (8003c78 <RX_Receive+0x250>)
 8003b78:	721a      	strb	r2, [r3, #8]
				packet.data[8] = floatPtr[0];
 8003b7a:	6a3b      	ldr	r3, [r7, #32]
 8003b7c:	781a      	ldrb	r2, [r3, #0]
 8003b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8003c78 <RX_Receive+0x250>)
 8003b80:	725a      	strb	r2, [r3, #9]
				floatPtr = (uint8_t *) &TRANSDUCER_3.read_value_bar;
 8003b82:	4b40      	ldr	r3, [pc, #256]	@ (8003c84 <RX_Receive+0x25c>)
 8003b84:	623b      	str	r3, [r7, #32]
				packet.data[9] = floatPtr[3];
 8003b86:	6a3b      	ldr	r3, [r7, #32]
 8003b88:	78da      	ldrb	r2, [r3, #3]
 8003b8a:	4b3b      	ldr	r3, [pc, #236]	@ (8003c78 <RX_Receive+0x250>)
 8003b8c:	729a      	strb	r2, [r3, #10]
				packet.data[10] = floatPtr[2];
 8003b8e:	6a3b      	ldr	r3, [r7, #32]
 8003b90:	789a      	ldrb	r2, [r3, #2]
 8003b92:	4b39      	ldr	r3, [pc, #228]	@ (8003c78 <RX_Receive+0x250>)
 8003b94:	72da      	strb	r2, [r3, #11]
				packet.data[11] = floatPtr[1];
 8003b96:	6a3b      	ldr	r3, [r7, #32]
 8003b98:	785a      	ldrb	r2, [r3, #1]
 8003b9a:	4b37      	ldr	r3, [pc, #220]	@ (8003c78 <RX_Receive+0x250>)
 8003b9c:	731a      	strb	r2, [r3, #12]
				packet.data[12] = floatPtr[0];
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	781a      	ldrb	r2, [r3, #0]
 8003ba2:	4b35      	ldr	r3, [pc, #212]	@ (8003c78 <RX_Receive+0x250>)
 8003ba4:	735a      	strb	r2, [r3, #13]
				floatPtr = (uint8_t *) &THERMOCOUPLE_1.temp;
 8003ba6:	4b38      	ldr	r3, [pc, #224]	@ (8003c88 <RX_Receive+0x260>)
 8003ba8:	623b      	str	r3, [r7, #32]
				packet.data[13] = floatPtr[3];
 8003baa:	6a3b      	ldr	r3, [r7, #32]
 8003bac:	78da      	ldrb	r2, [r3, #3]
 8003bae:	4b32      	ldr	r3, [pc, #200]	@ (8003c78 <RX_Receive+0x250>)
 8003bb0:	739a      	strb	r2, [r3, #14]
				packet.data[14] = floatPtr[2];
 8003bb2:	6a3b      	ldr	r3, [r7, #32]
 8003bb4:	789a      	ldrb	r2, [r3, #2]
 8003bb6:	4b30      	ldr	r3, [pc, #192]	@ (8003c78 <RX_Receive+0x250>)
 8003bb8:	73da      	strb	r2, [r3, #15]
				packet.data[15] = floatPtr[1];
 8003bba:	6a3b      	ldr	r3, [r7, #32]
 8003bbc:	785a      	ldrb	r2, [r3, #1]
 8003bbe:	4b2e      	ldr	r3, [pc, #184]	@ (8003c78 <RX_Receive+0x250>)
 8003bc0:	741a      	strb	r2, [r3, #16]
				packet.data[16] = floatPtr[0];
 8003bc2:	6a3b      	ldr	r3, [r7, #32]
 8003bc4:	781a      	ldrb	r2, [r3, #0]
 8003bc6:	4b2c      	ldr	r3, [pc, #176]	@ (8003c78 <RX_Receive+0x250>)
 8003bc8:	745a      	strb	r2, [r3, #17]
				floatPtr = (uint8_t *) &THERMOCOUPLE_2.temp;
 8003bca:	4b30      	ldr	r3, [pc, #192]	@ (8003c8c <RX_Receive+0x264>)
 8003bcc:	623b      	str	r3, [r7, #32]
				packet.data[17] = floatPtr[3];
 8003bce:	6a3b      	ldr	r3, [r7, #32]
 8003bd0:	78da      	ldrb	r2, [r3, #3]
 8003bd2:	4b29      	ldr	r3, [pc, #164]	@ (8003c78 <RX_Receive+0x250>)
 8003bd4:	749a      	strb	r2, [r3, #18]
				packet.data[18] = floatPtr[2];
 8003bd6:	6a3b      	ldr	r3, [r7, #32]
 8003bd8:	789a      	ldrb	r2, [r3, #2]
 8003bda:	4b27      	ldr	r3, [pc, #156]	@ (8003c78 <RX_Receive+0x250>)
 8003bdc:	74da      	strb	r2, [r3, #19]
				packet.data[19] = floatPtr[1];
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	785a      	ldrb	r2, [r3, #1]
 8003be2:	4b25      	ldr	r3, [pc, #148]	@ (8003c78 <RX_Receive+0x250>)
 8003be4:	751a      	strb	r2, [r3, #20]
				packet.data[20] = floatPtr[0];
 8003be6:	6a3b      	ldr	r3, [r7, #32]
 8003be8:	781a      	ldrb	r2, [r3, #0]
 8003bea:	4b23      	ldr	r3, [pc, #140]	@ (8003c78 <RX_Receive+0x250>)
 8003bec:	755a      	strb	r2, [r3, #21]
				floatPtr = (uint8_t *) &THERMOCOUPLE_3.temp;
 8003bee:	4b28      	ldr	r3, [pc, #160]	@ (8003c90 <RX_Receive+0x268>)
 8003bf0:	623b      	str	r3, [r7, #32]
				packet.data[21] = floatPtr[3];
 8003bf2:	6a3b      	ldr	r3, [r7, #32]
 8003bf4:	78da      	ldrb	r2, [r3, #3]
 8003bf6:	4b20      	ldr	r3, [pc, #128]	@ (8003c78 <RX_Receive+0x250>)
 8003bf8:	759a      	strb	r2, [r3, #22]
				packet.data[22] = floatPtr[2];
 8003bfa:	6a3b      	ldr	r3, [r7, #32]
 8003bfc:	789a      	ldrb	r2, [r3, #2]
 8003bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003c78 <RX_Receive+0x250>)
 8003c00:	75da      	strb	r2, [r3, #23]
				packet.data[23] = floatPtr[1];
 8003c02:	6a3b      	ldr	r3, [r7, #32]
 8003c04:	785a      	ldrb	r2, [r3, #1]
 8003c06:	4b1c      	ldr	r3, [pc, #112]	@ (8003c78 <RX_Receive+0x250>)
 8003c08:	761a      	strb	r2, [r3, #24]
				packet.data[24] = floatPtr[0];
 8003c0a:	6a3b      	ldr	r3, [r7, #32]
 8003c0c:	781a      	ldrb	r2, [r3, #0]
 8003c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003c78 <RX_Receive+0x250>)
 8003c10:	765a      	strb	r2, [r3, #25]
				floatPtr = (uint8_t *) &THERMOCOUPLE_4.temp;
 8003c12:	4b20      	ldr	r3, [pc, #128]	@ (8003c94 <RX_Receive+0x26c>)
 8003c14:	623b      	str	r3, [r7, #32]
				packet.data[25] = floatPtr[3];
 8003c16:	6a3b      	ldr	r3, [r7, #32]
 8003c18:	78da      	ldrb	r2, [r3, #3]
 8003c1a:	4b17      	ldr	r3, [pc, #92]	@ (8003c78 <RX_Receive+0x250>)
 8003c1c:	769a      	strb	r2, [r3, #26]
				packet.data[26] = floatPtr[2];
 8003c1e:	6a3b      	ldr	r3, [r7, #32]
 8003c20:	789a      	ldrb	r2, [r3, #2]
 8003c22:	4b15      	ldr	r3, [pc, #84]	@ (8003c78 <RX_Receive+0x250>)
 8003c24:	76da      	strb	r2, [r3, #27]
				packet.data[27] = floatPtr[1];
 8003c26:	6a3b      	ldr	r3, [r7, #32]
 8003c28:	785a      	ldrb	r2, [r3, #1]
 8003c2a:	4b13      	ldr	r3, [pc, #76]	@ (8003c78 <RX_Receive+0x250>)
 8003c2c:	771a      	strb	r2, [r3, #28]
				packet.data[28] = floatPtr[0];
 8003c2e:	6a3b      	ldr	r3, [r7, #32]
 8003c30:	781a      	ldrb	r2, [r3, #0]
 8003c32:	4b11      	ldr	r3, [pc, #68]	@ (8003c78 <RX_Receive+0x250>)
 8003c34:	775a      	strb	r2, [r3, #29]
				packet.data[29] = 0x00;
 8003c36:	4b10      	ldr	r3, [pc, #64]	@ (8003c78 <RX_Receive+0x250>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	779a      	strb	r2, [r3, #30]
				packet.data[30] = 0x00;
 8003c3c:	4b0e      	ldr	r3, [pc, #56]	@ (8003c78 <RX_Receive+0x250>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	77da      	strb	r2, [r3, #31]
			  	TX_Packet_Flag = 1;
 8003c42:	4b0c      	ldr	r3, [pc, #48]	@ (8003c74 <RX_Receive+0x24c>)
 8003c44:	2201      	movs	r2, #1
 8003c46:	701a      	strb	r2, [r3, #0]
				break;
 8003c48:	e0bd      	b.n	8003dc6 <RX_Receive+0x39e>
 8003c4a:	bf00      	nop
 8003c4c:	40010000 	.word	0x40010000
 8003c50:	200000cc 	.word	0x200000cc
 8003c54:	200000f0 	.word	0x200000f0
 8003c58:	200000ca 	.word	0x200000ca
 8003c5c:	20000130 	.word	0x20000130
 8003c60:	200000c9 	.word	0x200000c9
 8003c64:	200000c6 	.word	0x200000c6
 8003c68:	200002e8 	.word	0x200002e8
 8003c6c:	200000ec 	.word	0x200000ec
 8003c70:	200000c1 	.word	0x200000c1
 8003c74:	200000c8 	.word	0x200000c8
 8003c78:	20000110 	.word	0x20000110
 8003c7c:	20000548 	.word	0x20000548
 8003c80:	20000554 	.word	0x20000554
 8003c84:	20000560 	.word	0x20000560
 8003c88:	20000010 	.word	0x20000010
 8003c8c:	20000018 	.word	0x20000018
 8003c90:	20000020 	.word	0x20000020
 8003c94:	20000028 	.word	0x20000028
				packet = Dummy_Transmit();
 8003c98:	4c6a      	ldr	r4, [pc, #424]	@ (8003e44 <RX_Receive+0x41c>)
 8003c9a:	463b      	mov	r3, r7
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7fd fa55 	bl	800114c <Dummy_Transmit>
 8003ca2:	4625      	mov	r5, r4
 8003ca4:	463c      	mov	r4, r7
 8003ca6:	6820      	ldr	r0, [r4, #0]
 8003ca8:	6861      	ldr	r1, [r4, #4]
 8003caa:	68a2      	ldr	r2, [r4, #8]
 8003cac:	68e3      	ldr	r3, [r4, #12]
 8003cae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cb0:	6920      	ldr	r0, [r4, #16]
 8003cb2:	6961      	ldr	r1, [r4, #20]
 8003cb4:	69a2      	ldr	r2, [r4, #24]
 8003cb6:	69e3      	ldr	r3, [r4, #28]
 8003cb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
				packet.id = 0x07;
 8003cba:	4b62      	ldr	r3, [pc, #392]	@ (8003e44 <RX_Receive+0x41c>)
 8003cbc:	2207      	movs	r2, #7
 8003cbe:	701a      	strb	r2, [r3, #0]
				packet.data[0] = GSE_Command.data[0];
 8003cc0:	4b61      	ldr	r3, [pc, #388]	@ (8003e48 <RX_Receive+0x420>)
 8003cc2:	785a      	ldrb	r2, [r3, #1]
 8003cc4:	4b5f      	ldr	r3, [pc, #380]	@ (8003e44 <RX_Receive+0x41c>)
 8003cc6:	705a      	strb	r2, [r3, #1]
				floatPtr = (uint8_t *) &SMD_TEMP_SENSE.temp;
 8003cc8:	4b60      	ldr	r3, [pc, #384]	@ (8003e4c <RX_Receive+0x424>)
 8003cca:	623b      	str	r3, [r7, #32]
				packet.data[1] = floatPtr[3];
 8003ccc:	6a3b      	ldr	r3, [r7, #32]
 8003cce:	78da      	ldrb	r2, [r3, #3]
 8003cd0:	4b5c      	ldr	r3, [pc, #368]	@ (8003e44 <RX_Receive+0x41c>)
 8003cd2:	709a      	strb	r2, [r3, #2]
				packet.data[2] = floatPtr[2];
 8003cd4:	6a3b      	ldr	r3, [r7, #32]
 8003cd6:	789a      	ldrb	r2, [r3, #2]
 8003cd8:	4b5a      	ldr	r3, [pc, #360]	@ (8003e44 <RX_Receive+0x41c>)
 8003cda:	70da      	strb	r2, [r3, #3]
				packet.data[3] = floatPtr[1];
 8003cdc:	6a3b      	ldr	r3, [r7, #32]
 8003cde:	785a      	ldrb	r2, [r3, #1]
 8003ce0:	4b58      	ldr	r3, [pc, #352]	@ (8003e44 <RX_Receive+0x41c>)
 8003ce2:	711a      	strb	r2, [r3, #4]
				packet.data[4] = floatPtr[0];
 8003ce4:	6a3b      	ldr	r3, [r7, #32]
 8003ce6:	781a      	ldrb	r2, [r3, #0]
 8003ce8:	4b56      	ldr	r3, [pc, #344]	@ (8003e44 <RX_Receive+0x41c>)
 8003cea:	715a      	strb	r2, [r3, #5]
				packet.data[5] = 0x00;
 8003cec:	4b55      	ldr	r3, [pc, #340]	@ (8003e44 <RX_Receive+0x41c>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	719a      	strb	r2, [r3, #6]
				packet.data[6] = 0x00;
 8003cf2:	4b54      	ldr	r3, [pc, #336]	@ (8003e44 <RX_Receive+0x41c>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	71da      	strb	r2, [r3, #7]
				packet.data[7] = 0x00;
 8003cf8:	4b52      	ldr	r3, [pc, #328]	@ (8003e44 <RX_Receive+0x41c>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	721a      	strb	r2, [r3, #8]
				packet.data[8] = 0x00;
 8003cfe:	4b51      	ldr	r3, [pc, #324]	@ (8003e44 <RX_Receive+0x41c>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	725a      	strb	r2, [r3, #9]
				floatPtr = (uint8_t *) &LOADCELL_1.read_value_weight;
 8003d04:	4b52      	ldr	r3, [pc, #328]	@ (8003e50 <RX_Receive+0x428>)
 8003d06:	623b      	str	r3, [r7, #32]
				packet.data[9] = floatPtr[3];
 8003d08:	6a3b      	ldr	r3, [r7, #32]
 8003d0a:	78da      	ldrb	r2, [r3, #3]
 8003d0c:	4b4d      	ldr	r3, [pc, #308]	@ (8003e44 <RX_Receive+0x41c>)
 8003d0e:	729a      	strb	r2, [r3, #10]
				packet.data[10] = floatPtr[2];
 8003d10:	6a3b      	ldr	r3, [r7, #32]
 8003d12:	789a      	ldrb	r2, [r3, #2]
 8003d14:	4b4b      	ldr	r3, [pc, #300]	@ (8003e44 <RX_Receive+0x41c>)
 8003d16:	72da      	strb	r2, [r3, #11]
				packet.data[11] = floatPtr[1];
 8003d18:	6a3b      	ldr	r3, [r7, #32]
 8003d1a:	785a      	ldrb	r2, [r3, #1]
 8003d1c:	4b49      	ldr	r3, [pc, #292]	@ (8003e44 <RX_Receive+0x41c>)
 8003d1e:	731a      	strb	r2, [r3, #12]
				packet.data[12] = floatPtr[0];
 8003d20:	6a3b      	ldr	r3, [r7, #32]
 8003d22:	781a      	ldrb	r2, [r3, #0]
 8003d24:	4b47      	ldr	r3, [pc, #284]	@ (8003e44 <RX_Receive+0x41c>)
 8003d26:	735a      	strb	r2, [r3, #13]
				floatPtr = (uint8_t *) &LOADCELL_2.read_value_weight;
 8003d28:	4b4a      	ldr	r3, [pc, #296]	@ (8003e54 <RX_Receive+0x42c>)
 8003d2a:	623b      	str	r3, [r7, #32]
				packet.data[13] = floatPtr[3];
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
 8003d2e:	78da      	ldrb	r2, [r3, #3]
 8003d30:	4b44      	ldr	r3, [pc, #272]	@ (8003e44 <RX_Receive+0x41c>)
 8003d32:	739a      	strb	r2, [r3, #14]
				packet.data[14] = floatPtr[2];
 8003d34:	6a3b      	ldr	r3, [r7, #32]
 8003d36:	789a      	ldrb	r2, [r3, #2]
 8003d38:	4b42      	ldr	r3, [pc, #264]	@ (8003e44 <RX_Receive+0x41c>)
 8003d3a:	73da      	strb	r2, [r3, #15]
				packet.data[15] = floatPtr[1];
 8003d3c:	6a3b      	ldr	r3, [r7, #32]
 8003d3e:	785a      	ldrb	r2, [r3, #1]
 8003d40:	4b40      	ldr	r3, [pc, #256]	@ (8003e44 <RX_Receive+0x41c>)
 8003d42:	741a      	strb	r2, [r3, #16]
				packet.data[16] = floatPtr[0];
 8003d44:	6a3b      	ldr	r3, [r7, #32]
 8003d46:	781a      	ldrb	r2, [r3, #0]
 8003d48:	4b3e      	ldr	r3, [pc, #248]	@ (8003e44 <RX_Receive+0x41c>)
 8003d4a:	745a      	strb	r2, [r3, #17]
				floatPtr = (uint8_t *) &LOADCELL_3.read_value_weight;
 8003d4c:	4b42      	ldr	r3, [pc, #264]	@ (8003e58 <RX_Receive+0x430>)
 8003d4e:	623b      	str	r3, [r7, #32]
				packet.data[17] = floatPtr[3];
 8003d50:	6a3b      	ldr	r3, [r7, #32]
 8003d52:	78da      	ldrb	r2, [r3, #3]
 8003d54:	4b3b      	ldr	r3, [pc, #236]	@ (8003e44 <RX_Receive+0x41c>)
 8003d56:	749a      	strb	r2, [r3, #18]
				packet.data[18] = floatPtr[2];
 8003d58:	6a3b      	ldr	r3, [r7, #32]
 8003d5a:	789a      	ldrb	r2, [r3, #2]
 8003d5c:	4b39      	ldr	r3, [pc, #228]	@ (8003e44 <RX_Receive+0x41c>)
 8003d5e:	74da      	strb	r2, [r3, #19]
				packet.data[19] = floatPtr[1];
 8003d60:	6a3b      	ldr	r3, [r7, #32]
 8003d62:	785a      	ldrb	r2, [r3, #1]
 8003d64:	4b37      	ldr	r3, [pc, #220]	@ (8003e44 <RX_Receive+0x41c>)
 8003d66:	751a      	strb	r2, [r3, #20]
				packet.data[20] = floatPtr[0];
 8003d68:	6a3b      	ldr	r3, [r7, #32]
 8003d6a:	781a      	ldrb	r2, [r3, #0]
 8003d6c:	4b35      	ldr	r3, [pc, #212]	@ (8003e44 <RX_Receive+0x41c>)
 8003d6e:	755a      	strb	r2, [r3, #21]
				floatPtr = (uint8_t *) &LOADCELL_4.read_value_weight;
 8003d70:	4b3a      	ldr	r3, [pc, #232]	@ (8003e5c <RX_Receive+0x434>)
 8003d72:	623b      	str	r3, [r7, #32]
				packet.data[21] = floatPtr[3];
 8003d74:	6a3b      	ldr	r3, [r7, #32]
 8003d76:	78da      	ldrb	r2, [r3, #3]
 8003d78:	4b32      	ldr	r3, [pc, #200]	@ (8003e44 <RX_Receive+0x41c>)
 8003d7a:	759a      	strb	r2, [r3, #22]
				packet.data[22] = floatPtr[2];
 8003d7c:	6a3b      	ldr	r3, [r7, #32]
 8003d7e:	789a      	ldrb	r2, [r3, #2]
 8003d80:	4b30      	ldr	r3, [pc, #192]	@ (8003e44 <RX_Receive+0x41c>)
 8003d82:	75da      	strb	r2, [r3, #23]
				packet.data[23] = floatPtr[1];
 8003d84:	6a3b      	ldr	r3, [r7, #32]
 8003d86:	785a      	ldrb	r2, [r3, #1]
 8003d88:	4b2e      	ldr	r3, [pc, #184]	@ (8003e44 <RX_Receive+0x41c>)
 8003d8a:	761a      	strb	r2, [r3, #24]
				packet.data[24] = floatPtr[0];
 8003d8c:	6a3b      	ldr	r3, [r7, #32]
 8003d8e:	781a      	ldrb	r2, [r3, #0]
 8003d90:	4b2c      	ldr	r3, [pc, #176]	@ (8003e44 <RX_Receive+0x41c>)
 8003d92:	765a      	strb	r2, [r3, #25]
				packet.data[25] = 0x00;
 8003d94:	4b2b      	ldr	r3, [pc, #172]	@ (8003e44 <RX_Receive+0x41c>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	769a      	strb	r2, [r3, #26]
				packet.data[26] = 0x00;
 8003d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8003e44 <RX_Receive+0x41c>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	76da      	strb	r2, [r3, #27]
				packet.data[27] = 0x00;
 8003da0:	4b28      	ldr	r3, [pc, #160]	@ (8003e44 <RX_Receive+0x41c>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	771a      	strb	r2, [r3, #28]
				packet.data[28] = 0x00;
 8003da6:	4b27      	ldr	r3, [pc, #156]	@ (8003e44 <RX_Receive+0x41c>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	775a      	strb	r2, [r3, #29]
				packet.data[29] = 0x00;
 8003dac:	4b25      	ldr	r3, [pc, #148]	@ (8003e44 <RX_Receive+0x41c>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	779a      	strb	r2, [r3, #30]
				packet.data[30] = 0x00;
 8003db2:	4b24      	ldr	r3, [pc, #144]	@ (8003e44 <RX_Receive+0x41c>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	77da      	strb	r2, [r3, #31]
			  	TX_Packet_Flag = 0;
 8003db8:	4b29      	ldr	r3, [pc, #164]	@ (8003e60 <RX_Receive+0x438>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	701a      	strb	r2, [r3, #0]
				break;
 8003dbe:	e002      	b.n	8003dc6 <RX_Receive+0x39e>
				lora_error = ERROR_SYSTEM_STATE_FAILED;
 8003dc0:	4b28      	ldr	r3, [pc, #160]	@ (8003e64 <RX_Receive+0x43c>)
 8003dc2:	2205      	movs	r2, #5
 8003dc4:	701a      	strb	r2, [r3, #0]
		RF_SW.port->ODR |= (GPIO_ODR_OD10);
 8003dc6:	4b28      	ldr	r3, [pc, #160]	@ (8003e68 <RX_Receive+0x440>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	695a      	ldr	r2, [r3, #20]
 8003dcc:	4b26      	ldr	r3, [pc, #152]	@ (8003e68 <RX_Receive+0x440>)
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dd4:	615a      	str	r2, [r3, #20]
		SX1272_transmit(&lora, (uint8_t*) &packet);
 8003dd6:	491b      	ldr	r1, [pc, #108]	@ (8003e44 <RX_Receive+0x41c>)
 8003dd8:	4824      	ldr	r0, [pc, #144]	@ (8003e6c <RX_Receive+0x444>)
 8003dda:	f7fd fa91 	bl	8001300 <SX1272_transmit>
	  		transmit_state = SX1272_readRegister(&lora, SX1272_REG_IRQ_FLAGS);
 8003dde:	2112      	movs	r1, #18
 8003de0:	4822      	ldr	r0, [pc, #136]	@ (8003e6c <RX_Receive+0x444>)
 8003de2:	f7fd fb69 	bl	80014b8 <SX1272_readRegister>
 8003de6:	4603      	mov	r3, r0
 8003de8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	  	}while((transmit_state & 0x08) == 0x00); //will continue if transmit state and 0x08 are the same or 0
 8003dec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003df0:	f003 0308 	and.w	r3, r3, #8
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d0f2      	beq.n	8003dde <RX_Receive+0x3b6>
	  	RF_SW.port->ODR &= ~(GPIO_ODR_OD10);
 8003df8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e68 <RX_Receive+0x440>)
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	695a      	ldr	r2, [r3, #20]
 8003dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8003e68 <RX_Receive+0x440>)
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e06:	615a      	str	r2, [r3, #20]
	  	SX1272_writeRegister(&lora, SX1272_REG_IRQ_FLAGS, 0x08); //clears IRQ reg
 8003e08:	2208      	movs	r2, #8
 8003e0a:	2112      	movs	r1, #18
 8003e0c:	4817      	ldr	r0, [pc, #92]	@ (8003e6c <RX_Receive+0x444>)
 8003e0e:	f7fd fb1f 	bl	8001450 <SX1272_writeRegister>
	  	_SX1272_setMode(&lora, SX1272_MODE_RXCONTINUOUS); //resetting flag back to RXCONTINUOUS mode after flag has been set!
 8003e12:	2105      	movs	r1, #5
 8003e14:	4815      	ldr	r0, [pc, #84]	@ (8003e6c <RX_Receive+0x444>)
 8003e16:	f7fd f9ff 	bl	8001218 <_SX1272_setMode>
		__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003e1a:	2017      	movs	r0, #23
 8003e1c:	f7fd fb82 	bl	8001524 <__NVIC_EnableIRQ>
}
 8003e20:	e00c      	b.n	8003e3c <RX_Receive+0x414>
		lora_error = ERROR_INVALID_PACKET_DATA;
 8003e22:	4b10      	ldr	r3, [pc, #64]	@ (8003e64 <RX_Receive+0x43c>)
 8003e24:	2202      	movs	r2, #2
 8003e26:	701a      	strb	r2, [r3, #0]
		hardware_timer_count++;
 8003e28:	4b11      	ldr	r3, [pc, #68]	@ (8003e70 <RX_Receive+0x448>)
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	b2da      	uxtb	r2, r3
 8003e30:	4b0f      	ldr	r3, [pc, #60]	@ (8003e70 <RX_Receive+0x448>)
 8003e32:	701a      	strb	r2, [r3, #0]
		__asm("NOP");
 8003e34:	bf00      	nop
		__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003e36:	2017      	movs	r0, #23
 8003e38:	f7fd fb74 	bl	8001524 <__NVIC_EnableIRQ>
}
 8003e3c:	bf00      	nop
 8003e3e:	3728      	adds	r7, #40	@ 0x28
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bdb0      	pop	{r4, r5, r7, pc}
 8003e44:	20000110 	.word	0x20000110
 8003e48:	20000130 	.word	0x20000130
 8003e4c:	20000008 	.word	0x20000008
 8003e50:	20000578 	.word	0x20000578
 8003e54:	20000584 	.word	0x20000584
 8003e58:	20000590 	.word	0x20000590
 8003e5c:	2000059c 	.word	0x2000059c
 8003e60:	200000c8 	.word	0x200000c8
 8003e64:	200000c9 	.word	0x200000c9
 8003e68:	200004e0 	.word	0x200004e0
 8003e6c:	200000f0 	.word	0x200000f0
 8003e70:	200000c6 	.word	0x200000c6

08003e74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e74:	b480      	push	{r7}
 8003e76:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003e78:	b672      	cpsid	i
}
 8003e7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
    {__asm("NOP");}
 8003e7c:	bf00      	nop
 8003e7e:	e7fd      	b.n	8003e7c <Error_Handler+0x8>

08003e80 <get_temp>:





i2c_comms_result get_temp(TEMP_SENSE *temp_sense){
 8003e80:	b5b0      	push	{r4, r5, r7, lr}
 8003e82:	b090      	sub	sp, #64	@ 0x40
 8003e84:	af02      	add	r7, sp, #8
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]

	i2c_comms_result result;

	//If its not a thermocouple, its the SMD temp sense
	if(temp_sense -> thermocouple_type == 0x00){
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	78db      	ldrb	r3, [r3, #3]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d154      	bne.n	8003f3c <get_temp+0xbc>

		uint8_t buf[4];
		buf[0] = 0x00;
 8003e92:	2300      	movs	r3, #0
 8003e94:	743b      	strb	r3, [r7, #16]
		uint8_t ret;
		ret = HAL_I2C_Master_Transmit(&hi2c2, temp_sense -> ADDR, buf[0], 1, 100);
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	7c3b      	ldrb	r3, [r7, #16]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	2364      	movs	r3, #100	@ 0x64
 8003ea2:	9300      	str	r3, [sp, #0]
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	485d      	ldr	r0, [pc, #372]	@ (800401c <get_temp+0x19c>)
 8003ea8:	f001 f99c 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (ret != HAL_OK){
 8003eb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d002      	beq.n	8003ec0 <get_temp+0x40>
			  result.comms_ok = false;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	753b      	strb	r3, [r7, #20]
 8003ebe:	e09e      	b.n	8003ffe <get_temp+0x17e>
		}
		else {
			  ret = HAL_I2C_Master_Receive(&hi2c2, temp_sense -> ADDR, result.return_value, 2, 100);
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	f107 0314 	add.w	r3, r7, #20
 8003eca:	1c9a      	adds	r2, r3, #2
 8003ecc:	2364      	movs	r3, #100	@ 0x64
 8003ece:	9300      	str	r3, [sp, #0]
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	4852      	ldr	r0, [pc, #328]	@ (800401c <get_temp+0x19c>)
 8003ed4:	f001 fa84 	bl	80053e0 <HAL_I2C_Master_Receive>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

			  if (ret != HAL_OK){
 8003ede:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d002      	beq.n	8003eec <get_temp+0x6c>
				  result.comms_ok = false;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	753b      	strb	r3, [r7, #20]
 8003eea:	e088      	b.n	8003ffe <get_temp+0x17e>
			  }
			  else{

				  uint16_t val = ((int16_t)result.return_value[0]<<4) | (result.return_value[1] >> 4);
 8003eec:	7dbb      	ldrb	r3, [r7, #22]
 8003eee:	b21b      	sxth	r3, r3
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	b21a      	sxth	r2, r3
 8003ef4:	7dfb      	ldrb	r3, [r7, #23]
 8003ef6:	091b      	lsrs	r3, r3, #4
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	b21b      	sxth	r3, r3
 8003efc:	4313      	orrs	r3, r2
 8003efe:	b21b      	sxth	r3, r3
 8003f00:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				  float temp = val/16;
 8003f02:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003f04:	091b      	lsrs	r3, r3, #4
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	ee07 3a90 	vmov	s15, r3
 8003f0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f10:	edc7 7a03 	vstr	s15, [r7, #12]
				  uint8_t * tempPointer = (uint8_t *) &temp;
 8003f14:	f107 030c 	add.w	r3, r7, #12
 8003f18:	62bb      	str	r3, [r7, #40]	@ 0x28
				  result.return_value[0] = tempPointer[0];
 8003f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	75bb      	strb	r3, [r7, #22]
				  result.return_value[1] = tempPointer[1];
 8003f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f22:	785b      	ldrb	r3, [r3, #1]
 8003f24:	75fb      	strb	r3, [r7, #23]
				  result.return_value[2] = tempPointer[2];
 8003f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f28:	789b      	ldrb	r3, [r3, #2]
 8003f2a:	763b      	strb	r3, [r7, #24]
				  result.return_value[3] = tempPointer[3];
 8003f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f2e:	78db      	ldrb	r3, [r3, #3]
 8003f30:	767b      	strb	r3, [r7, #25]
				  result.return_length = 0x04;
 8003f32:	2304      	movs	r3, #4
 8003f34:	757b      	strb	r3, [r7, #21]

				  result.comms_ok = true;
 8003f36:	2301      	movs	r3, #1
 8003f38:	753b      	strb	r3, [r7, #20]
 8003f3a:	e060      	b.n	8003ffe <get_temp+0x17e>
	}

	//Its got a thermocouple type, therefore, lets get the thermocouple hot junc temp
	else{
		uint8_t ret;
		ret = HAL_I2C_Master_Transmit(&hi2c2, (temp_sense -> ADDR | 0x00), 0x00, 1, 100); //Write to thermocouple IC, to move pointer to hot junc reg
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	4619      	mov	r1, r3
 8003f42:	2364      	movs	r3, #100	@ 0x64
 8003f44:	9300      	str	r3, [sp, #0]
 8003f46:	2301      	movs	r3, #1
 8003f48:	2200      	movs	r2, #0
 8003f4a:	4834      	ldr	r0, [pc, #208]	@ (800401c <get_temp+0x19c>)
 8003f4c:	f001 f94a 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8003f50:	4603      	mov	r3, r0
 8003f52:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (ret != HAL_OK){
 8003f56:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d002      	beq.n	8003f64 <get_temp+0xe4>
			result.comms_ok = false;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	753b      	strb	r3, [r7, #20]
 8003f62:	e04c      	b.n	8003ffe <get_temp+0x17e>
		}
		else {
			ret = HAL_I2C_Master_Receive(&hi2c2, (temp_sense -> ADDR | 0x01), result.return_value, 2, 100);	//Read 2 bytes from the hot junc reg into return val
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	f043 0301 	orr.w	r3, r3, #1
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	4619      	mov	r1, r3
 8003f70:	f107 0314 	add.w	r3, r7, #20
 8003f74:	1c9a      	adds	r2, r3, #2
 8003f76:	2364      	movs	r3, #100	@ 0x64
 8003f78:	9300      	str	r3, [sp, #0]
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	4827      	ldr	r0, [pc, #156]	@ (800401c <get_temp+0x19c>)
 8003f7e:	f001 fa2f 	bl	80053e0 <HAL_I2C_Master_Receive>
 8003f82:	4603      	mov	r3, r0
 8003f84:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (ret != HAL_OK){
 8003f88:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d002      	beq.n	8003f96 <get_temp+0x116>
				result.comms_ok = false;
 8003f90:	2300      	movs	r3, #0
 8003f92:	753b      	strb	r3, [r7, #20]
 8003f94:	e033      	b.n	8003ffe <get_temp+0x17e>
			}
			else{

				uint16_t val = ((int16_t)result.return_value[0] * 16) | (result.return_value[1]);
 8003f96:	7dbb      	ldrb	r3, [r7, #22]
 8003f98:	011b      	lsls	r3, r3, #4
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	b21a      	sxth	r2, r3
 8003f9e:	7dfb      	ldrb	r3, [r7, #23]
 8003fa0:	b21b      	sxth	r3, r3
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	b21b      	sxth	r3, r3
 8003fa6:	86bb      	strh	r3, [r7, #52]	@ 0x34
				float temp = val/16;
 8003fa8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003faa:	091b      	lsrs	r3, r3, #4
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	ee07 3a90 	vmov	s15, r3
 8003fb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fb6:	edc7 7a02 	vstr	s15, [r7, #8]
				if ((result.return_value[0] & 0x80) == 0x80){ //If the temp is < 0deg
 8003fba:	7dbb      	ldrb	r3, [r7, #22]
 8003fbc:	b25b      	sxtb	r3, r3
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	da08      	bge.n	8003fd4 <get_temp+0x154>
					temp = temp - 4096;
 8003fc2:	edd7 7a02 	vldr	s15, [r7, #8]
 8003fc6:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8004020 <get_temp+0x1a0>
 8003fca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003fce:	edc7 7a02 	vstr	s15, [r7, #8]
 8003fd2:	e001      	b.n	8003fd8 <get_temp+0x158>
				}
				else{
					temp = temp; //If temp is >= 0deg, dont need to do anything
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	60bb      	str	r3, [r7, #8]
				}

				uint8_t * tempPointer = (uint8_t *) &temp;
 8003fd8:	f107 0308 	add.w	r3, r7, #8
 8003fdc:	633b      	str	r3, [r7, #48]	@ 0x30
				result.return_value[0] = tempPointer[0];
 8003fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	75bb      	strb	r3, [r7, #22]
				result.return_value[1] = tempPointer[1];
 8003fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe6:	785b      	ldrb	r3, [r3, #1]
 8003fe8:	75fb      	strb	r3, [r7, #23]
				result.return_value[2] = tempPointer[2];
 8003fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fec:	789b      	ldrb	r3, [r3, #2]
 8003fee:	763b      	strb	r3, [r7, #24]
				result.return_value[3] = tempPointer[3];
 8003ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ff2:	78db      	ldrb	r3, [r3, #3]
 8003ff4:	767b      	strb	r3, [r7, #25]
				result.return_length = 0x04;
 8003ff6:	2304      	movs	r3, #4
 8003ff8:	757b      	strb	r3, [r7, #21]

				result.comms_ok = true;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	753b      	strb	r3, [r7, #20]
			}
		}
	}


	return result;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	461d      	mov	r5, r3
 8004002:	f107 0414 	add.w	r4, r7, #20
 8004006:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004008:	6028      	str	r0, [r5, #0]
 800400a:	6069      	str	r1, [r5, #4]
 800400c:	60aa      	str	r2, [r5, #8]
 800400e:	60eb      	str	r3, [r5, #12]
 8004010:	8823      	ldrh	r3, [r4, #0]
 8004012:	822b      	strh	r3, [r5, #16]

};
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	3738      	adds	r7, #56	@ 0x38
 8004018:	46bd      	mov	sp, r7
 800401a:	bdb0      	pop	{r4, r5, r7, pc}
 800401c:	2000006c 	.word	0x2000006c
 8004020:	45800000 	.word	0x45800000

08004024 <THERMOCOUPLE_CONFIG>:


	return result;
}

THERMOCOUPLE_CONFIG(uint8_t ADDR, char THERMOCOUPLE_TYPE){
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af02      	add	r7, sp, #8
 800402a:	4603      	mov	r3, r0
 800402c:	460a      	mov	r2, r1
 800402e:	71fb      	strb	r3, [r7, #7]
 8004030:	4613      	mov	r3, r2
 8004032:	71bb      	strb	r3, [r7, #6]

	HAL_StatusTypeDef ret;
	uint8_t buf[2];
	buf[0] = 0;
 8004034:	2300      	movs	r3, #0
 8004036:	733b      	strb	r3, [r7, #12]
	buf[1] = 0;
 8004038:	2300      	movs	r3, #0
 800403a:	737b      	strb	r3, [r7, #13]

	if (THERMOCOUPLE_TYPE == 'K'){
 800403c:	79bb      	ldrb	r3, [r7, #6]
 800403e:	2b4b      	cmp	r3, #75	@ 0x4b
 8004040:	d102      	bne.n	8004048 <THERMOCOUPLE_CONFIG+0x24>
		buf[1] |= 0b000 << 4;
 8004042:	7b7b      	ldrb	r3, [r7, #13]
 8004044:	737b      	strb	r3, [r7, #13]
 8004046:	e03d      	b.n	80040c4 <THERMOCOUPLE_CONFIG+0xa0>
	}
	else if (THERMOCOUPLE_TYPE == 'J'){
 8004048:	79bb      	ldrb	r3, [r7, #6]
 800404a:	2b4a      	cmp	r3, #74	@ 0x4a
 800404c:	d105      	bne.n	800405a <THERMOCOUPLE_CONFIG+0x36>
		buf[1] |= 0b001 << 4;
 800404e:	7b7b      	ldrb	r3, [r7, #13]
 8004050:	f043 0310 	orr.w	r3, r3, #16
 8004054:	b2db      	uxtb	r3, r3
 8004056:	737b      	strb	r3, [r7, #13]
 8004058:	e034      	b.n	80040c4 <THERMOCOUPLE_CONFIG+0xa0>
	}
	else if (THERMOCOUPLE_TYPE == 'T'){
 800405a:	79bb      	ldrb	r3, [r7, #6]
 800405c:	2b54      	cmp	r3, #84	@ 0x54
 800405e:	d105      	bne.n	800406c <THERMOCOUPLE_CONFIG+0x48>
		buf[1] |= 0b010 << 4;
 8004060:	7b7b      	ldrb	r3, [r7, #13]
 8004062:	f043 0320 	orr.w	r3, r3, #32
 8004066:	b2db      	uxtb	r3, r3
 8004068:	737b      	strb	r3, [r7, #13]
 800406a:	e02b      	b.n	80040c4 <THERMOCOUPLE_CONFIG+0xa0>
	}
	else if (THERMOCOUPLE_TYPE == 'N'){
 800406c:	79bb      	ldrb	r3, [r7, #6]
 800406e:	2b4e      	cmp	r3, #78	@ 0x4e
 8004070:	d105      	bne.n	800407e <THERMOCOUPLE_CONFIG+0x5a>
		buf[1] |= 0b011 << 4;
 8004072:	7b7b      	ldrb	r3, [r7, #13]
 8004074:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004078:	b2db      	uxtb	r3, r3
 800407a:	737b      	strb	r3, [r7, #13]
 800407c:	e022      	b.n	80040c4 <THERMOCOUPLE_CONFIG+0xa0>
	}
	else if (THERMOCOUPLE_TYPE == 'S'){
 800407e:	79bb      	ldrb	r3, [r7, #6]
 8004080:	2b53      	cmp	r3, #83	@ 0x53
 8004082:	d105      	bne.n	8004090 <THERMOCOUPLE_CONFIG+0x6c>
		buf[1] |= 0b100 << 4;
 8004084:	7b7b      	ldrb	r3, [r7, #13]
 8004086:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800408a:	b2db      	uxtb	r3, r3
 800408c:	737b      	strb	r3, [r7, #13]
 800408e:	e019      	b.n	80040c4 <THERMOCOUPLE_CONFIG+0xa0>
	}
	else if (THERMOCOUPLE_TYPE == 'E'){
 8004090:	79bb      	ldrb	r3, [r7, #6]
 8004092:	2b45      	cmp	r3, #69	@ 0x45
 8004094:	d105      	bne.n	80040a2 <THERMOCOUPLE_CONFIG+0x7e>
		buf[1] |= 0b101 << 4;
 8004096:	7b7b      	ldrb	r3, [r7, #13]
 8004098:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800409c:	b2db      	uxtb	r3, r3
 800409e:	737b      	strb	r3, [r7, #13]
 80040a0:	e010      	b.n	80040c4 <THERMOCOUPLE_CONFIG+0xa0>
	}
	else if (THERMOCOUPLE_TYPE == 'B'){
 80040a2:	79bb      	ldrb	r3, [r7, #6]
 80040a4:	2b42      	cmp	r3, #66	@ 0x42
 80040a6:	d105      	bne.n	80040b4 <THERMOCOUPLE_CONFIG+0x90>
		buf[1] |= 0b110 << 4;
 80040a8:	7b7b      	ldrb	r3, [r7, #13]
 80040aa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	737b      	strb	r3, [r7, #13]
 80040b2:	e007      	b.n	80040c4 <THERMOCOUPLE_CONFIG+0xa0>
	}
	else if (THERMOCOUPLE_TYPE == 'R'){
 80040b4:	79bb      	ldrb	r3, [r7, #6]
 80040b6:	2b52      	cmp	r3, #82	@ 0x52
 80040b8:	d104      	bne.n	80040c4 <THERMOCOUPLE_CONFIG+0xa0>
		buf[1] |= 0b111 << 4;
 80040ba:	7b7b      	ldrb	r3, [r7, #13]
 80040bc:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	737b      	strb	r3, [r7, #13]
	}
	else{
	}


	buf[0] = THERMO_REG_SENSOR_CONFIG;	//Pointer Addr
 80040c4:	2305      	movs	r3, #5
 80040c6:	733b      	strb	r3, [r7, #12]
	buf[1] |= 0b00000100;			  	//Data for data reg at pointer addr
 80040c8:	7b7b      	ldrb	r3, [r7, #13]
 80040ca:	f043 0304 	orr.w	r3, r3, #4
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	737b      	strb	r3, [r7, #13]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 2, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 80040d2:	79fb      	ldrb	r3, [r7, #7]
 80040d4:	b299      	uxth	r1, r3
 80040d6:	f107 020c 	add.w	r2, r7, #12
 80040da:	2364      	movs	r3, #100	@ 0x64
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	2302      	movs	r3, #2
 80040e0:	48ca      	ldr	r0, [pc, #808]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80040e2:	f001 f87f 	bl	80051e4 <HAL_I2C_Master_Transmit>
 80040e6:	4603      	mov	r3, r0
 80040e8:	73fb      	strb	r3, [r7, #15]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 1, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 80040ea:	79fb      	ldrb	r3, [r7, #7]
 80040ec:	b299      	uxth	r1, r3
 80040ee:	f107 020c 	add.w	r2, r7, #12
 80040f2:	2364      	movs	r3, #100	@ 0x64
 80040f4:	9300      	str	r3, [sp, #0]
 80040f6:	2301      	movs	r3, #1
 80040f8:	48c4      	ldr	r0, [pc, #784]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80040fa:	f001 f873 	bl	80051e4 <HAL_I2C_Master_Transmit>
 80040fe:	4603      	mov	r3, r0
 8004100:	73fb      	strb	r3, [r7, #15]
	ret = HAL_I2C_Master_Receive(&hi2c2, (ADDR | 0x01), buf, 1, 100); //ADDR OR'ed with 0x01 for read command
 8004102:	79fb      	ldrb	r3, [r7, #7]
 8004104:	f043 0301 	orr.w	r3, r3, #1
 8004108:	b2db      	uxtb	r3, r3
 800410a:	4619      	mov	r1, r3
 800410c:	f107 020c 	add.w	r2, r7, #12
 8004110:	2364      	movs	r3, #100	@ 0x64
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	2301      	movs	r3, #1
 8004116:	48bd      	ldr	r0, [pc, #756]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 8004118:	f001 f962 	bl	80053e0 <HAL_I2C_Master_Receive>
 800411c:	4603      	mov	r3, r0
 800411e:	73fb      	strb	r3, [r7, #15]

  	buf[0] = THERMO_REG_DEVICE_CONFIG;
 8004120:	2306      	movs	r3, #6
 8004122:	733b      	strb	r3, [r7, #12]
  	buf[1] = 0b00011100; //Coldjunc resolution = 0.0625deg, ADC res = 18bit, burst mode temp = 128 samples, shutdown mode = normal operation
 8004124:	231c      	movs	r3, #28
 8004126:	737b      	strb	r3, [r7, #13]
  	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 2, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 8004128:	79fb      	ldrb	r3, [r7, #7]
 800412a:	b299      	uxth	r1, r3
 800412c:	f107 020c 	add.w	r2, r7, #12
 8004130:	2364      	movs	r3, #100	@ 0x64
 8004132:	9300      	str	r3, [sp, #0]
 8004134:	2302      	movs	r3, #2
 8004136:	48b5      	ldr	r0, [pc, #724]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 8004138:	f001 f854 	bl	80051e4 <HAL_I2C_Master_Transmit>
 800413c:	4603      	mov	r3, r0
 800413e:	73fb      	strb	r3, [r7, #15]
  	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 1, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 8004140:	79fb      	ldrb	r3, [r7, #7]
 8004142:	b299      	uxth	r1, r3
 8004144:	f107 020c 	add.w	r2, r7, #12
 8004148:	2364      	movs	r3, #100	@ 0x64
 800414a:	9300      	str	r3, [sp, #0]
 800414c:	2301      	movs	r3, #1
 800414e:	48af      	ldr	r0, [pc, #700]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 8004150:	f001 f848 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8004154:	4603      	mov	r3, r0
 8004156:	73fb      	strb	r3, [r7, #15]
  	ret = HAL_I2C_Master_Receive(&hi2c2, (ADDR | 0x01), buf, 1, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 8004158:	79fb      	ldrb	r3, [r7, #7]
 800415a:	f043 0301 	orr.w	r3, r3, #1
 800415e:	b2db      	uxtb	r3, r3
 8004160:	4619      	mov	r1, r3
 8004162:	f107 020c 	add.w	r2, r7, #12
 8004166:	2364      	movs	r3, #100	@ 0x64
 8004168:	9300      	str	r3, [sp, #0]
 800416a:	2301      	movs	r3, #1
 800416c:	48a7      	ldr	r0, [pc, #668]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 800416e:	f001 f937 	bl	80053e0 <HAL_I2C_Master_Receive>
 8004172:	4603      	mov	r3, r0
 8004174:	73fb      	strb	r3, [r7, #15]

 	buf[0] = THERMO_REG_ALERT1_LIMIT;
 8004176:	2310      	movs	r3, #16
 8004178:	733b      	strb	r3, [r7, #12]
 	buf[1] = 0b01111111; //Coldjunc resolution = 0.0625deg, ADC res = 18bit, burst mode temp = 128 samples, shutdown mode = normal operation
 800417a:	237f      	movs	r3, #127	@ 0x7f
 800417c:	737b      	strb	r3, [r7, #13]
  	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 2, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 800417e:	79fb      	ldrb	r3, [r7, #7]
 8004180:	b299      	uxth	r1, r3
 8004182:	f107 020c 	add.w	r2, r7, #12
 8004186:	2364      	movs	r3, #100	@ 0x64
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	2302      	movs	r3, #2
 800418c:	489f      	ldr	r0, [pc, #636]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 800418e:	f001 f829 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8004192:	4603      	mov	r3, r0
 8004194:	73fb      	strb	r3, [r7, #15]
  	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 1, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 8004196:	79fb      	ldrb	r3, [r7, #7]
 8004198:	b299      	uxth	r1, r3
 800419a:	f107 020c 	add.w	r2, r7, #12
 800419e:	2364      	movs	r3, #100	@ 0x64
 80041a0:	9300      	str	r3, [sp, #0]
 80041a2:	2301      	movs	r3, #1
 80041a4:	4899      	ldr	r0, [pc, #612]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80041a6:	f001 f81d 	bl	80051e4 <HAL_I2C_Master_Transmit>
 80041aa:	4603      	mov	r3, r0
 80041ac:	73fb      	strb	r3, [r7, #15]
  	ret = HAL_I2C_Master_Receive(&hi2c2, (ADDR | 0x01), buf, 1, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 80041ae:	79fb      	ldrb	r3, [r7, #7]
 80041b0:	f043 0301 	orr.w	r3, r3, #1
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	4619      	mov	r1, r3
 80041b8:	f107 020c 	add.w	r2, r7, #12
 80041bc:	2364      	movs	r3, #100	@ 0x64
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	2301      	movs	r3, #1
 80041c2:	4892      	ldr	r0, [pc, #584]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80041c4:	f001 f90c 	bl	80053e0 <HAL_I2C_Master_Receive>
 80041c8:	4603      	mov	r3, r0
 80041ca:	73fb      	strb	r3, [r7, #15]


  	buf[0] = THERMO_REG_ALERT2_LIMIT;
 80041cc:	2311      	movs	r3, #17
 80041ce:	733b      	strb	r3, [r7, #12]
  	buf[1] = 0b01111111; //Coldjunc resolution = 0.0625deg, ADC res = 18bit, burst mode temp = 128 samples, shutdown mode = normal operation
 80041d0:	237f      	movs	r3, #127	@ 0x7f
 80041d2:	737b      	strb	r3, [r7, #13]
  	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 2, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 80041d4:	79fb      	ldrb	r3, [r7, #7]
 80041d6:	b299      	uxth	r1, r3
 80041d8:	f107 020c 	add.w	r2, r7, #12
 80041dc:	2364      	movs	r3, #100	@ 0x64
 80041de:	9300      	str	r3, [sp, #0]
 80041e0:	2302      	movs	r3, #2
 80041e2:	488a      	ldr	r0, [pc, #552]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80041e4:	f000 fffe 	bl	80051e4 <HAL_I2C_Master_Transmit>
 80041e8:	4603      	mov	r3, r0
 80041ea:	73fb      	strb	r3, [r7, #15]
  	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 1, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 80041ec:	79fb      	ldrb	r3, [r7, #7]
 80041ee:	b299      	uxth	r1, r3
 80041f0:	f107 020c 	add.w	r2, r7, #12
 80041f4:	2364      	movs	r3, #100	@ 0x64
 80041f6:	9300      	str	r3, [sp, #0]
 80041f8:	2301      	movs	r3, #1
 80041fa:	4884      	ldr	r0, [pc, #528]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80041fc:	f000 fff2 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8004200:	4603      	mov	r3, r0
 8004202:	73fb      	strb	r3, [r7, #15]
  	ret = HAL_I2C_Master_Receive(&hi2c2, (ADDR | 0x01), buf, 1, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 8004204:	79fb      	ldrb	r3, [r7, #7]
 8004206:	f043 0301 	orr.w	r3, r3, #1
 800420a:	b2db      	uxtb	r3, r3
 800420c:	4619      	mov	r1, r3
 800420e:	f107 020c 	add.w	r2, r7, #12
 8004212:	2364      	movs	r3, #100	@ 0x64
 8004214:	9300      	str	r3, [sp, #0]
 8004216:	2301      	movs	r3, #1
 8004218:	487c      	ldr	r0, [pc, #496]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 800421a:	f001 f8e1 	bl	80053e0 <HAL_I2C_Master_Receive>
 800421e:	4603      	mov	r3, r0
 8004220:	73fb      	strb	r3, [r7, #15]

  	buf[0] = THERMO_REG_ALERT3_LIMIT;
 8004222:	2312      	movs	r3, #18
 8004224:	733b      	strb	r3, [r7, #12]
  	buf[1] = 0b01111111; //Coldjunc resolution = 0.0625deg, ADC res = 18bit, burst mode temp = 128 samples, shutdown mode = normal operation
 8004226:	237f      	movs	r3, #127	@ 0x7f
 8004228:	737b      	strb	r3, [r7, #13]
  	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 2, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 800422a:	79fb      	ldrb	r3, [r7, #7]
 800422c:	b299      	uxth	r1, r3
 800422e:	f107 020c 	add.w	r2, r7, #12
 8004232:	2364      	movs	r3, #100	@ 0x64
 8004234:	9300      	str	r3, [sp, #0]
 8004236:	2302      	movs	r3, #2
 8004238:	4874      	ldr	r0, [pc, #464]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 800423a:	f000 ffd3 	bl	80051e4 <HAL_I2C_Master_Transmit>
 800423e:	4603      	mov	r3, r0
 8004240:	73fb      	strb	r3, [r7, #15]
  	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 1, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 8004242:	79fb      	ldrb	r3, [r7, #7]
 8004244:	b299      	uxth	r1, r3
 8004246:	f107 020c 	add.w	r2, r7, #12
 800424a:	2364      	movs	r3, #100	@ 0x64
 800424c:	9300      	str	r3, [sp, #0]
 800424e:	2301      	movs	r3, #1
 8004250:	486e      	ldr	r0, [pc, #440]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 8004252:	f000 ffc7 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8004256:	4603      	mov	r3, r0
 8004258:	73fb      	strb	r3, [r7, #15]
  	ret = HAL_I2C_Master_Receive(&hi2c2, (ADDR | 0x01), buf, 1, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 800425a:	79fb      	ldrb	r3, [r7, #7]
 800425c:	f043 0301 	orr.w	r3, r3, #1
 8004260:	b2db      	uxtb	r3, r3
 8004262:	4619      	mov	r1, r3
 8004264:	f107 020c 	add.w	r2, r7, #12
 8004268:	2364      	movs	r3, #100	@ 0x64
 800426a:	9300      	str	r3, [sp, #0]
 800426c:	2301      	movs	r3, #1
 800426e:	4867      	ldr	r0, [pc, #412]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 8004270:	f001 f8b6 	bl	80053e0 <HAL_I2C_Master_Receive>
 8004274:	4603      	mov	r3, r0
 8004276:	73fb      	strb	r3, [r7, #15]

	buf[0] = THERMO_REG_ALERT4_LIMIT;
 8004278:	2313      	movs	r3, #19
 800427a:	733b      	strb	r3, [r7, #12]
	buf[1] = 0b01111111; //Coldjunc resolution = 0.0625deg, ADC res = 18bit, burst mode temp = 128 samples, shutdown mode = normal operation
 800427c:	237f      	movs	r3, #127	@ 0x7f
 800427e:	737b      	strb	r3, [r7, #13]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 2, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 8004280:	79fb      	ldrb	r3, [r7, #7]
 8004282:	b299      	uxth	r1, r3
 8004284:	f107 020c 	add.w	r2, r7, #12
 8004288:	2364      	movs	r3, #100	@ 0x64
 800428a:	9300      	str	r3, [sp, #0]
 800428c:	2302      	movs	r3, #2
 800428e:	485f      	ldr	r0, [pc, #380]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 8004290:	f000 ffa8 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8004294:	4603      	mov	r3, r0
 8004296:	73fb      	strb	r3, [r7, #15]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 1, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 8004298:	79fb      	ldrb	r3, [r7, #7]
 800429a:	b299      	uxth	r1, r3
 800429c:	f107 020c 	add.w	r2, r7, #12
 80042a0:	2364      	movs	r3, #100	@ 0x64
 80042a2:	9300      	str	r3, [sp, #0]
 80042a4:	2301      	movs	r3, #1
 80042a6:	4859      	ldr	r0, [pc, #356]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80042a8:	f000 ff9c 	bl	80051e4 <HAL_I2C_Master_Transmit>
 80042ac:	4603      	mov	r3, r0
 80042ae:	73fb      	strb	r3, [r7, #15]
	ret = HAL_I2C_Master_Receive(&hi2c2, (ADDR | 0x01), buf, 1, 100); //ADDR OR'ed with 0x00 for write command, and then writing pointer to THERMO_REG_ID
 80042b0:	79fb      	ldrb	r3, [r7, #7]
 80042b2:	f043 0301 	orr.w	r3, r3, #1
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	4619      	mov	r1, r3
 80042ba:	f107 020c 	add.w	r2, r7, #12
 80042be:	2364      	movs	r3, #100	@ 0x64
 80042c0:	9300      	str	r3, [sp, #0]
 80042c2:	2301      	movs	r3, #1
 80042c4:	4851      	ldr	r0, [pc, #324]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80042c6:	f001 f88b 	bl	80053e0 <HAL_I2C_Master_Receive>
 80042ca:	4603      	mov	r3, r0
 80042cc:	73fb      	strb	r3, [r7, #15]

	buf[0] = THERMO_REG_ALERT1_CONFIG;
 80042ce:	2308      	movs	r3, #8
 80042d0:	733b      	strb	r3, [r7, #12]
	buf[1] = 0b00011101;
 80042d2:	231d      	movs	r3, #29
 80042d4:	737b      	strb	r3, [r7, #13]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 2, 100);
 80042d6:	79fb      	ldrb	r3, [r7, #7]
 80042d8:	b299      	uxth	r1, r3
 80042da:	f107 020c 	add.w	r2, r7, #12
 80042de:	2364      	movs	r3, #100	@ 0x64
 80042e0:	9300      	str	r3, [sp, #0]
 80042e2:	2302      	movs	r3, #2
 80042e4:	4849      	ldr	r0, [pc, #292]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80042e6:	f000 ff7d 	bl	80051e4 <HAL_I2C_Master_Transmit>
 80042ea:	4603      	mov	r3, r0
 80042ec:	73fb      	strb	r3, [r7, #15]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 1, 100);
 80042ee:	79fb      	ldrb	r3, [r7, #7]
 80042f0:	b299      	uxth	r1, r3
 80042f2:	f107 020c 	add.w	r2, r7, #12
 80042f6:	2364      	movs	r3, #100	@ 0x64
 80042f8:	9300      	str	r3, [sp, #0]
 80042fa:	2301      	movs	r3, #1
 80042fc:	4843      	ldr	r0, [pc, #268]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80042fe:	f000 ff71 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8004302:	4603      	mov	r3, r0
 8004304:	73fb      	strb	r3, [r7, #15]
	ret = HAL_I2C_Master_Receive(&hi2c2, (ADDR | 0x01), buf, 1, 100);
 8004306:	79fb      	ldrb	r3, [r7, #7]
 8004308:	f043 0301 	orr.w	r3, r3, #1
 800430c:	b2db      	uxtb	r3, r3
 800430e:	4619      	mov	r1, r3
 8004310:	f107 020c 	add.w	r2, r7, #12
 8004314:	2364      	movs	r3, #100	@ 0x64
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	2301      	movs	r3, #1
 800431a:	483c      	ldr	r0, [pc, #240]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 800431c:	f001 f860 	bl	80053e0 <HAL_I2C_Master_Receive>
 8004320:	4603      	mov	r3, r0
 8004322:	73fb      	strb	r3, [r7, #15]

	buf[0] = THERMO_REG_ALERT2_CONFIG;
 8004324:	2309      	movs	r3, #9
 8004326:	733b      	strb	r3, [r7, #12]
	buf[1] = 0b00011101;
 8004328:	231d      	movs	r3, #29
 800432a:	737b      	strb	r3, [r7, #13]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 2, 100);
 800432c:	79fb      	ldrb	r3, [r7, #7]
 800432e:	b299      	uxth	r1, r3
 8004330:	f107 020c 	add.w	r2, r7, #12
 8004334:	2364      	movs	r3, #100	@ 0x64
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	2302      	movs	r3, #2
 800433a:	4834      	ldr	r0, [pc, #208]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 800433c:	f000 ff52 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8004340:	4603      	mov	r3, r0
 8004342:	73fb      	strb	r3, [r7, #15]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 1, 100);
 8004344:	79fb      	ldrb	r3, [r7, #7]
 8004346:	b299      	uxth	r1, r3
 8004348:	f107 020c 	add.w	r2, r7, #12
 800434c:	2364      	movs	r3, #100	@ 0x64
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	2301      	movs	r3, #1
 8004352:	482e      	ldr	r0, [pc, #184]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 8004354:	f000 ff46 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8004358:	4603      	mov	r3, r0
 800435a:	73fb      	strb	r3, [r7, #15]
	ret = HAL_I2C_Master_Receive(&hi2c2, (ADDR | 0x01), buf, 1, 100);
 800435c:	79fb      	ldrb	r3, [r7, #7]
 800435e:	f043 0301 	orr.w	r3, r3, #1
 8004362:	b2db      	uxtb	r3, r3
 8004364:	4619      	mov	r1, r3
 8004366:	f107 020c 	add.w	r2, r7, #12
 800436a:	2364      	movs	r3, #100	@ 0x64
 800436c:	9300      	str	r3, [sp, #0]
 800436e:	2301      	movs	r3, #1
 8004370:	4826      	ldr	r0, [pc, #152]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 8004372:	f001 f835 	bl	80053e0 <HAL_I2C_Master_Receive>
 8004376:	4603      	mov	r3, r0
 8004378:	73fb      	strb	r3, [r7, #15]

	buf[0] = THERMO_REG_ALERT3_CONFIG;
 800437a:	230a      	movs	r3, #10
 800437c:	733b      	strb	r3, [r7, #12]
	buf[1] = 0b00011101;
 800437e:	231d      	movs	r3, #29
 8004380:	737b      	strb	r3, [r7, #13]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 2, 100);
 8004382:	79fb      	ldrb	r3, [r7, #7]
 8004384:	b299      	uxth	r1, r3
 8004386:	f107 020c 	add.w	r2, r7, #12
 800438a:	2364      	movs	r3, #100	@ 0x64
 800438c:	9300      	str	r3, [sp, #0]
 800438e:	2302      	movs	r3, #2
 8004390:	481e      	ldr	r0, [pc, #120]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 8004392:	f000 ff27 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8004396:	4603      	mov	r3, r0
 8004398:	73fb      	strb	r3, [r7, #15]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 1, 100);
 800439a:	79fb      	ldrb	r3, [r7, #7]
 800439c:	b299      	uxth	r1, r3
 800439e:	f107 020c 	add.w	r2, r7, #12
 80043a2:	2364      	movs	r3, #100	@ 0x64
 80043a4:	9300      	str	r3, [sp, #0]
 80043a6:	2301      	movs	r3, #1
 80043a8:	4818      	ldr	r0, [pc, #96]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80043aa:	f000 ff1b 	bl	80051e4 <HAL_I2C_Master_Transmit>
 80043ae:	4603      	mov	r3, r0
 80043b0:	73fb      	strb	r3, [r7, #15]
	ret = HAL_I2C_Master_Receive(&hi2c2, (ADDR | 0x01), buf, 1, 100);
 80043b2:	79fb      	ldrb	r3, [r7, #7]
 80043b4:	f043 0301 	orr.w	r3, r3, #1
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	4619      	mov	r1, r3
 80043bc:	f107 020c 	add.w	r2, r7, #12
 80043c0:	2364      	movs	r3, #100	@ 0x64
 80043c2:	9300      	str	r3, [sp, #0]
 80043c4:	2301      	movs	r3, #1
 80043c6:	4811      	ldr	r0, [pc, #68]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80043c8:	f001 f80a 	bl	80053e0 <HAL_I2C_Master_Receive>
 80043cc:	4603      	mov	r3, r0
 80043ce:	73fb      	strb	r3, [r7, #15]

	buf[0] = THERMO_REG_ALERT4_CONFIG;
 80043d0:	230b      	movs	r3, #11
 80043d2:	733b      	strb	r3, [r7, #12]
	buf[1] = 0b00011101;
 80043d4:	231d      	movs	r3, #29
 80043d6:	737b      	strb	r3, [r7, #13]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 2, 100);
 80043d8:	79fb      	ldrb	r3, [r7, #7]
 80043da:	b299      	uxth	r1, r3
 80043dc:	f107 020c 	add.w	r2, r7, #12
 80043e0:	2364      	movs	r3, #100	@ 0x64
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	2302      	movs	r3, #2
 80043e6:	4809      	ldr	r0, [pc, #36]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 80043e8:	f000 fefc 	bl	80051e4 <HAL_I2C_Master_Transmit>
 80043ec:	4603      	mov	r3, r0
 80043ee:	73fb      	strb	r3, [r7, #15]
	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 1, 100);
 80043f0:	79fb      	ldrb	r3, [r7, #7]
 80043f2:	b299      	uxth	r1, r3
 80043f4:	f107 020c 	add.w	r2, r7, #12
 80043f8:	2364      	movs	r3, #100	@ 0x64
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	2301      	movs	r3, #1
 80043fe:	4803      	ldr	r0, [pc, #12]	@ (800440c <THERMOCOUPLE_CONFIG+0x3e8>)
 8004400:	f000 fef0 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8004404:	4603      	mov	r3, r0
 8004406:	73fb      	strb	r3, [r7, #15]
 8004408:	e002      	b.n	8004410 <THERMOCOUPLE_CONFIG+0x3ec>
 800440a:	bf00      	nop
 800440c:	2000006c 	.word	0x2000006c
	ret = HAL_I2C_Master_Receive(&hi2c2, (ADDR | 0x01), buf, 1, 100);
 8004410:	79fb      	ldrb	r3, [r7, #7]
 8004412:	f043 0301 	orr.w	r3, r3, #1
 8004416:	b2db      	uxtb	r3, r3
 8004418:	4619      	mov	r1, r3
 800441a:	f107 020c 	add.w	r2, r7, #12
 800441e:	2364      	movs	r3, #100	@ 0x64
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	2301      	movs	r3, #1
 8004424:	4804      	ldr	r0, [pc, #16]	@ (8004438 <THERMOCOUPLE_CONFIG+0x414>)
 8004426:	f000 ffdb 	bl	80053e0 <HAL_I2C_Master_Receive>
 800442a:	4603      	mov	r3, r0
 800442c:	73fb      	strb	r3, [r7, #15]

	return;
 800442e:	bf00      	nop
}
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	2000006c 	.word	0x2000006c

0800443c <THERMOCOUPLE_GETTEMP>:


float THERMOCOUPLE_GETTEMP(uint8_t ADDR){
 800443c:	b580      	push	{r7, lr}
 800443e:	b08a      	sub	sp, #40	@ 0x28
 8004440:	af02      	add	r7, sp, #8
 8004442:	4603      	mov	r3, r0
 8004444:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret;
	uint8_t buf[8];
	buf[0] = 0;
 8004446:	2300      	movs	r3, #0
 8004448:	733b      	strb	r3, [r7, #12]
	buf[1] = 0;
 800444a:	2300      	movs	r3, #0
 800444c:	737b      	strb	r3, [r7, #13]

  	buf[0] = THERMO_REG_HJ_TEMP;
 800444e:	2300      	movs	r3, #0
 8004450:	733b      	strb	r3, [r7, #12]
  	ret = HAL_I2C_Master_Transmit(&hi2c2, (ADDR | 0x00), buf, 1, 100); //Write to thermocouple IC, to move pointer to hot junc reg
 8004452:	79fb      	ldrb	r3, [r7, #7]
 8004454:	b299      	uxth	r1, r3
 8004456:	f107 020c 	add.w	r2, r7, #12
 800445a:	2364      	movs	r3, #100	@ 0x64
 800445c:	9300      	str	r3, [sp, #0]
 800445e:	2301      	movs	r3, #1
 8004460:	481e      	ldr	r0, [pc, #120]	@ (80044dc <THERMOCOUPLE_GETTEMP+0xa0>)
 8004462:	f000 febf 	bl	80051e4 <HAL_I2C_Master_Transmit>
 8004466:	4603      	mov	r3, r0
 8004468:	76fb      	strb	r3, [r7, #27]
  	ret = HAL_I2C_Master_Receive(&hi2c2, (ADDR | 0x01), buf, 2, 100);	//Read 2 bytes from the hot junc reg into return val
 800446a:	79fb      	ldrb	r3, [r7, #7]
 800446c:	f043 0301 	orr.w	r3, r3, #1
 8004470:	b2db      	uxtb	r3, r3
 8004472:	4619      	mov	r1, r3
 8004474:	f107 020c 	add.w	r2, r7, #12
 8004478:	2364      	movs	r3, #100	@ 0x64
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	2302      	movs	r3, #2
 800447e:	4817      	ldr	r0, [pc, #92]	@ (80044dc <THERMOCOUPLE_GETTEMP+0xa0>)
 8004480:	f000 ffae 	bl	80053e0 <HAL_I2C_Master_Receive>
 8004484:	4603      	mov	r3, r0
 8004486:	76fb      	strb	r3, [r7, #27]

	float val = ((int16_t)buf[0] * 16) | (buf[1] / 16);
 8004488:	7b3b      	ldrb	r3, [r7, #12]
 800448a:	011b      	lsls	r3, r3, #4
 800448c:	7b7a      	ldrb	r2, [r7, #13]
 800448e:	0912      	lsrs	r2, r2, #4
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	4313      	orrs	r3, r2
 8004494:	ee07 3a90 	vmov	s15, r3
 8004498:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800449c:	edc7 7a05 	vstr	s15, [r7, #20]
	float temp = val;
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	61fb      	str	r3, [r7, #28]
	if ((buf[0] & 0x80) == 0x80){ //If the temp is < 0deg
 80044a4:	7b3b      	ldrb	r3, [r7, #12]
 80044a6:	b25b      	sxtb	r3, r3
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	da0e      	bge.n	80044ca <THERMOCOUPLE_GETTEMP+0x8e>
		temp = temp - 4096;
 80044ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80044b0:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80044e0 <THERMOCOUPLE_GETTEMP+0xa4>
 80044b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80044b8:	edc7 7a07 	vstr	s15, [r7, #28]
		temp = temp * -1;
 80044bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80044c0:	eef1 7a67 	vneg.f32	s15, s15
 80044c4:	edc7 7a07 	vstr	s15, [r7, #28]
 80044c8:	e000      	b.n	80044cc <THERMOCOUPLE_GETTEMP+0x90>
		}
	else{
		__asm("NOP");//If temp is >= 0deg, dont need to do anything
 80044ca:	bf00      	nop
	}
	return temp;
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	ee07 3a90 	vmov	s15, r3

}
 80044d2:	eeb0 0a67 	vmov.f32	s0, s15
 80044d6:	3720      	adds	r7, #32
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	2000006c 	.word	0x2000006c
 80044e0:	45800000 	.word	0x45800000

080044e4 <SPI_init>:
 *                   configuration.
 *
 * @return spi       Initialised SPI_t struct.
 **
 * =============================================================================== */
SPI_t SPI_init(SPI_TypeDef *interface, SPI_Config *config) {
 80044e4:	b5b0      	push	{r4, r5, r7, lr}
 80044e6:	b090      	sub	sp, #64	@ 0x40
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
  // Early return error struct if peripheral is NULL
  if (interface == NULL)
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d109      	bne.n	800450a <SPI_init+0x26>
    return (SPI_t){.interface = NULL};
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	461a      	mov	r2, r3
 80044fa:	2300      	movs	r3, #0
 80044fc:	6013      	str	r3, [r2, #0]
 80044fe:	6053      	str	r3, [r2, #4]
 8004500:	6093      	str	r3, [r2, #8]
 8004502:	60d3      	str	r3, [r2, #12]
 8004504:	6113      	str	r3, [r2, #16]
 8004506:	6153      	str	r3, [r2, #20]
  spi.receive      = (spi.config.DFF == SPI_DFF8) ? SPI_receive8 : SPI_receive16;
  spi.transmit     = SPI_transmit;
  spi.updateConfig = SPI_updateConfig;

  return spi;
}
 8004508:	e034      	b.n	8004574 <SPI_init+0x90>
  SPI_t spi = {.interface = interface};
 800450a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800450e:	2200      	movs	r2, #0
 8004510:	601a      	str	r2, [r3, #0]
 8004512:	605a      	str	r2, [r3, #4]
 8004514:	609a      	str	r2, [r3, #8]
 8004516:	60da      	str	r2, [r3, #12]
 8004518:	611a      	str	r2, [r3, #16]
 800451a:	615a      	str	r2, [r3, #20]
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_updateConfig(&spi, config);
 8004520:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	4618      	mov	r0, r3
 8004528:	f000 f8df 	bl	80046ea <SPI_updateConfig>
  spi.send         = (spi.config.DFF == SPI_DFF8) ? SPI_send8 : SPI_send16;
 800452c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004530:	f003 0308 	and.w	r3, r3, #8
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <SPI_init+0x5a>
 800453a:	4b10      	ldr	r3, [pc, #64]	@ (800457c <SPI_init+0x98>)
 800453c:	e000      	b.n	8004540 <SPI_init+0x5c>
 800453e:	4b10      	ldr	r3, [pc, #64]	@ (8004580 <SPI_init+0x9c>)
 8004540:	633b      	str	r3, [r7, #48]	@ 0x30
  spi.receive      = (spi.config.DFF == SPI_DFF8) ? SPI_receive8 : SPI_receive16;
 8004542:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004546:	f003 0308 	and.w	r3, r3, #8
 800454a:	b2db      	uxtb	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	d101      	bne.n	8004554 <SPI_init+0x70>
 8004550:	4b0c      	ldr	r3, [pc, #48]	@ (8004584 <SPI_init+0xa0>)
 8004552:	e000      	b.n	8004556 <SPI_init+0x72>
 8004554:	4b0c      	ldr	r3, [pc, #48]	@ (8004588 <SPI_init+0xa4>)
 8004556:	637b      	str	r3, [r7, #52]	@ 0x34
  spi.transmit     = SPI_transmit;
 8004558:	4b0c      	ldr	r3, [pc, #48]	@ (800458c <SPI_init+0xa8>)
 800455a:	63bb      	str	r3, [r7, #56]	@ 0x38
  spi.updateConfig = SPI_updateConfig;
 800455c:	4b0c      	ldr	r3, [pc, #48]	@ (8004590 <SPI_init+0xac>)
 800455e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return spi;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	461d      	mov	r5, r3
 8004564:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8004568:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800456a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800456c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004570:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	3740      	adds	r7, #64	@ 0x40
 8004578:	46bd      	mov	sp, r7
 800457a:	bdb0      	pop	{r4, r5, r7, pc}
 800457c:	08004623 	.word	0x08004623
 8004580:	08004655 	.word	0x08004655
 8004584:	08004685 	.word	0x08004685
 8004588:	080046b9 	.word	0x080046b9
 800458c:	080045e1 	.word	0x080045e1
 8004590:	080046eb 	.word	0x080046eb

08004594 <_SPI_init>:
 *                    configuration. @see SPI_Config
 *
 * @return  @c NULL.
 **
 * =============================================================================== */
static void _SPI_init(SPI_TypeDef *interface, SPI_Config *config) {
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  // Wait for any ongoing transactions to finish
  while (interface->SR & SPI_SR_BSY);
 800459e:	bf00      	nop
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1f9      	bne.n	80045a0 <_SPI_init+0xc>

  // Disable peripheral and update config
  config->SPE    = false;               // Make sure SPE is disabled in config
 80045ac:	683a      	ldr	r2, [r7, #0]
 80045ae:	7813      	ldrb	r3, [r2, #0]
 80045b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045b4:	7013      	strb	r3, [r2, #0]
  interface->CR1 = *(uint16_t *)config; // Update CR1 with configured values
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	881b      	ldrh	r3, [r3, #0]
 80045ba:	461a      	mov	r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	601a      	str	r2, [r3, #0]

  // Re-enable peripheral
  config->SPE    = true;                // Set SPE back to true
 80045c0:	683a      	ldr	r2, [r7, #0]
 80045c2:	7813      	ldrb	r3, [r2, #0]
 80045c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045c8:	7013      	strb	r3, [r2, #0]
  interface->CR1 = *(uint16_t *)config; // Update CR1 with SPE enabled
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	881b      	ldrh	r3, [r3, #0]
 80045ce:	461a      	mov	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	601a      	str	r2, [r3, #0]
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <SPI_transmit>:
 * @param  data 		Data payload to be sent to slave device.
 *
 * @retval response Returns the slave device response from the transaction.
 **
 * =============================================================================== */
uint16_t SPI_transmit(SPI_t *spi, uint16_t data) {
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	460b      	mov	r3, r1
 80045ea:	807b      	strh	r3, [r7, #2]
  volatile uint16_t response;
  spi->send(spi, data);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	887a      	ldrh	r2, [r7, #2]
 80045f2:	4611      	mov	r1, r2
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	4798      	blx	r3
  spi->receive(spi, &response);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	f107 020e 	add.w	r2, r7, #14
 8004600:	4611      	mov	r1, r2
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	4798      	blx	r3
  while (spi->interface->SR & SPI_SR_BSY);
 8004606:	bf00      	nop
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1f8      	bne.n	8004608 <SPI_transmit+0x28>
  return response;
 8004616:	89fb      	ldrh	r3, [r7, #14]
 8004618:	b29b      	uxth	r3, r3
}
 800461a:	4618      	mov	r0, r3
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}

08004622 <SPI_send8>:
 * @param  data The data to send.
 *
 * @return @c NULL.
 **
 * =============================================================================== */
static void SPI_send8(SPI_t *spi, uint16_t data) {
 8004622:	b480      	push	{r7}
 8004624:	b083      	sub	sp, #12
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
 800462a:	460b      	mov	r3, r1
 800462c:	807b      	strh	r3, [r7, #2]
  while (!(spi->interface->SR & SPI_SR_TXE));
 800462e:	bf00      	nop
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d0f8      	beq.n	8004630 <SPI_send8+0xe>
  spi->interface->DR = (uint8_t)data;
 800463e:	887b      	ldrh	r3, [r7, #2]
 8004640:	b2da      	uxtb	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	60da      	str	r2, [r3, #12]
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <SPI_send16>:

static void SPI_send16(SPI_t *spi, uint16_t data) {
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	460b      	mov	r3, r1
 800465e:	807b      	strh	r3, [r7, #2]
  while (!(spi->interface->SR & SPI_SR_TXE));
 8004660:	bf00      	nop
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d0f8      	beq.n	8004662 <SPI_send16+0xe>
  spi->interface->DR = data;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	887a      	ldrh	r2, [r7, #2]
 8004676:	60da      	str	r2, [r3, #12]
}
 8004678:	bf00      	nop
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <SPI_receive8>:
 * @param  data Pointer to variable to receive data into.
 *
 * @return @c NULL.
 **
 * =============================================================================== */
static void SPI_receive8(SPI_t *spi, volatile uint16_t *data) {
 8004684:	b480      	push	{r7}
 8004686:	b083      	sub	sp, #12
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  while (!(spi->interface->SR & SPI_SR_RXNE));
 800468e:	bf00      	nop
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	2b00      	cmp	r3, #0
 800469c:	d0f8      	beq.n	8004690 <SPI_receive8+0xc>
  *data = (uint8_t)spi->interface->DR;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	461a      	mov	r2, r3
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	801a      	strh	r2, [r3, #0]
}
 80046ac:	bf00      	nop
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <SPI_receive16>:
 * @param  data Pointer to variable to receive data into.
 *
 * @return @c NULL.
 **
 * =============================================================================== */
static void SPI_receive16(SPI_t *spi, volatile uint16_t *data) {
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  while (!(spi->interface->SR & SPI_SR_RXNE));
 80046c2:	bf00      	nop
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d0f8      	beq.n	80046c4 <SPI_receive16+0xc>
  *data = spi->interface->DR;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	b29a      	uxth	r2, r3
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	801a      	strh	r2, [r3, #0]
}
 80046de:	bf00      	nop
 80046e0:	370c      	adds	r7, #12
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr

080046ea <SPI_updateConfig>:
 * @param   spi Pointer to SPI_t struct.
 *
 * @return  @c NULL.
 **
 * =============================================================================== */
void SPI_updateConfig(SPI_t *spi, SPI_Config *config) {
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b084      	sub	sp, #16
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
 80046f2:	6039      	str	r1, [r7, #0]
  // Initialise config with default values if passed NULL.
  if (config == NULL) {
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d11d      	bne.n	8004736 <SPI_updateConfig+0x4c>
    config = &SPI_CONFIG_DEFAULT;
 80046fa:	2300      	movs	r3, #0
 80046fc:	81bb      	strh	r3, [r7, #12]
 80046fe:	7b3b      	ldrb	r3, [r7, #12]
 8004700:	f043 0301 	orr.w	r3, r3, #1
 8004704:	733b      	strb	r3, [r7, #12]
 8004706:	7b3b      	ldrb	r3, [r7, #12]
 8004708:	f043 0302 	orr.w	r3, r3, #2
 800470c:	733b      	strb	r3, [r7, #12]
 800470e:	7b3b      	ldrb	r3, [r7, #12]
 8004710:	f043 0304 	orr.w	r3, r3, #4
 8004714:	733b      	strb	r3, [r7, #12]
 8004716:	7b3b      	ldrb	r3, [r7, #12]
 8004718:	2202      	movs	r2, #2
 800471a:	f362 03c5 	bfi	r3, r2, #3, #3
 800471e:	733b      	strb	r3, [r7, #12]
 8004720:	7b7b      	ldrb	r3, [r7, #13]
 8004722:	f043 0301 	orr.w	r3, r3, #1
 8004726:	737b      	strb	r3, [r7, #13]
 8004728:	7b7b      	ldrb	r3, [r7, #13]
 800472a:	f043 0302 	orr.w	r3, r3, #2
 800472e:	737b      	strb	r3, [r7, #13]
 8004730:	f107 030c 	add.w	r3, r7, #12
 8004734:	603b      	str	r3, [r7, #0]
  }

  // Update peripheral with new config
  spi->config = *config;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	683a      	ldr	r2, [r7, #0]
 800473a:	3304      	adds	r3, #4
 800473c:	8812      	ldrh	r2, [r2, #0]
 800473e:	801a      	strh	r2, [r3, #0]

  // Initialise SPI registers and enable peripheral
  _SPI_init(spi->interface, config);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6839      	ldr	r1, [r7, #0]
 8004746:	4618      	mov	r0, r3
 8004748:	f7ff ff24 	bl	8004594 <_SPI_init>
}
 800474c:	bf00      	nop
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004754:	b480      	push	{r7}
 8004756:	b083      	sub	sp, #12
 8004758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800475a:	2300      	movs	r3, #0
 800475c:	607b      	str	r3, [r7, #4]
 800475e:	4b10      	ldr	r3, [pc, #64]	@ (80047a0 <HAL_MspInit+0x4c>)
 8004760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004762:	4a0f      	ldr	r2, [pc, #60]	@ (80047a0 <HAL_MspInit+0x4c>)
 8004764:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004768:	6453      	str	r3, [r2, #68]	@ 0x44
 800476a:	4b0d      	ldr	r3, [pc, #52]	@ (80047a0 <HAL_MspInit+0x4c>)
 800476c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800476e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004772:	607b      	str	r3, [r7, #4]
 8004774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004776:	2300      	movs	r3, #0
 8004778:	603b      	str	r3, [r7, #0]
 800477a:	4b09      	ldr	r3, [pc, #36]	@ (80047a0 <HAL_MspInit+0x4c>)
 800477c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477e:	4a08      	ldr	r2, [pc, #32]	@ (80047a0 <HAL_MspInit+0x4c>)
 8004780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004784:	6413      	str	r3, [r2, #64]	@ 0x40
 8004786:	4b06      	ldr	r3, [pc, #24]	@ (80047a0 <HAL_MspInit+0x4c>)
 8004788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800478e:	603b      	str	r3, [r7, #0]
 8004790:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004792:	bf00      	nop
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40023800 	.word	0x40023800

080047a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b08a      	sub	sp, #40	@ 0x28
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047ac:	f107 0314 	add.w	r3, r7, #20
 80047b0:	2200      	movs	r2, #0
 80047b2:	601a      	str	r2, [r3, #0]
 80047b4:	605a      	str	r2, [r3, #4]
 80047b6:	609a      	str	r2, [r3, #8]
 80047b8:	60da      	str	r2, [r3, #12]
 80047ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a19      	ldr	r2, [pc, #100]	@ (8004828 <HAL_I2C_MspInit+0x84>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d12b      	bne.n	800481e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80047c6:	2300      	movs	r3, #0
 80047c8:	613b      	str	r3, [r7, #16]
 80047ca:	4b18      	ldr	r3, [pc, #96]	@ (800482c <HAL_I2C_MspInit+0x88>)
 80047cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ce:	4a17      	ldr	r2, [pc, #92]	@ (800482c <HAL_I2C_MspInit+0x88>)
 80047d0:	f043 0320 	orr.w	r3, r3, #32
 80047d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80047d6:	4b15      	ldr	r3, [pc, #84]	@ (800482c <HAL_I2C_MspInit+0x88>)
 80047d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047da:	f003 0320 	and.w	r3, r3, #32
 80047de:	613b      	str	r3, [r7, #16]
 80047e0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80047e2:	2303      	movs	r3, #3
 80047e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047e6:	2312      	movs	r3, #18
 80047e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ea:	2300      	movs	r3, #0
 80047ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047ee:	2303      	movs	r3, #3
 80047f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80047f2:	2304      	movs	r3, #4
 80047f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80047f6:	f107 0314 	add.w	r3, r7, #20
 80047fa:	4619      	mov	r1, r3
 80047fc:	480c      	ldr	r0, [pc, #48]	@ (8004830 <HAL_I2C_MspInit+0x8c>)
 80047fe:	f000 fa01 	bl	8004c04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004802:	2300      	movs	r3, #0
 8004804:	60fb      	str	r3, [r7, #12]
 8004806:	4b09      	ldr	r3, [pc, #36]	@ (800482c <HAL_I2C_MspInit+0x88>)
 8004808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480a:	4a08      	ldr	r2, [pc, #32]	@ (800482c <HAL_I2C_MspInit+0x88>)
 800480c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004810:	6413      	str	r3, [r2, #64]	@ 0x40
 8004812:	4b06      	ldr	r3, [pc, #24]	@ (800482c <HAL_I2C_MspInit+0x88>)
 8004814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004816:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800481a:	60fb      	str	r3, [r7, #12]
 800481c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 800481e:	bf00      	nop
 8004820:	3728      	adds	r7, #40	@ 0x28
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	40005800 	.word	0x40005800
 800482c:	40023800 	.word	0x40023800
 8004830:	40021400 	.word	0x40021400

08004834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004838:	bf00      	nop
 800483a:	e7fd      	b.n	8004838 <NMI_Handler+0x4>

0800483c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004840:	bf00      	nop
 8004842:	e7fd      	b.n	8004840 <HardFault_Handler+0x4>

08004844 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004844:	b480      	push	{r7}
 8004846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004848:	bf00      	nop
 800484a:	e7fd      	b.n	8004848 <MemManage_Handler+0x4>

0800484c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800484c:	b480      	push	{r7}
 800484e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004850:	bf00      	nop
 8004852:	e7fd      	b.n	8004850 <BusFault_Handler+0x4>

08004854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004854:	b480      	push	{r7}
 8004856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004858:	bf00      	nop
 800485a:	e7fd      	b.n	8004858 <UsageFault_Handler+0x4>

0800485c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004860:	bf00      	nop
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr

0800486a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800486a:	b480      	push	{r7}
 800486c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800486e:	bf00      	nop
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800487c:	bf00      	nop
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004886:	b580      	push	{r7, lr}
 8004888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800488a:	f000 f891 	bl	80049b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800488e:	bf00      	nop
 8004890:	bd80      	pop	{r7, pc}
	...

08004894 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004894:	b480      	push	{r7}
 8004896:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004898:	4b06      	ldr	r3, [pc, #24]	@ (80048b4 <SystemInit+0x20>)
 800489a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800489e:	4a05      	ldr	r2, [pc, #20]	@ (80048b4 <SystemInit+0x20>)
 80048a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80048a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80048a8:	bf00      	nop
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	e000ed00 	.word	0xe000ed00

080048b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80048b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80048f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80048bc:	f7ff ffea 	bl	8004894 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80048c0:	480c      	ldr	r0, [pc, #48]	@ (80048f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80048c2:	490d      	ldr	r1, [pc, #52]	@ (80048f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80048c4:	4a0d      	ldr	r2, [pc, #52]	@ (80048fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80048c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80048c8:	e002      	b.n	80048d0 <LoopCopyDataInit>

080048ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80048ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048ce:	3304      	adds	r3, #4

080048d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048d4:	d3f9      	bcc.n	80048ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048d6:	4a0a      	ldr	r2, [pc, #40]	@ (8004900 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80048d8:	4c0a      	ldr	r4, [pc, #40]	@ (8004904 <LoopFillZerobss+0x22>)
  movs r3, #0
 80048da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048dc:	e001      	b.n	80048e2 <LoopFillZerobss>

080048de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048e0:	3204      	adds	r2, #4

080048e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048e4:	d3fb      	bcc.n	80048de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80048e6:	f002 f84b 	bl	8006980 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048ea:	f7fc fe89 	bl	8001600 <main>
  bx  lr    
 80048ee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80048f0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80048f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048f8:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 80048fc:	08006a34 	.word	0x08006a34
  ldr r2, =_sbss
 8004900:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 8004904:	200005d4 	.word	0x200005d4

08004908 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004908:	e7fe      	b.n	8004908 <ADC_IRQHandler>
	...

0800490c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004910:	4b0e      	ldr	r3, [pc, #56]	@ (800494c <HAL_Init+0x40>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a0d      	ldr	r2, [pc, #52]	@ (800494c <HAL_Init+0x40>)
 8004916:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800491a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800491c:	4b0b      	ldr	r3, [pc, #44]	@ (800494c <HAL_Init+0x40>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a0a      	ldr	r2, [pc, #40]	@ (800494c <HAL_Init+0x40>)
 8004922:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004926:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004928:	4b08      	ldr	r3, [pc, #32]	@ (800494c <HAL_Init+0x40>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a07      	ldr	r2, [pc, #28]	@ (800494c <HAL_Init+0x40>)
 800492e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004932:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004934:	2003      	movs	r0, #3
 8004936:	f000 f931 	bl	8004b9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800493a:	200f      	movs	r0, #15
 800493c:	f000 f808 	bl	8004950 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004940:	f7ff ff08 	bl	8004754 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	40023c00 	.word	0x40023c00

08004950 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004958:	4b12      	ldr	r3, [pc, #72]	@ (80049a4 <HAL_InitTick+0x54>)
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	4b12      	ldr	r3, [pc, #72]	@ (80049a8 <HAL_InitTick+0x58>)
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	4619      	mov	r1, r3
 8004962:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004966:	fbb3 f3f1 	udiv	r3, r3, r1
 800496a:	fbb2 f3f3 	udiv	r3, r2, r3
 800496e:	4618      	mov	r0, r3
 8004970:	f000 f93b 	bl	8004bea <HAL_SYSTICK_Config>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e00e      	b.n	800499c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2b0f      	cmp	r3, #15
 8004982:	d80a      	bhi.n	800499a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004984:	2200      	movs	r2, #0
 8004986:	6879      	ldr	r1, [r7, #4]
 8004988:	f04f 30ff 	mov.w	r0, #4294967295
 800498c:	f000 f911 	bl	8004bb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004990:	4a06      	ldr	r2, [pc, #24]	@ (80049ac <HAL_InitTick+0x5c>)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004996:	2300      	movs	r3, #0
 8004998:	e000      	b.n	800499c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
}
 800499c:	4618      	mov	r0, r3
 800499e:	3708      	adds	r7, #8
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	2000002c 	.word	0x2000002c
 80049a8:	20000034 	.word	0x20000034
 80049ac:	20000030 	.word	0x20000030

080049b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80049b0:	b480      	push	{r7}
 80049b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80049b4:	4b06      	ldr	r3, [pc, #24]	@ (80049d0 <HAL_IncTick+0x20>)
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	461a      	mov	r2, r3
 80049ba:	4b06      	ldr	r3, [pc, #24]	@ (80049d4 <HAL_IncTick+0x24>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4413      	add	r3, r2
 80049c0:	4a04      	ldr	r2, [pc, #16]	@ (80049d4 <HAL_IncTick+0x24>)
 80049c2:	6013      	str	r3, [r2, #0]
}
 80049c4:	bf00      	nop
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	20000034 	.word	0x20000034
 80049d4:	200005d0 	.word	0x200005d0

080049d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049d8:	b480      	push	{r7}
 80049da:	af00      	add	r7, sp, #0
  return uwTick;
 80049dc:	4b03      	ldr	r3, [pc, #12]	@ (80049ec <HAL_GetTick+0x14>)
 80049de:	681b      	ldr	r3, [r3, #0]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	200005d0 	.word	0x200005d0

080049f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049f8:	f7ff ffee 	bl	80049d8 <HAL_GetTick>
 80049fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a08:	d005      	beq.n	8004a16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8004a34 <HAL_Delay+0x44>)
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	461a      	mov	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	4413      	add	r3, r2
 8004a14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004a16:	bf00      	nop
 8004a18:	f7ff ffde 	bl	80049d8 <HAL_GetTick>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d8f7      	bhi.n	8004a18 <HAL_Delay+0x28>
  {
  }
}
 8004a28:	bf00      	nop
 8004a2a:	bf00      	nop
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	20000034 	.word	0x20000034

08004a38 <__NVIC_SetPriorityGrouping>:
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b085      	sub	sp, #20
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f003 0307 	and.w	r3, r3, #7
 8004a46:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a48:	4b0c      	ldr	r3, [pc, #48]	@ (8004a7c <__NVIC_SetPriorityGrouping+0x44>)
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a4e:	68ba      	ldr	r2, [r7, #8]
 8004a50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a54:	4013      	ands	r3, r2
 8004a56:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a6a:	4a04      	ldr	r2, [pc, #16]	@ (8004a7c <__NVIC_SetPriorityGrouping+0x44>)
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	60d3      	str	r3, [r2, #12]
}
 8004a70:	bf00      	nop
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	e000ed00 	.word	0xe000ed00

08004a80 <__NVIC_GetPriorityGrouping>:
{
 8004a80:	b480      	push	{r7}
 8004a82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a84:	4b04      	ldr	r3, [pc, #16]	@ (8004a98 <__NVIC_GetPriorityGrouping+0x18>)
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	0a1b      	lsrs	r3, r3, #8
 8004a8a:	f003 0307 	and.w	r3, r3, #7
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr
 8004a98:	e000ed00 	.word	0xe000ed00

08004a9c <__NVIC_SetPriority>:
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	6039      	str	r1, [r7, #0]
 8004aa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	db0a      	blt.n	8004ac6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	b2da      	uxtb	r2, r3
 8004ab4:	490c      	ldr	r1, [pc, #48]	@ (8004ae8 <__NVIC_SetPriority+0x4c>)
 8004ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aba:	0112      	lsls	r2, r2, #4
 8004abc:	b2d2      	uxtb	r2, r2
 8004abe:	440b      	add	r3, r1
 8004ac0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004ac4:	e00a      	b.n	8004adc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	b2da      	uxtb	r2, r3
 8004aca:	4908      	ldr	r1, [pc, #32]	@ (8004aec <__NVIC_SetPriority+0x50>)
 8004acc:	79fb      	ldrb	r3, [r7, #7]
 8004ace:	f003 030f 	and.w	r3, r3, #15
 8004ad2:	3b04      	subs	r3, #4
 8004ad4:	0112      	lsls	r2, r2, #4
 8004ad6:	b2d2      	uxtb	r2, r2
 8004ad8:	440b      	add	r3, r1
 8004ada:	761a      	strb	r2, [r3, #24]
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr
 8004ae8:	e000e100 	.word	0xe000e100
 8004aec:	e000ed00 	.word	0xe000ed00

08004af0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b089      	sub	sp, #36	@ 0x24
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f003 0307 	and.w	r3, r3, #7
 8004b02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	f1c3 0307 	rsb	r3, r3, #7
 8004b0a:	2b04      	cmp	r3, #4
 8004b0c:	bf28      	it	cs
 8004b0e:	2304      	movcs	r3, #4
 8004b10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	3304      	adds	r3, #4
 8004b16:	2b06      	cmp	r3, #6
 8004b18:	d902      	bls.n	8004b20 <NVIC_EncodePriority+0x30>
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	3b03      	subs	r3, #3
 8004b1e:	e000      	b.n	8004b22 <NVIC_EncodePriority+0x32>
 8004b20:	2300      	movs	r3, #0
 8004b22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b24:	f04f 32ff 	mov.w	r2, #4294967295
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2e:	43da      	mvns	r2, r3
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	401a      	ands	r2, r3
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b38:	f04f 31ff 	mov.w	r1, #4294967295
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b42:	43d9      	mvns	r1, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b48:	4313      	orrs	r3, r2
         );
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3724      	adds	r7, #36	@ 0x24
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
	...

08004b58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	3b01      	subs	r3, #1
 8004b64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b68:	d301      	bcc.n	8004b6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e00f      	b.n	8004b8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8004b98 <SysTick_Config+0x40>)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b76:	210f      	movs	r1, #15
 8004b78:	f04f 30ff 	mov.w	r0, #4294967295
 8004b7c:	f7ff ff8e 	bl	8004a9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b80:	4b05      	ldr	r3, [pc, #20]	@ (8004b98 <SysTick_Config+0x40>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b86:	4b04      	ldr	r3, [pc, #16]	@ (8004b98 <SysTick_Config+0x40>)
 8004b88:	2207      	movs	r2, #7
 8004b8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3708      	adds	r7, #8
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	e000e010 	.word	0xe000e010

08004b9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f7ff ff47 	bl	8004a38 <__NVIC_SetPriorityGrouping>
}
 8004baa:	bf00      	nop
 8004bac:	3708      	adds	r7, #8
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}

08004bb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bb2:	b580      	push	{r7, lr}
 8004bb4:	b086      	sub	sp, #24
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	4603      	mov	r3, r0
 8004bba:	60b9      	str	r1, [r7, #8]
 8004bbc:	607a      	str	r2, [r7, #4]
 8004bbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bc4:	f7ff ff5c 	bl	8004a80 <__NVIC_GetPriorityGrouping>
 8004bc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	68b9      	ldr	r1, [r7, #8]
 8004bce:	6978      	ldr	r0, [r7, #20]
 8004bd0:	f7ff ff8e 	bl	8004af0 <NVIC_EncodePriority>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bda:	4611      	mov	r1, r2
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7ff ff5d 	bl	8004a9c <__NVIC_SetPriority>
}
 8004be2:	bf00      	nop
 8004be4:	3718      	adds	r7, #24
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}

08004bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b082      	sub	sp, #8
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7ff ffb0 	bl	8004b58 <SysTick_Config>
 8004bf8:	4603      	mov	r3, r0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3708      	adds	r7, #8
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
	...

08004c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b089      	sub	sp, #36	@ 0x24
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c12:	2300      	movs	r3, #0
 8004c14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	61fb      	str	r3, [r7, #28]
 8004c1e:	e177      	b.n	8004f10 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c20:	2201      	movs	r2, #1
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	fa02 f303 	lsl.w	r3, r2, r3
 8004c28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	4013      	ands	r3, r2
 8004c32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	f040 8166 	bne.w	8004f0a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f003 0303 	and.w	r3, r3, #3
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d005      	beq.n	8004c56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d130      	bne.n	8004cb8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	2203      	movs	r2, #3
 8004c62:	fa02 f303 	lsl.w	r3, r2, r3
 8004c66:	43db      	mvns	r3, r3
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	68da      	ldr	r2, [r3, #12]
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	005b      	lsls	r3, r3, #1
 8004c76:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7a:	69ba      	ldr	r2, [r7, #24]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	69ba      	ldr	r2, [r7, #24]
 8004c84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	fa02 f303 	lsl.w	r3, r2, r3
 8004c94:	43db      	mvns	r3, r3
 8004c96:	69ba      	ldr	r2, [r7, #24]
 8004c98:	4013      	ands	r3, r2
 8004c9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	091b      	lsrs	r3, r3, #4
 8004ca2:	f003 0201 	and.w	r2, r3, #1
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cac:	69ba      	ldr	r2, [r7, #24]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	69ba      	ldr	r2, [r7, #24]
 8004cb6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f003 0303 	and.w	r3, r3, #3
 8004cc0:	2b03      	cmp	r3, #3
 8004cc2:	d017      	beq.n	8004cf4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	005b      	lsls	r3, r3, #1
 8004cce:	2203      	movs	r2, #3
 8004cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd4:	43db      	mvns	r3, r3
 8004cd6:	69ba      	ldr	r2, [r7, #24]
 8004cd8:	4013      	ands	r3, r2
 8004cda:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	689a      	ldr	r2, [r3, #8]
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	005b      	lsls	r3, r3, #1
 8004ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	69ba      	ldr	r2, [r7, #24]
 8004cf2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f003 0303 	and.w	r3, r3, #3
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d123      	bne.n	8004d48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	08da      	lsrs	r2, r3, #3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	3208      	adds	r2, #8
 8004d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	f003 0307 	and.w	r3, r3, #7
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	220f      	movs	r2, #15
 8004d18:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1c:	43db      	mvns	r3, r3
 8004d1e:	69ba      	ldr	r2, [r7, #24]
 8004d20:	4013      	ands	r3, r2
 8004d22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	691a      	ldr	r2, [r3, #16]
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	f003 0307 	and.w	r3, r3, #7
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	fa02 f303 	lsl.w	r3, r2, r3
 8004d34:	69ba      	ldr	r2, [r7, #24]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	08da      	lsrs	r2, r3, #3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	3208      	adds	r2, #8
 8004d42:	69b9      	ldr	r1, [r7, #24]
 8004d44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	005b      	lsls	r3, r3, #1
 8004d52:	2203      	movs	r2, #3
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	43db      	mvns	r3, r3
 8004d5a:	69ba      	ldr	r2, [r7, #24]
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	f003 0203 	and.w	r2, r3, #3
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d70:	69ba      	ldr	r2, [r7, #24]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f000 80c0 	beq.w	8004f0a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60fb      	str	r3, [r7, #12]
 8004d8e:	4b66      	ldr	r3, [pc, #408]	@ (8004f28 <HAL_GPIO_Init+0x324>)
 8004d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d92:	4a65      	ldr	r2, [pc, #404]	@ (8004f28 <HAL_GPIO_Init+0x324>)
 8004d94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d98:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d9a:	4b63      	ldr	r3, [pc, #396]	@ (8004f28 <HAL_GPIO_Init+0x324>)
 8004d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004da2:	60fb      	str	r3, [r7, #12]
 8004da4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004da6:	4a61      	ldr	r2, [pc, #388]	@ (8004f2c <HAL_GPIO_Init+0x328>)
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	089b      	lsrs	r3, r3, #2
 8004dac:	3302      	adds	r3, #2
 8004dae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	f003 0303 	and.w	r3, r3, #3
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	220f      	movs	r2, #15
 8004dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc2:	43db      	mvns	r3, r3
 8004dc4:	69ba      	ldr	r2, [r7, #24]
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a58      	ldr	r2, [pc, #352]	@ (8004f30 <HAL_GPIO_Init+0x32c>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d037      	beq.n	8004e42 <HAL_GPIO_Init+0x23e>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a57      	ldr	r2, [pc, #348]	@ (8004f34 <HAL_GPIO_Init+0x330>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d031      	beq.n	8004e3e <HAL_GPIO_Init+0x23a>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a56      	ldr	r2, [pc, #344]	@ (8004f38 <HAL_GPIO_Init+0x334>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d02b      	beq.n	8004e3a <HAL_GPIO_Init+0x236>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a55      	ldr	r2, [pc, #340]	@ (8004f3c <HAL_GPIO_Init+0x338>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d025      	beq.n	8004e36 <HAL_GPIO_Init+0x232>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a54      	ldr	r2, [pc, #336]	@ (8004f40 <HAL_GPIO_Init+0x33c>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d01f      	beq.n	8004e32 <HAL_GPIO_Init+0x22e>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a53      	ldr	r2, [pc, #332]	@ (8004f44 <HAL_GPIO_Init+0x340>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d019      	beq.n	8004e2e <HAL_GPIO_Init+0x22a>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a52      	ldr	r2, [pc, #328]	@ (8004f48 <HAL_GPIO_Init+0x344>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d013      	beq.n	8004e2a <HAL_GPIO_Init+0x226>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a51      	ldr	r2, [pc, #324]	@ (8004f4c <HAL_GPIO_Init+0x348>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d00d      	beq.n	8004e26 <HAL_GPIO_Init+0x222>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a50      	ldr	r2, [pc, #320]	@ (8004f50 <HAL_GPIO_Init+0x34c>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d007      	beq.n	8004e22 <HAL_GPIO_Init+0x21e>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a4f      	ldr	r2, [pc, #316]	@ (8004f54 <HAL_GPIO_Init+0x350>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d101      	bne.n	8004e1e <HAL_GPIO_Init+0x21a>
 8004e1a:	2309      	movs	r3, #9
 8004e1c:	e012      	b.n	8004e44 <HAL_GPIO_Init+0x240>
 8004e1e:	230a      	movs	r3, #10
 8004e20:	e010      	b.n	8004e44 <HAL_GPIO_Init+0x240>
 8004e22:	2308      	movs	r3, #8
 8004e24:	e00e      	b.n	8004e44 <HAL_GPIO_Init+0x240>
 8004e26:	2307      	movs	r3, #7
 8004e28:	e00c      	b.n	8004e44 <HAL_GPIO_Init+0x240>
 8004e2a:	2306      	movs	r3, #6
 8004e2c:	e00a      	b.n	8004e44 <HAL_GPIO_Init+0x240>
 8004e2e:	2305      	movs	r3, #5
 8004e30:	e008      	b.n	8004e44 <HAL_GPIO_Init+0x240>
 8004e32:	2304      	movs	r3, #4
 8004e34:	e006      	b.n	8004e44 <HAL_GPIO_Init+0x240>
 8004e36:	2303      	movs	r3, #3
 8004e38:	e004      	b.n	8004e44 <HAL_GPIO_Init+0x240>
 8004e3a:	2302      	movs	r3, #2
 8004e3c:	e002      	b.n	8004e44 <HAL_GPIO_Init+0x240>
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e000      	b.n	8004e44 <HAL_GPIO_Init+0x240>
 8004e42:	2300      	movs	r3, #0
 8004e44:	69fa      	ldr	r2, [r7, #28]
 8004e46:	f002 0203 	and.w	r2, r2, #3
 8004e4a:	0092      	lsls	r2, r2, #2
 8004e4c:	4093      	lsls	r3, r2
 8004e4e:	69ba      	ldr	r2, [r7, #24]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e54:	4935      	ldr	r1, [pc, #212]	@ (8004f2c <HAL_GPIO_Init+0x328>)
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	089b      	lsrs	r3, r3, #2
 8004e5a:	3302      	adds	r3, #2
 8004e5c:	69ba      	ldr	r2, [r7, #24]
 8004e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e62:	4b3d      	ldr	r3, [pc, #244]	@ (8004f58 <HAL_GPIO_Init+0x354>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	43db      	mvns	r3, r3
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	4013      	ands	r3, r2
 8004e70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d003      	beq.n	8004e86 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004e7e:	69ba      	ldr	r2, [r7, #24]
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004e86:	4a34      	ldr	r2, [pc, #208]	@ (8004f58 <HAL_GPIO_Init+0x354>)
 8004e88:	69bb      	ldr	r3, [r7, #24]
 8004e8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e8c:	4b32      	ldr	r3, [pc, #200]	@ (8004f58 <HAL_GPIO_Init+0x354>)
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	43db      	mvns	r3, r3
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	4013      	ands	r3, r2
 8004e9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d003      	beq.n	8004eb0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004ea8:	69ba      	ldr	r2, [r7, #24]
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004eb0:	4a29      	ldr	r2, [pc, #164]	@ (8004f58 <HAL_GPIO_Init+0x354>)
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004eb6:	4b28      	ldr	r3, [pc, #160]	@ (8004f58 <HAL_GPIO_Init+0x354>)
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	43db      	mvns	r3, r3
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004ed2:	69ba      	ldr	r2, [r7, #24]
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004eda:	4a1f      	ldr	r2, [pc, #124]	@ (8004f58 <HAL_GPIO_Init+0x354>)
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8004f58 <HAL_GPIO_Init+0x354>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	43db      	mvns	r3, r3
 8004eea:	69ba      	ldr	r2, [r7, #24]
 8004eec:	4013      	ands	r3, r2
 8004eee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d003      	beq.n	8004f04 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f04:	4a14      	ldr	r2, [pc, #80]	@ (8004f58 <HAL_GPIO_Init+0x354>)
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	61fb      	str	r3, [r7, #28]
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	2b0f      	cmp	r3, #15
 8004f14:	f67f ae84 	bls.w	8004c20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f18:	bf00      	nop
 8004f1a:	bf00      	nop
 8004f1c:	3724      	adds	r7, #36	@ 0x24
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	40023800 	.word	0x40023800
 8004f2c:	40013800 	.word	0x40013800
 8004f30:	40020000 	.word	0x40020000
 8004f34:	40020400 	.word	0x40020400
 8004f38:	40020800 	.word	0x40020800
 8004f3c:	40020c00 	.word	0x40020c00
 8004f40:	40021000 	.word	0x40021000
 8004f44:	40021400 	.word	0x40021400
 8004f48:	40021800 	.word	0x40021800
 8004f4c:	40021c00 	.word	0x40021c00
 8004f50:	40022000 	.word	0x40022000
 8004f54:	40022400 	.word	0x40022400
 8004f58:	40013c00 	.word	0x40013c00

08004f5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d101      	bne.n	8004f6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e12b      	b.n	80051c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d106      	bne.n	8004f88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7ff fc0e 	bl	80047a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2224      	movs	r2, #36	@ 0x24
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f022 0201 	bic.w	r2, r2, #1
 8004f9e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004fbe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004fc0:	f001 fcc2 	bl	8006948 <HAL_RCC_GetPCLK1Freq>
 8004fc4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	4a81      	ldr	r2, [pc, #516]	@ (80051d0 <HAL_I2C_Init+0x274>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d807      	bhi.n	8004fe0 <HAL_I2C_Init+0x84>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4a80      	ldr	r2, [pc, #512]	@ (80051d4 <HAL_I2C_Init+0x278>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	bf94      	ite	ls
 8004fd8:	2301      	movls	r3, #1
 8004fda:	2300      	movhi	r3, #0
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	e006      	b.n	8004fee <HAL_I2C_Init+0x92>
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	4a7d      	ldr	r2, [pc, #500]	@ (80051d8 <HAL_I2C_Init+0x27c>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	bf94      	ite	ls
 8004fe8:	2301      	movls	r3, #1
 8004fea:	2300      	movhi	r3, #0
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d001      	beq.n	8004ff6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e0e7      	b.n	80051c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	4a78      	ldr	r2, [pc, #480]	@ (80051dc <HAL_I2C_Init+0x280>)
 8004ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8004ffe:	0c9b      	lsrs	r3, r3, #18
 8005000:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	430a      	orrs	r2, r1
 8005014:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	6a1b      	ldr	r3, [r3, #32]
 800501c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	4a6a      	ldr	r2, [pc, #424]	@ (80051d0 <HAL_I2C_Init+0x274>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d802      	bhi.n	8005030 <HAL_I2C_Init+0xd4>
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	3301      	adds	r3, #1
 800502e:	e009      	b.n	8005044 <HAL_I2C_Init+0xe8>
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005036:	fb02 f303 	mul.w	r3, r2, r3
 800503a:	4a69      	ldr	r2, [pc, #420]	@ (80051e0 <HAL_I2C_Init+0x284>)
 800503c:	fba2 2303 	umull	r2, r3, r2, r3
 8005040:	099b      	lsrs	r3, r3, #6
 8005042:	3301      	adds	r3, #1
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	6812      	ldr	r2, [r2, #0]
 8005048:	430b      	orrs	r3, r1
 800504a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	69db      	ldr	r3, [r3, #28]
 8005052:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005056:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	495c      	ldr	r1, [pc, #368]	@ (80051d0 <HAL_I2C_Init+0x274>)
 8005060:	428b      	cmp	r3, r1
 8005062:	d819      	bhi.n	8005098 <HAL_I2C_Init+0x13c>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	1e59      	subs	r1, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	005b      	lsls	r3, r3, #1
 800506e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005072:	1c59      	adds	r1, r3, #1
 8005074:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005078:	400b      	ands	r3, r1
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00a      	beq.n	8005094 <HAL_I2C_Init+0x138>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	1e59      	subs	r1, r3, #1
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	005b      	lsls	r3, r3, #1
 8005088:	fbb1 f3f3 	udiv	r3, r1, r3
 800508c:	3301      	adds	r3, #1
 800508e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005092:	e051      	b.n	8005138 <HAL_I2C_Init+0x1dc>
 8005094:	2304      	movs	r3, #4
 8005096:	e04f      	b.n	8005138 <HAL_I2C_Init+0x1dc>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d111      	bne.n	80050c4 <HAL_I2C_Init+0x168>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	1e58      	subs	r0, r3, #1
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6859      	ldr	r1, [r3, #4]
 80050a8:	460b      	mov	r3, r1
 80050aa:	005b      	lsls	r3, r3, #1
 80050ac:	440b      	add	r3, r1
 80050ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80050b2:	3301      	adds	r3, #1
 80050b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	bf0c      	ite	eq
 80050bc:	2301      	moveq	r3, #1
 80050be:	2300      	movne	r3, #0
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	e012      	b.n	80050ea <HAL_I2C_Init+0x18e>
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	1e58      	subs	r0, r3, #1
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6859      	ldr	r1, [r3, #4]
 80050cc:	460b      	mov	r3, r1
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	440b      	add	r3, r1
 80050d2:	0099      	lsls	r1, r3, #2
 80050d4:	440b      	add	r3, r1
 80050d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80050da:	3301      	adds	r3, #1
 80050dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	bf0c      	ite	eq
 80050e4:	2301      	moveq	r3, #1
 80050e6:	2300      	movne	r3, #0
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d001      	beq.n	80050f2 <HAL_I2C_Init+0x196>
 80050ee:	2301      	movs	r3, #1
 80050f0:	e022      	b.n	8005138 <HAL_I2C_Init+0x1dc>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d10e      	bne.n	8005118 <HAL_I2C_Init+0x1bc>
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	1e58      	subs	r0, r3, #1
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6859      	ldr	r1, [r3, #4]
 8005102:	460b      	mov	r3, r1
 8005104:	005b      	lsls	r3, r3, #1
 8005106:	440b      	add	r3, r1
 8005108:	fbb0 f3f3 	udiv	r3, r0, r3
 800510c:	3301      	adds	r3, #1
 800510e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005112:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005116:	e00f      	b.n	8005138 <HAL_I2C_Init+0x1dc>
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	1e58      	subs	r0, r3, #1
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6859      	ldr	r1, [r3, #4]
 8005120:	460b      	mov	r3, r1
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	440b      	add	r3, r1
 8005126:	0099      	lsls	r1, r3, #2
 8005128:	440b      	add	r3, r1
 800512a:	fbb0 f3f3 	udiv	r3, r0, r3
 800512e:	3301      	adds	r3, #1
 8005130:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005134:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005138:	6879      	ldr	r1, [r7, #4]
 800513a:	6809      	ldr	r1, [r1, #0]
 800513c:	4313      	orrs	r3, r2
 800513e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	69da      	ldr	r2, [r3, #28]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a1b      	ldr	r3, [r3, #32]
 8005152:	431a      	orrs	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	430a      	orrs	r2, r1
 800515a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005166:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	6911      	ldr	r1, [r2, #16]
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	68d2      	ldr	r2, [r2, #12]
 8005172:	4311      	orrs	r1, r2
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	6812      	ldr	r2, [r2, #0]
 8005178:	430b      	orrs	r3, r1
 800517a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	695a      	ldr	r2, [r3, #20]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	699b      	ldr	r3, [r3, #24]
 800518e:	431a      	orrs	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	430a      	orrs	r2, r1
 8005196:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f042 0201 	orr.w	r2, r2, #1
 80051a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2220      	movs	r2, #32
 80051b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3710      	adds	r7, #16
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	000186a0 	.word	0x000186a0
 80051d4:	001e847f 	.word	0x001e847f
 80051d8:	003d08ff 	.word	0x003d08ff
 80051dc:	431bde83 	.word	0x431bde83
 80051e0:	10624dd3 	.word	0x10624dd3

080051e4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b088      	sub	sp, #32
 80051e8:	af02      	add	r7, sp, #8
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	607a      	str	r2, [r7, #4]
 80051ee:	461a      	mov	r2, r3
 80051f0:	460b      	mov	r3, r1
 80051f2:	817b      	strh	r3, [r7, #10]
 80051f4:	4613      	mov	r3, r2
 80051f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051f8:	f7ff fbee 	bl	80049d8 <HAL_GetTick>
 80051fc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005204:	b2db      	uxtb	r3, r3
 8005206:	2b20      	cmp	r3, #32
 8005208:	f040 80e0 	bne.w	80053cc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	9300      	str	r3, [sp, #0]
 8005210:	2319      	movs	r3, #25
 8005212:	2201      	movs	r2, #1
 8005214:	4970      	ldr	r1, [pc, #448]	@ (80053d8 <HAL_I2C_Master_Transmit+0x1f4>)
 8005216:	68f8      	ldr	r0, [r7, #12]
 8005218:	f000 fc64 	bl	8005ae4 <I2C_WaitOnFlagUntilTimeout>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d001      	beq.n	8005226 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005222:	2302      	movs	r3, #2
 8005224:	e0d3      	b.n	80053ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800522c:	2b01      	cmp	r3, #1
 800522e:	d101      	bne.n	8005234 <HAL_I2C_Master_Transmit+0x50>
 8005230:	2302      	movs	r3, #2
 8005232:	e0cc      	b.n	80053ce <HAL_I2C_Master_Transmit+0x1ea>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2201      	movs	r2, #1
 8005238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	2b01      	cmp	r3, #1
 8005248:	d007      	beq.n	800525a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f042 0201 	orr.w	r2, r2, #1
 8005258:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005268:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2221      	movs	r2, #33	@ 0x21
 800526e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2210      	movs	r2, #16
 8005276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	893a      	ldrh	r2, [r7, #8]
 800528a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005290:	b29a      	uxth	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	4a50      	ldr	r2, [pc, #320]	@ (80053dc <HAL_I2C_Master_Transmit+0x1f8>)
 800529a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800529c:	8979      	ldrh	r1, [r7, #10]
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	6a3a      	ldr	r2, [r7, #32]
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	f000 face 	bl	8005844 <I2C_MasterRequestWrite>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d001      	beq.n	80052b2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e08d      	b.n	80053ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052b2:	2300      	movs	r3, #0
 80052b4:	613b      	str	r3, [r7, #16]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	613b      	str	r3, [r7, #16]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80052c8:	e066      	b.n	8005398 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	6a39      	ldr	r1, [r7, #32]
 80052ce:	68f8      	ldr	r0, [r7, #12]
 80052d0:	f000 fd22 	bl	8005d18 <I2C_WaitOnTXEFlagUntilTimeout>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00d      	beq.n	80052f6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052de:	2b04      	cmp	r3, #4
 80052e0:	d107      	bne.n	80052f2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e06b      	b.n	80053ce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fa:	781a      	ldrb	r2, [r3, #0]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005306:	1c5a      	adds	r2, r3, #1
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005310:	b29b      	uxth	r3, r3
 8005312:	3b01      	subs	r3, #1
 8005314:	b29a      	uxth	r2, r3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800531e:	3b01      	subs	r3, #1
 8005320:	b29a      	uxth	r2, r3
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	695b      	ldr	r3, [r3, #20]
 800532c:	f003 0304 	and.w	r3, r3, #4
 8005330:	2b04      	cmp	r3, #4
 8005332:	d11b      	bne.n	800536c <HAL_I2C_Master_Transmit+0x188>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005338:	2b00      	cmp	r3, #0
 800533a:	d017      	beq.n	800536c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005340:	781a      	ldrb	r2, [r3, #0]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534c:	1c5a      	adds	r2, r3, #1
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005356:	b29b      	uxth	r3, r3
 8005358:	3b01      	subs	r3, #1
 800535a:	b29a      	uxth	r2, r3
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005364:	3b01      	subs	r3, #1
 8005366:	b29a      	uxth	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800536c:	697a      	ldr	r2, [r7, #20]
 800536e:	6a39      	ldr	r1, [r7, #32]
 8005370:	68f8      	ldr	r0, [r7, #12]
 8005372:	f000 fd19 	bl	8005da8 <I2C_WaitOnBTFFlagUntilTimeout>
 8005376:	4603      	mov	r3, r0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00d      	beq.n	8005398 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005380:	2b04      	cmp	r3, #4
 8005382:	d107      	bne.n	8005394 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005392:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e01a      	b.n	80053ce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800539c:	2b00      	cmp	r3, #0
 800539e:	d194      	bne.n	80052ca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2220      	movs	r2, #32
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80053c8:	2300      	movs	r3, #0
 80053ca:	e000      	b.n	80053ce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80053cc:	2302      	movs	r3, #2
  }
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3718      	adds	r7, #24
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	00100002 	.word	0x00100002
 80053dc:	ffff0000 	.word	0xffff0000

080053e0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b08c      	sub	sp, #48	@ 0x30
 80053e4:	af02      	add	r7, sp, #8
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	607a      	str	r2, [r7, #4]
 80053ea:	461a      	mov	r2, r3
 80053ec:	460b      	mov	r3, r1
 80053ee:	817b      	strh	r3, [r7, #10]
 80053f0:	4613      	mov	r3, r2
 80053f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053f4:	f7ff faf0 	bl	80049d8 <HAL_GetTick>
 80053f8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b20      	cmp	r3, #32
 8005404:	f040 8217 	bne.w	8005836 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	2319      	movs	r3, #25
 800540e:	2201      	movs	r2, #1
 8005410:	497c      	ldr	r1, [pc, #496]	@ (8005604 <HAL_I2C_Master_Receive+0x224>)
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f000 fb66 	bl	8005ae4 <I2C_WaitOnFlagUntilTimeout>
 8005418:	4603      	mov	r3, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d001      	beq.n	8005422 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800541e:	2302      	movs	r3, #2
 8005420:	e20a      	b.n	8005838 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005428:	2b01      	cmp	r3, #1
 800542a:	d101      	bne.n	8005430 <HAL_I2C_Master_Receive+0x50>
 800542c:	2302      	movs	r3, #2
 800542e:	e203      	b.n	8005838 <HAL_I2C_Master_Receive+0x458>
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0301 	and.w	r3, r3, #1
 8005442:	2b01      	cmp	r3, #1
 8005444:	d007      	beq.n	8005456 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f042 0201 	orr.w	r2, r2, #1
 8005454:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005464:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2222      	movs	r2, #34	@ 0x22
 800546a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2210      	movs	r2, #16
 8005472:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	893a      	ldrh	r2, [r7, #8]
 8005486:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800548c:	b29a      	uxth	r2, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	4a5c      	ldr	r2, [pc, #368]	@ (8005608 <HAL_I2C_Master_Receive+0x228>)
 8005496:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005498:	8979      	ldrh	r1, [r7, #10]
 800549a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800549c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f000 fa52 	bl	8005948 <I2C_MasterRequestRead>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d001      	beq.n	80054ae <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e1c4      	b.n	8005838 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d113      	bne.n	80054de <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054b6:	2300      	movs	r3, #0
 80054b8:	623b      	str	r3, [r7, #32]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	695b      	ldr	r3, [r3, #20]
 80054c0:	623b      	str	r3, [r7, #32]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	623b      	str	r3, [r7, #32]
 80054ca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054da:	601a      	str	r2, [r3, #0]
 80054dc:	e198      	b.n	8005810 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d11b      	bne.n	800551e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054f6:	2300      	movs	r3, #0
 80054f8:	61fb      	str	r3, [r7, #28]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	695b      	ldr	r3, [r3, #20]
 8005500:	61fb      	str	r3, [r7, #28]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	61fb      	str	r3, [r7, #28]
 800550a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800551a:	601a      	str	r2, [r3, #0]
 800551c:	e178      	b.n	8005810 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005522:	2b02      	cmp	r3, #2
 8005524:	d11b      	bne.n	800555e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005534:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005544:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005546:	2300      	movs	r3, #0
 8005548:	61bb      	str	r3, [r7, #24]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	695b      	ldr	r3, [r3, #20]
 8005550:	61bb      	str	r3, [r7, #24]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	61bb      	str	r3, [r7, #24]
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	e158      	b.n	8005810 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800556c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800556e:	2300      	movs	r3, #0
 8005570:	617b      	str	r3, [r7, #20]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	617b      	str	r3, [r7, #20]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	617b      	str	r3, [r7, #20]
 8005582:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005584:	e144      	b.n	8005810 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800558a:	2b03      	cmp	r3, #3
 800558c:	f200 80f1 	bhi.w	8005772 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005594:	2b01      	cmp	r3, #1
 8005596:	d123      	bne.n	80055e0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005598:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800559a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f000 fc4b 	bl	8005e38 <I2C_WaitOnRXNEFlagUntilTimeout>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d001      	beq.n	80055ac <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e145      	b.n	8005838 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	691a      	ldr	r2, [r3, #16]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b6:	b2d2      	uxtb	r2, r2
 80055b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055be:	1c5a      	adds	r2, r3, #1
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055c8:	3b01      	subs	r3, #1
 80055ca:	b29a      	uxth	r2, r3
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	3b01      	subs	r3, #1
 80055d8:	b29a      	uxth	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80055de:	e117      	b.n	8005810 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055e4:	2b02      	cmp	r3, #2
 80055e6:	d14e      	bne.n	8005686 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ea:	9300      	str	r3, [sp, #0]
 80055ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ee:	2200      	movs	r2, #0
 80055f0:	4906      	ldr	r1, [pc, #24]	@ (800560c <HAL_I2C_Master_Receive+0x22c>)
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f000 fa76 	bl	8005ae4 <I2C_WaitOnFlagUntilTimeout>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d008      	beq.n	8005610 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e11a      	b.n	8005838 <HAL_I2C_Master_Receive+0x458>
 8005602:	bf00      	nop
 8005604:	00100002 	.word	0x00100002
 8005608:	ffff0000 	.word	0xffff0000
 800560c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800561e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	691a      	ldr	r2, [r3, #16]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562a:	b2d2      	uxtb	r2, r2
 800562c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005632:	1c5a      	adds	r2, r3, #1
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800563c:	3b01      	subs	r3, #1
 800563e:	b29a      	uxth	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005648:	b29b      	uxth	r3, r3
 800564a:	3b01      	subs	r3, #1
 800564c:	b29a      	uxth	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	691a      	ldr	r2, [r3, #16]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565c:	b2d2      	uxtb	r2, r2
 800565e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005664:	1c5a      	adds	r2, r3, #1
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800566e:	3b01      	subs	r3, #1
 8005670:	b29a      	uxth	r2, r3
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800567a:	b29b      	uxth	r3, r3
 800567c:	3b01      	subs	r3, #1
 800567e:	b29a      	uxth	r2, r3
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005684:	e0c4      	b.n	8005810 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005688:	9300      	str	r3, [sp, #0]
 800568a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800568c:	2200      	movs	r2, #0
 800568e:	496c      	ldr	r1, [pc, #432]	@ (8005840 <HAL_I2C_Master_Receive+0x460>)
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f000 fa27 	bl	8005ae4 <I2C_WaitOnFlagUntilTimeout>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d001      	beq.n	80056a0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e0cb      	b.n	8005838 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	691a      	ldr	r2, [r3, #16]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ba:	b2d2      	uxtb	r2, r2
 80056bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c2:	1c5a      	adds	r2, r3, #1
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056cc:	3b01      	subs	r3, #1
 80056ce:	b29a      	uxth	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056d8:	b29b      	uxth	r3, r3
 80056da:	3b01      	subs	r3, #1
 80056dc:	b29a      	uxth	r2, r3
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e4:	9300      	str	r3, [sp, #0]
 80056e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e8:	2200      	movs	r2, #0
 80056ea:	4955      	ldr	r1, [pc, #340]	@ (8005840 <HAL_I2C_Master_Receive+0x460>)
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 f9f9 	bl	8005ae4 <I2C_WaitOnFlagUntilTimeout>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d001      	beq.n	80056fc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e09d      	b.n	8005838 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800570a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	691a      	ldr	r2, [r3, #16]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005716:	b2d2      	uxtb	r2, r2
 8005718:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800571e:	1c5a      	adds	r2, r3, #1
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005728:	3b01      	subs	r3, #1
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005734:	b29b      	uxth	r3, r3
 8005736:	3b01      	subs	r3, #1
 8005738:	b29a      	uxth	r2, r3
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	691a      	ldr	r2, [r3, #16]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005748:	b2d2      	uxtb	r2, r2
 800574a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005750:	1c5a      	adds	r2, r3, #1
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800575a:	3b01      	subs	r3, #1
 800575c:	b29a      	uxth	r2, r3
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005766:	b29b      	uxth	r3, r3
 8005768:	3b01      	subs	r3, #1
 800576a:	b29a      	uxth	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005770:	e04e      	b.n	8005810 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005774:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005776:	68f8      	ldr	r0, [r7, #12]
 8005778:	f000 fb5e 	bl	8005e38 <I2C_WaitOnRXNEFlagUntilTimeout>
 800577c:	4603      	mov	r3, r0
 800577e:	2b00      	cmp	r3, #0
 8005780:	d001      	beq.n	8005786 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e058      	b.n	8005838 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	691a      	ldr	r2, [r3, #16]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005790:	b2d2      	uxtb	r2, r2
 8005792:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005798:	1c5a      	adds	r2, r3, #1
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057a2:	3b01      	subs	r3, #1
 80057a4:	b29a      	uxth	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	3b01      	subs	r3, #1
 80057b2:	b29a      	uxth	r2, r3
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	f003 0304 	and.w	r3, r3, #4
 80057c2:	2b04      	cmp	r3, #4
 80057c4:	d124      	bne.n	8005810 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057ca:	2b03      	cmp	r3, #3
 80057cc:	d107      	bne.n	80057de <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057dc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	691a      	ldr	r2, [r3, #16]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e8:	b2d2      	uxtb	r2, r2
 80057ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f0:	1c5a      	adds	r2, r3, #1
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057fa:	3b01      	subs	r3, #1
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005806:	b29b      	uxth	r3, r3
 8005808:	3b01      	subs	r3, #1
 800580a:	b29a      	uxth	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005814:	2b00      	cmp	r3, #0
 8005816:	f47f aeb6 	bne.w	8005586 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2220      	movs	r2, #32
 800581e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005832:	2300      	movs	r3, #0
 8005834:	e000      	b.n	8005838 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005836:	2302      	movs	r3, #2
  }
}
 8005838:	4618      	mov	r0, r3
 800583a:	3728      	adds	r7, #40	@ 0x28
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	00010004 	.word	0x00010004

08005844 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b088      	sub	sp, #32
 8005848:	af02      	add	r7, sp, #8
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	607a      	str	r2, [r7, #4]
 800584e:	603b      	str	r3, [r7, #0]
 8005850:	460b      	mov	r3, r1
 8005852:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005858:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	2b08      	cmp	r3, #8
 800585e:	d006      	beq.n	800586e <I2C_MasterRequestWrite+0x2a>
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	2b01      	cmp	r3, #1
 8005864:	d003      	beq.n	800586e <I2C_MasterRequestWrite+0x2a>
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800586c:	d108      	bne.n	8005880 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800587c:	601a      	str	r2, [r3, #0]
 800587e:	e00b      	b.n	8005898 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005884:	2b12      	cmp	r3, #18
 8005886:	d107      	bne.n	8005898 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005896:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	9300      	str	r3, [sp, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80058a4:	68f8      	ldr	r0, [r7, #12]
 80058a6:	f000 f91d 	bl	8005ae4 <I2C_WaitOnFlagUntilTimeout>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d00d      	beq.n	80058cc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058be:	d103      	bne.n	80058c8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058c6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e035      	b.n	8005938 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80058d4:	d108      	bne.n	80058e8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058d6:	897b      	ldrh	r3, [r7, #10]
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	461a      	mov	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80058e4:	611a      	str	r2, [r3, #16]
 80058e6:	e01b      	b.n	8005920 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80058e8:	897b      	ldrh	r3, [r7, #10]
 80058ea:	11db      	asrs	r3, r3, #7
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	f003 0306 	and.w	r3, r3, #6
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	f063 030f 	orn	r3, r3, #15
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	490e      	ldr	r1, [pc, #56]	@ (8005940 <I2C_MasterRequestWrite+0xfc>)
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f000 f966 	bl	8005bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d001      	beq.n	8005916 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e010      	b.n	8005938 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005916:	897b      	ldrh	r3, [r7, #10]
 8005918:	b2da      	uxtb	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	4907      	ldr	r1, [pc, #28]	@ (8005944 <I2C_MasterRequestWrite+0x100>)
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f000 f956 	bl	8005bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d001      	beq.n	8005936 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e000      	b.n	8005938 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3718      	adds	r7, #24
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	00010008 	.word	0x00010008
 8005944:	00010002 	.word	0x00010002

08005948 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b088      	sub	sp, #32
 800594c:	af02      	add	r7, sp, #8
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	607a      	str	r2, [r7, #4]
 8005952:	603b      	str	r3, [r7, #0]
 8005954:	460b      	mov	r3, r1
 8005956:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800596c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	2b08      	cmp	r3, #8
 8005972:	d006      	beq.n	8005982 <I2C_MasterRequestRead+0x3a>
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	2b01      	cmp	r3, #1
 8005978:	d003      	beq.n	8005982 <I2C_MasterRequestRead+0x3a>
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005980:	d108      	bne.n	8005994 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005990:	601a      	str	r2, [r3, #0]
 8005992:	e00b      	b.n	80059ac <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005998:	2b11      	cmp	r3, #17
 800599a:	d107      	bne.n	80059ac <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	9300      	str	r3, [sp, #0]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	f000 f893 	bl	8005ae4 <I2C_WaitOnFlagUntilTimeout>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d00d      	beq.n	80059e0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059d2:	d103      	bne.n	80059dc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	e079      	b.n	8005ad4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059e8:	d108      	bne.n	80059fc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80059ea:	897b      	ldrh	r3, [r7, #10]
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	f043 0301 	orr.w	r3, r3, #1
 80059f2:	b2da      	uxtb	r2, r3
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	611a      	str	r2, [r3, #16]
 80059fa:	e05f      	b.n	8005abc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80059fc:	897b      	ldrh	r3, [r7, #10]
 80059fe:	11db      	asrs	r3, r3, #7
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	f003 0306 	and.w	r3, r3, #6
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	f063 030f 	orn	r3, r3, #15
 8005a0c:	b2da      	uxtb	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	4930      	ldr	r1, [pc, #192]	@ (8005adc <I2C_MasterRequestRead+0x194>)
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f000 f8dc 	bl	8005bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e054      	b.n	8005ad4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a2a:	897b      	ldrh	r3, [r7, #10]
 8005a2c:	b2da      	uxtb	r2, r3
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	687a      	ldr	r2, [r7, #4]
 8005a38:	4929      	ldr	r1, [pc, #164]	@ (8005ae0 <I2C_MasterRequestRead+0x198>)
 8005a3a:	68f8      	ldr	r0, [r7, #12]
 8005a3c:	f000 f8cc 	bl	8005bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d001      	beq.n	8005a4a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e044      	b.n	8005ad4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	613b      	str	r3, [r7, #16]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	695b      	ldr	r3, [r3, #20]
 8005a54:	613b      	str	r3, [r7, #16]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	613b      	str	r3, [r7, #16]
 8005a5e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a6e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	9300      	str	r3, [sp, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f000 f831 	bl	8005ae4 <I2C_WaitOnFlagUntilTimeout>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d00d      	beq.n	8005aa4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a96:	d103      	bne.n	8005aa0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a9e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	e017      	b.n	8005ad4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005aa4:	897b      	ldrh	r3, [r7, #10]
 8005aa6:	11db      	asrs	r3, r3, #7
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	f003 0306 	and.w	r3, r3, #6
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	f063 030e 	orn	r3, r3, #14
 8005ab4:	b2da      	uxtb	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	4907      	ldr	r1, [pc, #28]	@ (8005ae0 <I2C_MasterRequestRead+0x198>)
 8005ac2:	68f8      	ldr	r0, [r7, #12]
 8005ac4:	f000 f888 	bl	8005bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d001      	beq.n	8005ad2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e000      	b.n	8005ad4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3718      	adds	r7, #24
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	00010008 	.word	0x00010008
 8005ae0:	00010002 	.word	0x00010002

08005ae4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b084      	sub	sp, #16
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	603b      	str	r3, [r7, #0]
 8005af0:	4613      	mov	r3, r2
 8005af2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005af4:	e048      	b.n	8005b88 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005afc:	d044      	beq.n	8005b88 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005afe:	f7fe ff6b 	bl	80049d8 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	683a      	ldr	r2, [r7, #0]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d302      	bcc.n	8005b14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d139      	bne.n	8005b88 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	0c1b      	lsrs	r3, r3, #16
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d10d      	bne.n	8005b3a <I2C_WaitOnFlagUntilTimeout+0x56>
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	695b      	ldr	r3, [r3, #20]
 8005b24:	43da      	mvns	r2, r3
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	4013      	ands	r3, r2
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	bf0c      	ite	eq
 8005b30:	2301      	moveq	r3, #1
 8005b32:	2300      	movne	r3, #0
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	461a      	mov	r2, r3
 8005b38:	e00c      	b.n	8005b54 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	43da      	mvns	r2, r3
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	4013      	ands	r3, r2
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	bf0c      	ite	eq
 8005b4c:	2301      	moveq	r3, #1
 8005b4e:	2300      	movne	r3, #0
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	461a      	mov	r2, r3
 8005b54:	79fb      	ldrb	r3, [r7, #7]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d116      	bne.n	8005b88 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2220      	movs	r2, #32
 8005b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b74:	f043 0220 	orr.w	r2, r3, #32
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e023      	b.n	8005bd0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	0c1b      	lsrs	r3, r3, #16
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d10d      	bne.n	8005bae <I2C_WaitOnFlagUntilTimeout+0xca>
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	695b      	ldr	r3, [r3, #20]
 8005b98:	43da      	mvns	r2, r3
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	bf0c      	ite	eq
 8005ba4:	2301      	moveq	r3, #1
 8005ba6:	2300      	movne	r3, #0
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	461a      	mov	r2, r3
 8005bac:	e00c      	b.n	8005bc8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	43da      	mvns	r2, r3
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	4013      	ands	r3, r2
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	bf0c      	ite	eq
 8005bc0:	2301      	moveq	r3, #1
 8005bc2:	2300      	movne	r3, #0
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	79fb      	ldrb	r3, [r7, #7]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d093      	beq.n	8005af6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3710      	adds	r7, #16
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}

08005bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	607a      	str	r2, [r7, #4]
 8005be4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005be6:	e071      	b.n	8005ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	695b      	ldr	r3, [r3, #20]
 8005bee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bf6:	d123      	bne.n	8005c40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c06:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005c10:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2220      	movs	r2, #32
 8005c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c2c:	f043 0204 	orr.w	r2, r3, #4
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2200      	movs	r2, #0
 8005c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e067      	b.n	8005d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c46:	d041      	beq.n	8005ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c48:	f7fe fec6 	bl	80049d8 <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d302      	bcc.n	8005c5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d136      	bne.n	8005ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	0c1b      	lsrs	r3, r3, #16
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d10c      	bne.n	8005c82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	43da      	mvns	r2, r3
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	4013      	ands	r3, r2
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	bf14      	ite	ne
 8005c7a:	2301      	movne	r3, #1
 8005c7c:	2300      	moveq	r3, #0
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	e00b      	b.n	8005c9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	43da      	mvns	r2, r3
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	bf14      	ite	ne
 8005c94:	2301      	movne	r3, #1
 8005c96:	2300      	moveq	r3, #0
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d016      	beq.n	8005ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2220      	movs	r2, #32
 8005ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb8:	f043 0220 	orr.w	r2, r3, #32
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e021      	b.n	8005d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	0c1b      	lsrs	r3, r3, #16
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d10c      	bne.n	8005cf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	695b      	ldr	r3, [r3, #20]
 8005cdc:	43da      	mvns	r2, r3
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	bf14      	ite	ne
 8005ce8:	2301      	movne	r3, #1
 8005cea:	2300      	moveq	r3, #0
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	e00b      	b.n	8005d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	43da      	mvns	r2, r3
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	bf14      	ite	ne
 8005d02:	2301      	movne	r3, #1
 8005d04:	2300      	moveq	r3, #0
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	f47f af6d 	bne.w	8005be8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b084      	sub	sp, #16
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d24:	e034      	b.n	8005d90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f000 f8e3 	bl	8005ef2 <I2C_IsAcknowledgeFailed>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d001      	beq.n	8005d36 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e034      	b.n	8005da0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d3c:	d028      	beq.n	8005d90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d3e:	f7fe fe4b 	bl	80049d8 <HAL_GetTick>
 8005d42:	4602      	mov	r2, r0
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	68ba      	ldr	r2, [r7, #8]
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d302      	bcc.n	8005d54 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d11d      	bne.n	8005d90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d5e:	2b80      	cmp	r3, #128	@ 0x80
 8005d60:	d016      	beq.n	8005d90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2200      	movs	r2, #0
 8005d66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d7c:	f043 0220 	orr.w	r2, r3, #32
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	e007      	b.n	8005da0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	695b      	ldr	r3, [r3, #20]
 8005d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d9a:	2b80      	cmp	r3, #128	@ 0x80
 8005d9c:	d1c3      	bne.n	8005d26 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3710      	adds	r7, #16
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005db4:	e034      	b.n	8005e20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005db6:	68f8      	ldr	r0, [r7, #12]
 8005db8:	f000 f89b 	bl	8005ef2 <I2C_IsAcknowledgeFailed>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d001      	beq.n	8005dc6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e034      	b.n	8005e30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dcc:	d028      	beq.n	8005e20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dce:	f7fe fe03 	bl	80049d8 <HAL_GetTick>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	68ba      	ldr	r2, [r7, #8]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d302      	bcc.n	8005de4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d11d      	bne.n	8005e20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	695b      	ldr	r3, [r3, #20]
 8005dea:	f003 0304 	and.w	r3, r3, #4
 8005dee:	2b04      	cmp	r3, #4
 8005df0:	d016      	beq.n	8005e20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0c:	f043 0220 	orr.w	r2, r3, #32
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e007      	b.n	8005e30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	f003 0304 	and.w	r3, r3, #4
 8005e2a:	2b04      	cmp	r3, #4
 8005e2c:	d1c3      	bne.n	8005db6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3710      	adds	r7, #16
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e44:	e049      	b.n	8005eda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	695b      	ldr	r3, [r3, #20]
 8005e4c:	f003 0310 	and.w	r3, r3, #16
 8005e50:	2b10      	cmp	r3, #16
 8005e52:	d119      	bne.n	8005e88 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f06f 0210 	mvn.w	r2, #16
 8005e5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2200      	movs	r2, #0
 8005e62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2220      	movs	r2, #32
 8005e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e030      	b.n	8005eea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e88:	f7fe fda6 	bl	80049d8 <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	68ba      	ldr	r2, [r7, #8]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d302      	bcc.n	8005e9e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d11d      	bne.n	8005eda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	695b      	ldr	r3, [r3, #20]
 8005ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ea8:	2b40      	cmp	r3, #64	@ 0x40
 8005eaa:	d016      	beq.n	8005eda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ec6:	f043 0220 	orr.w	r2, r3, #32
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e007      	b.n	8005eea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	695b      	ldr	r3, [r3, #20]
 8005ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ee4:	2b40      	cmp	r3, #64	@ 0x40
 8005ee6:	d1ae      	bne.n	8005e46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3710      	adds	r7, #16
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005ef2:	b480      	push	{r7}
 8005ef4:	b083      	sub	sp, #12
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f08:	d11b      	bne.n	8005f42 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005f12:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2220      	movs	r2, #32
 8005f1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2e:	f043 0204 	orr.w	r2, r3, #4
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e000      	b.n	8005f44 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b083      	sub	sp, #12
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	2b20      	cmp	r3, #32
 8005f64:	d129      	bne.n	8005fba <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2224      	movs	r2, #36	@ 0x24
 8005f6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f022 0201 	bic.w	r2, r2, #1
 8005f7c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f022 0210 	bic.w	r2, r2, #16
 8005f8c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	683a      	ldr	r2, [r7, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f042 0201 	orr.w	r2, r2, #1
 8005fac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	e000      	b.n	8005fbc <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005fba:	2302      	movs	r3, #2
  }
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b20      	cmp	r3, #32
 8005fe0:	d12a      	bne.n	8006038 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2224      	movs	r2, #36	@ 0x24
 8005fe6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f022 0201 	bic.w	r2, r2, #1
 8005ff8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006000:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006002:	89fb      	ldrh	r3, [r7, #14]
 8006004:	f023 030f 	bic.w	r3, r3, #15
 8006008:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	b29a      	uxth	r2, r3
 800600e:	89fb      	ldrh	r3, [r7, #14]
 8006010:	4313      	orrs	r3, r2
 8006012:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	89fa      	ldrh	r2, [r7, #14]
 800601a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0201 	orr.w	r2, r2, #1
 800602a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2220      	movs	r2, #32
 8006030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006034:	2300      	movs	r3, #0
 8006036:	e000      	b.n	800603a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006038:	2302      	movs	r3, #2
  }
}
 800603a:	4618      	mov	r0, r3
 800603c:	3714      	adds	r7, #20
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
	...

08006048 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b082      	sub	sp, #8
 800604c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800604e:	2300      	movs	r3, #0
 8006050:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006052:	2300      	movs	r3, #0
 8006054:	603b      	str	r3, [r7, #0]
 8006056:	4b20      	ldr	r3, [pc, #128]	@ (80060d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8006058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605a:	4a1f      	ldr	r2, [pc, #124]	@ (80060d8 <HAL_PWREx_EnableOverDrive+0x90>)
 800605c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006060:	6413      	str	r3, [r2, #64]	@ 0x40
 8006062:	4b1d      	ldr	r3, [pc, #116]	@ (80060d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8006064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800606a:	603b      	str	r3, [r7, #0]
 800606c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800606e:	4b1b      	ldr	r3, [pc, #108]	@ (80060dc <HAL_PWREx_EnableOverDrive+0x94>)
 8006070:	2201      	movs	r2, #1
 8006072:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006074:	f7fe fcb0 	bl	80049d8 <HAL_GetTick>
 8006078:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800607a:	e009      	b.n	8006090 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800607c:	f7fe fcac 	bl	80049d8 <HAL_GetTick>
 8006080:	4602      	mov	r2, r0
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800608a:	d901      	bls.n	8006090 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800608c:	2303      	movs	r3, #3
 800608e:	e01f      	b.n	80060d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006090:	4b13      	ldr	r3, [pc, #76]	@ (80060e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006098:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800609c:	d1ee      	bne.n	800607c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800609e:	4b11      	ldr	r3, [pc, #68]	@ (80060e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80060a0:	2201      	movs	r2, #1
 80060a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80060a4:	f7fe fc98 	bl	80049d8 <HAL_GetTick>
 80060a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80060aa:	e009      	b.n	80060c0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80060ac:	f7fe fc94 	bl	80049d8 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80060ba:	d901      	bls.n	80060c0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80060bc:	2303      	movs	r3, #3
 80060be:	e007      	b.n	80060d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80060c0:	4b07      	ldr	r3, [pc, #28]	@ (80060e0 <HAL_PWREx_EnableOverDrive+0x98>)
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060cc:	d1ee      	bne.n	80060ac <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3708      	adds	r7, #8
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	40023800 	.word	0x40023800
 80060dc:	420e0040 	.word	0x420e0040
 80060e0:	40007000 	.word	0x40007000
 80060e4:	420e0044 	.word	0x420e0044

080060e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b086      	sub	sp, #24
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d101      	bne.n	80060fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e267      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0301 	and.w	r3, r3, #1
 8006102:	2b00      	cmp	r3, #0
 8006104:	d075      	beq.n	80061f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006106:	4b88      	ldr	r3, [pc, #544]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f003 030c 	and.w	r3, r3, #12
 800610e:	2b04      	cmp	r3, #4
 8006110:	d00c      	beq.n	800612c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006112:	4b85      	ldr	r3, [pc, #532]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800611a:	2b08      	cmp	r3, #8
 800611c:	d112      	bne.n	8006144 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800611e:	4b82      	ldr	r3, [pc, #520]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006126:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800612a:	d10b      	bne.n	8006144 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800612c:	4b7e      	ldr	r3, [pc, #504]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006134:	2b00      	cmp	r3, #0
 8006136:	d05b      	beq.n	80061f0 <HAL_RCC_OscConfig+0x108>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d157      	bne.n	80061f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	e242      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800614c:	d106      	bne.n	800615c <HAL_RCC_OscConfig+0x74>
 800614e:	4b76      	ldr	r3, [pc, #472]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a75      	ldr	r2, [pc, #468]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006158:	6013      	str	r3, [r2, #0]
 800615a:	e01d      	b.n	8006198 <HAL_RCC_OscConfig+0xb0>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006164:	d10c      	bne.n	8006180 <HAL_RCC_OscConfig+0x98>
 8006166:	4b70      	ldr	r3, [pc, #448]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a6f      	ldr	r2, [pc, #444]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 800616c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006170:	6013      	str	r3, [r2, #0]
 8006172:	4b6d      	ldr	r3, [pc, #436]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a6c      	ldr	r2, [pc, #432]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006178:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800617c:	6013      	str	r3, [r2, #0]
 800617e:	e00b      	b.n	8006198 <HAL_RCC_OscConfig+0xb0>
 8006180:	4b69      	ldr	r3, [pc, #420]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a68      	ldr	r2, [pc, #416]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006186:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800618a:	6013      	str	r3, [r2, #0]
 800618c:	4b66      	ldr	r3, [pc, #408]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a65      	ldr	r2, [pc, #404]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006192:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006196:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d013      	beq.n	80061c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061a0:	f7fe fc1a 	bl	80049d8 <HAL_GetTick>
 80061a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061a6:	e008      	b.n	80061ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061a8:	f7fe fc16 	bl	80049d8 <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	2b64      	cmp	r3, #100	@ 0x64
 80061b4:	d901      	bls.n	80061ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e207      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061ba:	4b5b      	ldr	r3, [pc, #364]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d0f0      	beq.n	80061a8 <HAL_RCC_OscConfig+0xc0>
 80061c6:	e014      	b.n	80061f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061c8:	f7fe fc06 	bl	80049d8 <HAL_GetTick>
 80061cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061ce:	e008      	b.n	80061e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061d0:	f7fe fc02 	bl	80049d8 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	2b64      	cmp	r3, #100	@ 0x64
 80061dc:	d901      	bls.n	80061e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e1f3      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061e2:	4b51      	ldr	r3, [pc, #324]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1f0      	bne.n	80061d0 <HAL_RCC_OscConfig+0xe8>
 80061ee:	e000      	b.n	80061f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 0302 	and.w	r3, r3, #2
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d063      	beq.n	80062c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80061fe:	4b4a      	ldr	r3, [pc, #296]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	f003 030c 	and.w	r3, r3, #12
 8006206:	2b00      	cmp	r3, #0
 8006208:	d00b      	beq.n	8006222 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800620a:	4b47      	ldr	r3, [pc, #284]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006212:	2b08      	cmp	r3, #8
 8006214:	d11c      	bne.n	8006250 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006216:	4b44      	ldr	r3, [pc, #272]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d116      	bne.n	8006250 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006222:	4b41      	ldr	r3, [pc, #260]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 0302 	and.w	r3, r3, #2
 800622a:	2b00      	cmp	r3, #0
 800622c:	d005      	beq.n	800623a <HAL_RCC_OscConfig+0x152>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d001      	beq.n	800623a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e1c7      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800623a:	4b3b      	ldr	r3, [pc, #236]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	00db      	lsls	r3, r3, #3
 8006248:	4937      	ldr	r1, [pc, #220]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 800624a:	4313      	orrs	r3, r2
 800624c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800624e:	e03a      	b.n	80062c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d020      	beq.n	800629a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006258:	4b34      	ldr	r3, [pc, #208]	@ (800632c <HAL_RCC_OscConfig+0x244>)
 800625a:	2201      	movs	r2, #1
 800625c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800625e:	f7fe fbbb 	bl	80049d8 <HAL_GetTick>
 8006262:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006264:	e008      	b.n	8006278 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006266:	f7fe fbb7 	bl	80049d8 <HAL_GetTick>
 800626a:	4602      	mov	r2, r0
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	2b02      	cmp	r3, #2
 8006272:	d901      	bls.n	8006278 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006274:	2303      	movs	r3, #3
 8006276:	e1a8      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006278:	4b2b      	ldr	r3, [pc, #172]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0302 	and.w	r3, r3, #2
 8006280:	2b00      	cmp	r3, #0
 8006282:	d0f0      	beq.n	8006266 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006284:	4b28      	ldr	r3, [pc, #160]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	00db      	lsls	r3, r3, #3
 8006292:	4925      	ldr	r1, [pc, #148]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 8006294:	4313      	orrs	r3, r2
 8006296:	600b      	str	r3, [r1, #0]
 8006298:	e015      	b.n	80062c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800629a:	4b24      	ldr	r3, [pc, #144]	@ (800632c <HAL_RCC_OscConfig+0x244>)
 800629c:	2200      	movs	r2, #0
 800629e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062a0:	f7fe fb9a 	bl	80049d8 <HAL_GetTick>
 80062a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062a6:	e008      	b.n	80062ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062a8:	f7fe fb96 	bl	80049d8 <HAL_GetTick>
 80062ac:	4602      	mov	r2, r0
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	1ad3      	subs	r3, r2, r3
 80062b2:	2b02      	cmp	r3, #2
 80062b4:	d901      	bls.n	80062ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e187      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062ba:	4b1b      	ldr	r3, [pc, #108]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f003 0302 	and.w	r3, r3, #2
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d1f0      	bne.n	80062a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f003 0308 	and.w	r3, r3, #8
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d036      	beq.n	8006340 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	695b      	ldr	r3, [r3, #20]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d016      	beq.n	8006308 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062da:	4b15      	ldr	r3, [pc, #84]	@ (8006330 <HAL_RCC_OscConfig+0x248>)
 80062dc:	2201      	movs	r2, #1
 80062de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062e0:	f7fe fb7a 	bl	80049d8 <HAL_GetTick>
 80062e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062e6:	e008      	b.n	80062fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062e8:	f7fe fb76 	bl	80049d8 <HAL_GetTick>
 80062ec:	4602      	mov	r2, r0
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	2b02      	cmp	r3, #2
 80062f4:	d901      	bls.n	80062fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e167      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006328 <HAL_RCC_OscConfig+0x240>)
 80062fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062fe:	f003 0302 	and.w	r3, r3, #2
 8006302:	2b00      	cmp	r3, #0
 8006304:	d0f0      	beq.n	80062e8 <HAL_RCC_OscConfig+0x200>
 8006306:	e01b      	b.n	8006340 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006308:	4b09      	ldr	r3, [pc, #36]	@ (8006330 <HAL_RCC_OscConfig+0x248>)
 800630a:	2200      	movs	r2, #0
 800630c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800630e:	f7fe fb63 	bl	80049d8 <HAL_GetTick>
 8006312:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006314:	e00e      	b.n	8006334 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006316:	f7fe fb5f 	bl	80049d8 <HAL_GetTick>
 800631a:	4602      	mov	r2, r0
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	1ad3      	subs	r3, r2, r3
 8006320:	2b02      	cmp	r3, #2
 8006322:	d907      	bls.n	8006334 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006324:	2303      	movs	r3, #3
 8006326:	e150      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
 8006328:	40023800 	.word	0x40023800
 800632c:	42470000 	.word	0x42470000
 8006330:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006334:	4b88      	ldr	r3, [pc, #544]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006336:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006338:	f003 0302 	and.w	r3, r3, #2
 800633c:	2b00      	cmp	r3, #0
 800633e:	d1ea      	bne.n	8006316 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 0304 	and.w	r3, r3, #4
 8006348:	2b00      	cmp	r3, #0
 800634a:	f000 8097 	beq.w	800647c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800634e:	2300      	movs	r3, #0
 8006350:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006352:	4b81      	ldr	r3, [pc, #516]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800635a:	2b00      	cmp	r3, #0
 800635c:	d10f      	bne.n	800637e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800635e:	2300      	movs	r3, #0
 8006360:	60bb      	str	r3, [r7, #8]
 8006362:	4b7d      	ldr	r3, [pc, #500]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006366:	4a7c      	ldr	r2, [pc, #496]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006368:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800636c:	6413      	str	r3, [r2, #64]	@ 0x40
 800636e:	4b7a      	ldr	r3, [pc, #488]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006376:	60bb      	str	r3, [r7, #8]
 8006378:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800637a:	2301      	movs	r3, #1
 800637c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800637e:	4b77      	ldr	r3, [pc, #476]	@ (800655c <HAL_RCC_OscConfig+0x474>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006386:	2b00      	cmp	r3, #0
 8006388:	d118      	bne.n	80063bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800638a:	4b74      	ldr	r3, [pc, #464]	@ (800655c <HAL_RCC_OscConfig+0x474>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a73      	ldr	r2, [pc, #460]	@ (800655c <HAL_RCC_OscConfig+0x474>)
 8006390:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006394:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006396:	f7fe fb1f 	bl	80049d8 <HAL_GetTick>
 800639a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800639c:	e008      	b.n	80063b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800639e:	f7fe fb1b 	bl	80049d8 <HAL_GetTick>
 80063a2:	4602      	mov	r2, r0
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d901      	bls.n	80063b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80063ac:	2303      	movs	r3, #3
 80063ae:	e10c      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063b0:	4b6a      	ldr	r3, [pc, #424]	@ (800655c <HAL_RCC_OscConfig+0x474>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d0f0      	beq.n	800639e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d106      	bne.n	80063d2 <HAL_RCC_OscConfig+0x2ea>
 80063c4:	4b64      	ldr	r3, [pc, #400]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 80063c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063c8:	4a63      	ldr	r2, [pc, #396]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 80063ca:	f043 0301 	orr.w	r3, r3, #1
 80063ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80063d0:	e01c      	b.n	800640c <HAL_RCC_OscConfig+0x324>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	2b05      	cmp	r3, #5
 80063d8:	d10c      	bne.n	80063f4 <HAL_RCC_OscConfig+0x30c>
 80063da:	4b5f      	ldr	r3, [pc, #380]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 80063dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063de:	4a5e      	ldr	r2, [pc, #376]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 80063e0:	f043 0304 	orr.w	r3, r3, #4
 80063e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80063e6:	4b5c      	ldr	r3, [pc, #368]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 80063e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ea:	4a5b      	ldr	r2, [pc, #364]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 80063ec:	f043 0301 	orr.w	r3, r3, #1
 80063f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80063f2:	e00b      	b.n	800640c <HAL_RCC_OscConfig+0x324>
 80063f4:	4b58      	ldr	r3, [pc, #352]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 80063f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063f8:	4a57      	ldr	r2, [pc, #348]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 80063fa:	f023 0301 	bic.w	r3, r3, #1
 80063fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8006400:	4b55      	ldr	r3, [pc, #340]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006402:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006404:	4a54      	ldr	r2, [pc, #336]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006406:	f023 0304 	bic.w	r3, r3, #4
 800640a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d015      	beq.n	8006440 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006414:	f7fe fae0 	bl	80049d8 <HAL_GetTick>
 8006418:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800641a:	e00a      	b.n	8006432 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800641c:	f7fe fadc 	bl	80049d8 <HAL_GetTick>
 8006420:	4602      	mov	r2, r0
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	1ad3      	subs	r3, r2, r3
 8006426:	f241 3288 	movw	r2, #5000	@ 0x1388
 800642a:	4293      	cmp	r3, r2
 800642c:	d901      	bls.n	8006432 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e0cb      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006432:	4b49      	ldr	r3, [pc, #292]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006434:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006436:	f003 0302 	and.w	r3, r3, #2
 800643a:	2b00      	cmp	r3, #0
 800643c:	d0ee      	beq.n	800641c <HAL_RCC_OscConfig+0x334>
 800643e:	e014      	b.n	800646a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006440:	f7fe faca 	bl	80049d8 <HAL_GetTick>
 8006444:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006446:	e00a      	b.n	800645e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006448:	f7fe fac6 	bl	80049d8 <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006456:	4293      	cmp	r3, r2
 8006458:	d901      	bls.n	800645e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800645a:	2303      	movs	r3, #3
 800645c:	e0b5      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800645e:	4b3e      	ldr	r3, [pc, #248]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006462:	f003 0302 	and.w	r3, r3, #2
 8006466:	2b00      	cmp	r3, #0
 8006468:	d1ee      	bne.n	8006448 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800646a:	7dfb      	ldrb	r3, [r7, #23]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d105      	bne.n	800647c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006470:	4b39      	ldr	r3, [pc, #228]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006474:	4a38      	ldr	r2, [pc, #224]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006476:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800647a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	699b      	ldr	r3, [r3, #24]
 8006480:	2b00      	cmp	r3, #0
 8006482:	f000 80a1 	beq.w	80065c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006486:	4b34      	ldr	r3, [pc, #208]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f003 030c 	and.w	r3, r3, #12
 800648e:	2b08      	cmp	r3, #8
 8006490:	d05c      	beq.n	800654c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	2b02      	cmp	r3, #2
 8006498:	d141      	bne.n	800651e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800649a:	4b31      	ldr	r3, [pc, #196]	@ (8006560 <HAL_RCC_OscConfig+0x478>)
 800649c:	2200      	movs	r2, #0
 800649e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064a0:	f7fe fa9a 	bl	80049d8 <HAL_GetTick>
 80064a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064a6:	e008      	b.n	80064ba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064a8:	f7fe fa96 	bl	80049d8 <HAL_GetTick>
 80064ac:	4602      	mov	r2, r0
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d901      	bls.n	80064ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e087      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064ba:	4b27      	ldr	r3, [pc, #156]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d1f0      	bne.n	80064a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	69da      	ldr	r2, [r3, #28]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6a1b      	ldr	r3, [r3, #32]
 80064ce:	431a      	orrs	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064d4:	019b      	lsls	r3, r3, #6
 80064d6:	431a      	orrs	r2, r3
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064dc:	085b      	lsrs	r3, r3, #1
 80064de:	3b01      	subs	r3, #1
 80064e0:	041b      	lsls	r3, r3, #16
 80064e2:	431a      	orrs	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e8:	061b      	lsls	r3, r3, #24
 80064ea:	491b      	ldr	r1, [pc, #108]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 80064ec:	4313      	orrs	r3, r2
 80064ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064f0:	4b1b      	ldr	r3, [pc, #108]	@ (8006560 <HAL_RCC_OscConfig+0x478>)
 80064f2:	2201      	movs	r2, #1
 80064f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064f6:	f7fe fa6f 	bl	80049d8 <HAL_GetTick>
 80064fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064fc:	e008      	b.n	8006510 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064fe:	f7fe fa6b 	bl	80049d8 <HAL_GetTick>
 8006502:	4602      	mov	r2, r0
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	2b02      	cmp	r3, #2
 800650a:	d901      	bls.n	8006510 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	e05c      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006510:	4b11      	ldr	r3, [pc, #68]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006518:	2b00      	cmp	r3, #0
 800651a:	d0f0      	beq.n	80064fe <HAL_RCC_OscConfig+0x416>
 800651c:	e054      	b.n	80065c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800651e:	4b10      	ldr	r3, [pc, #64]	@ (8006560 <HAL_RCC_OscConfig+0x478>)
 8006520:	2200      	movs	r2, #0
 8006522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006524:	f7fe fa58 	bl	80049d8 <HAL_GetTick>
 8006528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800652a:	e008      	b.n	800653e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800652c:	f7fe fa54 	bl	80049d8 <HAL_GetTick>
 8006530:	4602      	mov	r2, r0
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	1ad3      	subs	r3, r2, r3
 8006536:	2b02      	cmp	r3, #2
 8006538:	d901      	bls.n	800653e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e045      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800653e:	4b06      	ldr	r3, [pc, #24]	@ (8006558 <HAL_RCC_OscConfig+0x470>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1f0      	bne.n	800652c <HAL_RCC_OscConfig+0x444>
 800654a:	e03d      	b.n	80065c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	699b      	ldr	r3, [r3, #24]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d107      	bne.n	8006564 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	e038      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
 8006558:	40023800 	.word	0x40023800
 800655c:	40007000 	.word	0x40007000
 8006560:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006564:	4b1b      	ldr	r3, [pc, #108]	@ (80065d4 <HAL_RCC_OscConfig+0x4ec>)
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	2b01      	cmp	r3, #1
 8006570:	d028      	beq.n	80065c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800657c:	429a      	cmp	r2, r3
 800657e:	d121      	bne.n	80065c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800658a:	429a      	cmp	r2, r3
 800658c:	d11a      	bne.n	80065c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800658e:	68fa      	ldr	r2, [r7, #12]
 8006590:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006594:	4013      	ands	r3, r2
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800659a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800659c:	4293      	cmp	r3, r2
 800659e:	d111      	bne.n	80065c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065aa:	085b      	lsrs	r3, r3, #1
 80065ac:	3b01      	subs	r3, #1
 80065ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d107      	bne.n	80065c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d001      	beq.n	80065c8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e000      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3718      	adds	r7, #24
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	40023800 	.word	0x40023800

080065d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b084      	sub	sp, #16
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d101      	bne.n	80065ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e0cc      	b.n	8006786 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80065ec:	4b68      	ldr	r3, [pc, #416]	@ (8006790 <HAL_RCC_ClockConfig+0x1b8>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 030f 	and.w	r3, r3, #15
 80065f4:	683a      	ldr	r2, [r7, #0]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d90c      	bls.n	8006614 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065fa:	4b65      	ldr	r3, [pc, #404]	@ (8006790 <HAL_RCC_ClockConfig+0x1b8>)
 80065fc:	683a      	ldr	r2, [r7, #0]
 80065fe:	b2d2      	uxtb	r2, r2
 8006600:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006602:	4b63      	ldr	r3, [pc, #396]	@ (8006790 <HAL_RCC_ClockConfig+0x1b8>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 030f 	and.w	r3, r3, #15
 800660a:	683a      	ldr	r2, [r7, #0]
 800660c:	429a      	cmp	r2, r3
 800660e:	d001      	beq.n	8006614 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	e0b8      	b.n	8006786 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0302 	and.w	r3, r3, #2
 800661c:	2b00      	cmp	r3, #0
 800661e:	d020      	beq.n	8006662 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 0304 	and.w	r3, r3, #4
 8006628:	2b00      	cmp	r3, #0
 800662a:	d005      	beq.n	8006638 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800662c:	4b59      	ldr	r3, [pc, #356]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	4a58      	ldr	r2, [pc, #352]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 8006632:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006636:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 0308 	and.w	r3, r3, #8
 8006640:	2b00      	cmp	r3, #0
 8006642:	d005      	beq.n	8006650 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006644:	4b53      	ldr	r3, [pc, #332]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	4a52      	ldr	r2, [pc, #328]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 800664a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800664e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006650:	4b50      	ldr	r3, [pc, #320]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	494d      	ldr	r1, [pc, #308]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 800665e:	4313      	orrs	r3, r2
 8006660:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f003 0301 	and.w	r3, r3, #1
 800666a:	2b00      	cmp	r3, #0
 800666c:	d044      	beq.n	80066f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	2b01      	cmp	r3, #1
 8006674:	d107      	bne.n	8006686 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006676:	4b47      	ldr	r3, [pc, #284]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d119      	bne.n	80066b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e07f      	b.n	8006786 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	2b02      	cmp	r3, #2
 800668c:	d003      	beq.n	8006696 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006692:	2b03      	cmp	r3, #3
 8006694:	d107      	bne.n	80066a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006696:	4b3f      	ldr	r3, [pc, #252]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d109      	bne.n	80066b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e06f      	b.n	8006786 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066a6:	4b3b      	ldr	r3, [pc, #236]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0302 	and.w	r3, r3, #2
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e067      	b.n	8006786 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80066b6:	4b37      	ldr	r3, [pc, #220]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	f023 0203 	bic.w	r2, r3, #3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	4934      	ldr	r1, [pc, #208]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 80066c4:	4313      	orrs	r3, r2
 80066c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066c8:	f7fe f986 	bl	80049d8 <HAL_GetTick>
 80066cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066ce:	e00a      	b.n	80066e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066d0:	f7fe f982 	bl	80049d8 <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066de:	4293      	cmp	r3, r2
 80066e0:	d901      	bls.n	80066e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e04f      	b.n	8006786 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066e6:	4b2b      	ldr	r3, [pc, #172]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	f003 020c 	and.w	r2, r3, #12
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d1eb      	bne.n	80066d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80066f8:	4b25      	ldr	r3, [pc, #148]	@ (8006790 <HAL_RCC_ClockConfig+0x1b8>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 030f 	and.w	r3, r3, #15
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	429a      	cmp	r2, r3
 8006704:	d20c      	bcs.n	8006720 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006706:	4b22      	ldr	r3, [pc, #136]	@ (8006790 <HAL_RCC_ClockConfig+0x1b8>)
 8006708:	683a      	ldr	r2, [r7, #0]
 800670a:	b2d2      	uxtb	r2, r2
 800670c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800670e:	4b20      	ldr	r3, [pc, #128]	@ (8006790 <HAL_RCC_ClockConfig+0x1b8>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 030f 	and.w	r3, r3, #15
 8006716:	683a      	ldr	r2, [r7, #0]
 8006718:	429a      	cmp	r2, r3
 800671a:	d001      	beq.n	8006720 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e032      	b.n	8006786 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0304 	and.w	r3, r3, #4
 8006728:	2b00      	cmp	r3, #0
 800672a:	d008      	beq.n	800673e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800672c:	4b19      	ldr	r3, [pc, #100]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	4916      	ldr	r1, [pc, #88]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 800673a:	4313      	orrs	r3, r2
 800673c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 0308 	and.w	r3, r3, #8
 8006746:	2b00      	cmp	r3, #0
 8006748:	d009      	beq.n	800675e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800674a:	4b12      	ldr	r3, [pc, #72]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	691b      	ldr	r3, [r3, #16]
 8006756:	00db      	lsls	r3, r3, #3
 8006758:	490e      	ldr	r1, [pc, #56]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 800675a:	4313      	orrs	r3, r2
 800675c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800675e:	f000 f821 	bl	80067a4 <HAL_RCC_GetSysClockFreq>
 8006762:	4602      	mov	r2, r0
 8006764:	4b0b      	ldr	r3, [pc, #44]	@ (8006794 <HAL_RCC_ClockConfig+0x1bc>)
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	091b      	lsrs	r3, r3, #4
 800676a:	f003 030f 	and.w	r3, r3, #15
 800676e:	490a      	ldr	r1, [pc, #40]	@ (8006798 <HAL_RCC_ClockConfig+0x1c0>)
 8006770:	5ccb      	ldrb	r3, [r1, r3]
 8006772:	fa22 f303 	lsr.w	r3, r2, r3
 8006776:	4a09      	ldr	r2, [pc, #36]	@ (800679c <HAL_RCC_ClockConfig+0x1c4>)
 8006778:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800677a:	4b09      	ldr	r3, [pc, #36]	@ (80067a0 <HAL_RCC_ClockConfig+0x1c8>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4618      	mov	r0, r3
 8006780:	f7fe f8e6 	bl	8004950 <HAL_InitTick>

  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3710      	adds	r7, #16
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	40023c00 	.word	0x40023c00
 8006794:	40023800 	.word	0x40023800
 8006798:	08006a0c 	.word	0x08006a0c
 800679c:	2000002c 	.word	0x2000002c
 80067a0:	20000030 	.word	0x20000030

080067a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80067a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067a8:	b090      	sub	sp, #64	@ 0x40
 80067aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80067ac:	2300      	movs	r3, #0
 80067ae:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80067b0:	2300      	movs	r3, #0
 80067b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80067b4:	2300      	movs	r3, #0
 80067b6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80067b8:	2300      	movs	r3, #0
 80067ba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80067bc:	4b59      	ldr	r3, [pc, #356]	@ (8006924 <HAL_RCC_GetSysClockFreq+0x180>)
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	f003 030c 	and.w	r3, r3, #12
 80067c4:	2b08      	cmp	r3, #8
 80067c6:	d00d      	beq.n	80067e4 <HAL_RCC_GetSysClockFreq+0x40>
 80067c8:	2b08      	cmp	r3, #8
 80067ca:	f200 80a1 	bhi.w	8006910 <HAL_RCC_GetSysClockFreq+0x16c>
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d002      	beq.n	80067d8 <HAL_RCC_GetSysClockFreq+0x34>
 80067d2:	2b04      	cmp	r3, #4
 80067d4:	d003      	beq.n	80067de <HAL_RCC_GetSysClockFreq+0x3a>
 80067d6:	e09b      	b.n	8006910 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80067d8:	4b53      	ldr	r3, [pc, #332]	@ (8006928 <HAL_RCC_GetSysClockFreq+0x184>)
 80067da:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067dc:	e09b      	b.n	8006916 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80067de:	4b53      	ldr	r3, [pc, #332]	@ (800692c <HAL_RCC_GetSysClockFreq+0x188>)
 80067e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067e2:	e098      	b.n	8006916 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067e4:	4b4f      	ldr	r3, [pc, #316]	@ (8006924 <HAL_RCC_GetSysClockFreq+0x180>)
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067ec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067ee:	4b4d      	ldr	r3, [pc, #308]	@ (8006924 <HAL_RCC_GetSysClockFreq+0x180>)
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d028      	beq.n	800684c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067fa:	4b4a      	ldr	r3, [pc, #296]	@ (8006924 <HAL_RCC_GetSysClockFreq+0x180>)
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	099b      	lsrs	r3, r3, #6
 8006800:	2200      	movs	r2, #0
 8006802:	623b      	str	r3, [r7, #32]
 8006804:	627a      	str	r2, [r7, #36]	@ 0x24
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800680c:	2100      	movs	r1, #0
 800680e:	4b47      	ldr	r3, [pc, #284]	@ (800692c <HAL_RCC_GetSysClockFreq+0x188>)
 8006810:	fb03 f201 	mul.w	r2, r3, r1
 8006814:	2300      	movs	r3, #0
 8006816:	fb00 f303 	mul.w	r3, r0, r3
 800681a:	4413      	add	r3, r2
 800681c:	4a43      	ldr	r2, [pc, #268]	@ (800692c <HAL_RCC_GetSysClockFreq+0x188>)
 800681e:	fba0 1202 	umull	r1, r2, r0, r2
 8006822:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006824:	460a      	mov	r2, r1
 8006826:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006828:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800682a:	4413      	add	r3, r2
 800682c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800682e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006830:	2200      	movs	r2, #0
 8006832:	61bb      	str	r3, [r7, #24]
 8006834:	61fa      	str	r2, [r7, #28]
 8006836:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800683a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800683e:	f7f9 fee3 	bl	8000608 <__aeabi_uldivmod>
 8006842:	4602      	mov	r2, r0
 8006844:	460b      	mov	r3, r1
 8006846:	4613      	mov	r3, r2
 8006848:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800684a:	e053      	b.n	80068f4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800684c:	4b35      	ldr	r3, [pc, #212]	@ (8006924 <HAL_RCC_GetSysClockFreq+0x180>)
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	099b      	lsrs	r3, r3, #6
 8006852:	2200      	movs	r2, #0
 8006854:	613b      	str	r3, [r7, #16]
 8006856:	617a      	str	r2, [r7, #20]
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800685e:	f04f 0b00 	mov.w	fp, #0
 8006862:	4652      	mov	r2, sl
 8006864:	465b      	mov	r3, fp
 8006866:	f04f 0000 	mov.w	r0, #0
 800686a:	f04f 0100 	mov.w	r1, #0
 800686e:	0159      	lsls	r1, r3, #5
 8006870:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006874:	0150      	lsls	r0, r2, #5
 8006876:	4602      	mov	r2, r0
 8006878:	460b      	mov	r3, r1
 800687a:	ebb2 080a 	subs.w	r8, r2, sl
 800687e:	eb63 090b 	sbc.w	r9, r3, fp
 8006882:	f04f 0200 	mov.w	r2, #0
 8006886:	f04f 0300 	mov.w	r3, #0
 800688a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800688e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006892:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006896:	ebb2 0408 	subs.w	r4, r2, r8
 800689a:	eb63 0509 	sbc.w	r5, r3, r9
 800689e:	f04f 0200 	mov.w	r2, #0
 80068a2:	f04f 0300 	mov.w	r3, #0
 80068a6:	00eb      	lsls	r3, r5, #3
 80068a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068ac:	00e2      	lsls	r2, r4, #3
 80068ae:	4614      	mov	r4, r2
 80068b0:	461d      	mov	r5, r3
 80068b2:	eb14 030a 	adds.w	r3, r4, sl
 80068b6:	603b      	str	r3, [r7, #0]
 80068b8:	eb45 030b 	adc.w	r3, r5, fp
 80068bc:	607b      	str	r3, [r7, #4]
 80068be:	f04f 0200 	mov.w	r2, #0
 80068c2:	f04f 0300 	mov.w	r3, #0
 80068c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80068ca:	4629      	mov	r1, r5
 80068cc:	028b      	lsls	r3, r1, #10
 80068ce:	4621      	mov	r1, r4
 80068d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80068d4:	4621      	mov	r1, r4
 80068d6:	028a      	lsls	r2, r1, #10
 80068d8:	4610      	mov	r0, r2
 80068da:	4619      	mov	r1, r3
 80068dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068de:	2200      	movs	r2, #0
 80068e0:	60bb      	str	r3, [r7, #8]
 80068e2:	60fa      	str	r2, [r7, #12]
 80068e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068e8:	f7f9 fe8e 	bl	8000608 <__aeabi_uldivmod>
 80068ec:	4602      	mov	r2, r0
 80068ee:	460b      	mov	r3, r1
 80068f0:	4613      	mov	r3, r2
 80068f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80068f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006924 <HAL_RCC_GetSysClockFreq+0x180>)
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	0c1b      	lsrs	r3, r3, #16
 80068fa:	f003 0303 	and.w	r3, r3, #3
 80068fe:	3301      	adds	r3, #1
 8006900:	005b      	lsls	r3, r3, #1
 8006902:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006904:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006908:	fbb2 f3f3 	udiv	r3, r2, r3
 800690c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800690e:	e002      	b.n	8006916 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006910:	4b05      	ldr	r3, [pc, #20]	@ (8006928 <HAL_RCC_GetSysClockFreq+0x184>)
 8006912:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006914:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006918:	4618      	mov	r0, r3
 800691a:	3740      	adds	r7, #64	@ 0x40
 800691c:	46bd      	mov	sp, r7
 800691e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006922:	bf00      	nop
 8006924:	40023800 	.word	0x40023800
 8006928:	00f42400 	.word	0x00f42400
 800692c:	017d7840 	.word	0x017d7840

08006930 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006930:	b480      	push	{r7}
 8006932:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006934:	4b03      	ldr	r3, [pc, #12]	@ (8006944 <HAL_RCC_GetHCLKFreq+0x14>)
 8006936:	681b      	ldr	r3, [r3, #0]
}
 8006938:	4618      	mov	r0, r3
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop
 8006944:	2000002c 	.word	0x2000002c

08006948 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800694c:	f7ff fff0 	bl	8006930 <HAL_RCC_GetHCLKFreq>
 8006950:	4602      	mov	r2, r0
 8006952:	4b05      	ldr	r3, [pc, #20]	@ (8006968 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	0a9b      	lsrs	r3, r3, #10
 8006958:	f003 0307 	and.w	r3, r3, #7
 800695c:	4903      	ldr	r1, [pc, #12]	@ (800696c <HAL_RCC_GetPCLK1Freq+0x24>)
 800695e:	5ccb      	ldrb	r3, [r1, r3]
 8006960:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006964:	4618      	mov	r0, r3
 8006966:	bd80      	pop	{r7, pc}
 8006968:	40023800 	.word	0x40023800
 800696c:	08006a1c 	.word	0x08006a1c

08006970 <memset>:
 8006970:	4402      	add	r2, r0
 8006972:	4603      	mov	r3, r0
 8006974:	4293      	cmp	r3, r2
 8006976:	d100      	bne.n	800697a <memset+0xa>
 8006978:	4770      	bx	lr
 800697a:	f803 1b01 	strb.w	r1, [r3], #1
 800697e:	e7f9      	b.n	8006974 <memset+0x4>

08006980 <__libc_init_array>:
 8006980:	b570      	push	{r4, r5, r6, lr}
 8006982:	4d0d      	ldr	r5, [pc, #52]	@ (80069b8 <__libc_init_array+0x38>)
 8006984:	4c0d      	ldr	r4, [pc, #52]	@ (80069bc <__libc_init_array+0x3c>)
 8006986:	1b64      	subs	r4, r4, r5
 8006988:	10a4      	asrs	r4, r4, #2
 800698a:	2600      	movs	r6, #0
 800698c:	42a6      	cmp	r6, r4
 800698e:	d109      	bne.n	80069a4 <__libc_init_array+0x24>
 8006990:	4d0b      	ldr	r5, [pc, #44]	@ (80069c0 <__libc_init_array+0x40>)
 8006992:	4c0c      	ldr	r4, [pc, #48]	@ (80069c4 <__libc_init_array+0x44>)
 8006994:	f000 f818 	bl	80069c8 <_init>
 8006998:	1b64      	subs	r4, r4, r5
 800699a:	10a4      	asrs	r4, r4, #2
 800699c:	2600      	movs	r6, #0
 800699e:	42a6      	cmp	r6, r4
 80069a0:	d105      	bne.n	80069ae <__libc_init_array+0x2e>
 80069a2:	bd70      	pop	{r4, r5, r6, pc}
 80069a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80069a8:	4798      	blx	r3
 80069aa:	3601      	adds	r6, #1
 80069ac:	e7ee      	b.n	800698c <__libc_init_array+0xc>
 80069ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80069b2:	4798      	blx	r3
 80069b4:	3601      	adds	r6, #1
 80069b6:	e7f2      	b.n	800699e <__libc_init_array+0x1e>
 80069b8:	08006a2c 	.word	0x08006a2c
 80069bc:	08006a2c 	.word	0x08006a2c
 80069c0:	08006a2c 	.word	0x08006a2c
 80069c4:	08006a30 	.word	0x08006a30

080069c8 <_init>:
 80069c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ca:	bf00      	nop
 80069cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069ce:	bc08      	pop	{r3}
 80069d0:	469e      	mov	lr, r3
 80069d2:	4770      	bx	lr

080069d4 <_fini>:
 80069d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069d6:	bf00      	nop
 80069d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069da:	bc08      	pop	{r3}
 80069dc:	469e      	mov	lr, r3
 80069de:	4770      	bx	lr
