{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559814517234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559814517241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 03:48:37 2019 " "Processing started: Thu Jun  6 03:48:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559814517241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814517241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814517242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559814517551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559814517551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frequency_divider_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/frequency_divider_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_cpu " "Found entity 1: frequency_divider_cpu" {  } { { "src/frequency_divider_cpu.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/frequency_divider_cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flip_flop_D_IO.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/flip_flop_D_IO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_IO " "Found entity 1: flip_flop_D_IO" {  } { { "src/flip_flop_D_IO.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/flip_flop_D_IO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "src/mux_2_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/mux_2_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memories/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memories/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "src/Memories/data_memory.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Memories/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memories/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memories/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "src/Memories/instruction_memory.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Memories/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/Processor/top.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/flip_flop_D_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/flip_flop_D_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_cu " "Found entity 1: flip_flop_D_cu" {  } { { "src/Processor/ControlUnit/flip_flop_D_cu.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/flip_flop_D_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529589 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/mux_2_x_1.sv /home/ema0898/Programas/Quartus/Project/src/mux_2_x_1.sv " "File \"/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/mux_2_x_1.sv\" is a duplicate of already analyzed file \"/home/ema0898/Programas/Quartus/Project/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559814529589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/Processor/ControlUnit/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/RegisterFile/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/RegisterFile/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "src/Processor/RegisterFile/register_file.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/RegisterFile/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529590 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/ExtendUnit/mux_2_x_1.sv /home/ema0898/Programas/Quartus/Project/src/mux_2_x_1.sv " "File \"/home/ema0898/Programas/Quartus/Project/src/Processor/ExtendUnit/mux_2_x_1.sv\" is a duplicate of already analyzed file \"/home/ema0898/Programas/Quartus/Project/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559814529590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ExtendUnit/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/Processor/ExtendUnit/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ExtendUnit/n_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ExtendUnit/n_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_mux " "Found entity 1: n_mux" {  } { { "src/Processor/ExtendUnit/n_mux.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ExtendUnit/n_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ExtendUnit/ror.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ExtendUnit/ror.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "src/Processor/ExtendUnit/ror.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ExtendUnit/ror.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ExtendUnit/mux_4_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ExtendUnit/mux_4_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_x_1 " "Found entity 1: mux_4_x_1" {  } { { "src/Processor/ExtendUnit/mux_4_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ExtendUnit/mux_4_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/DataPath/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/DataPath/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/Processor/DataPath/adder.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/DataPath/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/DataPath/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "src/Processor/DataPath/full_adder.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529593 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/mux_2_x_1.sv /home/ema0898/Programas/Quartus/Project/src/mux_2_x_1.sv " "File \"/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/mux_2_x_1.sv\" is a duplicate of already analyzed file \"/home/ema0898/Programas/Quartus/Project/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559814529593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/DataPath/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/Processor/DataPath/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/DataPath/flip_flop_D.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/DataPath/flip_flop_D.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "src/Processor/DataPath/flip_flop_D.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/flip_flop_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "src/Processor/processor.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/DataPath/data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/DataPath/data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "src/Processor/DataPath/data_path.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/data_path.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ExtendUnit/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ExtendUnit/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "src/Processor/ExtendUnit/extend.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ExtendUnit/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/decoder_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/decoder_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_cu " "Found entity 1: decoder_cu" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/decoder_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_deco " "Found entity 1: alu_deco" {  } { { "src/Processor/ControlUnit/alu_deco.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/alu_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/alu_shift_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/alu_shift_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shift_deco " "Found entity 1: alu_shift_deco" {  } { { "src/Processor/ControlUnit/alu_shift_deco.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/alu_shift_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "src/Processor/ControlUnit/deco.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "src/Processor/ControlUnit/cond_check.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/cond_logic_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/cond_logic_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_logic_cu " "Found entity 1: cond_logic_cu" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/cond_logic_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ControlUnit/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ControlUnit/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/Processor/ControlUnit/control_unit.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/test/processor_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/test/processor_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_test " "Found entity 1: processor_test" {  } { { "src/Processor/test/processor_test.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/test/processor_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/test/control_unit_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/test/control_unit_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_test " "Found entity 1: control_unit_test" {  } { { "src/Processor/test/control_unit_test.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/test/control_unit_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/video_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_game " "Found entity 1: video_game" {  } { { "src/video_game.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/io_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/io_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_deco " "Found entity 1: io_deco" {  } { { "src/io_deco.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/io_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Project.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "src/Project.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814529605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_game " "Elaborating entity \"video_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559814529676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_cpu frequency_divider_cpu:fdc " "Elaborating entity \"frequency_divider_cpu\" for hierarchy \"frequency_divider_cpu:fdc\"" {  } { { "src/video_game.sv" "fdc" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529687 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/KeyboardPS2/ps2_keyboard.sv 1 1 " "Using design file src/KeyboardPS2/ps2_keyboard.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:keyboard\"" {  } { { "src/video_game.sv" "keyboard" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/KeyboardPS2/Debounce.sv 1 1 " "Using design file src/KeyboardPS2/Debounce.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/Debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce ps2_keyboard:keyboard\|Debounce:debouncing " "Elaborating entity \"Debounce\" for hierarchy \"ps2_keyboard:keyboard\|Debounce:debouncing\"" {  } { { "ps2_keyboard.sv" "debouncing" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/KeyboardPS2/frequency_divider.sv 1 1 " "Using design file src/KeyboardPS2/frequency_divider.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/frequency_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529699 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider ps2_keyboard:keyboard\|frequency_divider:f_divi " "Elaborating entity \"frequency_divider\" for hierarchy \"ps2_keyboard:keyboard\|frequency_divider:f_divi\"" {  } { { "ps2_keyboard.sv" "f_divi" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529700 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/KeyboardPS2/sincronizer.sv 1 1 " "Using design file src/KeyboardPS2/sincronizer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizer " "Found entity 1: sincronizer" {  } { { "sincronizer.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/sincronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizer ps2_keyboard:keyboard\|sincronizer:sinc " "Elaborating entity \"sincronizer\" for hierarchy \"ps2_keyboard:keyboard\|sincronizer:sinc\"" {  } { { "ps2_keyboard.sv" "sinc" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529704 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "read_And_shift_register.sv(12) " "Verilog HDL information at read_And_shift_register.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "read_And_shift_register.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/read_And_shift_register.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559814529707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/KeyboardPS2/read_And_shift_register.sv 1 1 " "Using design file src/KeyboardPS2/read_And_shift_register.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 read_And_shift_register " "Found entity 1: read_And_shift_register" {  } { { "read_And_shift_register.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/read_And_shift_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_And_shift_register ps2_keyboard:keyboard\|read_And_shift_register:r_s_register " "Elaborating entity \"read_And_shift_register\" for hierarchy \"ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\"" {  } { { "ps2_keyboard.sv" "r_s_register" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/KeyboardPS2/memory.sv 1 1 " "Using design file src/KeyboardPS2/memory.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory ps2_keyboard:keyboard\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"ps2_keyboard:keyboard\|memory:mem\"" {  } { { "ps2_keyboard.sv" "mem" { Text "/home/ema0898/Programas/Quartus/Project/src/KeyboardPS2/ps2_keyboard.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_deco io_deco:deco " "Elaborating entity \"io_deco\" for hierarchy \"io_deco:deco\"" {  } { { "src/video_game.sv" "deco" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 io_deco:deco\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"io_deco:deco\|mux_2_x_1:mux0\"" {  } { { "src/io_deco.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Project/src/io_deco.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm\"" {  } { { "src/video_game.sv" "dm" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im\"" {  } { { "src/video_game.sv" "im" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529717 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[100..6\] 0 instruction_memory.sv(4) " "Net \"memory\[100..6\]\" at instruction_memory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "src/Memories/instruction_memory.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Memories/instruction_memory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529719 "|video_game|instruction_memory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"mux_2_x_1:mux0\"" {  } { { "src/video_game.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_IO flip_flop_D_IO:ff " "Elaborating entity \"flip_flop_D_IO\" for hierarchy \"flip_flop_D_IO:ff\"" {  } { { "src/video_game.sv" "ff" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "src/video_game.sv" "CPU" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:CPU\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"processor:CPU\|control_unit:cu\"" {  } { { "src/Processor/processor.sv" "cu" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/processor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cu processor:CPU\|control_unit:cu\|decoder_cu:decoder " "Elaborating entity \"decoder_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\"" {  } { { "src/Processor/ControlUnit/control_unit.sv" "decoder" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/control_unit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 processor:CPU\|control_unit:cu\|decoder_cu:decoder\|mux_2_x_1:mux_flags " "Elaborating entity \"mux_2_x_1\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|mux_2_x_1:mux_flags\"" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "mux_flags" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/decoder_cu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0 " "Elaborating entity \"deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\"" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "deco0" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/decoder_cu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_deco:deco0 " "Elaborating entity \"alu_deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_deco:deco0\"" {  } { { "src/Processor/ControlUnit/deco.sv" "deco0" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/deco.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shift_deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_shift_deco:deco1 " "Elaborating entity \"alu_shift_deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_shift_deco:deco1\"" {  } { { "src/Processor/ControlUnit/deco.sv" "deco1" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/deco.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|mux_2_x_1:mux0\"" {  } { { "src/Processor/ControlUnit/deco.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/deco.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_logic_cu processor:CPU\|control_unit:cu\|cond_logic_cu:cl " "Elaborating entity \"cond_logic_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\"" {  } { { "src/Processor/ControlUnit/control_unit.sv" "cl" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/control_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_cu processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|flip_flop_D_cu:ff0 " "Elaborating entity \"flip_flop_D_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|flip_flop_D_cu:ff0\"" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "ff0" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/cond_logic_cu.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_check processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|cond_check:cc " "Elaborating entity \"cond_check\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|cond_check:cc\"" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "cc" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ControlUnit/cond_logic_cu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path processor:CPU\|data_path:path " "Elaborating entity \"data_path\" for hierarchy \"processor:CPU\|data_path:path\"" {  } { { "src/Processor/processor.sv" "path" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/processor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:CPU\|data_path:path\|adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"processor:CPU\|data_path:path\|adder:adder1\"" {  } { { "src/Processor/DataPath/data_path.sv" "adder1" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/data_path.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder processor:CPU\|data_path:path\|adder:adder1\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"processor:CPU\|data_path:path\|adder:adder1\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "src/Processor/DataPath/adder.sv" "generate_N_bit_Adder\[0\].f" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/adder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D processor:CPU\|data_path:path\|flip_flop_D:ff " "Elaborating entity \"flip_flop_D\" for hierarchy \"processor:CPU\|data_path:path\|flip_flop_D:ff\"" {  } { { "src/Processor/DataPath/data_path.sv" "ff" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/data_path.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file processor:CPU\|data_path:path\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"processor:CPU\|data_path:path\|register_file:rf\"" {  } { { "src/Processor/DataPath/data_path.sv" "rf" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/data_path.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend processor:CPU\|data_path:path\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\"" {  } { { "src/Processor/DataPath/data_path.sv" "ext" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/data_path.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror processor:CPU\|data_path:path\|extend:ext\|ror:rotate " "Elaborating entity \"ror\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|ror:rotate\"" {  } { { "src/Processor/ExtendUnit/extend.sv" "rotate" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ExtendUnit/extend.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_mux processor:CPU\|data_path:path\|extend:ext\|ror:rotate\|n_mux:generate_N_bit_ror\[0\].mux1 " "Elaborating entity \"n_mux\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|ror:rotate\|n_mux:generate_N_bit_ror\[0\].mux1\"" {  } { { "src/Processor/ExtendUnit/ror.sv" "generate_N_bit_ror\[0\].mux1" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ExtendUnit/ror.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 processor:CPU\|data_path:path\|extend:ext\|mux_4_x_1:mux1 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|mux_4_x_1:mux1\"" {  } { { "src/Processor/ExtendUnit/extend.sv" "mux1" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ExtendUnit/extend.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529796 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/Processor/ALU/ALU.sv 1 1 " "Using design file src/Processor/ALU/ALU.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:CPU\|data_path:path\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\"" {  } { { "src/Processor/DataPath/data_path.sv" "alu" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/DataPath/data_path.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529803 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/Processor/ALU/combinational_circuit_module.sv 1 1 " "Using design file src/Processor/ALU/combinational_circuit_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 combinational_circuit_module " "Found entity 1: combinational_circuit_module" {  } { { "combinational_circuit_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/combinational_circuit_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529807 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinational_circuit_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit " "Elaborating entity \"combinational_circuit_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\"" {  } { { "ALU.sv" "comb_circuit" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/ALU.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/Processor/ALU/arithmetic_module.sv 1 1 " "Using design file src/Processor/ALU/arithmetic_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_module " "Found entity 1: arithmetic_module" {  } { { "arithmetic_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/arithmetic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic " "Elaborating entity \"arithmetic_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\"" {  } { { "combinational_circuit_module.sv" "arithmetic" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/combinational_circuit_module.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/Processor/ALU/add_sub_module.sv 1 1 " "Using design file src/Processor/ALU/add_sub_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_module " "Found entity 1: add_sub_module" {  } { { "add_sub_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/add_sub_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529817 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|add_sub_module:adder " "Elaborating entity \"add_sub_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|add_sub_module:adder\"" {  } { { "arithmetic_module.sv" "adder" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/arithmetic_module.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/Processor/ALU/asl.sv 1 1 " "Using design file src/Processor/ALU/asl.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 asl " "Found entity 1: asl" {  } { { "asl.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/asl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asl processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asl:shift_left_a " "Elaborating entity \"asl\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asl:shift_left_a\"" {  } { { "arithmetic_module.sv" "shift_left_a" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/arithmetic_module.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/Processor/ALU/asr.sv 1 1 " "Using design file src/Processor/ALU/asr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 asr " "Found entity 1: asr" {  } { { "asr.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/asr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529856 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asr processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asr:shift_right_a " "Elaborating entity \"asr\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asr:shift_right_a\"" {  } { { "arithmetic_module.sv" "shift_right_a" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/arithmetic_module.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529857 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/Processor/ALU/logic_module.sv 1 1 " "Using design file src/Processor/ALU/logic_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 logic_module " "Found entity 1: logic_module" {  } { { "logic_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/logic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m " "Elaborating entity \"logic_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\"" {  } { { "combinational_circuit_module.sv" "logic_m" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/combinational_circuit_module.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/Processor/ALU/lsr.sv 1 1 " "Using design file src/Processor/ALU/lsr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lsr " "Found entity 1: lsr" {  } { { "lsr.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/lsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsr processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\|lsr:shift_rigth_a " "Elaborating entity \"lsr\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\|lsr:shift_rigth_a\"" {  } { { "logic_module.sv" "shift_rigth_a" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/logic_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529867 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/Processor/ALU/mux_8_x_1.sv 1 1 " "Using design file src/Processor/ALU/mux_8_x_1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_x_1 " "Found entity 1: mux_8_x_1" {  } { { "mux_8_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/mux_8_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_x_1 processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_8_x_1:mux8_0 " "Elaborating entity \"mux_8_x_1\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_8_x_1:mux8_0\"" {  } { { "combinational_circuit_module.sv" "mux8_0" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/combinational_circuit_module.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/Processor/ALU/flag_module.sv 1 1 " "Using design file src/Processor/ALU/flag_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flag_module " "Found entity 1: flag_module" {  } { { "flag_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/flag_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_module processor:CPU\|data_path:path\|ALU:alu\|flag_module:flag_mod " "Elaborating entity \"flag_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|flag_module:flag_mod\"" {  } { { "ALU.sv" "flag_mod" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/ALU/ALU.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/VGA.sv 1 1 " "Using design file src/VGA/VGA.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529915 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga\"" {  } { { "src/video_game.sv" "vga" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529915 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClkDivisor.sv(8) " "Verilog HDL information at ClkDivisor.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "ClkDivisor.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/FrequencyDividers/ClkDivisor.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559814529919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/FrequencyDividers/ClkDivisor.sv 1 1 " "Using design file src/VGA/FrequencyDividers/ClkDivisor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivisor " "Found entity 1: ClkDivisor" {  } { { "ClkDivisor.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/FrequencyDividers/ClkDivisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529919 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivisor VGA:vga\|ClkDivisor:VGAClkDivisor " "Elaborating entity \"ClkDivisor\" for hierarchy \"VGA:vga\|ClkDivisor:VGAClkDivisor\"" {  } { { "VGA.sv" "VGAClkDivisor" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/VGA.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529920 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/FrequencyDividers/frequency_divider_paint.sv 1 1 " "Using design file src/VGA/FrequencyDividers/frequency_divider_paint.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_paint " "Found entity 1: frequency_divider_paint" {  } { { "frequency_divider_paint.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/FrequencyDividers/frequency_divider_paint.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_paint VGA:vga\|frequency_divider_paint:divider " "Elaborating entity \"frequency_divider_paint\" for hierarchy \"VGA:vga\|frequency_divider_paint:divider\"" {  } { { "VGA.sv" "divider" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/VGA.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529923 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Controller/ControllerSync.sv 1 1 " "Using design file src/VGA/Controller/ControllerSync.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync " "Found entity 1: ControllerSync" {  } { { "ControllerSync.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Controller/ControllerSync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerSync VGA:vga\|ControllerSync:VGASync " "Elaborating entity \"ControllerSync\" for hierarchy \"VGA:vga\|ControllerSync:VGASync\"" {  } { { "VGA.sv" "VGASync" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/VGA.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529927 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Animation/animation.sv 1 1 " "Using design file src/VGA/Animation/animation.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "animation.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Animation/animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529932 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation VGA:vga\|animation:anm " "Elaborating entity \"animation\" for hierarchy \"VGA:vga\|animation:anm\"" {  } { { "VGA.sv" "anm" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/VGA.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529933 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Animation/counter.sv 1 1 " "Using design file src/VGA/Animation/counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Animation/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter VGA:vga\|animation:anm\|counter:count " "Elaborating entity \"counter\" for hierarchy \"VGA:vga\|animation:anm\|counter:count\"" {  } { { "animation.sv" "count" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Animation/animation.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529939 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Painter/PixelGenerator.sv 1 1 " "Using design file src/VGA/Painter/PixelGenerator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGenerator " "Found entity 1: PixelGenerator" {  } { { "PixelGenerator.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/PixelGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGenerator VGA:vga\|PixelGenerator:pixel " "Elaborating entity \"PixelGenerator\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\"" {  } { { "VGA.sv" "pixel" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/VGA.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529945 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Painter/Sprite.sv 1 1 " "Using design file src/VGA/Painter/Sprite.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite " "Found entity 1: Sprite" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529951 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite VGA:vga\|PixelGenerator:pixel\|Sprite:sprite " "Elaborating entity \"Sprite\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\"" {  } { { "PixelGenerator.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/PixelGenerator.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529961 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 Sprite.sv(46) " "Net \"sprite.data_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529962 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 Sprite.sv(46) " "Net \"sprite.waddr_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529962 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.data_a 0 Sprite.sv(82) " "Net \"sprite1.data_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529963 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.waddr_a 0 Sprite.sv(82) " "Net \"sprite1.waddr_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529963 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.data_a 0 Sprite.sv(118) " "Net \"sprite2.data_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529963 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.waddr_a 0 Sprite.sv(118) " "Net \"sprite2.waddr_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529963 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.data_a 0 Sprite.sv(154) " "Net \"sprite3.data_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529963 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.waddr_a 0 Sprite.sv(154) " "Net \"sprite3.waddr_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529963 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 Sprite.sv(46) " "Net \"sprite.we_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529963 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.we_a 0 Sprite.sv(82) " "Net \"sprite1.we_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529963 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.we_a 0 Sprite.sv(118) " "Net \"sprite2.we_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529963 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.we_a 0 Sprite.sv(154) " "Net \"sprite3.we_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559814529963 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\"" {  } { { "Sprite.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529963 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/VGA/Painter/decoRGB.sv 1 1 " "Using design file src/VGA/Painter/decoRGB.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoRGB " "Found entity 1: decoRGB" {  } { { "decoRGB.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/decoRGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559814529968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559814529968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoRGB VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco " "Elaborating entity \"decoRGB\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco\"" {  } { { "Sprite.sv" "deco" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 VGA:vga\|PixelGenerator:pixel\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|mux_2_x_1:mux0\"" {  } { { "PixelGenerator.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/PixelGenerator.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814529970 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite\" is uninferred due to asynchronous read logic" {  } { { "Sprite.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559814530720 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite1 " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite1\" is uninferred due to asynchronous read logic" {  } { { "Sprite.sv" "sprite1" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 82 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559814530720 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite2 " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite2\" is uninferred due to asynchronous read logic" {  } { { "Sprite.sv" "sprite2" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 118 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559814530720 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite3 " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite3\" is uninferred due to asynchronous read logic" {  } { { "Sprite.sv" "sprite3" { Text "/home/ema0898/Programas/Quartus/Project/src/VGA/Painter/Sprite.sv" 154 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559814530720 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processor:CPU\|data_path:path\|register_file:rf\|rf " "RAM logic \"processor:CPU\|data_path:path\|register_file:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "src/Processor/RegisterFile/register_file.sv" "rf" { Text "/home/ema0898/Programas/Quartus/Project/src/Processor/RegisterFile/register_file.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559814530720 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:dm\|RAM " "RAM logic \"data_memory:dm\|RAM\" is uninferred due to asynchronous read logic" {  } { { "src/Memories/data_memory.sv" "RAM" { Text "/home/ema0898/Programas/Quartus/Project/src/Memories/data_memory.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559814530720 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1559814530720 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "src/video_game.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559814534756 "|video_game|blue[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559814534756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559814534928 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559814541213 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ema0898/Programas/Quartus/Project/output_files/Project.map.smsg " "Generated suppressed messages file /home/ema0898/Programas/Quartus/Project/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814541264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559814541445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559814541445 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_data " "No output dependent on input pin \"ps2_data\"" {  } { { "src/video_game.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559814541570 "|video_game|ps2_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_clk " "No output dependent on input pin \"ps2_clk\"" {  } { { "src/video_game.sv" "" { Text "/home/ema0898/Programas/Quartus/Project/src/video_game.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559814541570 "|video_game|ps2_clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559814541570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1371 " "Implemented 1371 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559814541575 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559814541575 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1335 " "Implemented 1335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559814541575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559814541575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559814541592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 03:49:01 2019 " "Processing ended: Thu Jun  6 03:49:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559814541592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559814541592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559814541592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559814541592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559814542481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559814542483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 03:49:02 2019 " "Processing started: Thu Jun  6 03:49:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559814542483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559814542483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559814542484 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559814542523 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1559814542524 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1559814542524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559814542698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559814542698 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559814542708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559814542777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559814542777 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559814543284 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559814543308 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559814543395 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1559814556918 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 41 global CLKCTRL_G6 " "clk~inputCLKENA0 with 41 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1559814557021 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1559814557021 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559814557022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559814557032 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559814557034 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559814557038 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559814557041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559814557041 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559814557043 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559814557807 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559814557808 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559814557824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559814557825 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559814557825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559814557854 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559814557857 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559814557857 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559814557912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559814565852 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1559814566358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559814576826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559814586564 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559814591203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559814591203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559814592518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "/home/ema0898/Programas/Quartus/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559814605585 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559814605585 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1559814634503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559814641205 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559814641205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:42 " "Fitter routing operations ending: elapsed time is 00:00:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559814641207 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.61 " "Total time spent on timing analysis during the Fitter is 11.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559814644735 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559814644784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559814646845 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559814646846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559814648816 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559814653489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2168 " "Peak virtual memory: 2168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559814654688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 03:50:54 2019 " "Processing ended: Thu Jun  6 03:50:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559814654688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:52 " "Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559814654688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559814654688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559814654688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559814655771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559814655777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 03:50:55 2019 " "Processing started: Thu Jun  6 03:50:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559814655777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559814655777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559814655777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1559814656553 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559814662404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "984 " "Peak virtual memory: 984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559814662925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 03:51:02 2019 " "Processing ended: Thu Jun  6 03:51:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559814662925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559814662925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559814662925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559814662925 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559814663089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559814663773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559814663775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 03:51:03 2019 " "Processing started: Thu Jun  6 03:51:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559814663775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559814663775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559814663776 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559814663816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1559814664439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559814664439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814664497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814664497 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1559814665248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814665248 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559814665255 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider_cpu:fdc\|clk_out frequency_divider_cpu:fdc\|clk_out " "create_clock -period 1.000 -name frequency_divider_cpu:fdc\|clk_out frequency_divider_cpu:fdc\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559814665255 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " "create_clock -period 1.000 -name VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559814665255 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:vga\|frequency_divider_paint:divider\|clk_out VGA:vga\|frequency_divider_paint:divider\|clk_out " "create_clock -period 1.000 -name VGA:vga\|frequency_divider_paint:divider\|clk_out VGA:vga\|frequency_divider_paint:divider\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559814665255 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559814665255 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1559814665263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559814665416 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559814665417 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559814665426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559814665739 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559814665739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.970 " "Worst-case setup slack is -11.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.970           -2700.825 frequency_divider_cpu:fdc\|clk_out  " "  -11.970           -2700.825 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.952            -208.990 clk  " "  -10.952            -208.990 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.060             -85.913 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -3.060             -85.913 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.504              -4.964 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -2.504              -4.964 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814665740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.066 " "Worst-case hold slack is -1.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.066              -2.128 clk  " "   -1.066              -2.128 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.449               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 frequency_divider_cpu:fdc\|clk_out  " "    0.590               0.000 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.647               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814665786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559814665787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559814665788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.530 " "Worst-case minimum pulse width slack is -0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.530            -180.693 frequency_divider_cpu:fdc\|clk_out  " "   -0.530            -180.693 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.472             -30.546 clk  " "   -0.472             -30.546 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.806 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.394             -18.806 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.251 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -0.394              -1.251 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814665789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814665789 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559814665854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559814665896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559814668451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559814668732 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559814668864 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559814668864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.660 " "Worst-case setup slack is -11.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.660           -2623.825 frequency_divider_cpu:fdc\|clk_out  " "  -11.660           -2623.825 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.425            -202.664 clk  " "  -10.425            -202.664 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.988             -83.495 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -2.988             -83.495 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.505              -4.880 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -2.505              -4.880 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814668865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.062 " "Worst-case hold slack is -1.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062              -2.640 clk  " "   -1.062              -2.640 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.420               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 frequency_divider_cpu:fdc\|clk_out  " "    0.566               0.000 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.613               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814668911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559814668912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559814668913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.494 " "Worst-case minimum pulse width slack is -0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494             -32.777 clk  " "   -0.494             -32.777 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408            -164.359 frequency_divider_cpu:fdc\|clk_out  " "   -0.408            -164.359 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.605 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.394             -18.605 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.223 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -0.394              -1.223 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814668914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814668914 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559814668982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559814669153 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559814671615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559814671912 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559814671970 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559814671970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.198 " "Worst-case setup slack is -7.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814671971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814671971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.198           -1634.359 frequency_divider_cpu:fdc\|clk_out  " "   -7.198           -1634.359 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814671971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.555            -109.102 clk  " "   -6.555            -109.102 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814671971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.501             -41.719 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -1.501             -41.719 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814671971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176              -2.254 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -1.176              -2.254 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814671971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814671971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.614 " "Worst-case hold slack is -0.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -1.303 clk  " "   -0.614              -1.303 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.067               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 frequency_divider_cpu:fdc\|clk_out  " "    0.251               0.000 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.295               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814672016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559814672017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559814672018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.472 " "Worst-case minimum pulse width slack is -0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.472              -6.381 clk  " "   -0.472              -6.381 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231             -18.797 frequency_divider_cpu:fdc\|clk_out  " "   -0.231             -18.797 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.003               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.008               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814672019 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559814672087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559814672451 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559814672497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559814672497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.368 " "Worst-case setup slack is -6.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.368           -1454.731 frequency_divider_cpu:fdc\|clk_out  " "   -6.368           -1454.731 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.584             -93.064 clk  " "   -5.584             -93.064 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319             -36.356 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -1.319             -36.356 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.052              -1.988 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -1.052              -1.988 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814672498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.760 " "Worst-case hold slack is -0.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760              -1.724 clk  " "   -0.760              -1.724 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.022               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.253               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 frequency_divider_cpu:fdc\|clk_out  " "    0.265               0.000 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814672549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559814672550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559814672551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.469 " "Worst-case minimum pulse width slack is -0.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.469              -6.270 clk  " "   -0.469              -6.270 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155             -12.626 frequency_divider_cpu:fdc\|clk_out  " "   -0.155             -12.626 frequency_divider_cpu:fdc\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.042               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.042               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559814672552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559814672552 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559814674273 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559814674277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1196 " "Peak virtual memory: 1196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559814674318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 03:51:14 2019 " "Processing ended: Thu Jun  6 03:51:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559814674318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559814674318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559814674318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559814674318 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1559814675301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559814675307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 03:51:15 2019 " "Processing started: Thu Jun  6 03:51:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559814675307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559814675307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559814675307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1559814676173 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1559814676229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo /home/ema0898/Programas/Quartus/Project/simulation/modelsim/ simulation " "Generated file Project.vo in folder \"/home/ema0898/Programas/Quartus/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559814676758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1171 " "Peak virtual memory: 1171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559814676821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 03:51:16 2019 " "Processing ended: Thu Jun  6 03:51:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559814676821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559814676821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559814676821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559814676821 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559814676986 ""}
