ISim log file
Running: C:\Users\HAMAHANG\Desktop\sut\S6\FPGA\Project\2\Verilog\ISE\Deheader\Deheader_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/Deheader_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 100us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 100us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 13.  For instance Deheader_tb/uut/, width 3 of formal port current is not equal to width 2 of actual variable current. 
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 13.  For instance Deheader_tb/uut/, width 3 of formal port current is not equal to width 2 of actual variable current. 
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /Deheader_tb/valid 1 -radix bin
# isim force add /Deheader_tb/valid 1 -radix bin
# isim force add /Deheader_tb/valid 1 -radix bin -cancel 0 fs
# isim force add /Deheader_tb/valid 1 -radix bin -cancel 0 fs
# run 100us
# isim force remove /Deheader_tb/valid
# restart
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 14.  For instance Deheader_tb/uut/, width 3 of formal port current is not equal to width 2 of actual variable current. 
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 13.  For instance Deheader_tb/uut/, width 3 of formal port next is not equal to width 2 of actual variable next. 
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 14.  For instance Deheader_tb/uut/, width 3 of formal port current is not equal to width 2 of actual variable current. 
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 13.  For instance Deheader_tb/uut/, width 3 of formal port next is not equal to width 2 of actual variable next. 
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 100us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 14.  For instance Deheader_tb/uut/, width 3 of formal port current is not equal to width 2 of actual variable current. 
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 13.  For instance Deheader_tb/uut/, width 3 of formal port next is not equal to width 2 of actual variable next. 
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 14.  For instance Deheader_tb/uut/, width 3 of formal port current is not equal to width 2 of actual variable current. 
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 13.  For instance Deheader_tb/uut/, width 3 of formal port next is not equal to width 2 of actual variable next. 
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 14.  For instance Deheader_tb/uut/, width 3 of formal port current is not equal to width 2 of actual variable current. 
WARNING: File "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/Deheader_tb.v" Line 13.  For instance Deheader_tb/uut/, width 3 of formal port next is not equal to width 2 of actual variable next. 
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
