set ::env(PROJECT_NAME) RC_LU64PEEng
set ::env(DESIGN_TOP) LU64PEEng
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/RC_LU64PEEng/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/RC_LU64PEEng/rtl/LU64PEEng.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) VTR_design
