# RISC-V: CPU

> ⚠️ **Warning**: This project is currently under development and not yet fully functional. Stay tuned for updates!

## Documentation
- [Environment setup](./docs/sw-env-setup.md) - IDE / CAD setup instruction
- [Dealing with code](./docs/sw-code-op.md) - RV32I apps code compilation, dump, run, and debug
- [Coding guide](./docs/sw-code-guide.md) - RISCV IP coding tips, best practices, rules, and limitations
- [RV32I details](./docs/hw-riscv32i-basis.md) - RV32I ISA notes
