module regfile(
	clock, wren, clear,regD, regA, regB,valD,valA, valB,registers
);
	input clock, wren, ctrl_reset;
	input [4:0] regD, regA, regB;
	input [31:0] valD;
	output [31:0] valA, valB;

	output reg[31:0] registers[31:0];
   integer i;
	always @(posedge clock or posedge ctrl_reset)
	begin
		if(ctrl_reset)
			begin     
				for(i = 0; i < 32; i = i + 1)
					begin
						registers[i] = 32'd0;
					end
			end
		else
			if(wren && regD != 5'd0)
				registers[regD] = valD;
	end
	
	assign valA =registers[regA];
	assign valB =registers[regB];
	
endmodule

