Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.0.0.64.1

Wed Sep 23 23:41:34 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt fft_adc_impl_1.tw1 fft_adc_impl_1_map.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock ADC_REF_CLK_c
        2.2  Clock pll_adc_inst/lscc_pll_inst/clk
        2.3  Clock clk
        2.4  Clock adc_clk
        2.5  Clock i2s_clk
        2.6  Clock spi_clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {ADC_REF_CLK_c} -source [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 64 -divide_by 48 [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
create_clock -name {pll_adc_inst/lscc_pll_inst/clk} -period 20.83333333 [get_nets clk]
create_clock -name {clk} -period 20.83333333 [get_nets clk]
create_clock -name {adc_clk} -period 15.38461538 [get_ports ADC_DCLK]
create_clock -name {i2s_clk} -period 100 [get_ports i2s_clk]
create_clock -name {spi_clk} -period 400 [get_ports RPI_SCLK]
set_false_path -from [get_clocks adc_clk] -to [get_clocks clk]
set_false_path -from [get_clocks clk] -to [get_clocks adc_clk]
set_false_path -from [get_clocks adc_clk] -to [get_clocks i2s_clk]
set_false_path -from [get_clocks i2s_clk] -to [get_clocks adc_clk]
set_false_path -from [get_clocks adc_clk] -to [get_clocks spi_clk]
set_false_path -from [get_clocks spi_clk] -to [get_clocks adc_clk]
set_false_path -from [get_clocks i2s_clk] -to [get_clocks spi_clk]
set_false_path -from [get_clocks spi_clk] -to [get_clocks i2s_clk]
set_false_path -from [get_clocks clk] -to [get_clocks spi_clk]
set_false_path -from [get_clocks spi_clk] -to [get_clocks clk]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "ADC_REF_CLK_c"
=======================
create_generated_clock -name {ADC_REF_CLK_c} -source [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 64 -divide_by 48 [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock ADC_REF_CLK_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |             Target |          15.384 ns |         65.003 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock ADC_REF_CLK_c           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                      No path 
 From i2s_clk                           |                         ---- |                      No path 
 From spi_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_adc_inst/lscc_pll_inst/clk"
=======================
create_clock -name {pll_adc_inst/lscc_pll_inst/clk} -period 20.83333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
  Clock pll_adc_inst/lscc_pll_inst/clk  |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_adc_inst/lscc_pll_inst/clk    |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
  Clock pll_adc_inst/lscc_pll_inst/clk  |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                      No path 
 From i2s_clk                           |                         ---- |                      No path 
 From spi_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "clk"
=======================
create_clock -name {clk} -period 20.83333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                   False path 
 From i2s_clk                           |                         ---- |                      No path 
 From spi_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.4 Clock "adc_clk"
=======================
create_clock -name {adc_clk} -period 15.38461538 [get_ports ADC_DCLK]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock adc_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From adc_clk                           |             Target |          15.384 ns |         65.003 MHz 
                                        | Actual (all paths) |          39.392 ns |         25.386 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock adc_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                   False path 
 From i2s_clk                           |                         ---- |                   False path 
 From spi_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.5 Clock "i2s_clk"
=======================
create_clock -name {i2s_clk} -period 100 [get_ports i2s_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock i2s_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From i2s_clk                           |             Target |         100.000 ns |         10.000 MHz 
                                        | Actual (all paths) |          13.873 ns |         72.082 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock i2s_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                   False path 
 From spi_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.6 Clock "spi_clk"
=======================
create_clock -name {spi_clk} -period 400 [get_ports RPI_SCLK]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock spi_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From spi_clk                           |             Target |         400.000 ns |          2.500 MHz 
                                        | Actual (all paths) |          11.321 ns |         88.331 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock spi_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                   False path 
 From adc_clk                           |                         ---- |                   False path 
 From i2s_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 99.3876%

3.1.2  Timing Errors
---------------------
Timing Errors: 733 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 2725.296 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
main_fsm_inst/phv_end_i15/D              |  -24.008 ns 
main_fsm_inst/phv_end_i14/D              |  -24.008 ns 
main_fsm_inst/pnhv_end_i15/D             |  -24.008 ns 
main_fsm_inst/pnhv_end_i14/D             |  -24.008 ns 
main_fsm_inst/pdamp_end_i15/D            |  -24.008 ns 
main_fsm_inst/pdamp_end_i14/D            |  -24.008 ns 
main_fsm_inst/pnhv_end_i13/D             |  -21.456 ns 
main_fsm_inst/pdamp_end_i13/D            |  -21.456 ns 
signal_filter_int/dft_inst/preproc/avg_i13/D              
                                         |  -21.456 ns 
signal_filter_int/dft_inst/preproc/avg_i12/D              
                                         |  -21.456 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         733 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
signal_filter_int/dft_inst/core/cmul/mul_im0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res6/B1              
                                         |    2.792 ns 
signal_filter_int/dft_inst/core/cmul/mul_im1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res7/B1              
                                         |    2.792 ns 
signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/B1              
                                         |    2.792 ns 
signal_filter_int/dft_inst/core/cmul/mul_re1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o/B1              
                                         |    2.792 ns 
signal_filter_int/dft_inst/core/cmul/mul_im0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res6/B4              
                                         |    2.800 ns 
signal_filter_int/dft_inst/core/cmul/mul_im1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res7/B4              
                                         |    2.800 ns 
signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/B4              
                                         |    2.800 ns 
signal_filter_int/dft_inst/core/cmul/mul_re1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o/B4              
                                         |    2.800 ns 
signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/B3              
                                         |    2.804 ns 
signal_filter_int/dft_inst/core/cmul/mul_re1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o/B3              
                                         |    2.804 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
spi_slave_inst/treg_i0_i7/Q             |          No required time
main_fsm_inst/PHV/Q                     |          No required time
main_fsm_inst/PnHV/Q                    |          No required time
main_fsm_inst/PDamp/Q                   |          No required time
mcp4812_inst/shift_reg__i16/Q           |          No required time
i2s_tx_inst/sdata/Q                     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_res24__i1/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11/D                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        47
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
BUT_USER                                |                     input
BUT_TRIG                                |                     input
i2c_scl                                 |                    output
i2c_sda                                 |                    output
LED_R                                   |                    output
LED_G                                   |                    output
LED_B                                   |                    output
RPI_MISO                                |                    output
ADC_REF_CLK                             |                    output
HV_EN                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/phv_start_i0/Q  (SLICE)
Path End         : main_fsm_inst/phv_end_i15/D  (SLICE)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 15
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -24.008 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



main_fsm_inst/phv_start_i0/CK->main_fsm_inst/phv_start_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.801  4       
main_fsm_inst/phv_start[0]                                NET DELAY        2.075        28.876  1       
main_fsm_inst/i25531_3_lut_4_lut/A->main_fsm_inst/i25531_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.353  2       
main_fsm_inst/n4_adj_5233                                 NET DELAY        2.075        31.428  1       
main_fsm_inst/i25539_3_lut/C->main_fsm_inst/i25539_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        31.905  2       
main_fsm_inst/n6_adj_5234                                 NET DELAY        2.075        33.980  1       
main_fsm_inst/i25547_3_lut/C->main_fsm_inst/i25547_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        34.457  2       
main_fsm_inst/n8_adj_5236                                 NET DELAY        2.075        36.532  1       
main_fsm_inst/i25555_3_lut/C->main_fsm_inst/i25555_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        37.009  2       
main_fsm_inst/n10_adj_5237                                NET DELAY        2.075        39.084  1       
main_fsm_inst/i25563_3_lut/C->main_fsm_inst/i25563_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        39.561  2       
main_fsm_inst/n12_adj_5238                                NET DELAY        2.075        41.636  1       
main_fsm_inst/i25571_3_lut/C->main_fsm_inst/i25571_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        42.113  2       
main_fsm_inst/n14_adj_5239                                NET DELAY        2.075        44.188  1       
main_fsm_inst/i25579_3_lut/C->main_fsm_inst/i25579_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        44.665  2       
main_fsm_inst/n16_adj_5240                                NET DELAY        2.075        46.740  1       
main_fsm_inst/i25587_3_lut/C->main_fsm_inst/i25587_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        47.217  2       
main_fsm_inst/n18_adj_5241                                NET DELAY        2.075        49.292  1       
main_fsm_inst/i25595_3_lut/C->main_fsm_inst/i25595_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        49.769  2       
main_fsm_inst/n20_adj_5242                                NET DELAY        2.075        51.844  1       
main_fsm_inst/i25603_3_lut/C->main_fsm_inst/i25603_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.321  2       
main_fsm_inst/n22_adj_5243                                NET DELAY        2.075        54.396  1       
main_fsm_inst/i25611_3_lut/C->main_fsm_inst/i25611_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        54.873  2       
main_fsm_inst/n24_adj_5244                                NET DELAY        2.075        56.948  1       
main_fsm_inst/i25619_3_lut/C->main_fsm_inst/i25619_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        57.425  2       
main_fsm_inst/n26_adj_5245                                NET DELAY        2.075        59.500  1       
main_fsm_inst/i25627_3_lut/C->main_fsm_inst/i25627_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        59.977  2       
main_fsm_inst/n28_adj_5246                                NET DELAY        2.075        62.052  1       
main_fsm_inst/i1_4_lut_adj_38069/D->main_fsm_inst/i1_4_lut_adj_38069/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        62.529  1       
main_fsm_inst/phv_end_15__N_1907[15] ( DI0 )
                                                          NET DELAY        2.075        64.604  1       



                                                          CONSTRAINT             0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000        15.384  1       
ADC_DCLK                                                  NET DELAY              0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510        15.894  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        40.794  1       
                                                          Uncertainty            0.000        40.794  
                                                          Setup time             0.199        40.595  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                 40.595  
Arrival Time                                                                                 -64.603  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Failed)                                                                         -24.008  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/phv_start_i0/Q  (SLICE)
Path End         : main_fsm_inst/phv_end_i14/D  (SLICE)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 15
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -24.008 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



main_fsm_inst/phv_start_i0/CK->main_fsm_inst/phv_start_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.801  4       
main_fsm_inst/phv_start[0]                                NET DELAY        2.075        28.876  1       
main_fsm_inst/i25531_3_lut_4_lut/A->main_fsm_inst/i25531_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.353  2       
main_fsm_inst/n4_adj_5233                                 NET DELAY        2.075        31.428  1       
main_fsm_inst/i25539_3_lut/C->main_fsm_inst/i25539_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        31.905  2       
main_fsm_inst/n6_adj_5234                                 NET DELAY        2.075        33.980  1       
main_fsm_inst/i25547_3_lut/C->main_fsm_inst/i25547_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        34.457  2       
main_fsm_inst/n8_adj_5236                                 NET DELAY        2.075        36.532  1       
main_fsm_inst/i25555_3_lut/C->main_fsm_inst/i25555_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        37.009  2       
main_fsm_inst/n10_adj_5237                                NET DELAY        2.075        39.084  1       
main_fsm_inst/i25563_3_lut/C->main_fsm_inst/i25563_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        39.561  2       
main_fsm_inst/n12_adj_5238                                NET DELAY        2.075        41.636  1       
main_fsm_inst/i25571_3_lut/C->main_fsm_inst/i25571_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        42.113  2       
main_fsm_inst/n14_adj_5239                                NET DELAY        2.075        44.188  1       
main_fsm_inst/i25579_3_lut/C->main_fsm_inst/i25579_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        44.665  2       
main_fsm_inst/n16_adj_5240                                NET DELAY        2.075        46.740  1       
main_fsm_inst/i25587_3_lut/C->main_fsm_inst/i25587_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        47.217  2       
main_fsm_inst/n18_adj_5241                                NET DELAY        2.075        49.292  1       
main_fsm_inst/i25595_3_lut/C->main_fsm_inst/i25595_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        49.769  2       
main_fsm_inst/n20_adj_5242                                NET DELAY        2.075        51.844  1       
main_fsm_inst/i25603_3_lut/C->main_fsm_inst/i25603_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.321  2       
main_fsm_inst/n22_adj_5243                                NET DELAY        2.075        54.396  1       
main_fsm_inst/i25611_3_lut/C->main_fsm_inst/i25611_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        54.873  2       
main_fsm_inst/n24_adj_5244                                NET DELAY        2.075        56.948  1       
main_fsm_inst/i25619_3_lut/C->main_fsm_inst/i25619_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        57.425  2       
main_fsm_inst/n26_adj_5245                                NET DELAY        2.075        59.500  1       
main_fsm_inst/i25627_3_lut/C->main_fsm_inst/i25627_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        59.977  2       
main_fsm_inst/n28_adj_5246                                NET DELAY        2.075        62.052  1       
main_fsm_inst/i1_3_lut_adj_38068/B->main_fsm_inst/i1_3_lut_adj_38068/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        62.529  1       
main_fsm_inst/phv_end_15__N_1907[14] ( DI0 )
                                                          NET DELAY        2.075        64.604  1       



                                                          CONSTRAINT             0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000        15.384  1       
ADC_DCLK                                                  NET DELAY              0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510        15.894  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        40.794  1       
                                                          Uncertainty            0.000        40.794  
                                                          Setup time             0.199        40.595  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                 40.595  
Arrival Time                                                                                 -64.603  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Failed)                                                                         -24.008  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/pnhv_start_i0/Q  (SLICE)
Path End         : main_fsm_inst/pnhv_end_i15/D  (SLICE)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 15
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -24.008 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



main_fsm_inst/pnhv_start_i0/CK->main_fsm_inst/pnhv_start_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.801  4       
main_fsm_inst/pnhv_start[0]                               NET DELAY        2.075        28.876  1       
main_fsm_inst/i24249_3_lut_4_lut/A->main_fsm_inst/i24249_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.353  2       
main_fsm_inst/n4_adj_5220                                 NET DELAY        2.075        31.428  1       
main_fsm_inst/i24257_3_lut/C->main_fsm_inst/i24257_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        31.905  2       
main_fsm_inst/n6_adj_5221                                 NET DELAY        2.075        33.980  1       
main_fsm_inst/i24265_3_lut/C->main_fsm_inst/i24265_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        34.457  2       
main_fsm_inst/n8_adj_5222                                 NET DELAY        2.075        36.532  1       
main_fsm_inst/i24273_3_lut/C->main_fsm_inst/i24273_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        37.009  2       
main_fsm_inst/n10_adj_5223                                NET DELAY        2.075        39.084  1       
main_fsm_inst/i24281_3_lut/C->main_fsm_inst/i24281_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        39.561  2       
main_fsm_inst/n12_adj_5224                                NET DELAY        2.075        41.636  1       
main_fsm_inst/i24289_3_lut/C->main_fsm_inst/i24289_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        42.113  2       
main_fsm_inst/n14_adj_5225                                NET DELAY        2.075        44.188  1       
main_fsm_inst/i24297_3_lut/C->main_fsm_inst/i24297_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        44.665  2       
main_fsm_inst/n16_adj_5226                                NET DELAY        2.075        46.740  1       
main_fsm_inst/i24305_3_lut/C->main_fsm_inst/i24305_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        47.217  2       
main_fsm_inst/n18_adj_5227                                NET DELAY        2.075        49.292  1       
main_fsm_inst/i24313_3_lut/C->main_fsm_inst/i24313_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        49.769  2       
main_fsm_inst/n20_adj_5228                                NET DELAY        2.075        51.844  1       
main_fsm_inst/i24321_3_lut/C->main_fsm_inst/i24321_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.321  2       
main_fsm_inst/n22_adj_5229                                NET DELAY        2.075        54.396  1       
main_fsm_inst/i24329_3_lut/C->main_fsm_inst/i24329_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        54.873  2       
main_fsm_inst/n24_adj_5230                                NET DELAY        2.075        56.948  1       
main_fsm_inst/i24337_3_lut/C->main_fsm_inst/i24337_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        57.425  2       
main_fsm_inst/n26_adj_5231                                NET DELAY        2.075        59.500  1       
main_fsm_inst/i24345_3_lut/C->main_fsm_inst/i24345_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        59.977  2       
main_fsm_inst/n28_adj_5232                                NET DELAY        2.075        62.052  1       
main_fsm_inst/i1_4_lut_adj_38052/D->main_fsm_inst/i1_4_lut_adj_38052/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        62.529  1       
main_fsm_inst/pnhv_end_15__N_1875[15] ( DI0 )
                                                          NET DELAY        2.075        64.604  1       



                                                          CONSTRAINT             0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000        15.384  1       
ADC_DCLK                                                  NET DELAY              0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510        15.894  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        40.794  1       
                                                          Uncertainty            0.000        40.794  
                                                          Setup time             0.199        40.595  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                 40.595  
Arrival Time                                                                                 -64.603  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Failed)                                                                         -24.008  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/pnhv_start_i0/Q  (SLICE)
Path End         : main_fsm_inst/pnhv_end_i14/D  (SLICE)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 15
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -24.008 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



main_fsm_inst/pnhv_start_i0/CK->main_fsm_inst/pnhv_start_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.801  4       
main_fsm_inst/pnhv_start[0]                               NET DELAY        2.075        28.876  1       
main_fsm_inst/i24249_3_lut_4_lut/A->main_fsm_inst/i24249_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.353  2       
main_fsm_inst/n4_adj_5220                                 NET DELAY        2.075        31.428  1       
main_fsm_inst/i24257_3_lut/C->main_fsm_inst/i24257_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        31.905  2       
main_fsm_inst/n6_adj_5221                                 NET DELAY        2.075        33.980  1       
main_fsm_inst/i24265_3_lut/C->main_fsm_inst/i24265_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        34.457  2       
main_fsm_inst/n8_adj_5222                                 NET DELAY        2.075        36.532  1       
main_fsm_inst/i24273_3_lut/C->main_fsm_inst/i24273_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        37.009  2       
main_fsm_inst/n10_adj_5223                                NET DELAY        2.075        39.084  1       
main_fsm_inst/i24281_3_lut/C->main_fsm_inst/i24281_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        39.561  2       
main_fsm_inst/n12_adj_5224                                NET DELAY        2.075        41.636  1       
main_fsm_inst/i24289_3_lut/C->main_fsm_inst/i24289_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        42.113  2       
main_fsm_inst/n14_adj_5225                                NET DELAY        2.075        44.188  1       
main_fsm_inst/i24297_3_lut/C->main_fsm_inst/i24297_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        44.665  2       
main_fsm_inst/n16_adj_5226                                NET DELAY        2.075        46.740  1       
main_fsm_inst/i24305_3_lut/C->main_fsm_inst/i24305_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        47.217  2       
main_fsm_inst/n18_adj_5227                                NET DELAY        2.075        49.292  1       
main_fsm_inst/i24313_3_lut/C->main_fsm_inst/i24313_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        49.769  2       
main_fsm_inst/n20_adj_5228                                NET DELAY        2.075        51.844  1       
main_fsm_inst/i24321_3_lut/C->main_fsm_inst/i24321_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.321  2       
main_fsm_inst/n22_adj_5229                                NET DELAY        2.075        54.396  1       
main_fsm_inst/i24329_3_lut/C->main_fsm_inst/i24329_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        54.873  2       
main_fsm_inst/n24_adj_5230                                NET DELAY        2.075        56.948  1       
main_fsm_inst/i24337_3_lut/C->main_fsm_inst/i24337_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        57.425  2       
main_fsm_inst/n26_adj_5231                                NET DELAY        2.075        59.500  1       
main_fsm_inst/i24345_3_lut/C->main_fsm_inst/i24345_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        59.977  2       
main_fsm_inst/n28_adj_5232                                NET DELAY        2.075        62.052  1       
main_fsm_inst/i1_3_lut_adj_38051/B->main_fsm_inst/i1_3_lut_adj_38051/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        62.529  1       
main_fsm_inst/pnhv_end_15__N_1875[14] ( DI0 )
                                                          NET DELAY        2.075        64.604  1       



                                                          CONSTRAINT             0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000        15.384  1       
ADC_DCLK                                                  NET DELAY              0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510        15.894  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        40.794  1       
                                                          Uncertainty            0.000        40.794  
                                                          Setup time             0.199        40.595  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                 40.595  
Arrival Time                                                                                 -64.603  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Failed)                                                                         -24.008  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/pdamp_start_i0/Q  (SLICE)
Path End         : main_fsm_inst/pdamp_end_i15/D  (SLICE)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 15
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -24.008 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



main_fsm_inst/pdamp_start_i0/CK->main_fsm_inst/pdamp_start_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.801  4       
main_fsm_inst/pdamp_start[0]                              NET DELAY        2.075        28.876  1       
main_fsm_inst/i27599_3_lut_4_lut/A->main_fsm_inst/i27599_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.353  2       
main_fsm_inst/n4                                          NET DELAY        2.075        31.428  1       
main_fsm_inst/i27607_3_lut/C->main_fsm_inst/i27607_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        31.905  2       
main_fsm_inst/n6                                          NET DELAY        2.075        33.980  1       
main_fsm_inst/i27615_3_lut/C->main_fsm_inst/i27615_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        34.457  2       
main_fsm_inst/n8                                          NET DELAY        2.075        36.532  1       
main_fsm_inst/i27623_3_lut/C->main_fsm_inst/i27623_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        37.009  2       
main_fsm_inst/n10                                         NET DELAY        2.075        39.084  1       
main_fsm_inst/i27631_3_lut/C->main_fsm_inst/i27631_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        39.561  2       
main_fsm_inst/n12                                         NET DELAY        2.075        41.636  1       
main_fsm_inst/i27639_3_lut/C->main_fsm_inst/i27639_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        42.113  2       
main_fsm_inst/n14                                         NET DELAY        2.075        44.188  1       
main_fsm_inst/i27647_3_lut/C->main_fsm_inst/i27647_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        44.665  2       
main_fsm_inst/n16                                         NET DELAY        2.075        46.740  1       
main_fsm_inst/i27655_3_lut/C->main_fsm_inst/i27655_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        47.217  2       
main_fsm_inst/n18                                         NET DELAY        2.075        49.292  1       
main_fsm_inst/i27663_3_lut/C->main_fsm_inst/i27663_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        49.769  2       
main_fsm_inst/n20                                         NET DELAY        2.075        51.844  1       
main_fsm_inst/i27671_3_lut/C->main_fsm_inst/i27671_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.321  2       
main_fsm_inst/n22                                         NET DELAY        2.075        54.396  1       
main_fsm_inst/i27679_3_lut/C->main_fsm_inst/i27679_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        54.873  2       
main_fsm_inst/n24                                         NET DELAY        2.075        56.948  1       
main_fsm_inst/i27687_3_lut/C->main_fsm_inst/i27687_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        57.425  2       
main_fsm_inst/n26                                         NET DELAY        2.075        59.500  1       
main_fsm_inst/i27695_3_lut/C->main_fsm_inst/i27695_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        59.977  2       
main_fsm_inst/n28                                         NET DELAY        2.075        62.052  1       
main_fsm_inst/i1_4_lut_adj_38038/D->main_fsm_inst/i1_4_lut_adj_38038/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        62.529  1       
main_fsm_inst/pdamp_end_15__N_1843[15] ( DI0 )
                                                          NET DELAY        2.075        64.604  1       



                                                          CONSTRAINT             0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000        15.384  1       
ADC_DCLK                                                  NET DELAY              0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510        15.894  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        40.794  1       
                                                          Uncertainty            0.000        40.794  
                                                          Setup time             0.199        40.595  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                 40.595  
Arrival Time                                                                                 -64.603  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Failed)                                                                         -24.008  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/pdamp_start_i0/Q  (SLICE)
Path End         : main_fsm_inst/pdamp_end_i14/D  (SLICE)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 15
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -24.008 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



main_fsm_inst/pdamp_start_i0/CK->main_fsm_inst/pdamp_start_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.801  4       
main_fsm_inst/pdamp_start[0]                              NET DELAY        2.075        28.876  1       
main_fsm_inst/i27599_3_lut_4_lut/A->main_fsm_inst/i27599_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.353  2       
main_fsm_inst/n4                                          NET DELAY        2.075        31.428  1       
main_fsm_inst/i27607_3_lut/C->main_fsm_inst/i27607_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        31.905  2       
main_fsm_inst/n6                                          NET DELAY        2.075        33.980  1       
main_fsm_inst/i27615_3_lut/C->main_fsm_inst/i27615_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        34.457  2       
main_fsm_inst/n8                                          NET DELAY        2.075        36.532  1       
main_fsm_inst/i27623_3_lut/C->main_fsm_inst/i27623_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        37.009  2       
main_fsm_inst/n10                                         NET DELAY        2.075        39.084  1       
main_fsm_inst/i27631_3_lut/C->main_fsm_inst/i27631_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        39.561  2       
main_fsm_inst/n12                                         NET DELAY        2.075        41.636  1       
main_fsm_inst/i27639_3_lut/C->main_fsm_inst/i27639_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        42.113  2       
main_fsm_inst/n14                                         NET DELAY        2.075        44.188  1       
main_fsm_inst/i27647_3_lut/C->main_fsm_inst/i27647_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        44.665  2       
main_fsm_inst/n16                                         NET DELAY        2.075        46.740  1       
main_fsm_inst/i27655_3_lut/C->main_fsm_inst/i27655_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        47.217  2       
main_fsm_inst/n18                                         NET DELAY        2.075        49.292  1       
main_fsm_inst/i27663_3_lut/C->main_fsm_inst/i27663_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        49.769  2       
main_fsm_inst/n20                                         NET DELAY        2.075        51.844  1       
main_fsm_inst/i27671_3_lut/C->main_fsm_inst/i27671_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.321  2       
main_fsm_inst/n22                                         NET DELAY        2.075        54.396  1       
main_fsm_inst/i27679_3_lut/C->main_fsm_inst/i27679_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        54.873  2       
main_fsm_inst/n24                                         NET DELAY        2.075        56.948  1       
main_fsm_inst/i27687_3_lut/C->main_fsm_inst/i27687_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        57.425  2       
main_fsm_inst/n26                                         NET DELAY        2.075        59.500  1       
main_fsm_inst/i27695_3_lut/C->main_fsm_inst/i27695_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        59.977  2       
main_fsm_inst/n28                                         NET DELAY        2.075        62.052  1       
main_fsm_inst/i1_3_lut_adj_38037/B->main_fsm_inst/i1_3_lut_adj_38037/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        62.529  1       
main_fsm_inst/pdamp_end_15__N_1843[14] ( DI0 )
                                                          NET DELAY        2.075        64.604  1       



                                                          CONSTRAINT             0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000        15.384  1       
ADC_DCLK                                                  NET DELAY              0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510        15.894  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        40.794  1       
                                                          Uncertainty            0.000        40.794  
                                                          Setup time             0.199        40.595  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                 40.595  
Arrival Time                                                                                 -64.603  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Failed)                                                                         -24.008  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/pnhv_start_i0/Q  (SLICE)
Path End         : main_fsm_inst/pnhv_end_i13/D  (SLICE)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 14
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -21.456 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



main_fsm_inst/pnhv_start_i0/CK->main_fsm_inst/pnhv_start_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.801  4       
main_fsm_inst/pnhv_start[0]                               NET DELAY        2.075        28.876  1       
main_fsm_inst/i24249_3_lut_4_lut/A->main_fsm_inst/i24249_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.353  2       
main_fsm_inst/n4_adj_5220                                 NET DELAY        2.075        31.428  1       
main_fsm_inst/i24257_3_lut/C->main_fsm_inst/i24257_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        31.905  2       
main_fsm_inst/n6_adj_5221                                 NET DELAY        2.075        33.980  1       
main_fsm_inst/i24265_3_lut/C->main_fsm_inst/i24265_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        34.457  2       
main_fsm_inst/n8_adj_5222                                 NET DELAY        2.075        36.532  1       
main_fsm_inst/i24273_3_lut/C->main_fsm_inst/i24273_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        37.009  2       
main_fsm_inst/n10_adj_5223                                NET DELAY        2.075        39.084  1       
main_fsm_inst/i24281_3_lut/C->main_fsm_inst/i24281_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        39.561  2       
main_fsm_inst/n12_adj_5224                                NET DELAY        2.075        41.636  1       
main_fsm_inst/i24289_3_lut/C->main_fsm_inst/i24289_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        42.113  2       
main_fsm_inst/n14_adj_5225                                NET DELAY        2.075        44.188  1       
main_fsm_inst/i24297_3_lut/C->main_fsm_inst/i24297_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        44.665  2       
main_fsm_inst/n16_adj_5226                                NET DELAY        2.075        46.740  1       
main_fsm_inst/i24305_3_lut/C->main_fsm_inst/i24305_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        47.217  2       
main_fsm_inst/n18_adj_5227                                NET DELAY        2.075        49.292  1       
main_fsm_inst/i24313_3_lut/C->main_fsm_inst/i24313_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        49.769  2       
main_fsm_inst/n20_adj_5228                                NET DELAY        2.075        51.844  1       
main_fsm_inst/i24321_3_lut/C->main_fsm_inst/i24321_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.321  2       
main_fsm_inst/n22_adj_5229                                NET DELAY        2.075        54.396  1       
main_fsm_inst/i24329_3_lut/C->main_fsm_inst/i24329_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        54.873  2       
main_fsm_inst/n24_adj_5230                                NET DELAY        2.075        56.948  1       
main_fsm_inst/i24337_3_lut/C->main_fsm_inst/i24337_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        57.425  2       
main_fsm_inst/n26_adj_5231                                NET DELAY        2.075        59.500  1       
main_fsm_inst/i1_3_lut_adj_38050/B->main_fsm_inst/i1_3_lut_adj_38050/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        59.977  1       
main_fsm_inst/pnhv_end_15__N_1875[13] ( DI0 )
                                                          NET DELAY        2.075        62.052  1       



                                                          CONSTRAINT             0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000        15.384  1       
ADC_DCLK                                                  NET DELAY              0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510        15.894  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        40.794  1       
                                                          Uncertainty            0.000        40.794  
                                                          Setup time             0.199        40.595  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                 40.595  
Arrival Time                                                                                 -62.051  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Failed)                                                                         -21.456  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/pdamp_start_i0/Q  (SLICE)
Path End         : main_fsm_inst/pdamp_end_i13/D  (SLICE)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 14
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -21.456 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



main_fsm_inst/pdamp_start_i0/CK->main_fsm_inst/pdamp_start_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.801  4       
main_fsm_inst/pdamp_start[0]                              NET DELAY        2.075        28.876  1       
main_fsm_inst/i27599_3_lut_4_lut/A->main_fsm_inst/i27599_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.353  2       
main_fsm_inst/n4                                          NET DELAY        2.075        31.428  1       
main_fsm_inst/i27607_3_lut/C->main_fsm_inst/i27607_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        31.905  2       
main_fsm_inst/n6                                          NET DELAY        2.075        33.980  1       
main_fsm_inst/i27615_3_lut/C->main_fsm_inst/i27615_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        34.457  2       
main_fsm_inst/n8                                          NET DELAY        2.075        36.532  1       
main_fsm_inst/i27623_3_lut/C->main_fsm_inst/i27623_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        37.009  2       
main_fsm_inst/n10                                         NET DELAY        2.075        39.084  1       
main_fsm_inst/i27631_3_lut/C->main_fsm_inst/i27631_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        39.561  2       
main_fsm_inst/n12                                         NET DELAY        2.075        41.636  1       
main_fsm_inst/i27639_3_lut/C->main_fsm_inst/i27639_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        42.113  2       
main_fsm_inst/n14                                         NET DELAY        2.075        44.188  1       
main_fsm_inst/i27647_3_lut/C->main_fsm_inst/i27647_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        44.665  2       
main_fsm_inst/n16                                         NET DELAY        2.075        46.740  1       
main_fsm_inst/i27655_3_lut/C->main_fsm_inst/i27655_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        47.217  2       
main_fsm_inst/n18                                         NET DELAY        2.075        49.292  1       
main_fsm_inst/i27663_3_lut/C->main_fsm_inst/i27663_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        49.769  2       
main_fsm_inst/n20                                         NET DELAY        2.075        51.844  1       
main_fsm_inst/i27671_3_lut/C->main_fsm_inst/i27671_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.321  2       
main_fsm_inst/n22                                         NET DELAY        2.075        54.396  1       
main_fsm_inst/i27679_3_lut/C->main_fsm_inst/i27679_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        54.873  2       
main_fsm_inst/n24                                         NET DELAY        2.075        56.948  1       
main_fsm_inst/i27687_3_lut/C->main_fsm_inst/i27687_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        57.425  2       
main_fsm_inst/n26                                         NET DELAY        2.075        59.500  1       
main_fsm_inst/i1_3_lut_adj_38036/B->main_fsm_inst/i1_3_lut_adj_38036/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        59.977  1       
main_fsm_inst/pdamp_end_15__N_1843[13] ( DI0 )
                                                          NET DELAY        2.075        62.052  1       



                                                          CONSTRAINT             0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000        15.384  1       
ADC_DCLK                                                  NET DELAY              0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510        15.894  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        40.794  1       
                                                          Uncertainty            0.000        40.794  
                                                          Setup time             0.199        40.595  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                 40.595  
Arrival Time                                                                                 -62.051  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Failed)                                                                         -21.456  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/preproc/avg_i1/Q  (SLICE)
Path End         : signal_filter_int/dft_inst/preproc/avg_i13/D  (SLICE)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 14
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -21.456 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/preproc/avg_i1/CK->signal_filter_int/dft_inst/preproc/avg_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.801  3       
signal_filter_int/dft_inst/preproc/avg[0]
                                                          NET DELAY        2.075        28.876  1       
signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/A->signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.353  1       
signal_filter_int/dft_inst/preproc/n44686
                                                          NET DELAY        2.075        31.428  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/C->signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        31.905  2       
signal_filter_int/dft_inst/preproc/n4                     NET DELAY        2.075        33.980  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        34.457  2       
signal_filter_int/dft_inst/preproc/n6                     NET DELAY        2.075        36.532  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        37.009  2       
signal_filter_int/dft_inst/preproc/n8                     NET DELAY        2.075        39.084  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        39.561  2       
signal_filter_int/dft_inst/preproc/n10                    NET DELAY        2.075        41.636  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        42.113  2       
signal_filter_int/dft_inst/preproc/n12                    NET DELAY        2.075        44.188  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        44.665  2       
signal_filter_int/dft_inst/preproc/n14                    NET DELAY        2.075        46.740  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        47.217  2       
signal_filter_int/dft_inst/preproc/n16                    NET DELAY        2.075        49.292  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        49.769  4       
signal_filter_int/dft_inst/preproc/n18                    NET DELAY        2.075        51.844  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/A->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        52.321  2       
signal_filter_int/dft_inst/preproc/n3                     NET DELAY        2.075        54.396  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38293/B->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38293/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        54.873  1       
signal_filter_int/dft_inst/preproc/n16_adj_5443
                                                          NET DELAY        2.075        56.948  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/B->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        57.425  2       
signal_filter_int/dft_inst/preproc/n22                    NET DELAY        2.075        59.500  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38295/B->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38295/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        59.977  1       
signal_filter_int/dft_inst/preproc/n40970 ( DI0 )
                                                          NET DELAY        2.075        62.052  1       



                                                          CONSTRAINT             0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000        15.384  1       
ADC_DCLK                                                  NET DELAY              0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510        15.894  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        40.794  1       
                                                          Uncertainty            0.000        40.794  
                                                          Setup time             0.199        40.595  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                 40.595  
Arrival Time                                                                                 -62.051  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Failed)                                                                         -21.456  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/preproc/avg_i1/Q  (SLICE)
Path End         : signal_filter_int/dft_inst/preproc/avg_i12/D  (SLICE)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 14
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -21.456 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/preproc/avg_i1/CK->signal_filter_int/dft_inst/preproc/avg_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.801  3       
signal_filter_int/dft_inst/preproc/avg[0]
                                                          NET DELAY        2.075        28.876  1       
signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/A->signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.353  1       
signal_filter_int/dft_inst/preproc/n44686
                                                          NET DELAY        2.075        31.428  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/C->signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        31.905  2       
signal_filter_int/dft_inst/preproc/n4                     NET DELAY        2.075        33.980  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        34.457  2       
signal_filter_int/dft_inst/preproc/n6                     NET DELAY        2.075        36.532  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        37.009  2       
signal_filter_int/dft_inst/preproc/n8                     NET DELAY        2.075        39.084  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        39.561  2       
signal_filter_int/dft_inst/preproc/n10                    NET DELAY        2.075        41.636  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        42.113  2       
signal_filter_int/dft_inst/preproc/n12                    NET DELAY        2.075        44.188  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        44.665  2       
signal_filter_int/dft_inst/preproc/n14                    NET DELAY        2.075        46.740  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        47.217  2       
signal_filter_int/dft_inst/preproc/n16                    NET DELAY        2.075        49.292  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        49.769  4       
signal_filter_int/dft_inst/preproc/n18                    NET DELAY        2.075        51.844  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/A->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        52.321  2       
signal_filter_int/dft_inst/preproc/n3                     NET DELAY        2.075        54.396  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38293/B->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38293/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        54.873  1       
signal_filter_int/dft_inst/preproc/n16_adj_5443
                                                          NET DELAY        2.075        56.948  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/B->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        57.425  2       
signal_filter_int/dft_inst/preproc/n22                    NET DELAY        2.075        59.500  1       
signal_filter_int/dft_inst/preproc/i1_3_lut_4_lut_adj_38276/D->signal_filter_int/dft_inst/preproc/i1_3_lut_4_lut_adj_38276/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        59.977  1       
signal_filter_int/dft_inst/preproc/n40695 ( DI0 )
                                                          NET DELAY        2.075        62.052  1       



                                                          CONSTRAINT             0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000        15.384  1       
ADC_DCLK                                                  NET DELAY              0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510        15.894  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        40.794  1       
                                                          Uncertainty            0.000        40.794  
                                                          Setup time             0.199        40.595  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                 40.595  
Arrival Time                                                                                 -62.051  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Failed)                                                                         -21.456  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/twrom/mem_im/RDATA1  (EBR)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_im0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res6/B1  (DSP)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.792 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/core/twrom/mem_im/RCLK->signal_filter_int/dft_inst/core/twrom/mem_im/RDATA1
                                          EBR             RCLK_TO_RDATA_DELAY  1.179        26.589  2       
signal_filter_int/dft_inst/core/cmul/mul_im0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/cmul_twiddle_im[1] ( B1 )
                                                          NET DELAY            2.075        28.664  1       



                                                          CONSTRAINT             0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        25.410  1       
                                                          Uncertainty            0.000        25.410  
                                                          Hold time              0.462        25.872  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                -25.872  
Arrival Time                                                                                  28.664  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Passed)                                                                           2.792  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/twrom/mem_re/RDATA1  (EBR)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_im1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res7/B1  (DSP)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.792 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/core/twrom/mem_re/RCLK->signal_filter_int/dft_inst/core/twrom/mem_re/RDATA1
                                          EBR             RCLK_TO_RDATA_DELAY  1.179        26.589  2       
signal_filter_int/dft_inst/core/cmul/mul_im1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/cmul_twiddle_re[1] ( B1 )
                                                          NET DELAY            2.075        28.664  1       



                                                          CONSTRAINT             0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        25.410  1       
                                                          Uncertainty            0.000        25.410  
                                                          Hold time              0.462        25.872  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                -25.872  
Arrival Time                                                                                  28.664  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Passed)                                                                           2.792  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/twrom/mem_re/RDATA1  (EBR)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/B1  (DSP)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.792 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/core/twrom/mem_re/RCLK->signal_filter_int/dft_inst/core/twrom/mem_re/RDATA1
                                          EBR             RCLK_TO_RDATA_DELAY  1.179        26.589  2       
signal_filter_int/dft_inst/core/cmul/mul_im1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/cmul_twiddle_re[1] ( B1 )
                                                          NET DELAY            2.075        28.664  1       



                                                          CONSTRAINT             0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        25.410  1       
                                                          Uncertainty            0.000        25.410  
                                                          Hold time              0.462        25.872  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                -25.872  
Arrival Time                                                                                  28.664  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Passed)                                                                           2.792  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/twrom/mem_im/RDATA1  (EBR)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_re1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o/B1  (DSP)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.792 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/core/twrom/mem_im/RCLK->signal_filter_int/dft_inst/core/twrom/mem_im/RDATA1
                                          EBR             RCLK_TO_RDATA_DELAY  1.179        26.589  2       
signal_filter_int/dft_inst/core/cmul/mul_im0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/cmul_twiddle_im[1] ( B1 )
                                                          NET DELAY            2.075        28.664  1       



                                                          CONSTRAINT             0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        25.410  1       
                                                          Uncertainty            0.000        25.410  
                                                          Hold time              0.462        25.872  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                -25.872  
Arrival Time                                                                                  28.664  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Passed)                                                                           2.792  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/twrom/mem_im/RDATA4  (EBR)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_im0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res6/B4  (DSP)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.800 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/core/twrom/mem_im/RCLK->signal_filter_int/dft_inst/core/twrom/mem_im/RDATA4
                                          EBR             RCLK_TO_RDATA_DELAY  1.179        26.589  2       
signal_filter_int/dft_inst/core/cmul/mul_im0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/cmul_twiddle_im[4] ( B4 )
                                                          NET DELAY            2.075        28.664  1       



                                                          CONSTRAINT             0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        25.410  1       
                                                          Uncertainty            0.000        25.410  
                                                          Hold time              0.454        25.864  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                -25.864  
Arrival Time                                                                                  28.664  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Passed)                                                                           2.800  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/twrom/mem_re/RDATA4  (EBR)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_im1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res7/B4  (DSP)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.800 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/core/twrom/mem_re/RCLK->signal_filter_int/dft_inst/core/twrom/mem_re/RDATA4
                                          EBR             RCLK_TO_RDATA_DELAY  1.179        26.589  2       
signal_filter_int/dft_inst/core/cmul/mul_im1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/cmul_twiddle_re[4] ( B4 )
                                                          NET DELAY            2.075        28.664  1       



                                                          CONSTRAINT             0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        25.410  1       
                                                          Uncertainty            0.000        25.410  
                                                          Hold time              0.454        25.864  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                -25.864  
Arrival Time                                                                                  28.664  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Passed)                                                                           2.800  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/twrom/mem_re/RDATA4  (EBR)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/B4  (DSP)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.800 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/core/twrom/mem_re/RCLK->signal_filter_int/dft_inst/core/twrom/mem_re/RDATA4
                                          EBR             RCLK_TO_RDATA_DELAY  1.179        26.589  2       
signal_filter_int/dft_inst/core/cmul/mul_im1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/cmul_twiddle_re[4] ( B4 )
                                                          NET DELAY            2.075        28.664  1       



                                                          CONSTRAINT             0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        25.410  1       
                                                          Uncertainty            0.000        25.410  
                                                          Hold time              0.454        25.864  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                -25.864  
Arrival Time                                                                                  28.664  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Passed)                                                                           2.800  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/twrom/mem_im/RDATA4  (EBR)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_re1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o/B4  (DSP)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.800 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/core/twrom/mem_im/RCLK->signal_filter_int/dft_inst/core/twrom/mem_im/RDATA4
                                          EBR             RCLK_TO_RDATA_DELAY  1.179        26.589  2       
signal_filter_int/dft_inst/core/cmul/mul_im0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/cmul_twiddle_im[4] ( B4 )
                                                          NET DELAY            2.075        28.664  1       



                                                          CONSTRAINT             0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        25.410  1       
                                                          Uncertainty            0.000        25.410  
                                                          Hold time              0.454        25.864  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                -25.864  
Arrival Time                                                                                  28.664  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Passed)                                                                           2.800  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/twrom/mem_re/RDATA3  (EBR)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/B3  (DSP)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.804 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/core/twrom/mem_re/RCLK->signal_filter_int/dft_inst/core/twrom/mem_re/RDATA3
                                          EBR             RCLK_TO_RDATA_DELAY  1.179        26.589  2       
signal_filter_int/dft_inst/core/cmul/mul_im1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/cmul_twiddle_re[3] ( B3 )
                                                          NET DELAY            2.075        28.664  1       



                                                          CONSTRAINT             0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        25.410  1       
                                                          Uncertainty            0.000        25.410  
                                                          Hold time              0.450        25.860  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                -25.860  
Arrival Time                                                                                  28.664  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Passed)                                                                           2.804  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/twrom/mem_im/RDATA3  (EBR)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_re1/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o/B3  (DSP)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.804 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             24.900        25.410  1       



signal_filter_int/dft_inst/core/twrom/mem_im/RCLK->signal_filter_int/dft_inst/core/twrom/mem_im/RDATA3
                                          EBR             RCLK_TO_RDATA_DELAY  1.179        26.589  2       
signal_filter_int/dft_inst/core/cmul/mul_im0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/cmul_twiddle_im[3] ( B3 )
                                                          NET DELAY            2.075        28.664  1       



                                                          CONSTRAINT             0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY          0.000         0.000  1       
ADC_DCLK                                                  NET DELAY              0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  2147    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             24.900        25.410  1       
                                                          Uncertainty            0.000        25.410  
                                                          Hold time              0.450        25.860  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Required Time                                                                                -25.860  
Arrival Time                                                                                  28.664  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
Path Slack  (Passed)                                                                           2.804  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

