TimeQuest Timing Analyzer report for cpu_core
Mon Apr 15 21:30:34 2019
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CORE_CLK'
 13. Slow 1200mV 85C Model Hold: 'i_CORE_CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'i_CORE_CLK'
 27. Slow 1200mV 0C Model Hold: 'i_CORE_CLK'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'i_CORE_CLK'
 40. Fast 1200mV 0C Model Hold: 'i_CORE_CLK'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; cpu_core                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F256C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; i_CORE_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CORE_CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 232.45 MHz ; 232.45 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -3.302 ; -213.416      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.343 ; 0.000         ;
+------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; i_CORE_CLK ; -3.000 ; -233.134                    ;
+------------+--------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.302 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.586      ;
; -3.286 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.569      ;
; -3.187 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.802      ;
; -3.135 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.432      ;
; -3.097 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.381      ;
; -3.081 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.364      ;
; -3.064 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.286      ; 4.345      ;
; -3.052 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.297      ; 4.344      ;
; -3.036 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.283      ; 4.314      ;
; -3.026 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.310      ;
; -3.024 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.308      ;
; -3.022 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.305      ;
; -3.014 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 3.628      ;
; -3.013 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.287      ; 4.295      ;
; -2.998 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.278      ;
; -2.997 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.286      ; 4.278      ;
; -2.985 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.268      ;
; -2.965 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.249      ;
; -2.964 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.248      ;
; -2.963 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.286      ; 4.244      ;
; -2.959 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.253      ;
; -2.957 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.377     ; 3.575      ;
; -2.953 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.247      ;
; -2.947 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.227      ;
; -2.943 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.223      ;
; -2.940 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.220      ;
; -2.930 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.227      ;
; -2.929 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.376     ; 3.548      ;
; -2.910 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.298      ; 4.203      ;
; -2.907 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.204      ;
; -2.897 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.191      ;
; -2.895 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.175      ;
; -2.893 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.173      ;
; -2.891 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.174      ;
; -2.891 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.188      ;
; -2.884 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.164      ;
; -2.875 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.155      ;
; -2.871 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 4.156      ;
; -2.869 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.284      ; 4.148      ;
; -2.866 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.150      ;
; -2.866 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.146      ;
; -2.864 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.479      ;
; -2.860 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.475      ;
; -2.859 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.139      ;
; -2.857 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.472      ;
; -2.857 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.283      ; 4.135      ;
; -2.849 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.143      ;
; -2.846 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.300      ; 4.141      ;
; -2.833 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.127      ;
; -2.830 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.113      ;
; -2.819 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 4.104      ;
; -2.818 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.301      ; 4.114      ;
; -2.817 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.432      ;
; -2.810 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.284      ; 4.089      ;
; -2.802 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.287      ; 4.084      ;
; -2.797 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 4.094      ;
; -2.796 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.090      ;
; -2.787 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.402      ;
; -2.784 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.064      ;
; -2.780 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.063      ;
; -2.773 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.061      ;
; -2.768 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.051      ;
; -2.748 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.303      ; 4.046      ;
; -2.740 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.024      ;
; -2.734 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.017      ;
; -2.715 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 4.000      ;
; -2.714 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.286      ; 3.995      ;
; -2.713 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.286      ; 3.994      ;
; -2.712 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.995      ;
; -2.708 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.991      ;
; -2.696 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.286      ; 3.977      ;
; -2.695 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.978      ;
; -2.687 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 3.971      ;
; -2.686 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 3.983      ;
; -2.682 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.287      ; 3.964      ;
; -2.680 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.963      ;
; -2.674 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.289      ;
; -2.669 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.284      ;
; -2.659 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.302      ; 3.956      ;
; -2.652 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.267      ;
; -2.651 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.266      ;
; -2.650 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.265      ;
; -2.650 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 3.934      ;
; -2.648 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 3.928      ;
; -2.646 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.261      ;
; -2.646 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.261      ;
; -2.643 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 3.937      ;
; -2.635 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.918      ;
; -2.609 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.286      ; 3.890      ;
; -2.602 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.300      ; 3.897      ;
; -2.583 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.866      ;
; -2.575 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.858      ;
; -2.568 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.851      ;
; -2.564 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.286      ; 3.845      ;
; -2.554 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.287      ; 3.836      ;
; -2.553 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.286      ; 3.834      ;
; -2.552 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 3.846      ;
; -2.550 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.298      ; 3.843      ;
; -2.547 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.830      ;
; -2.534 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.284      ; 3.813      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.362 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.373 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.592      ;
; 0.376 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.595      ;
; 0.382 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.615      ;
; 0.403 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.621      ;
; 0.404 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.622      ;
; 0.406 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.624      ;
; 0.475 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[24]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.694      ;
; 0.476 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[12]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.695      ;
; 0.480 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.698      ;
; 0.515 ; branch_control:INST_branch_control|o_ADDRESS[1]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.734      ;
; 0.531 ; branch_control:INST_branch_control|o_ADDRESS[4]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.750      ;
; 0.534 ; branch_control:INST_branch_control|o_ADDRESS[0]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.753      ;
; 0.539 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.077      ; 0.773      ;
; 0.545 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.763      ;
; 0.545 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.763      ;
; 0.553 ; branch_control:INST_branch_control|o_ADDRESS[6]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; branch_control:INST_branch_control|o_ADDRESS[7]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.773      ;
; 0.556 ; branch_control:INST_branch_control|o_ADDRESS[5]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; branch_control:INST_branch_control|o_ADDRESS[9]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.774      ;
; 0.558 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.776      ;
; 0.564 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.782      ;
; 0.567 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.135      ;
; 0.579 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.798      ;
; 0.582 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.150      ;
; 0.585 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.144      ;
; 0.585 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.151      ;
; 0.589 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 1.151      ;
; 0.589 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.157      ;
; 0.590 ; ALU:INST_ALU|r_ALU_Result[5]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.038      ; 0.785      ;
; 0.591 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.150      ;
; 0.592 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.160      ;
; 0.592 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.159      ;
; 0.593 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.811      ;
; 0.594 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.162      ;
; 0.594 ; ALU:INST_ALU|r_ALU_Result[5]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.038      ; 0.789      ;
; 0.601 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.160      ;
; 0.603 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.821      ;
; 0.603 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 1.165      ;
; 0.604 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.822      ;
; 0.605 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.171      ;
; 0.606 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.165      ;
; 0.607 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.175      ;
; 0.607 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.175      ;
; 0.607 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.174      ;
; 0.608 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.176      ;
; 0.609 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 1.171      ;
; 0.612 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.180      ;
; 0.612 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 1.174      ;
; 0.616 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.183      ;
; 0.618 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 1.180      ;
; 0.618 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.185      ;
; 0.619 ; branch_control:INST_branch_control|o_ADDRESS[8]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.838      ;
; 0.620 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.179      ;
; 0.622 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.181      ;
; 0.625 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.191      ;
; 0.626 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.194      ;
; 0.626 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.193      ;
; 0.627 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.195      ;
; 0.628 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.195      ;
; 0.628 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.195      ;
; 0.630 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.198      ;
; 0.630 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.432      ; 1.219      ;
; 0.631 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.199      ;
; 0.636 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.204      ;
; 0.645 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 1.207      ;
; 0.647 ; branch_control:INST_branch_control|o_ADDRESS[3]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.866      ;
; 0.652 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.211      ;
; 0.653 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.077      ; 0.887      ;
; 0.655 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.214      ;
; 0.663 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.882      ;
; 0.676 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.034      ; 0.897      ;
; 0.685 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.032      ; 0.904      ;
; 0.719 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[20]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.938      ;
; 0.729 ; branch_control:INST_branch_control|o_ADDRESS[2]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.948      ;
; 0.731 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.949      ;
; 0.734 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.952      ;
; 0.734 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.952      ;
; 0.736 ; ALU:INST_ALU|r_ALU_overflow_flag                               ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.106      ; 0.999      ;
; 0.769 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8] ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.992      ;
; 0.786 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1] ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.059      ; 1.002      ;
; 0.789 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[9]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.065      ; 1.011      ;
; 0.792 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4] ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 1.015      ;
; 0.793 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.065      ; 1.015      ;
; 0.794 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 1.012      ;
; 0.796 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 1.019      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.474 ; 0.606 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.393 ; 0.268 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 8.155 ; 8.276 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.909 ; 5.946 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.915 ; 5.942 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 7.318 ; 7.438 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.523 ; 6.563 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 8.155 ; 8.276 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.516 ; 6.541 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.696 ; 6.703 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 6.133 ; 6.162 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 5.775 ; 5.805 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.775 ; 5.809 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.781 ; 5.805 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 7.182 ; 7.301 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.364 ; 6.400 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 7.983 ; 8.102 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.357 ; 6.379 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.536 ; 6.542 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.989 ; 6.016 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 258.0 MHz ; 250.0 MHz       ; i_CORE_CLK ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -2.876 ; -176.328      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.299 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_CORE_CLK ; -3.000 ; -233.134                   ;
+------------+--------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.876 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 4.129      ;
; -2.831 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 4.086      ;
; -2.798 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.453      ;
; -2.721 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.986      ;
; -2.698 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.951      ;
; -2.662 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 3.911      ;
; -2.653 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.906      ;
; -2.646 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.899      ;
; -2.640 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.895      ;
; -2.617 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.871      ;
; -2.617 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.265      ; 3.877      ;
; -2.615 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.256      ; 3.866      ;
; -2.611 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.341     ; 3.265      ;
; -2.601 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.856      ;
; -2.596 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 3.845      ;
; -2.596 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.256      ; 3.847      ;
; -2.594 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.847      ;
; -2.583 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.255      ; 3.833      ;
; -2.570 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.823      ;
; -2.565 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.336     ; 3.224      ;
; -2.539 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.266      ; 3.800      ;
; -2.539 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.256      ; 3.790      ;
; -2.534 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 3.786      ;
; -2.532 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.788      ;
; -2.530 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.795      ;
; -2.528 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.336     ; 3.187      ;
; -2.523 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.778      ;
; -2.522 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.256      ; 3.773      ;
; -2.518 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.255      ; 3.768      ;
; -2.516 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.769      ;
; -2.514 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.768      ;
; -2.513 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.778      ;
; -2.507 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.266      ; 3.768      ;
; -2.501 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.266      ; 3.762      ;
; -2.494 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.149      ;
; -2.490 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.145      ;
; -2.485 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.140      ;
; -2.480 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.255      ; 3.730      ;
; -2.480 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 3.729      ;
; -2.480 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.256      ; 3.731      ;
; -2.477 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.255      ; 3.727      ;
; -2.468 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.255      ; 3.718      ;
; -2.463 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.256      ; 3.714      ;
; -2.460 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.268      ; 3.723      ;
; -2.457 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.255      ; 3.707      ;
; -2.456 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.266      ; 3.717      ;
; -2.451 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.716      ;
; -2.446 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.253      ; 3.694      ;
; -2.430 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.266      ; 3.691      ;
; -2.427 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.269      ; 3.691      ;
; -2.425 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.678      ;
; -2.424 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.267      ; 3.686      ;
; -2.423 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.078      ;
; -2.423 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.678      ;
; -2.407 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.672      ;
; -2.406 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.659      ;
; -2.405 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.659      ;
; -2.399 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.652      ;
; -2.399 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.266      ; 3.660      ;
; -2.396 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.051      ;
; -2.394 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 3.646      ;
; -2.389 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.255      ; 3.639      ;
; -2.378 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.635      ;
; -2.373 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.627      ;
; -2.357 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.610      ;
; -2.340 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.593      ;
; -2.329 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.583      ;
; -2.326 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.592      ;
; -2.322 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.587      ;
; -2.316 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 3.568      ;
; -2.310 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.565      ;
; -2.308 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 3.560      ;
; -2.307 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.561      ;
; -2.304 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 3.553      ;
; -2.302 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 2.957      ;
; -2.300 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 2.955      ;
; -2.292 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.545      ;
; -2.290 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.545      ;
; -2.286 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 2.941      ;
; -2.285 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 2.940      ;
; -2.283 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 2.938      ;
; -2.282 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.537      ;
; -2.281 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 2.936      ;
; -2.280 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 2.935      ;
; -2.280 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.536      ;
; -2.273 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 3.522      ;
; -2.260 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.525      ;
; -2.258 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.512      ;
; -2.258 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.266      ; 3.519      ;
; -2.252 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.268      ; 3.515      ;
; -2.216 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.267      ; 3.478      ;
; -2.212 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.466      ;
; -2.211 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.465      ;
; -2.208 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.463      ;
; -2.185 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.438      ;
; -2.183 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.438      ;
; -2.175 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.266      ; 3.436      ;
; -2.173 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.427      ;
; -2.168 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.421      ;
; -2.164 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.270      ; 3.429      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.067      ; 0.511      ;
; 0.320 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.538      ;
; 0.341 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.540      ;
; 0.346 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.558      ;
; 0.362 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.561      ;
; 0.364 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.563      ;
; 0.365 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.564      ;
; 0.422 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[24]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.621      ;
; 0.423 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[12]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.622      ;
; 0.433 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.631      ;
; 0.475 ; branch_control:INST_branch_control|o_ADDRESS[1]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.674      ;
; 0.485 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.697      ;
; 0.489 ; branch_control:INST_branch_control|o_ADDRESS[4]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.688      ;
; 0.490 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.689      ;
; 0.490 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.689      ;
; 0.491 ; branch_control:INST_branch_control|o_ADDRESS[0]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.690      ;
; 0.497 ; branch_control:INST_branch_control|o_ADDRESS[6]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; branch_control:INST_branch_control|o_ADDRESS[5]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; branch_control:INST_branch_control|o_ADDRESS[7]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; branch_control:INST_branch_control|o_ADDRESS[9]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.700      ;
; 0.513 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.712      ;
; 0.517 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.716      ;
; 0.531 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.730      ;
; 0.535 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 1.045      ;
; 0.542 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.741      ;
; 0.543 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.742      ;
; 0.544 ; ALU:INST_ALU|r_ALU_Result[5]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.032      ; 0.720      ;
; 0.548 ; ALU:INST_ALU|r_ALU_Result[5]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.032      ; 0.724      ;
; 0.549 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.058      ;
; 0.550 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 1.056      ;
; 0.551 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.058      ;
; 0.552 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.334      ; 1.055      ;
; 0.558 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 1.068      ;
; 0.558 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.334      ; 1.061      ;
; 0.558 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.067      ;
; 0.560 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 1.070      ;
; 0.560 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.069      ;
; 0.567 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 1.073      ;
; 0.568 ; branch_control:INST_branch_control|o_ADDRESS[8]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.767      ;
; 0.568 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 1.074      ;
; 0.568 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.334      ; 1.071      ;
; 0.572 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 1.082      ;
; 0.573 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.082      ;
; 0.574 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 1.084      ;
; 0.575 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.082      ;
; 0.576 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.334      ; 1.079      ;
; 0.577 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 1.087      ;
; 0.577 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.086      ;
; 0.578 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 1.084      ;
; 0.578 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 1.084      ;
; 0.579 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.088      ;
; 0.583 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.334      ; 1.086      ;
; 0.583 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.334      ; 1.086      ;
; 0.585 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.094      ;
; 0.587 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.094      ;
; 0.588 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.384      ; 1.116      ;
; 0.592 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 1.102      ;
; 0.593 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.102      ;
; 0.594 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.103      ;
; 0.594 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.103      ;
; 0.595 ; branch_control:INST_branch_control|o_ADDRESS[3]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.794      ;
; 0.595 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 1.105      ;
; 0.596 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.105      ;
; 0.596 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.808      ;
; 0.597 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 1.107      ;
; 0.600 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.109      ;
; 0.605 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.804      ;
; 0.607 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 1.113      ;
; 0.618 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.334      ; 1.121      ;
; 0.618 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.334      ; 1.121      ;
; 0.634 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.032      ; 0.835      ;
; 0.644 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.030      ; 0.843      ;
; 0.652 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[20]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.851      ;
; 0.653 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.852      ;
; 0.654 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.853      ;
; 0.655 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.854      ;
; 0.664 ; ALU:INST_ALU|r_ALU_overflow_flag                               ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.097      ; 0.905      ;
; 0.668 ; branch_control:INST_branch_control|o_ADDRESS[2]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.867      ;
; 0.706 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[26]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.230     ; 0.620      ;
; 0.707 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8] ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.057      ; 0.908      ;
; 0.713 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.236     ; 0.621      ;
; 0.716 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.231     ; 0.629      ;
; 0.718 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1] ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.052      ; 0.914      ;
; 0.725 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.057      ; 0.926      ;
; 0.725 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4] ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.057      ; 0.926      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.447 ; 0.597 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.341 ; 0.171 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 7.763 ; 7.807 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.587 ; 5.579 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.594 ; 5.575 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 6.999 ; 7.097 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.158 ; 6.159 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 7.763 ; 7.807 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.151 ; 6.127 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.332 ; 6.275 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.800 ; 5.775 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 5.468 ; 5.455 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.468 ; 5.459 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.475 ; 5.455 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 6.877 ; 6.975 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.016 ; 6.014 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 7.607 ; 7.653 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.008 ; 5.983 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.189 ; 6.133 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.672 ; 5.646 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -1.447 ; -51.884       ;
+------------+--------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.180 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_CORE_CLK ; -3.000 ; -198.392                   ;
+------------+--------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.447 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.587      ;
; -1.427 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.566      ;
; -1.332 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.476      ;
; -1.332 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.472      ;
; -1.313 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.462      ;
; -1.312 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.451      ;
; -1.311 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.447      ;
; -1.298 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.147      ; 2.432      ;
; -1.292 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.437      ;
; -1.288 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.428      ;
; -1.287 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.424      ;
; -1.284 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.423      ;
; -1.279 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.419      ;
; -1.277 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.416      ;
; -1.275 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.420      ;
; -1.267 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.403      ;
; -1.262 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.399      ;
; -1.258 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.398      ;
; -1.250 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.385      ;
; -1.250 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.395      ;
; -1.245 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.381      ;
; -1.244 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.383      ;
; -1.242 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.378      ;
; -1.241 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.376      ;
; -1.241 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.376      ;
; -1.235 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.370      ;
; -1.232 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.367      ;
; -1.232 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.367      ;
; -1.229 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.161      ; 2.377      ;
; -1.226 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.375      ;
; -1.219 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.364      ;
; -1.219 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.354      ;
; -1.219 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.354      ;
; -1.210 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.355      ;
; -1.209 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.349      ;
; -1.203 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.147      ; 2.337      ;
; -1.202 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.342      ;
; -1.197 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.346      ;
; -1.195 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.333      ;
; -1.188 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.333      ;
; -1.188 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.337      ;
; -1.187 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.326      ;
; -1.187 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.327      ;
; -1.180 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.223     ; 1.944      ;
; -1.179 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.318      ;
; -1.178 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.313      ;
; -1.170 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.309      ;
; -1.154 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.289      ;
; -1.152 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.159      ; 2.298      ;
; -1.150 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.299      ;
; -1.150 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.299      ;
; -1.143 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.287      ;
; -1.141 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.277      ;
; -1.139 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.274      ;
; -1.129 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.268      ;
; -1.127 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.159      ; 2.273      ;
; -1.123 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.259      ;
; -1.119 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.258      ;
; -1.117 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.257      ;
; -1.111 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.250      ;
; -1.110 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.250      ;
; -1.109 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.248      ;
; -1.106 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.245      ;
; -1.104 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.253      ;
; -1.097 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.242      ;
; -1.093 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.232      ;
; -1.093 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.232      ;
; -1.084 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.220      ;
; -1.082 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.221      ;
; -1.079 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.215      ;
; -1.077 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.215      ;
; -1.062 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.201      ;
; -1.060 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.196      ;
; -1.059 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.195      ;
; -1.054 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.203      ;
; -1.052 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.224     ; 1.815      ;
; -1.050 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.189      ;
; -1.048 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.184      ;
; -1.045 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.190      ;
; -1.041 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.180      ;
; -1.041 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.180      ;
; -1.039 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.219     ; 1.807      ;
; -1.038 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.176      ;
; -1.028 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.159      ; 2.174      ;
; -1.015 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.218     ; 1.784      ;
; -1.011 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.146      ;
; -1.011 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.146      ;
; -1.010 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.159      ;
; -1.006 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.159      ; 2.152      ;
; -1.003 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.159      ; 2.149      ;
; -0.999 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.147      ; 2.133      ;
; -0.995 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                         ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.159      ; 2.141      ;
; -0.990 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.129      ;
; -0.990 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.134      ;
; -0.989 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.138      ;
; -0.984 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.133      ;
; -0.983 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.122      ;
; -0.983 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.127      ;
; -0.976 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.162      ; 2.125      ;
; -0.972 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.111      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.194 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.316      ;
; 0.201 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.328      ;
; 0.213 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.332      ;
; 0.213 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.332      ;
; 0.221 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.341      ;
; 0.255 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[24]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[12]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.375      ;
; 0.265 ; branch_control:INST_branch_control|o_ADDRESS[1]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.384      ;
; 0.272 ; branch_control:INST_branch_control|o_ADDRESS[4]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.391      ;
; 0.273 ; branch_control:INST_branch_control|o_ADDRESS[0]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.392      ;
; 0.284 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.405      ;
; 0.290 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.417      ;
; 0.294 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; branch_control:INST_branch_control|o_ADDRESS[6]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; branch_control:INST_branch_control|o_ADDRESS[5]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.622      ;
; 0.296 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.616      ;
; 0.297 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; branch_control:INST_branch_control|o_ADDRESS[7]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; branch_control:INST_branch_control|o_ADDRESS[9]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.417      ;
; 0.301 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.627      ;
; 0.304 ; ALU:INST_ALU|r_ALU_Result[5]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.023      ; 0.411      ;
; 0.304 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.628      ;
; 0.307 ; ALU:INST_ALU|r_ALU_Result[5]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.023      ; 0.414      ;
; 0.310 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.429      ;
; 0.313 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.638      ;
; 0.314 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.632      ;
; 0.319 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.645      ;
; 0.319 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.637      ;
; 0.319 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.645      ;
; 0.319 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.640      ;
; 0.320 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.644      ;
; 0.321 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.649      ;
; 0.324 ; branch_control:INST_branch_control|o_ADDRESS[8]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.443      ;
; 0.324 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.644      ;
; 0.324 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.642      ;
; 0.324 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.649      ;
; 0.325 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.651      ;
; 0.326 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.646      ;
; 0.326 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.651      ;
; 0.328 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.648      ;
; 0.328 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.646      ;
; 0.328 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.646      ;
; 0.330 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.655      ;
; 0.330 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.654      ;
; 0.331 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.649      ;
; 0.332 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.658      ;
; 0.332 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.658      ;
; 0.333 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.659      ;
; 0.333 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.659      ;
; 0.335 ; branch_control:INST_branch_control|o_ADDRESS[3]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.454      ;
; 0.335 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.661      ;
; 0.336 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.661      ;
; 0.339 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.664      ;
; 0.340 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.660      ;
; 0.340 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.665      ;
; 0.341 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.667      ;
; 0.343 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.470      ;
; 0.345 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.465      ;
; 0.347 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.486      ;
; 0.348 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.674      ;
; 0.348 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.674      ;
; 0.348 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.666      ;
; 0.348 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.233      ; 0.665      ;
; 0.351 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.033      ; 0.488      ;
; 0.357 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.675      ;
; 0.376 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[20]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.496      ;
; 0.381 ; branch_control:INST_branch_control|o_ADDRESS[2]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.500      ;
; 0.391 ; ALU:INST_ALU|r_ALU_overflow_flag                               ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.059      ; 0.534      ;
; 0.399 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.519      ;
; 0.400 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.520      ;
; 0.401 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.521      ;
; 0.410 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.529      ;
; 0.416 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1] ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.033      ; 0.533      ;
; 0.417 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8] ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.039      ; 0.540      ;
; 0.418 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.040      ; 0.542      ;
; 0.420 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.040      ; 0.544      ;
; 0.422 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.542      ;
; 0.422 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[9]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.040      ; 0.546      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[1]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[2]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]                                                            ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.235 ; 0.574 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+--------------+------------+-------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.243 ; -0.060 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 4.950 ; 5.161 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.492 ; 3.563 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.503 ; 3.561 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 4.461 ; 4.663 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.829 ; 3.961 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 4.950 ; 5.161 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 3.837 ; 3.953 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.955 ; 4.040 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.607 ; 3.687 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 3.414 ; 3.481 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.414 ; 3.482 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.425 ; 3.481 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 4.384 ; 4.582 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.738 ; 3.864 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 4.852 ; 5.058 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 3.744 ; 3.855 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.864 ; 3.945 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.524 ; 3.601 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.302   ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  i_CORE_CLK      ; -3.302   ; 0.180 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -213.416 ; 0.0   ; 0.0      ; 0.0     ; -233.134            ;
;  i_CORE_CLK      ; -213.416 ; 0.000 ; N/A      ; N/A     ; -233.134            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.474 ; 0.606 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.393 ; 0.268 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 8.155 ; 8.276 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.909 ; 5.946 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.915 ; 5.942 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 7.318 ; 7.438 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.523 ; 6.563 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 8.155 ; 8.276 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.516 ; 6.541 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.696 ; 6.703 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 6.133 ; 6.162 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 3.414 ; 3.481 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.414 ; 3.482 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.425 ; 3.481 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 4.384 ; 4.582 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.738 ; 3.864 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 4.852 ; 5.058 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 3.744 ; 3.855 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.864 ; 3.945 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.524 ; 3.601 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_DATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CORE_HALT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_RESET            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_CORE_CLK ; i_CORE_CLK ; 1468     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_CORE_CLK ; i_CORE_CLK ; 1468     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Mon Apr 15 21:30:32 2019
Info: Command: quartus_sta cpu_core -c cpu_core
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.302            -213.416 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -233.134 i_CORE_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.876
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.876            -176.328 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -233.134 i_CORE_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.447             -51.884 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -198.392 i_CORE_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4644 megabytes
    Info: Processing ended: Mon Apr 15 21:30:34 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


