$date
	Tue May 23 19:00:36 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux81_test $end
$var wire 1 ! out $end
$var reg 8 " in [7:0] $end
$var reg 3 # s [2:0] $end
$scope module mux $end
$var wire 8 $ in [7:0] $end
$var wire 1 ! out $end
$var wire 3 % s [2:0] $end
$var wire 4 & stage1 [3:0] $end
$var wire 2 ' stage2 [1:0] $end
$scope module mux1 $end
$var wire 1 ( in0 $end
$var wire 1 ) in1 $end
$var wire 1 * out $end
$var wire 1 + s $end
$upscope $end
$scope module mux2 $end
$var wire 1 , in0 $end
$var wire 1 - in1 $end
$var wire 1 . out $end
$var wire 1 / s $end
$upscope $end
$scope module mux3 $end
$var wire 1 0 in0 $end
$var wire 1 1 in1 $end
$var wire 1 2 out $end
$var wire 1 3 s $end
$upscope $end
$scope module mux4 $end
$var wire 1 4 in0 $end
$var wire 1 5 in1 $end
$var wire 1 6 out $end
$var wire 1 7 s $end
$upscope $end
$scope module mux5 $end
$var wire 1 8 in0 $end
$var wire 1 9 in1 $end
$var wire 1 : out $end
$var wire 1 ; s $end
$upscope $end
$scope module mux6 $end
$var wire 1 < in0 $end
$var wire 1 = in1 $end
$var wire 1 > out $end
$var wire 1 ? s $end
$upscope $end
$scope module mux7 $end
$var wire 1 @ in0 $end
$var wire 1 A in1 $end
$var wire 1 ! out $end
$var wire 1 B s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
05
04
x3
x2
01
00
x/
x.
0-
0,
x+
x*
0)
1(
bx '
bx &
bx %
b1 $
bx #
b1 "
x!
$end
#10
1!
1@
0A
1:
18
09
b1 '
0>
0<
0=
1*
0+
0.
0/
02
03
b1 &
06
07
0;
0?
0B
b0 #
b0 %
#20
0!
0@
b0 '
0:
08
b0 &
0*
0(
b0 "
b0 $
#30
1)
b10 "
b10 $
#40
1!
1@
b1 '
1:
18
1*
1+
0.
1/
02
13
b1 &
06
17
b1 #
b1 %
#50
0!
0@
b0 '
0:
08
b0 &
0*
0)
1,
b100 "
b100 $
#60
1!
1@
19
0+
b10 &
1.
0/
03
07
1:
1;
b1 '
0>
1?
b10 #
b10 %
#70
0!
0@
b0 '
0:
09
b0 &
0.
0,
1-
b1000 "
b1000 $
#80
1!
1@
b1 '
1:
19
0*
1+
1.
1/
02
13
b10 &
06
17
b11 #
b11 %
#90
0!
0@
b0 '
0:
09
b0 &
0.
0-
10
b10000 "
b10000 $
#100
1A
b10 '
1>
1<
0+
0/
b100 &
12
03
07
0;
0?
1!
1B
b100 #
b100 %
#110
