Microchip MPLAB XC8 Compiler V2.41

Linker command line:

-W-3 \
  --edf=C:/Program Files/Microchip/MPLABX/v6.15/packs/Microchip/PIC16Fxxx_DFP/1.4.149/xc8\pic\dat\20230322214319_en.msgs \
  -cn -h+dist/default/debug\UARTRECEP.X.debug.sym \
  --cmf=dist/default/debug\UARTRECEP.X.debug.cmf -z -Q16F873A \
  -oC:\Users\WINDOW~1\AppData\Local\Temp\xcAs3k2o.\driver_tmp_3.o \
  --defsym=__MPLAB_BUILD=1 --fixupoverflow=error \
  -Mdist/default/debug/UARTRECEP.X.debug.map \
  --md=C:\Users\WINDOW~1\AppData\Local\Temp\xcAs3k2o.\driver_tmp_0.dat -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ACODE=00h-07FFhx2 -ASTRCODE=00h-0FFFh \
  -ASTRING=00h-0FFhx16 -ACONST=00h-0FFhx16 -AENTRY=00h-0FFhx16 \
  -ABANK0=020h-07Dh -ABANK1=0A0h-0FDh -ARAM=020h-07Dh,0A0h-0FDh \
  -AABS1=020h-07Fh,0A0h-0FFh -ACOMMON=07Eh-07Fh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-017Dh -ASFR3=0180h-01FDh \
  -ACONFIG=02007h-02007h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-07Fh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k \
  C:\Users\WINDOW~1\AppData\Local\Temp\xcAs3k2o.\driver_tmp_12.o \
  dist/default/debug\UARTRECEP.X.debug.o 

Object code version is 3.11

Machine type is 16F873A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\WINDOW~1\AppData\Local\Temp\xcAs3k2o.\driver_tmp_12.o
                end_init                              0        0        2        0       0
                config                             2007     2007        1        0       4
dist/default/debug\UARTRECEP.X.debug.o
                cinit                               7FA      7FA        6      FF4       0
                config                             2007     2007        1        0       4
                text1                               73B      73B        F      E76       0
                maintext                            74A      74A       B0      E94       0
                cstackBANK0                          20       20        E       20       1
                bssBANK0                             2E       2E        1       20       1
                strings                               2        2       28        4       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                end_init                              0        0        2         0
                cinit                               7FA      7FA        6         0
                text1                               73B      73B        F         0
                maintext                            74A      74A       B0         0

        CLASS   STRCODE        

        CLASS   STRING         
                strings                               2        2       28         0

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   BANK0          
                cstackBANK0                          20       20        E         1
                bssBANK0                             2E       2E        1         1

        CLASS   BANK1          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   COMMON         

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   BANK3          

        CLASS   BANK2          

        CLASS   STACK          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000002  000002         0       0  CODE        2
                strings                        000002  000028  00002A         4       0  STRING      2
                cstackBANK0                    000020  00000F  00002F        20       1  BANK0       1
                text1                          00073B  00000F  00074A       E76       0  CODE        2
                maintext                       00074A  0000B0  0007FA       E94       0  CODE        2
                cinit                          0007FA  000006  000800       FF4       0  CODE        2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            002F-007D             4F           1
        BANK1            00A0-00FD             5E           1
        CODE             002A-073A            711           2
                         0800-0FFF            800
        CONST            002A-073A            100           2
                         0800-0FFF            100
        EEDATA           2100-217F             80           2
        ENTRY            002A-073A            100           2
                         0800-0FFF            100
        IDLOC            2000-2003              4           2
        RAM              002F-007D             4F           1
                         00A0-00FD             5E
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-017D             7E           1
        SFR3             0180-01FD             7E           1
        STRCODE          002A-073A            711           2
                         0800-0FFF            800
        STRING           002A-073A            100           2
                         0800-0FFF            100

                                  Symbol Table

_ADCON1bits              (abs)        009F
_PIR1bits                (abs)        000C
_PORTBbits               (abs)        0006
_RCREG                   (abs)        001A
_RCSTAbits               (abs)        0018
_SPBRG                   (abs)        0099
_TRISBbits               (abs)        0086
_TXIF                    (abs)        0064
_TXREG                   (abs)        0019
_TXSTAbits               (abs)        0098
__H__absolute__          __absolute__ 0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssBANK0              bssBANK0     0000
__Hcinit                 cinit        0800
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2008
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0002
__Hfunctab               functab      0000
__Hinit                  init         0000
__Hintentry              intentry     0000
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0000
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        0800
__Hspace_1               (abs)        002F
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        400F
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__L__absolute__          __absolute__ 0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssBANK0              bssBANK0     0000
__Lcinit                 cinit        07FA
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     0000
__Lfunctab               functab      0000
__Linit                  init         0000
__Lintentry              intentry     0000
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        0800
__S1                     (abs)        002F
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0001
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of__initialization cinit        07FD
__end_of__stringtab      strings      0008
__end_of_main            maintext     07FA
__end_of_uart__read      text1        074A
__initialization         cinit        07FA
__pbssBANK0              bssBANK0     002E
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0000
__pmaintext              maintext     074A
__pstrings               strings      0002
__ptext1                 text1        073B
__stringbase             strings      0007
__stringtab              strings      0002
_datos                   bssBANK0     002E
_main                    maintext     074A
_uart__read              text1        073B
btemp                    (abs)        007E
end_of_initialization    cinit        07FD
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
main@caracter            cstackBANK0  002A
main@caracter_246        cstackBANK0  002B
main@caracter_249        cstackBANK0  002C
main@caracter_252        cstackBANK0  002D
main@i                   cstackBANK0  0022
main@i_247               cstackBANK0  0024
main@i_250               cstackBANK0  0026
main@i_253               cstackBANK0  0028
reset_vec                reset_vec    0000
start                    init         0000
start_initialization     cinit        07FA
wtemp0                   (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
recepcionUART.c
		_main          		CODE           	074A	0000	176

recepcionUART.c estimated size: 176

./../../api/uart/read.c.v
		_uart__read    		CODE           	073B	0000	15

./../../api/uart/read.c.v estimated size: 15

shared
		__stringtab    		STRING         	0002	0000	6
		__initialization		CODE           	07FA	0000	3

shared estimated size: 9

