// Seed: 3115361590
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  tri1 id_6 = 1'b0;
  supply0 id_7 = id_2;
endmodule
module module_1 ();
  wire id_1 = id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2
    , id_5, id_6,
    inout supply1 id_3
);
  id_7 :
  assert property (@(posedge 1 or posedge id_5) id_2) begin
    begin
      id_5 = 1;
    end
  end
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8
  );
endmodule
