Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Fri Apr  5 16:30:06 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_timing_summary -max_paths 10 -file lab2_simple_arm_wrapper_timing_summary_routed.rpt -pb lab2_simple_arm_wrapper_timing_summary_routed.pb -rpx lab2_simple_arm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_simple_arm_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.867        0.000                      0                 2452        0.055        0.000                      0                 2452        4.020        0.000                       0                  1189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.867        0.000                      0                 2415        0.055        0.000                      0                 2415        4.020        0.000                       0                  1189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.003        0.000                      0                   37        0.356        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.909ns (33.909%)  route 3.721ns (66.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.737     3.031    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.592     5.956    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.080 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.478     6.559    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.119     6.678 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.130     7.808    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.140 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.521     8.661    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.479    12.658    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.909ns (33.909%)  route 3.721ns (66.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.737     3.031    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.592     5.956    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.080 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.478     6.559    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.119     6.678 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.130     7.808    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.140 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.521     8.661    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.479    12.658    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[11]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.909ns (33.909%)  route 3.721ns (66.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.737     3.031    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.592     5.956    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.080 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.478     6.559    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.119     6.678 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.130     7.808    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.140 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.521     8.661    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.479    12.658    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.909ns (33.909%)  route 3.721ns (66.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.737     3.031    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.592     5.956    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.080 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.478     6.559    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.119     6.678 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.130     7.808    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.140 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.521     8.661    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.479    12.658    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[13]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.909ns (33.909%)  route 3.721ns (66.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.737     3.031    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.592     5.956    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.080 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.478     6.559    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.119     6.678 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.130     7.808    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.140 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.521     8.661    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.479    12.658    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.909ns (33.909%)  route 3.721ns (66.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.737     3.031    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.592     5.956    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.080 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.478     6.559    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.119     6.678 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.130     7.808    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.140 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.521     8.661    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.479    12.658    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[15]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.909ns (33.909%)  route 3.721ns (66.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.737     3.031    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.592     5.956    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.080 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.478     6.559    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.119     6.678 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.130     7.808    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.140 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.521     8.661    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.479    12.658    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[8]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.909ns (33.909%)  route 3.721ns (66.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.737     3.031    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.592     5.956    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.080 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.478     6.559    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.119     6.678 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.130     7.808    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.140 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.521     8.661    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.479    12.658    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.909ns (34.336%)  route 3.651ns (65.664%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.737     3.031    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.592     5.956    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.080 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.478     6.559    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.119     6.678 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          0.966     7.644    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332     7.976 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.615     8.591    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/p_1_in[7]
    SLICE_X39Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.527    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.909ns (34.336%)  route 3.651ns (65.664%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.737     3.031    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.592     5.956    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.080 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.478     6.559    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.119     6.678 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          0.966     7.644    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332     7.976 r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.615     8.591    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/p_1_in[7]
    SLICE_X39Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.527    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  3.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.655     0.991    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.242    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y103        SRL16E                                       r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.929     1.295    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y103        SRL16E                                       r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.187    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.575     0.911    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y90         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.056     1.107    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X30Y90         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.843     1.209    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.048%)  route 0.287ns (65.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.576     0.912    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y95         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.287     1.346    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[17]
    SLICE_X31Y103        FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.930     1.296    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y103        FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.012     1.273    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.348%)  route 0.176ns (48.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.641     0.977    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X35Y101        FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 f  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=12, routed)          0.176     1.294    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X35Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.339 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__0/O
                         net (fo=1, routed)           0.000     1.339    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X35Y99         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.826     1.192    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.576     0.912    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y93         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.117     1.156    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X30Y92         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.843     1.209    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.056    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.576     0.912    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y94         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.119     1.159    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X30Y94         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.844     1.210    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.054    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.556     0.892    lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.119     1.139    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X34Y89         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.034    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.656     0.992    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.272    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.885     1.251    lab2_simple_arm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.163    lab2_simple_arm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.383%)  route 0.162ns (49.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.572     0.908    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y85         FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.162     1.233    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y86         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.838     1.204    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.655     0.991    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.128     1.119 r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.178    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y103        SRL16E                                       r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.929     1.295    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y103        SRL16E                                       r  lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.066    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y92    lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y89    lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y88    lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y88    lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y88    lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/slv_reg0_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   lab2_simple_arm_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.003ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.456ns (32.263%)  route 0.957ns (67.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.650     2.944    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.456     3.400 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.957     4.357    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y96         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y96         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[19]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  8.003    

Slack (MET) :             8.003ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.456ns (32.263%)  route 0.957ns (67.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.650     2.944    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.456     3.400 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.957     4.357    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y96         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y96         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[25]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  8.003    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[22]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.456ns (32.263%)  route 0.957ns (67.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.650     2.944    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.456     3.400 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.957     4.357    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y96         FDPE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y96         FDPE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[22]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X47Y96         FDPE (Recov_fdpe_C_PRE)     -0.359    12.407    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[23]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.456ns (32.263%)  route 0.957ns (67.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.650     2.944    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.456     3.400 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.957     4.357    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y96         FDPE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y96         FDPE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[23]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X47Y96         FDPE (Recov_fdpe_C_PRE)     -0.359    12.407    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[24]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.456ns (32.263%)  route 0.957ns (67.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.650     2.944    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.456     3.400 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.957     4.357    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y96         FDPE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y96         FDPE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[24]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X47Y96         FDPE (Recov_fdpe_C_PRE)     -0.359    12.407    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[26]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.456ns (32.263%)  route 0.957ns (67.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.650     2.944    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.456     3.400 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.957     4.357    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y96         FDPE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y96         FDPE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[26]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X47Y96         FDPE (Recov_fdpe_C_PRE)     -0.359    12.407    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[16]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.765%)  route 0.819ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.650     2.944    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.456     3.400 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.819     4.219    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y95         FDPE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y95         FDPE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[16]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X47Y95         FDPE (Recov_fdpe_C_PRE)     -0.359    12.407    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[18]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.765%)  route 0.819ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.650     2.944    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.456     3.400 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.819     4.219    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y95         FDPE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y95         FDPE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[18]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X47Y95         FDPE (Recov_fdpe_C_PRE)     -0.359    12.407    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[20]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.765%)  route 0.819ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.650     2.944    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.456     3.400 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.819     4.219    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y95         FDPE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y95         FDPE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[20]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X47Y95         FDPE (Recov_fdpe_C_PRE)     -0.359    12.407    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[21]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.765%)  route 0.819ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.650     2.944    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.456     3.400 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.819     4.219    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y95         FDPE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478    12.657    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y95         FDPE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[21]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X47Y95         FDPE (Recov_fdpe_C_PRE)     -0.359    12.407    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                  8.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.312%)  route 0.139ns (49.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.141     1.032 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.139     1.171    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y92         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y92         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[12]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X47Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.312%)  route 0.139ns (49.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.141     1.032 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.139     1.171    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y92         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y92         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[17]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X47Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.312%)  route 0.139ns (49.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.141     1.032 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.139     1.171    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y92         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y92         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[4]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X47Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.312%)  route 0.139ns (49.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.141     1.032 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.139     1.171    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y92         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y92         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[5]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X47Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.312%)  route 0.139ns (49.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.141     1.032 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.139     1.171    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y92         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y92         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[7]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X47Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/pulse_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.312%)  route 0.139ns (49.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.141     1.032 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.139     1.171    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y92         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y92         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/pulse_reg/C
                         clock pessimism             -0.282     0.907    
    SLICE_X47Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/pulse_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.408%)  route 0.144ns (50.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.141     1.032 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.144     1.176    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X45Y92         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X45Y92         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[0]/C
                         clock pessimism             -0.285     0.904    
    SLICE_X45Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.812    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.408%)  route 0.144ns (50.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.141     1.032 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.144     1.176    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X45Y92         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X45Y92         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[6]/C
                         clock pessimism             -0.285     0.904    
    SLICE_X45Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.812    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.897%)  route 0.212ns (60.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.141     1.032 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.212     1.244    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y93         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.824     1.190    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y93         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[10]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X47Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.897%)  route 0.212ns (60.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/s_axi_aclk
    SLICE_X44Y92         FDSE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDSE (Prop_fdse_C_Q)         0.141     1.032 f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_rst_reg/Q
                         net (fo=29, routed)          0.212     1.244    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/AR[0]
    SLICE_X47Y93         FDCE                                         f  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab2_simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.824     1.190    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/s_axi_aclk
    SLICE_X47Y93         FDCE                                         r  lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[11]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X47Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    lab2_simple_arm_i/gray_ip_0/inst/gray_ip_v1_0_S_AXI_inst/U1/pulse_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.428    





