# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Aug 29 02:30:15 2016
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: quangthanh-pc, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Batch File Name: pasde.do
# Did File Name: E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro/specctra.did
# Current time = Mon Aug 29 02:30:15 2016
# PCB E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-20.1612 ylo= 14.8590 xhi= 18.2562 yhi= 51.1810
# Total 24 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.4500 ylo= -0.4500 xhi=  0.4500 yhi=  0.4500
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 28, Images Processed 34, Padstacks Processed 6
# Nets Processed 33, Net Terminals 96
# PCB Area= 1153.224  EIC=7  Area/EIC=164.746  SMDs=24
# Total Pin Count: 98
# Signal Connections Created 63
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 63
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 695.6725 Horizontal 364.5623 Vertical 331.1102
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 695.6725 Horizontal 362.7075 Vertical 332.9650
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QThan/AppData/Local/Temp/#Taaaaao17856.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Mon Aug 29 02:30:18 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 63
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 695.6725 Horizontal 364.5623 Vertical 331.1102
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 695.6725 Horizontal 362.7075 Vertical 332.9650
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 63
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 695.6725 Horizontal 364.5623 Vertical 331.1102
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 695.6725 Horizontal 362.7075 Vertical 332.9650
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Mon Aug 29 02:30:18 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 63
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 695.6725 Horizontal 364.5623 Vertical 331.1102
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 695.6725 Horizontal 362.7075 Vertical 332.9650
# Start Route Pass 1 of 25
# Routing 63 wires.
# 9 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 32 (Cross: 31, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 63 Successes 63 Failures 0 Vias 8
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 86 wires.
# Total Conflicts: 25 (Cross: 23, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 79 Successes 79 Failures 0 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.2188
# End Pass 2 of 25
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 21 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 100 wires.
# Total Conflicts: 8 (Cross: 6, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 79 Successes 79 Failures 0 Vias 22
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.6800
# End Pass 3 of 25
# 9 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 37 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 35 Successes 35 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 25
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   63|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    31|     1|   0|    0|    8|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|    23|     2|   0|    0|   14|    0|   0| 21|  0:00:00|  0:00:01|
# Route    |  3|     6|     2|   0|    0|   22|    0|   0| 68|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   0|    0|   25|    0|   0|100|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 6 Total Vias 25
# Percent Connected  100.00
# Manhattan Length 747.7878 Horizontal 393.8175 Vertical 353.9703
# Routed Length 848.2397 Horizontal 431.9710 Vertical 416.2687
# Ratio Actual / Manhattan   1.1343
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Mon Aug 29 02:30:20 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 6 Total Vias 25
# Percent Connected  100.00
# Manhattan Length 747.7878 Horizontal 393.8175 Vertical 353.9703
# Routed Length 848.2397 Horizontal 431.9710 Vertical 416.2687
# Ratio Actual / Manhattan   1.1343
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 104 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 83 Successes 83 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 105 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 85 Successes 85 Failures 0 Vias 23
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   63|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    31|     1|   0|    0|    8|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|    23|     2|   0|    0|   14|    0|   0| 21|  0:00:00|  0:00:01|
# Route    |  3|     6|     2|   0|    0|   22|    0|   0| 68|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   0|    0|   25|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  5|     0|     0|   0|    0|   25|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0|    0|   23|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 23
# Percent Connected  100.00
# Manhattan Length 745.1911 Horizontal 392.7088 Vertical 352.4823
# Routed Length 848.8744 Horizontal 429.6102 Vertical 419.2642
# Ratio Actual / Manhattan   1.1391
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Mon Aug 29 02:30:21 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 23
# Percent Connected  100.00
# Manhattan Length 745.1911 Horizontal 392.7088 Vertical 352.4823
# Routed Length 848.8744 Horizontal 429.6102 Vertical 419.2642
# Ratio Actual / Manhattan   1.1391
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 100 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 84 Successes 84 Failures 0 Vias 23
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 104 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 86 Successes 86 Failures 0 Vias 23
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   63|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    31|     1|   0|    0|    8|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|    23|     2|   0|    0|   14|    0|   0| 21|  0:00:00|  0:00:01|
# Route    |  3|     6|     2|   0|    0|   22|    0|   0| 68|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   0|    0|   25|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  5|     0|     0|   0|    0|   25|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0|    0|   23|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|    0|   23|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|    0|   23|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 23
# Percent Connected  100.00
# Manhattan Length 749.0086 Horizontal 393.9903 Vertical 355.0184
# Routed Length 851.3013 Horizontal 432.6103 Vertical 418.6910
# Ratio Actual / Manhattan   1.1366
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/QThan/AppData/Local/Temp/#Taaaaap17856.tmp
# Routing Written to File C:/Users/QThan/AppData/Local/Temp/#Taaaaap17856.tmp
quit
