ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l0xx_ll_utils.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.global	__aeabi_uidiv
  16              		.section	.text.UTILS_GetPLLOutputFrequency,"ax",%progbits
  17              		.align	1
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	UTILS_GetPLLOutputFrequency:
  25              	.LVL0:
  26              	.LFB257:
  27              		.file 1 "mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c"
   1:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
   2:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ******************************************************************************
   3:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @file    stm32l0xx_ll_utils.c
   4:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @author  MCD Application Team
   5:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @brief   UTILS LL module driver.
   6:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ******************************************************************************
   7:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @attention
   8:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *
   9:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  10:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * All rights reserved.</center></h2>
  11:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *
  12:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * the "License"; You may not use this file except in compliance with the
  14:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * License. You may obtain a copy of the License at:
  15:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *
  17:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ******************************************************************************
  18:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
  19:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /* Includes ------------------------------------------------------------------*/
  20:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #include "stm32l0xx_ll_rcc.h"
  21:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #include "stm32l0xx_ll_utils.h"
  22:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #include "stm32l0xx_ll_system.h"
  23:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #include "stm32l0xx_ll_pwr.h"
  24:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #ifdef  USE_FULL_ASSERT
  25:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #include "stm32_assert.h"
  26:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #else
  27:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define assert_param(expr) ((void)0U)
  28:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #endif
  29:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
  30:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /** @addtogroup STM32L0xx_LL_Driver
  31:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @{
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 2


  32:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
  33:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
  34:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /** @addtogroup UTILS_LL
  35:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @{
  36:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
  37:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
  38:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /* Private types -------------------------------------------------------------*/
  39:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /* Private variables ---------------------------------------------------------*/
  40:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /* Private constants ---------------------------------------------------------*/
  41:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Constants
  42:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @{
  43:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
  44:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define UTILS_MAX_FREQUENCY_SCALE1  (32000000U)        /*!< Maximum frequency for system clock at p
  45:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define UTILS_MAX_FREQUENCY_SCALE2  (16000000U)        /*!< Maximum frequency for system clock at p
  46:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define UTILS_MAX_FREQUENCY_SCALE3  (4194304U)         /*!< Maximum frequency for system clock at p
  47:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
  48:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /* Defines used for PLL range */
  49:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define UTILS_PLLVCO_OUTPUT_SCALE1  (96000000U)        /*!< Frequency max for PLLVCO output at powe
  50:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define UTILS_PLLVCO_OUTPUT_SCALE2  (48000000U)        /*!< Frequency max for PLLVCO output at powe
  51:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define UTILS_PLLVCO_OUTPUT_SCALE3  (24000000U)        /*!< Frequency max for PLLVCO output at powe
  52:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
  53:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /* Defines used for HSE range */
  54:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define UTILS_HSE_FREQUENCY_MIN     (1000000U)         /*!< Frequency min for HSE frequency, in Hz 
  55:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define UTILS_HSE_FREQUENCY_MAX     (24000000U)        /*!< Frequency max for HSE frequency, in Hz 
  56:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
  57:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /* Defines used for FLASH latency according to HCLK Frequency */
  58:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define UTILS_SCALE1_LATENCY1_FREQ  (16000000U)        /*!< HCLK frequency to set FLASH latency 1 i
  59:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define UTILS_SCALE2_LATENCY1_FREQ  (8000000U)         /*!< HCLK frequency to set FLASH latency 1 i
  60:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define UTILS_SCALE3_LATENCY1_FREQ  (2000000U)         /*!< HCLK frequency to set FLASH latency 1 i
  61:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
  62:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @}
  63:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
  64:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /* Private macros ------------------------------------------------------------*/
  65:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Macros
  66:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @{
  67:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
  68:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1)   \
  69:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_2)   \
  70:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_4)   \
  71:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_8)   \
  72:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_16)  \
  73:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_64)  \
  74:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_128) \
  75:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_256) \
  76:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_512))
  77:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
  78:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define IS_LL_UTILS_APB1_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB1_DIV_1) \
  79:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_2) \
  80:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_4) \
  81:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_8) \
  82:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_16))
  83:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
  84:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define IS_LL_UTILS_APB2_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB2_DIV_1) \
  85:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_2) \
  86:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_4) \
  87:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_8) \
  88:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_16))
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 3


  89:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
  90:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define IS_LL_UTILS_PLLMUL_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLL_MUL_3) \
  91:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_4) \
  92:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_6) \
  93:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_8) \
  94:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_12) \
  95:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_16) \
  96:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_24) \
  97:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_32) \
  98:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_48))
  99:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 100:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define IS_LL_UTILS_PLLDIV_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLL_DIV_2) || ((__VALUE__) == L
 101:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PLL_DIV_4))
 102:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 103:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define IS_LL_UTILS_PLLVCO_OUTPUT(__VALUE__) ((LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTA
 104:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                              ((LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTA
 105:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                              ((__VALUE__) <= UTILS_PLLVCO_OUTPUT_SCALE3)))
 106:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 107:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) ((LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTA
 108:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                              ((LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTA
 109:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                              ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE3)))
 110:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 111:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define IS_LL_UTILS_HSE_BYPASS(__STATE__) (((__STATE__) == LL_UTILS_HSEBYPASS_ON) \
 112:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                         || ((__STATE__) == LL_UTILS_HSEBYPASS_OFF))
 113:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 114:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** #define IS_LL_UTILS_HSE_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && (
 115:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 116:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @}
 117:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 118:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /* Private function prototypes -----------------------------------------------*/
 119:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /** @defgroup UTILS_LL_Private_Functions UTILS Private functions
 120:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @{
 121:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 122:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** static uint32_t    UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency,
 123:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                                LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct);
 124:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDe
 125:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** static ErrorStatus UTILS_PLL_IsBusy(void);
 126:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 127:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @}
 128:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 129:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 130:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /* Exported functions --------------------------------------------------------*/
 131:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /** @addtogroup UTILS_LL_Exported_Functions
 132:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @{
 133:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 134:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 135:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /** @addtogroup UTILS_LL_EF_DELAY
 136:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @{
 137:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 138:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 139:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 140:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @brief  This function configures the Cortex-M SysTick source to have 1ms time base.
 141:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @note   When a RTOS is used, it is recommended to avoid changing the Systick
 142:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *         configuration by calling this function, for a delay use rather osDelay RTOS service.
 143:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  HCLKFrequency HCLK frequency in Hz
 144:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_Get
 145:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @retval None
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 4


 146:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 147:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** void LL_Init1msTick(uint32_t HCLKFrequency)
 148:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** {
 149:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Use frequency provided in argument */
 150:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   LL_InitTick(HCLKFrequency, 1000U);
 151:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 152:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 153:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 154:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @brief  This function provides accurate delay (in milliseconds) based
 155:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *         on SysTick counter flag
 156:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @note   When a RTOS is used, it is recommended to avoid using blocking delay
 157:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *         and use rather osDelay service.
 158:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @note   To respect 1ms timebase, user should call @ref LL_Init1msTick function which
 159:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *         will configure Systick to 1ms
 160:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  Delay specifies the delay time length, in milliseconds.
 161:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @retval None
 162:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 163:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** void LL_mDelay(uint32_t Delay)
 164:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** {
 165:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 166:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Add this code to indicate that local variable is not used */
 167:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ((void)tmp);
 168:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 169:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Add a period to guaranty minimum wait */
 170:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   if (Delay < LL_MAX_DELAY)
 171:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 172:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     Delay++;
 173:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 174:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 175:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   while (Delay)
 176:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 177:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 178:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 179:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       Delay--;
 180:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 181:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 182:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 183:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 184:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 185:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @}
 186:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 187:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 188:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /** @addtogroup UTILS_EF_SYSTEM
 189:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *  @brief    System Configuration functions
 190:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *
 191:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   @verbatim
 192:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****  ===============================================================================
 193:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****            ##### System Configuration functions #####
 194:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****  ===============================================================================
 195:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     [..]
 196:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****          System, AHB and APB buses clocks configuration
 197:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 198:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****          (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is 32000000 Hz.
 199:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   @endverbatim
 200:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   @internal
 201:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              Depending on the device voltage range, the maximum frequency should be
 202:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              adapted accordingly:
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 5


 203:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) +----------------------------------------------------------------+
 204:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) |  Wait states  |                HCLK clock frequency (MHz)      |
 205:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) |               |------------------------------------------------|
 206:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) |   (Latency)   |            voltage range       | voltage range |
 207:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) |               |            1.65 V - 3.6 V      | 2.0 V - 3.6 V |
 208:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) |               |----------------|---------------|---------------|
 209:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) |               |  VCORE = 1.2 V | VCORE = 1.5 V | VCORE = 1.8 V |
 210:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) |-------------- |----------------|---------------|---------------|
 211:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) |0WS(1CPU cycle)|0 < HCLK <= 2   |0 < HCLK <= 8  |0 < HCLK <= 16 |
 212:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) |---------------|----------------|---------------|---------------|
 213:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) |1WS(2CPU cycle)|2 < HCLK <= 4   |8 < HCLK <= 16 |16 < HCLK <= 32|
 214:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****              (++) +----------------------------------------------------------------+
 215:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   @endinternal
 216:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @{
 217:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 218:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 219:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 220:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @brief  This function sets directly SystemCoreClock CMSIS variable.
 221:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @note   Variable can be calculated also through SystemCoreClockUpdate function.
 222:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
 223:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @retval None
 224:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 225:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
 226:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** {
 227:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* HCLK clock frequency */
 228:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   SystemCoreClock = HCLKFrequency;
 229:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 230:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 231:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 232:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @brief  Update number of Flash wait states in line with new frequency and current
 233:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****             voltage range.
 234:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  Frequency  HCLK frequency
 235:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 236:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *          - SUCCESS: Latency has been modified
 237:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *          - ERROR: Latency cannot be modified
 238:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 239:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** ErrorStatus LL_SetFlashLatency(uint32_t Frequency)
 240:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** {
 241:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t timeout;
 242:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t getlatency;
 243:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t latency;
 244:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 245:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 246:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Frequency cannot be equal to 0 */
 247:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   if ((Frequency == 0U) || (Frequency > UTILS_MAX_FREQUENCY_SCALE1))
 248:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 249:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     status = ERROR;
 250:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 251:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   else
 252:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 253:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     if (LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 254:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 255:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       if (Frequency > UTILS_SCALE1_LATENCY1_FREQ)
 256:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 257:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         /* 16 < HCLK <= 32 => 1WS (2 CPU cycles) */
 258:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         latency = LL_FLASH_LATENCY_1;
 259:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 6


 260:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       else
 261:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 262:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         /* else HCLK < 16MHz default LL_FLASH_LATENCY_0 0WS */
 263:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         latency = LL_FLASH_LATENCY_0;
 264:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 265:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 266:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     else if (LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE2)
 267:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 268:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       if (Frequency > UTILS_SCALE2_LATENCY1_FREQ)
 269:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 270:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         /* 8 < HCLK <= 16 => 1WS (2 CPU cycles) */
 271:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         latency = LL_FLASH_LATENCY_1;
 272:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 273:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       else
 274:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 275:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         /* else HCLK < 8MHz default LL_FLASH_LATENCY_0 0WS */
 276:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         latency = LL_FLASH_LATENCY_0;
 277:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 278:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 279:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     else
 280:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 281:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       if (Frequency > UTILS_SCALE3_LATENCY1_FREQ)
 282:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 283:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         /* 2 < HCLK <= 4 => 1WS (2 CPU cycles) */
 284:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         latency = LL_FLASH_LATENCY_1;
 285:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 286:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       else
 287:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 288:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         /* else HCLK < 2MHz default LL_FLASH_LATENCY_0 0WS */
 289:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         latency = LL_FLASH_LATENCY_0;
 290:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 291:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 292:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 293:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     if (status != ERROR)
 294:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 295:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       LL_FLASH_SetLatency(latency);
 296:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 297:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       /* Check that the new number of wait states is taken into account to access the Flash
 298:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****            memory by reading the FLASH_ACR register */
 299:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       timeout = 2;
 300:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       do
 301:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 302:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       /* Wait for Flash latency to be updated */
 303:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       getlatency = LL_FLASH_GetLatency();
 304:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       timeout--;
 305:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       } while ((getlatency != latency) && (timeout > 0));
 306:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 307:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       if(getlatency != latency)
 308:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 309:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         status = ERROR;
 310:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 311:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       else
 312:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 313:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         status = SUCCESS;
 314:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 315:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 316:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 7


 317:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   return status;
 318:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 319:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 320:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 321:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @brief  This function configures system clock with HSI as clock source of the PLL
 322:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @note   The application need to ensure that PLL is disabled.
 323:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @note   Function is based on the following formula:
 324:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *         - PLL output frequency = ((HSI frequency * PLLMul) / PLLDiv)
 325:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *         - PLLMul: The application software must set correctly the PLL multiplication factor to 
 326:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *           - PLLVCO does not exceed 96 MHz when the product is in range 1,
 327:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *           - PLLVCO does not exceed 48 MHz when the product is in range 2,
 328:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *           - PLLVCO does not exceed 24 MHz when the product is in range 3
 329:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @note   FLASH latency can be modified through this function. 
 330:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 331:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *                             the configuration information for the PLL.
 332:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
 333:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *                             the configuration information for the BUS prescalers.
 334:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 335:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *          - SUCCESS: Max frequency configuration done
 336:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *          - ERROR: Max frequency configuration not done
 337:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 338:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,
 339:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                          LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
 340:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** {
 341:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 342:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t pllfreq = 0U;
 343:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 344:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Check if one of the PLL is enabled */
 345:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   if (UTILS_PLL_IsBusy() == SUCCESS)
 346:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 347:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Calculate the new PLL output frequency */
 348:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct);
 349:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 350:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Enable HSI if not enabled */
 351:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     if (LL_RCC_HSI_IsReady() != 1U)
 352:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 353:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       LL_RCC_HSI_Enable();
 354:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       while (LL_RCC_HSI_IsReady() != 1U)
 355:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 356:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         /* Wait for HSI ready */
 357:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 358:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 359:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 360:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Configure PLL */
 361:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLMul, UTILS_PLLInitStr
 362:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 363:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Enable PLL and switch system clock to PLL */
 364:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 365:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 366:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   else
 367:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 368:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Current PLL configuration cannot be modified */
 369:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     status = ERROR;
 370:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 371:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 372:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   return status;
 373:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 8


 374:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 375:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 376:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @brief  This function configures system clock with HSE as clock source of the PLL
 377:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @note   The application need to ensure that PLL is disabled.
 378:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @note   Function is based on the following formula:
 379:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *         - PLL output frequency = ((HSE frequency * PLLMul) / PLLDiv)
 380:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *         - PLLMul: The application software must set correctly the PLL multiplication factor to 
 381:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *           - PLLVCO does not exceed 96 MHz when the product is in range 1,
 382:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *           - PLLVCO does not exceed 48 MHz when the product is in range 2,
 383:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *           - PLLVCO does not exceed 24 MHz when the product is in range 3
 384:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @note   FLASH latency can be modified through this function. 
 385:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  HSEFrequency Value between Min_Data = 1000000 and Max_Data = 24000000
 386:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  HSEBypass This parameter can be one of the following values:
 387:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *         @arg @ref LL_UTILS_HSEBYPASS_ON
 388:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *         @arg @ref LL_UTILS_HSEBYPASS_OFF
 389:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 390:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *                             the configuration information for the PLL.
 391:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
 392:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *                             the configuration information for the BUS prescalers.
 393:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 394:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *          - SUCCESS: Max frequency configuration done
 395:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *          - ERROR: Max frequency configuration not done
 396:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 397:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass,
 398:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****                                          LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_Clk
 399:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** {
 400:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 401:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t pllfreq = 0U;
 402:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 403:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Check the parameters */
 404:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   assert_param(IS_LL_UTILS_HSE_FREQUENCY(HSEFrequency));
 405:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass));
 406:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 407:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Check if one of the PLL is enabled */
 408:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   if (UTILS_PLL_IsBusy() == SUCCESS)
 409:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 410:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Calculate the new PLL output frequency */
 411:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     pllfreq = UTILS_GetPLLOutputFrequency(HSEFrequency, UTILS_PLLInitStruct);
 412:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 413:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Enable HSE if not enabled */
 414:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     if (LL_RCC_HSE_IsReady() != 1U)
 415:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 416:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       /* Check if need to enable HSE bypass feature or not */
 417:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       if (HSEBypass == LL_UTILS_HSEBYPASS_ON)
 418:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 419:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         LL_RCC_HSE_EnableBypass();
 420:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 421:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       else
 422:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 423:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         LL_RCC_HSE_DisableBypass();
 424:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 425:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 426:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       /* Enable HSE */
 427:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       LL_RCC_HSE_Enable();
 428:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       while (LL_RCC_HSE_IsReady() != 1U)
 429:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 430:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****         /* Wait for HSE ready */
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 9


 431:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 432:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 433:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 434:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       /* Configure PLL */
 435:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, UTILS_PLLInitStruct->PLLMul, UTILS_PLLInitS
 436:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 437:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Enable PLL and switch system clock to PLL */
 438:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 439:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 440:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   else
 441:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 442:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Current PLL configuration cannot be modified */
 443:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     status = ERROR;
 444:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 445:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 446:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   return status;
 447:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 448:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 449:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 450:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @}
 451:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 452:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 453:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 454:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @}
 455:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 456:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 457:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Functions
 458:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @{
 459:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 460:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 461:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @brief  Function to check that PLL can be modified
 462:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  PLL_InputFrequency  PLL input frequency (in Hz)
 463:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 464:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *                             the configuration information for the PLL.
 465:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @retval PLL output frequency (in Hz)
 466:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 467:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *U
 468:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** {
  28              		.loc 1 468 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 468 1 is_stmt 0 view .LVU1
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
 469:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t pllfreq = 0U;
  38              		.loc 1 469 3 is_stmt 1 view .LVU2
  39              	.LVL1:
 470:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 471:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Check the parameters */
 472:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PLLMUL_VALUE(UTILS_PLLInitStruct->PLLMul));
  40              		.loc 1 472 3 view .LVU3
 473:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PLLDIV_VALUE(UTILS_PLLInitStruct->PLLDiv));
  41              		.loc 1 473 3 view .LVU4
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 10


 474:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 475:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Check different PLL parameters according to RM                          */
 476:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* The application software must set correctly the PLL multiplication factor to avoid exceeding
 477:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****      96 MHz as PLLVCO when the product is in range 1,
 478:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****      48 MHz as PLLVCO when the product is in range 2,
 479:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****      24 MHz when the product is in range 3. */
 480:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   pllfreq = PLL_InputFrequency * (PLLMulTable[UTILS_PLLInitStruct->PLLMul >> RCC_CFGR_PLLMUL_Pos]);
  42              		.loc 1 480 3 view .LVU5
  43              		.loc 1 480 75 is_stmt 0 view .LVU6
  44 0002 0B68     		ldr	r3, [r1]
  45 0004 9B0C     		lsrs	r3, r3, #18
  46              		.loc 1 480 46 view .LVU7
  47 0006 044A     		ldr	r2, .L2
  48 0008 D35C     		ldrb	r3, [r2, r3]
  49              		.loc 1 480 11 view .LVU8
  50 000a 5843     		muls	r0, r3
  51              	.LVL2:
 481:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PLLVCO_OUTPUT(pllfreq));
  52              		.loc 1 481 3 is_stmt 1 view .LVU9
 482:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 483:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* The application software must set correctly the PLL multiplication factor to avoid exceeding 
 484:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****      maximum frequency 32000000 in range 1 */
 485:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   pllfreq = pllfreq / ((UTILS_PLLInitStruct->PLLDiv >> RCC_CFGR_PLLDIV_Pos)+1U);
  53              		.loc 1 485 3 view .LVU10
  54              		.loc 1 485 44 is_stmt 0 view .LVU11
  55 000c 4968     		ldr	r1, [r1, #4]
  56              	.LVL3:
  57              		.loc 1 485 53 view .LVU12
  58 000e 890D     		lsrs	r1, r1, #22
  59              		.loc 1 485 76 view .LVU13
  60 0010 0131     		adds	r1, r1, #1
  61              		.loc 1 485 11 view .LVU14
  62 0012 FFF7FEFF 		bl	__aeabi_uidiv
  63              	.LVL4:
 486:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PLL_FREQUENCY(pllfreq));
  64              		.loc 1 486 3 is_stmt 1 view .LVU15
 487:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 488:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   return pllfreq;
  65              		.loc 1 488 3 view .LVU16
 489:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
  66              		.loc 1 489 1 is_stmt 0 view .LVU17
  67              		@ sp needed
  68 0016 10BD     		pop	{r4, pc}
  69              	.L3:
  70              		.align	2
  71              	.L2:
  72 0018 00000000 		.word	PLLMulTable
  73              		.cfi_endproc
  74              	.LFE257:
  76              		.section	.text.UTILS_PLL_IsBusy,"ax",%progbits
  77              		.align	1
  78              		.syntax unified
  79              		.code	16
  80              		.thumb_func
  81              		.fpu softvfp
  83              	UTILS_PLL_IsBusy:
  84              	.LFB258:
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 11


 490:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 491:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 492:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @brief  Function to check that PLL can be modified
 493:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 494:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *          - SUCCESS: PLL modification can be done
 495:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *          - ERROR: PLL is busy
 496:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 497:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** static ErrorStatus UTILS_PLL_IsBusy(void)
 498:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** {
  85              		.loc 1 498 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
 499:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
  90              		.loc 1 499 3 view .LVU19
  91              	.LVL5:
 500:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 501:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Check if PLL is busy*/
 502:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   if (LL_RCC_PLL_IsReady() != 0U)
  92              		.loc 1 502 3 view .LVU20
  93              	.LBB48:
  94              	.LBI48:
  95              		.file 2 "mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h"
   1:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
   2:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
   3:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @file    stm32l0xx_ll_rcc.h
   4:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @author  MCD Application Team
   5:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
   7:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @attention
   8:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *
   9:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  10:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * All rights reserved.</center></h2>
  11:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *
  12:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * the "License"; You may not use this file except in compliance with the
  14:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * License. You may obtain a copy of the License at:
  15:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *
  17:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
  18:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  19:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  20:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #ifndef __STM32L0xx_LL_RCC_H
  22:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define __STM32L0xx_LL_RCC_H
  23:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  24:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #ifdef __cplusplus
  25:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** extern "C" {
  26:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif
  27:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  28:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  29:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #include "stm32l0xx.h"
  30:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  31:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @addtogroup STM32L0xx_LL_Driver
  32:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
  33:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 12


  34:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  35:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC)
  36:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  37:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  38:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
  39:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  40:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  41:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  42:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  43:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  44:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
  45:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  46:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  47:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
  48:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
  49:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  50:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  51:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  52:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  53:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
  54:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  55:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  56:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
  57:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
  58:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  59:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  60:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  61:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  62:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  63:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
  64:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  65:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
  66:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
  67:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  68:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  69:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  70:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  71:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  72:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
  73:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  74:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  75:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  76:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
  77:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  78:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  79:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
  80:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  81:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  82:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** typedef struct
  83:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
  84:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  85:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  86:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  87:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  88:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  89:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  90:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 13


  91:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
  92:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  93:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  94:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
  95:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
  96:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
  97:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  98:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
  99:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 100:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 101:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 102:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 103:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 104:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 105:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 106:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 107:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *           HW set-up.
 108:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 109:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 110:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 111:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define HSE_VALUE    (8000000U)  /*!< Value of the HSE oscillator in Hz */
 112:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* HSE_VALUE */
 113:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 114:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 115:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define HSI_VALUE    (16000000U) /*!< Value of the HSI oscillator in Hz */
 116:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* HSI_VALUE */
 117:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 118:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 119:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LSE_VALUE    (32768U)    /*!< Value of the LSE oscillator in Hz */
 120:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* LSE_VALUE */
 121:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 122:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 123:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LSI_VALUE    (37000U)    /*!< Value of the LSI oscillator in Hz */
 124:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* LSI_VALUE */
 125:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 126:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 127:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 128:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define HSI48_VALUE  (48000000U) /*!< Value of the HSI48 oscillator in Hz */
 129:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* HSI48_VALUE */
 130:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 131:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 132:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 133:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 134:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 135:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 136:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 137:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 138:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 139:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 140:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 141:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 142:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 143:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 144:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     /*!< MSI Ready Interrupt Clear */
 145:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 146:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC               RCC_CICR_HSI48RDYC  /*!< HSI48 Ready Interrupt Clear */
 147:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 14


 148:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 149:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 150:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 151:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 152:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 153:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 154:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 155:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 156:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 157:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 158:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 159:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 160:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 161:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
 162:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 163:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     /*!< MSI Ready Interrupt flag */
 164:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 165:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF               RCC_CIFR_HSI48RDYF  /*!< HSI48 Ready Interrupt flag */
 166:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 167:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF    /*!< LSE Clock Security System Inter
 168:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF       /*!< Clock Security System Interrupt
 169:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_FWRSTF                 RCC_CSR_FWRSTF          /*!< Firewall reset flag */
 170:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         /*!< OBL reset flag */
 171:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         /*!< PIN reset flag */
 172:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         /*!< POR/PDR reset flag */
 173:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         /*!< Software Reset flag */
 174:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        /*!< Independent Watchdog reset f
 175:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        /*!< Window watchdog reset flag *
 176:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        /*!< Low-Power reset flag */
 177:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 178:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 179:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 180:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 181:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 182:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 183:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 184:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 185:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 186:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 187:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 188:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 189:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 190:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      /*!< MSI Ready Interrupt Enable *
 191:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 192:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE              RCC_CIER_HSI48RDYIE   /*!< HSI48 Ready Interrupt Enable
 193:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 194:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 195:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 196:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 197:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 198:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 199:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 200:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 201:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 202:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                (0x00000000U) /*!< Xtal mode lower driving capability */
 203:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_CSR_LSEDRV_0 /*!< Xtal mode medium low driving capab
 204:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_CSR_LSEDRV_1 /*!< Xtal mode medium high driving capa
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 15


 205:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_CSR_LSEDRV   /*!< Xtal mode higher driving capabilit
 206:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 207:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 208:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 209:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 210:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_HSE_DIV RTC HSE Prescaler
 211:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 212:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 213:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_2               0x00000000U          /*!< HSE is divided by 2 for RTC cl
 214:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_4               RCC_CR_RTCPRE_0      /*!< HSE is divided by 4 for RTC cl
 215:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_8               RCC_CR_RTCPRE_1      /*!< HSE is divided by 8 for RTC cl
 216:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_16              RCC_CR_RTCPRE        /*!< HSE is divided by 16 for RTC c
 217:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 218:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 219:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 220:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 221:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 222:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 223:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 224:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_ICSCR_MSIRANGE_0  /*!< MSI = 65.536 KHz */
 225:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_ICSCR_MSIRANGE_1  /*!< MSI = 131.072 KHz*/
 226:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_ICSCR_MSIRANGE_2  /*!< MSI = 262.144 KHz */
 227:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_ICSCR_MSIRANGE_3  /*!< MSI = 524.288 KHz */
 228:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_ICSCR_MSIRANGE_4  /*!< MSI = 1.048 MHz */
 229:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_ICSCR_MSIRANGE_5  /*!< MSI = 2.097 MHz */
 230:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_ICSCR_MSIRANGE_6  /*!< MSI = 4.194 MHz */
 231:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 232:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 233:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 234:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 235:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 236:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 237:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 238:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           RCC_CFGR_SW_MSI    /*!< MSI selection as system clock */
 239:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 240:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 241:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 242:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 243:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 244:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 245:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 246:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 247:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 248:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 249:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    RCC_CFGR_SWS_MSI   /*!< MSI used as system clock */
 250:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 251:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 252:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 253:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 254:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 255:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 256:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 257:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 258:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 259:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 260:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 261:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 16


 262:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 263:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 264:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 265:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 266:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 267:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 268:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 269:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 270:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 271:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 272:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 273:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 274:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 275:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 276:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 277:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 278:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 279:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 280:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 281:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 282:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 283:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 284:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 285:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 286:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 287:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 288:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 289:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 290:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 291:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 292:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 293:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 294:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 295:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 296:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 297:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK  Wakeup from Stop and CSS backup clock selection
 298:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 299:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 300:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_MSI        (0x00000000U) /*!< MSI selection after wake-up from STOP
 301:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       /*!< HSI selection after wake-up
 302:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 303:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 304:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 305:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 306:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 307:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 308:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 309:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      /*!< MCO output disabled, n
 310:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       /*!< SYSCLK selection as MC
 311:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          /*!< HSI selection as MCO s
 312:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_MSI          /*!< MSI selection as MCO s
 313:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          /*!< HSE selection as MCO s
 314:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          /*!< LSI selection as MCO s
 315:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          /*!< LSE selection as MCO s
 316:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOSEL_HSI48)
 317:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_HSI48        /*!< HSI48 selection as MCO
 318:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOSEL_HSI48 */
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 17


 319:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           RCC_CFGR_MCOSEL_PLL          /*!< PLLCLK selection as MC
 320:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 321:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 322:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 323:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 324:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 325:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 326:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 327:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1  /*!< MCO Clock divided by 1  */
 328:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2  /*!< MCO Clock divided by 2  */
 329:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4  /*!< MCO Clock divided by 4  */
 330:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8  /*!< MCO Clock divided by 8  */
 331:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16 /*!< MCO Clock divided by 16 */
 332:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 333:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 334:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 335:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 336:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 337:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 338:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 339:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      /*!< No clock enabled for the periphera
 340:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      /*!< Frequency cannot be provided as ex
 341:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 342:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 343:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 344:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 345:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 346:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE  Peripheral USART clock source selection
 347:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 348:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 349:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART1SEL)
 350:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | 0x00000000U)  
 351:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 352:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 353:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 354:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART1SEL */
 355:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | 0x00000000U)  
 356:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 357:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 358:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 359:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 360:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 361:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 362:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 363:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 364:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 365:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE  Peripheral LPUART clock source selection
 366:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 367:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 368:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U   /*!< PCLK1 selected as LPUART1 clock */
 369:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0  /*!< SYSCLK selected as LPUART1 
 370:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1  /*!< HSI selected as LPUART1 clo
 371:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL    /*!< LSE selected as LPUART1 clo
 372:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 373:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 374:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 375:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 18


 376:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE  Peripheral I2C clock source selection
 377:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 378:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 379:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (0x00000000U >> 4
 380:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (RCC_CCIPR_I2C1SE
 381:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (RCC_CCIPR_I2C1SE
 382:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C3SEL)
 383:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (0x00000000U >> 4
 384:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (RCC_CCIPR_I2C3SE
 385:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (RCC_CCIPR_I2C3SE
 386:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CCIPR_I2C3SEL*/
 387:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 388:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 389:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 390:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 391:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
 392:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 393:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 394:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (0x00000000U)          /*!< PCLK1 selected as LPTIM1 clo
 395:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        RCC_CCIPR_LPTIM1SEL_0  /*!< LSI selected as LPTIM1 clock
 396:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        RCC_CCIPR_LPTIM1SEL_1  /*!< HSI selected as LPTIM1 clock
 397:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        RCC_CCIPR_LPTIM1SEL    /*!< LSE selected as LPTIM1 clock
 398:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 399:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 400:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 401:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 402:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
 403:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 404:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
 405:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
 406:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 407:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 408:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL           (0x00000000U)          /*!< PLL selected as RNG clock */
 409:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_HSI48         RCC_CCIPR_HSI48SEL   /*!< HSI48 selected as RNG clock*/
 410:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 411:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 412:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 413:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
 414:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
 415:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 416:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 417:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 418:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL           (0x00000000U)          /*!< PLL selected as USB clock */
 419:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48         RCC_CCIPR_HSI48SEL   /*!< HSI48 selected as USB clock*/
 420:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 421:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 422:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 423:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 424:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
 425:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
 426:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 427:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 428:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 Peripheral USART get clock source
 429:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 430:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 431:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART1SEL)
 432:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL    /*!< USART1 clock source selectio
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 19


 433:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART1SEL */
 434:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL    /*!< USART2 clock source selectio
 435:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 436:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 437:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 438:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 439:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 440:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
 441:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 442:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 443:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL   /*!< LPUART1 clock source selecti
 444:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 445:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 446:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 447:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 448:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
 449:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 450:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 451:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL   /*!< I2C1 clock source selection bit
 452:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C3SEL)
 453:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL   /*!< I2C3 clock source selection bit
 454:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CCIPR_I2C3SEL*/
 455:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 456:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 457:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 458:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 459:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
 460:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 461:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 462:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  /*!< LPTIM1 clock source selection 
 463:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 464:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 465:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 466:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 467:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
 468:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
 469:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
 470:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 471:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 472:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_HSI48SEL   /*!< HSI48 RC clock source selectio
 473:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 474:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 475:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 476:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
 477:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 478:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
 479:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
 480:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 481:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 482:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_HSI48SEL  /*!< HSI48 RC clock source selection
 483:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 484:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 485:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 486:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 487:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
 488:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
 489:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 20


 490:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 491:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 492:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 493:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U         /*!< No clock used as RTC clock */
 494:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_CSR_RTCSEL_LSE            /*!< LSE oscillator clock 
 495:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_CSR_RTCSEL_LSI            /*!< LSI oscillator clock 
 496:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE           RCC_CSR_RTCSEL_HSE            /*!< HSE oscillator clock 
 497:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****                                                                              (selection through @re
 498:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 499:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 500:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 501:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 502:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 503:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 504:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 505:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  /*!< PLL input clock * 3  */
 506:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  /*!< PLL input clock * 4  */
 507:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  /*!< PLL input clock * 6  */
 508:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  /*!< PLL input clock * 8  */
 509:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12 /*!< PLL input clock * 12 */
 510:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16 /*!< PLL input clock * 16 */
 511:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_24                  RCC_CFGR_PLLMUL24 /*!< PLL input clock * 24 */
 512:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_32                  RCC_CFGR_PLLMUL32 /*!< PLL input clock * 32 */
 513:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_48                  RCC_CFGR_PLLMUL48 /*!< PLL input clock * 48 */
 514:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 515:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 516:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 517:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 518:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_DIV PLL division factor
 519:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 520:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 521:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_2                   RCC_CFGR_PLLDIV2 /*!< PLL clock output = PLLVCO / 2 */
 522:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_3                   RCC_CFGR_PLLDIV3 /*!< PLL clock output = PLLVCO / 3 */
 523:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_4                   RCC_CFGR_PLLDIV4 /*!< PLL clock output = PLLVCO / 4 */
 524:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 525:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 526:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 527:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 528:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 529:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 530:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 531:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI                           /*!< HSI c
 532:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE                           /*!< HSE c
 533:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 534:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 535:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 536:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 537:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 538:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 539:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 540:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 541:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 542:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 543:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 544:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 545:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 546:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 21


 547:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 548:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 549:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 550:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 551:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 552:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 553:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 554:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 555:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 556:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 557:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 558:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 559:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 560:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 561:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Register value
 562:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 563:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 564:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 565:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 566:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 567:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 568:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 569:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 570:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 571:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 572:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 573:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 574:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,
 575:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetMultiplicator (),
 576:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetDivider ());
 577:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 578:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 579:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 580:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 581:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 582:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 583:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 584:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 585:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_24
 586:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_32
 587:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_48
 588:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __PLLDIV__ This parameter can be one of the following values:
 589:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_2
 590:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_3
 591:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_4
 592:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 593:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 594:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__,  __PLLDIV__) ((__INPUTFREQ__) * (PLLMu
 595:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 596:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 597:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 598:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 599:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 600:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 601:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 602:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 603:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 22


 604:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 605:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 606:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 607:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 608:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 609:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 610:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 611:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 612:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 613:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 614:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 615:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 616:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 617:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 618:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
 619:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 620:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 621:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 622:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 623:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 624:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 625:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 626:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 627:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 628:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 629:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 630:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 631:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 632:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 633:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
 634:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 635:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
 636:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 637:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 638:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 639:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 640:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 641:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 642:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 643:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 644:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 645:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 646:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
 647:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note: __MSIRANGE__can be retrieved by @ref LL_RCC_MSI_GetRange
 648:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange())
 649:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
 650:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 651:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 652:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 653:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 654:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 655:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 656:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 657:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
 658:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 659:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) (32768UL * ( 1UL << (((__MSIRANGE__) >> RCC_ICSCR_MSIR
 660:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 23


 661:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 662:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 663:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 664:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 665:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 666:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 667:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 668:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 669:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 670:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 671:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 672:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 673:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 674:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 675:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 676:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 677:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 678:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSECSS_SUPPORT)
 679:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 680:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 681:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           CSSHSEON         LL_RCC_HSE_EnableCSS
 682:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 683:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 684:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 685:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 686:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 687:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 688:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSECSS_SUPPORT */
 689:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 690:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 691:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 692:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 693:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 694:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 695:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 696:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 697:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 698:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 699:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 700:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 701:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 702:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 703:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 704:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 705:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 706:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 707:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 708:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 709:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 710:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 711:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 712:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 713:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 714:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 715:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 716:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 717:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 24


 718:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 719:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 720:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 721:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 722:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 723:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 724:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 725:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 726:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 727:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 728:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 729:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 730:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 731:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 732:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
 733:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 734:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 735:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 736:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 737:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == RCC_CR_HSERDY) ? 1UL : 0UL);
 738:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 739:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 740:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 741:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the RTC prescaler (divider)
 742:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_SetRTC_HSEPrescaler
 743:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  Div This parameter can be one of the following values:
 744:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 745:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 746:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 747:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
 748:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 749:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 750:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(uint32_t Div)
 751:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 752:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_RTCPRE, Div);
 753:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 754:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 755:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 756:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the RTC divider (prescaler)
 757:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_GetRTC_HSEPrescaler
 758:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 759:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 760:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 761:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 762:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
 763:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 764:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(void)
 765:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 766:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 767:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 768:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 769:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 770:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 771:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 772:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 773:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 774:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 25


 775:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 776:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 777:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 778:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
 779:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
 780:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 781:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 782:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
 783:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 784:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 785:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 786:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 787:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 788:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
 789:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
 790:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 791:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 792:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
 793:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 794:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 795:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 796:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 797:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 798:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
 799:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
 800:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 801:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 802:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
 803:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 804:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 805:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 806:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 807:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 808:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
 809:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
 810:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
 811:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 812:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 813:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
 814:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 815:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
 816:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 817:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 818:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 819:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
 820:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
 821:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 822:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 823:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
 824:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 825:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
 826:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 827:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 828:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 829:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI Divider (it divides by 4)
 830:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIDIVEN       LL_RCC_HSI_EnableDivider
 831:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 26


 832:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 833:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableDivider(void)
 834:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 835:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIDIVEN);
 836:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 837:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 838:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 839:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI Divider (it divides by 4)
 840:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIDIVEN       LL_RCC_HSI_DisableDivider
 841:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 842:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 843:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableDivider(void)
 844:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 845:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIDIVEN);
 846:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 847:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 848:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 849:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 850:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CR_HSIOUTEN)
 851:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 852:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI Output
 853:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIOUTEN       LL_RCC_HSI_EnableOutput
 854:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 855:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 856:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableOutput(void)
 857:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 858:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 859:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 860:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 861:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 862:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI Output
 863:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIOUTEN       LL_RCC_HSI_DisableOutput
 864:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 865:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 866:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableOutput(void)
 867:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 868:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 869:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 870:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CR_HSIOUTEN */
 871:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 872:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 873:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
 874:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
 875:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
 876:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
 877:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 878:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 879:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
 880:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 881:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
 882:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 883:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 884:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 885:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
 886:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
 887:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
 888:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 27


 889:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
 890:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
 891:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 892:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 893:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
 894:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 895:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 896:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 897:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 898:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 899:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
 900:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
 901:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
 902:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 903:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
 904:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 905:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
 906:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 907:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 908:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 909:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 910:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 911:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 912:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 913:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
 914:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 915:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 916:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 917:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 918:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI48
 919:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
 920:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 921:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 922:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
 923:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 924:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 925:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 926:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 927:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 928:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI48
 929:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
 930:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 931:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 932:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
 933:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 934:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 935:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 936:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 937:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 938:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
 939:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
 940:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 941:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 942:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
 943:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 944:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RCC_CRRCR_HSI48RDY) ? 1UL : 0UL);
 945:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 28


 946:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 947:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 948:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
 949:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
 950:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 951:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 952:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
 953:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 954:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
 955:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 956:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 957:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CRRCR_HSI48DIV6OUTEN)
 958:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 959:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI48 Divider (it divides by 6)
 960:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR           HSI48DIV6OUTEN       LL_RCC_HSI48_EnableDivider
 961:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 962:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 963:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_EnableDivider(void)
 964:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 965:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN);
 966:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 967:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 968:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 969:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI48 Divider (it divides by 6)
 970:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR           HSI48DIV6OUTEN       LL_RCC_HSI48_DisableDivider
 971:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
 972:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 973:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_DisableDivider(void)
 974:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 975:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN);
 976:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 977:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 978:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 979:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI48 Divider is enabled (it divides by 6)
 980:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR        HSI48DIV6OUTEN        LL_RCC_HSI48_IsDivided
 981:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 982:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 983:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsDivided(void)
 984:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 985:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN) == RCC_CRRCR_HSI48DIV6OUTEN) ? 1UL : 0UL)
 986:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 987:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 988:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CRRCR_HSI48DIV6OUTEN*/
 989:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 990:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
 991:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
 992:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 993:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 994:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 995:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 996:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
 997:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
 998:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
 999:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1000:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1001:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1002:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Enable
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 29


1003:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1004:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1005:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1006:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1007:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEON);
1008:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1009:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1010:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1011:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1012:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Disable
1013:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1014:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1015:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1016:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1017:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEON);
1018:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1019:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1020:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1021:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1022:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_EnableBypass
1023:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1024:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1025:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1026:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1027:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEBYP);
1028:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1029:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1030:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1031:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1032:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_DisableBypass
1033:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1034:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1035:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1036:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1037:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEBYP);
1038:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1039:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1040:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1041:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1042:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1043:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1044:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1045:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1046:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1047:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1048:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1049:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1050:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1051:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1052:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1053:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_LSEDRV, LSEDrive);
1054:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1055:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1056:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1057:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1058:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1059:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 30


1060:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1061:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1062:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1063:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1064:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1065:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1066:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1067:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_LSEDRV));
1068:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1069:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1070:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1071:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1072:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSON      LL_RCC_LSE_EnableCSS
1073:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1074:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1075:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1076:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1077:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSECSSON);
1078:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1079:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1080:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1081:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1082:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note   Clock security system can be disabled only after a LSE
1083:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         failure detection. In that case it MUST be disabled by software.
1084:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSECSSON      LL_RCC_LSE_DisableCSS
1085:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1086:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1087:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1088:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1089:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSECSSON);
1090:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1091:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1092:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1093:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1094:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSERDY        LL_RCC_LSE_IsReady
1095:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1096:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1097:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1098:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1099:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == RCC_CSR_LSERDY) ? 1UL : 0UL);
1100:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1101:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1102:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1103:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1104:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1105:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1106:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1107:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1108:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1109:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSECSSD) == RCC_CSR_LSECSSD) ? 1UL : 0UL);
1110:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1111:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1112:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1113:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
1114:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1115:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1116:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 31


1117:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
1118:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1119:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1120:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1121:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1122:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1123:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1124:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1125:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1126:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1127:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1128:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1129:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1130:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1131:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1132:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1133:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1134:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1135:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1136:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1137:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1138:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1139:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1140:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1141:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1142:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1143:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1144:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1145:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1146:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1147:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) ? 1UL : 0UL);
1148:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1149:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1150:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1151:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
1152:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1153:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1154:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
1155:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
1156:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1157:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1158:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1159:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable MSI oscillator
1160:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Enable
1161:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1162:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1163:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
1164:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1165:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSION);
1166:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1167:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1168:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1169:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable MSI oscillator
1170:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Disable
1171:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1172:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1173:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 32


1174:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1175:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSION);
1176:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1177:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1178:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1179:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if MSI oscillator Ready
1180:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
1181:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1182:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1183:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
1184:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1185:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
1186:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1187:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1188:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1189:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the Internal Multi Speed oscillator (MSI) clock range in run mode.
1190:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_SetRange
1191:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
1192:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1193:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1194:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1195:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1196:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1197:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1198:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1199:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1200:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1201:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
1202:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1203:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSIRANGE, Range);
1204:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1205:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1206:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1207:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the Internal Multi Speed oscillator (MSI) clock range in run mode.
1208:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_GetRange
1209:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1210:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1211:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1212:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1213:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1214:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1215:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1216:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1217:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1218:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
1219:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1220:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
1221:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1222:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1223:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1224:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get MSI Calibration value
1225:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
1226:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *       MSITRIM and the factory trim value
1227:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSICAL        LL_RCC_MSI_GetCalibration
1228:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1229:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1230:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 33


1231:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1232:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos);
1233:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1234:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1235:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1236:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
1237:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
1238:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
1239:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0xFF
1240:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1241:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1242:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
1243:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1244:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
1245:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1246:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1247:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1248:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
1249:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_GetCalibTrimming
1250:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1251:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1252:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
1253:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1254:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
1255:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1256:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1257:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1258:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
1259:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1260:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1261:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1262:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
1263:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1264:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1265:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1266:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the system clock source
1267:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1268:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1269:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
1270:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1271:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1272:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1273:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1274:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1275:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1276:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1277:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
1278:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1279:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1280:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1281:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the system clock source
1282:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1283:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1284:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
1285:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1286:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1287:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 34


1288:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1289:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1290:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1291:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
1292:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1293:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1294:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1295:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1296:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1297:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1298:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1299:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1300:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1301:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1302:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1303:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1304:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1305:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1306:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1307:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1308:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1309:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1310:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1311:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
1312:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1313:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1314:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1315:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1316:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1317:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1318:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1319:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1320:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1321:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1322:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1323:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1324:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1325:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1326:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1327:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
1328:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1329:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1330:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1331:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1332:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1333:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1334:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1335:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1336:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1337:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1338:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1339:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1340:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1341:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1342:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1343:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
1344:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 35


1345:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1346:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1347:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1348:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1349:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1350:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1351:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1352:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1353:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1354:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1355:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1356:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1357:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1358:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1359:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1360:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1361:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1362:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1363:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1364:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1365:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1366:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1367:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1368:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1369:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1370:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1371:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1372:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1373:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1374:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1375:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1376:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1377:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1378:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1379:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1380:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1381:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1382:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1383:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1384:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1385:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1386:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1387:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1388:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1389:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1390:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1391:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1392:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1393:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1394:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1395:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1396:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Set Clock After Wake-Up From Stop mode
1397:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_SetClkAfterWakeFromStop
1398:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  Clock This parameter can be one of the following values:
1399:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
1400:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
1401:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 36


1402:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1403:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
1404:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1405:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
1406:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1407:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1408:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1409:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get Clock After Wake-Up From Stop mode
1410:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_GetClkAfterWakeFromStop
1411:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1412:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
1413:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
1414:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1415:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(void)
1416:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1417:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPWUCK));
1418:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1419:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1420:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1421:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
1422:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1423:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1424:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1425:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
1426:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1427:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1428:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1429:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure MCOx
1430:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
1431:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
1432:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1433:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1434:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1435:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1436:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_MSI
1437:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1438:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
1439:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1440:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1441:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*)
1442:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *
1443:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1444:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1445:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1446:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
1447:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
1448:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
1449:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
1450:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1451:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1452:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1453:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1454:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1455:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1456:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1457:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1458:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 37


1459:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1460:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1461:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1462:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
1463:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1464:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1465:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1466:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1467:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_SetUSARTClockSource
1468:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1469:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1470:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK (*)
1471:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI (*)
1472:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE (*)
1473:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1474:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1475:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1476:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1477:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *
1478:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1479:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1480:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1481:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1482:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1483:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
1484:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1485:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1486:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1487:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
1488:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
1489:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
1490:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1491:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1492:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1493:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1494:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1495:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1496:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
1497:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1498:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
1499:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1500:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1501:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1502:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1503:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
1504:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1505:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1506:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1507:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1508:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 (*)
1509:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
1510:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
1511:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *
1512:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1513:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1514:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1515:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 38


1516:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1517:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4U) & 0x000FF000U), ((I2CxSource << 4U) & 0x000FF000U));
1518:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1519:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1520:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1521:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
1522:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_SetLPTIMClockSource
1523:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
1524:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1525:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1526:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1527:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1528:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1529:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1530:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
1531:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1532:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, LPTIMxSource);
1533:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1534:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1535:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
1536:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
1537:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1538:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure RNG clock source
1539:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        HSI48SEL      LL_RCC_SetRNGClockSource
1540:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
1541:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1542:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1543:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1544:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1545:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
1546:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1547:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_HSI48SEL, RNGxSource);
1548:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1549:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
1550:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1551:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
1552:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1553:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure USB clock source
1554:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        HSI48SEL      LL_RCC_SetUSBClockSource
1555:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1556:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1557:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1558:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1559:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1560:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1561:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1562:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_HSI48SEL, USBxSource);
1563:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1564:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
1565:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1566:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
1567:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1568:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1569:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get USARTx clock source
1570:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_GetUSARTClockSource
1571:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1572:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE (*)
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 39


1573:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE
1574:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1575:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1576:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK (*)
1577:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI (*)
1578:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE (*)
1579:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1580:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1581:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1582:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1583:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *
1584:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1585:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1586:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1587:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1588:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
1589:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1590:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1591:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1592:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1593:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1594:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
1595:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
1596:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
1597:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
1598:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1599:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1600:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1601:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1602:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1603:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1604:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
1605:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1606:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
1607:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1608:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1609:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1610:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
1611:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
1612:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1613:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
1614:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
1615:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1616:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1617:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1618:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1619:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1  (*)
1620:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK  (*)
1621:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI   (*)
1622:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *
1623:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1624:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1625:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1626:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1627:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4U) | (I2Cx << 4U));
1628:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1629:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 40


1630:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1631:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
1632:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
1633:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
1634:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
1635:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1636:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1637:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1638:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1639:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1640:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1641:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
1642:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1643:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPTIMx));
1644:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1645:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1646:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
1647:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
1648:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1649:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get RNGx clock source
1650:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetRNGClockSource
1651:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
1652:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
1653:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1654:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1655:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1656:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1657:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
1658:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1659:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
1660:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1661:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
1662:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1663:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
1664:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1665:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get USBx clock source
1666:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetUSBClockSource
1667:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1668:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1669:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1670:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1671:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
1672:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1673:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1674:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1675:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USBx));
1676:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1677:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
1678:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1679:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
1680:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1681:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1682:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
1683:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1684:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1685:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
1686:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 41


1687:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1688:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1689:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1690:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
1691:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed any more unless
1692:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
1693:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *       set). The RTCRST bit can be used to reset them.
1694:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCSEL        LL_RCC_SetRTCClockSource
1695:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1696:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1697:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1698:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1699:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
1700:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1701:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1702:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
1703:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1704:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_RTCSEL, Source);
1705:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1706:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1707:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1708:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
1709:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCSEL        LL_RCC_GetRTCClockSource
1710:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1711:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1712:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1713:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1714:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
1715:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1716:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
1717:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1718:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RTCSEL));
1719:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1720:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1721:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1722:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable RTC
1723:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_EnableRTC
1724:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1725:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1726:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
1727:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1728:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_RTCEN);
1729:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1730:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1731:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1732:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable RTC
1733:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_DisableRTC
1734:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1735:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1736:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
1737:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1738:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_RTCEN);
1739:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1740:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1741:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1742:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
1743:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_IsEnabledRTC
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 42


1744:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1745:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1746:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
1747:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1748:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_RTCEN) == RCC_CSR_RTCEN) ? 1UL : 0UL);
1749:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1750:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1751:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1752:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
1753:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCRST         LL_RCC_ForceBackupDomainReset
1754:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1755:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1756:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
1757:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1758:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_RTCRST);
1759:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1760:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1761:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1762:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
1763:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCRST         LL_RCC_ReleaseBackupDomainReset
1764:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1765:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1766:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
1767:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1768:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_RTCRST);
1769:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1770:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1771:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1772:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @}
1773:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1774:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1775:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
1776:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @{
1777:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1778:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1779:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1780:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable PLL
1781:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
1782:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1783:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1784:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
1785:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1786:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
1787:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1788:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1789:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1790:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable PLL
1791:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
1792:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
1793:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1794:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1795:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
1796:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1797:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
1798:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1799:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1800:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 43


1801:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if PLL Ready
1802:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
1803:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1804:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1805:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
  96              		.loc 2 1805 26 view .LVU21
  97              	.LBB49:
1806:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1807:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
  98              		.loc 2 1807 3 view .LVU22
  99              		.loc 2 1807 12 is_stmt 0 view .LVU23
 100 0000 034B     		ldr	r3, .L7
 101 0002 1B68     		ldr	r3, [r3]
 102              		.loc 2 1807 69 view .LVU24
 103 0004 9B01     		lsls	r3, r3, #6
 104 0006 01D5     		bpl	.L6
 105              	.LBE49:
 106              	.LBE48:
 503:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 504:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* PLL configuration cannot be modified */
 505:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     status = ERROR;
 107              		.loc 1 505 12 view .LVU25
 108 0008 0120     		movs	r0, #1
 109              	.L5:
 110              	.LVL6:
 506:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 507:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 508:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 509:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   return status;
 111              		.loc 1 509 3 is_stmt 1 view .LVU26
 510:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 112              		.loc 1 510 1 is_stmt 0 view .LVU27
 113              		@ sp needed
 114 000a 7047     		bx	lr
 115              	.LVL7:
 116              	.L6:
 499:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 117              		.loc 1 499 15 view .LVU28
 118 000c 0020     		movs	r0, #0
 119 000e FCE7     		b	.L5
 120              	.L8:
 121              		.align	2
 122              	.L7:
 123 0010 00100240 		.word	1073876992
 124              		.cfi_endproc
 125              	.LFE258:
 127              		.section	.text.LL_Init1msTick,"ax",%progbits
 128              		.align	1
 129              		.global	LL_Init1msTick
 130              		.syntax unified
 131              		.code	16
 132              		.thumb_func
 133              		.fpu softvfp
 135              	LL_Init1msTick:
 136              	.LVL8:
 137              	.LFB251:
 148:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Use frequency provided in argument */
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 44


 138              		.loc 1 148 1 is_stmt 1 view -0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 0, uses_anonymous_args = 0
 148:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Use frequency provided in argument */
 142              		.loc 1 148 1 is_stmt 0 view .LVU30
 143 0000 10B5     		push	{r4, lr}
 144              	.LCFI1:
 145              		.cfi_def_cfa_offset 8
 146              		.cfi_offset 4, -8
 147              		.cfi_offset 14, -4
 150:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 148              		.loc 1 150 3 is_stmt 1 view .LVU31
 149              	.LVL9:
 150              	.LBB50:
 151              	.LBI50:
 152              		.file 3 "mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h"
   1:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
   2:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   ******************************************************************************
   3:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @file    stm32l0xx_ll_utils.h
   4:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @author  MCD Application Team
   5:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @brief   Header file of UTILS LL module.
   6:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   @verbatim
   7:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   ==============================================================================
   8:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                      ##### How to use this driver #####
   9:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   ==============================================================================
  10:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****     [..]
  11:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****     The LL UTILS driver contains a set of generic APIs that can be
  12:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****     used by user:
  13:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****       (+) Device electronic signature
  14:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****       (+) Timing functions
  15:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****       (+) PLL configuration functions
  16:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  17:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   @endverbatim
  18:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   ******************************************************************************
  19:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @attention
  20:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   *
  21:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  22:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * All rights reserved.</center></h2>
  23:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   *
  24:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  25:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * the "License"; You may not use this file except in compliance with the
  26:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * License. You may obtain a copy of the License at:
  27:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   *                        opensource.org/licenses/BSD-3-Clause
  28:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   *
  29:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   ******************************************************************************
  30:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
  31:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  32:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  33:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** #ifndef __STM32L0xx_LL_UTILS_H
  34:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** #define __STM32L0xx_LL_UTILS_H
  35:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  36:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** #ifdef __cplusplus
  37:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** extern "C" {
  38:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** #endif
  39:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  40:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /* Includes ------------------------------------------------------------------*/
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 45


  41:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** #include "stm32l0xx.h"
  42:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  43:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /** @addtogroup STM32L0xx_LL_Driver
  44:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @{
  45:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
  46:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  47:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /** @defgroup UTILS_LL UTILS
  48:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @{
  49:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
  50:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  51:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /* Private types -------------------------------------------------------------*/
  52:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /* Private variables ---------------------------------------------------------*/
  53:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  54:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /* Private constants ---------------------------------------------------------*/
  55:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /** @defgroup UTILS_LL_Private_Constants UTILS Private Constants
  56:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @{
  57:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
  58:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  59:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /* Max delay can be used in LL_mDelay */
  60:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** #define LL_MAX_DELAY                  0xFFFFFFFFU
  61:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  62:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
  63:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****  * @brief Unique device ID register base address
  64:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****  */
  65:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** #define UID_BASE_ADDRESS              UID_BASE
  66:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  67:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
  68:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****  * @brief Flash size data register base address
  69:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****  */
  70:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** #define FLASHSIZE_BASE_ADDRESS        FLASHSIZE_BASE
  71:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  72:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  73:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
  74:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @}
  75:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
  76:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  77:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /* Private macros ------------------------------------------------------------*/
  78:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /** @defgroup UTILS_LL_Private_Macros UTILS Private Macros
  79:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @{
  80:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
  81:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
  82:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @}
  83:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
  84:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /* Exported types ------------------------------------------------------------*/
  85:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /** @defgroup UTILS_LL_ES_INIT UTILS Exported structures
  86:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @{
  87:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
  88:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
  89:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @brief  UTILS PLL structure definition
  90:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
  91:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** typedef struct
  92:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** {
  93:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   uint32_t PLLMul;   /*!< Multiplication factor for PLL VCO input clock.
  94:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                           This parameter can be a value of @ref RCC_LL_EC_PLL_MUL
  95:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  96:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                           This feature can be modified afterwards using unitary function
  97:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                           @ref LL_RCC_PLL_ConfigDomain_SYS(). */
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 46


  98:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
  99:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   uint32_t PLLDiv;   /*!< Division factor for PLL VCO output clock.
 100:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                           This parameter can be a value of @ref RCC_LL_EC_PLL_DIV 
 101:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   
 102:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                           This feature can be modified afterwards using unitary function
 103:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                           @ref LL_RCC_PLL_ConfigDomain_SYS(). */
 104:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** } LL_UTILS_PLLInitTypeDef;
 105:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 106:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
 107:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @brief  UTILS System, AHB and APB buses clock configuration structure definition
 108:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 109:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** typedef struct
 110:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** {
 111:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   uint32_t AHBCLKDivider;         /*!< The AHB clock (HCLK) divider. This clock is derived from the
 112:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                                        This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV
 113:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 114:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                                        This feature can be modified afterwards using unitary functi
 115:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                                        @ref LL_RCC_SetAHBPrescaler(). */
 116:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 117:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   uint32_t APB1CLKDivider;        /*!< The APB1 clock (PCLK1) divider. This clock is derived from t
 118:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                                        This parameter can be a value of @ref RCC_LL_EC_APB1_DIV
 119:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 120:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                                        This feature can be modified afterwards using unitary functi
 121:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                                        @ref LL_RCC_SetAPB1Prescaler(). */
 122:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 123:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   uint32_t APB2CLKDivider;        /*!< The APB2 clock (PCLK2) divider. This clock is derived from t
 124:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                                        This parameter can be a value of @ref RCC_LL_EC_APB2_DIV
 125:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 126:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                                        This feature can be modified afterwards using unitary functi
 127:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****                                        @ref LL_RCC_SetAPB2Prescaler(). */
 128:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 129:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** } LL_UTILS_ClkInitTypeDef;
 130:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 131:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
 132:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @}
 133:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 134:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 135:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /* Exported constants --------------------------------------------------------*/
 136:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /** @defgroup UTILS_LL_Exported_Constants UTILS Exported Constants
 137:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @{
 138:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 139:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 140:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /** @defgroup UTILS_EC_HSE_BYPASS HSE Bypass activation
 141:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @{
 142:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 143:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** #define LL_UTILS_HSEBYPASS_OFF        0x00000000U       /*!< HSE Bypass is not enabled             
 144:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** #define LL_UTILS_HSEBYPASS_ON         0x00000001U       /*!< HSE Bypass is enabled                 
 145:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
 146:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @}
 147:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 148:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 149:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 150:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
 151:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @}
 152:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 153:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 154:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /* Exported macro ------------------------------------------------------------*/
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 47


 155:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 156:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /* Exported functions --------------------------------------------------------*/
 157:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /** @defgroup UTILS_LL_Exported_Functions UTILS Exported Functions
 158:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @{
 159:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 160:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 161:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /** @defgroup UTILS_EF_DEVICE_ELECTRONIC_SIGNATURE DEVICE ELECTRONIC SIGNATURE
 162:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @{
 163:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 164:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 165:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
 166:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @brief  Get Word0 of the unique device identifier (UID based on 96 bits)
 167:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @retval UID[31:0]
 168:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 169:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word0(void)
 170:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** {
 171:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   return (uint32_t)(READ_REG(*((uint32_t *)UID_BASE_ADDRESS)));
 172:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** }
 173:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 174:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
 175:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @brief  Get Word1 of the unique device identifier (UID based on 96 bits)
 176:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @retval UID[63:32]
 177:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 178:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word1(void)
 179:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** {
 180:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 0x04U))));
 181:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** }
 182:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 183:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
 184:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @brief  Get Word2 of the unique device identifier (UID based on 96 bits)
 185:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @retval UID[95:64]
 186:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 187:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word2(void)
 188:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** {
 189:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 0x14U))));
 190:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** }
 191:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 192:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
 193:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @brief  Get Flash memory size
 194:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @note   This bitfield indicates the size of the device Flash memory expressed in
 195:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   *         Kbytes. As an example, 0x040 corresponds to 64 Kbytes.
 196:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @retval FLASH_SIZE[15:0]: Flash memory size
 197:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 198:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetFlashSize(void)
 199:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** {
 200:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   return (uint32_t)(READ_REG(*((uint32_t *)FLASHSIZE_BASE_ADDRESS)) & 0xFFFF);
 201:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** }
 202:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 203:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 204:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
 205:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @}
 206:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 207:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
 208:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /** @defgroup UTILS_LL_EF_DELAY DELAY
 209:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @{
 210:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 211:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** 
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 48


 212:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** /**
 213:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @brief  This function configures the Cortex-M SysTick source of the time base.
 214:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
 215:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @note   When a RTOS is used, it is recommended to avoid changing the SysTick 
 216:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   *         configuration by calling this function, for a delay use rather osDelay RTOS service.
 217:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @param  Ticks Number of ticks
 218:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   * @retval None
 219:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   */
 220:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** __STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
 153              		.loc 3 220 22 view .LVU32
 154              	.LBB51:
 221:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h **** {
 222:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   /* Configure the SysTick to have interrupt in 1ms time base */
 223:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 155              		.loc 3 223 3 view .LVU33
 156              		.loc 3 223 46 is_stmt 0 view .LVU34
 157 0002 FA21     		movs	r1, #250
 158 0004 8900     		lsls	r1, r1, #2
 159 0006 FFF7FEFF 		bl	__aeabi_uidiv
 160              	.LVL10:
 161              		.loc 3 223 20 view .LVU35
 162 000a 0138     		subs	r0, r0, #1
 163              		.loc 3 223 18 view .LVU36
 164 000c 034B     		ldr	r3, .L10
 165 000e 5860     		str	r0, [r3, #4]
 224:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 166              		.loc 3 224 3 is_stmt 1 view .LVU37
 167              		.loc 3 224 18 is_stmt 0 view .LVU38
 168 0010 0022     		movs	r2, #0
 169 0012 9A60     		str	r2, [r3, #8]
 225:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_utils.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 170              		.loc 3 225 3 is_stmt 1 view .LVU39
 171              		.loc 3 225 18 is_stmt 0 view .LVU40
 172 0014 0532     		adds	r2, r2, #5
 173 0016 1A60     		str	r2, [r3]
 174              	.LVL11:
 175              		.loc 3 225 18 view .LVU41
 176              	.LBE51:
 177              	.LBE50:
 151:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 178              		.loc 1 151 1 view .LVU42
 179              		@ sp needed
 180 0018 10BD     		pop	{r4, pc}
 181              	.L11:
 182 001a C046     		.align	2
 183              	.L10:
 184 001c 10E000E0 		.word	-536813552
 185              		.cfi_endproc
 186              	.LFE251:
 188              		.section	.text.LL_mDelay,"ax",%progbits
 189              		.align	1
 190              		.global	LL_mDelay
 191              		.syntax unified
 192              		.code	16
 193              		.thumb_func
 194              		.fpu softvfp
 196              	LL_mDelay:
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 49


 197              	.LVL12:
 198              	.LFB252:
 164:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 199              		.loc 1 164 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 8
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              		@ link register save eliminated.
 164:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 204              		.loc 1 164 1 is_stmt 0 view .LVU44
 205 0000 82B0     		sub	sp, sp, #8
 206              	.LCFI2:
 207              		.cfi_def_cfa_offset 8
 165:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Add this code to indicate that local variable is not used */
 208              		.loc 1 165 3 is_stmt 1 view .LVU45
 165:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Add this code to indicate that local variable is not used */
 209              		.loc 1 165 31 is_stmt 0 view .LVU46
 210 0002 084B     		ldr	r3, .L18
 211 0004 1B68     		ldr	r3, [r3]
 165:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Add this code to indicate that local variable is not used */
 212              		.loc 1 165 18 view .LVU47
 213 0006 0193     		str	r3, [sp, #4]
 167:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 214              		.loc 1 167 3 is_stmt 1 view .LVU48
 167:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 215              		.loc 1 167 4 is_stmt 0 view .LVU49
 216 0008 019B     		ldr	r3, [sp, #4]
 170:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 217              		.loc 1 170 3 is_stmt 1 view .LVU50
 170:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 218              		.loc 1 170 6 is_stmt 0 view .LVU51
 219 000a 431C     		adds	r3, r0, #1
 220 000c 00D0     		beq	.L15
 172:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 221              		.loc 1 172 5 is_stmt 1 view .LVU52
 172:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 222              		.loc 1 172 10 is_stmt 0 view .LVU53
 223 000e 0130     		adds	r0, r0, #1
 224              	.LVL13:
 225              	.L15:
 175:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 226              		.loc 1 175 9 is_stmt 1 view .LVU54
 227 0010 0028     		cmp	r0, #0
 228 0012 05D0     		beq	.L17
 177:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 229              		.loc 1 177 5 view .LVU55
 177:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 230              		.loc 1 177 17 is_stmt 0 view .LVU56
 231 0014 034B     		ldr	r3, .L18
 232 0016 1B68     		ldr	r3, [r3]
 177:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 233              		.loc 1 177 8 view .LVU57
 234 0018 DB03     		lsls	r3, r3, #15
 235 001a F9D5     		bpl	.L15
 179:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 236              		.loc 1 179 7 is_stmt 1 view .LVU58
 179:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 50


 237              		.loc 1 179 12 is_stmt 0 view .LVU59
 238 001c 0138     		subs	r0, r0, #1
 239              	.LVL14:
 179:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 240              		.loc 1 179 12 view .LVU60
 241 001e F7E7     		b	.L15
 242              	.L17:
 182:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 243              		.loc 1 182 1 view .LVU61
 244 0020 02B0     		add	sp, sp, #8
 245              		@ sp needed
 246 0022 7047     		bx	lr
 247              	.L19:
 248              		.align	2
 249              	.L18:
 250 0024 10E000E0 		.word	-536813552
 251              		.cfi_endproc
 252              	.LFE252:
 254              		.section	.text.LL_SetSystemCoreClock,"ax",%progbits
 255              		.align	1
 256              		.global	LL_SetSystemCoreClock
 257              		.syntax unified
 258              		.code	16
 259              		.thumb_func
 260              		.fpu softvfp
 262              	LL_SetSystemCoreClock:
 263              	.LVL15:
 264              	.LFB253:
 226:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* HCLK clock frequency */
 265              		.loc 1 226 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269              		@ link register save eliminated.
 228:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 270              		.loc 1 228 3 view .LVU63
 228:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 271              		.loc 1 228 19 is_stmt 0 view .LVU64
 272 0000 014B     		ldr	r3, .L21
 273 0002 1860     		str	r0, [r3]
 229:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 274              		.loc 1 229 1 view .LVU65
 275              		@ sp needed
 276 0004 7047     		bx	lr
 277              	.L22:
 278 0006 C046     		.align	2
 279              	.L21:
 280 0008 00000000 		.word	SystemCoreClock
 281              		.cfi_endproc
 282              	.LFE253:
 284              		.section	.text.LL_SetFlashLatency,"ax",%progbits
 285              		.align	1
 286              		.global	LL_SetFlashLatency
 287              		.syntax unified
 288              		.code	16
 289              		.thumb_func
 290              		.fpu softvfp
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 51


 292              	LL_SetFlashLatency:
 293              	.LVL16:
 294              	.LFB254:
 240:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t timeout;
 295              		.loc 1 240 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 241:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t getlatency;
 300              		.loc 1 241 3 view .LVU67
 242:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t latency;
 301              		.loc 1 242 3 view .LVU68
 243:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 302              		.loc 1 243 3 view .LVU69
 244:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 303              		.loc 1 244 3 view .LVU70
 247:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 304              		.loc 1 247 3 view .LVU71
 247:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 305              		.loc 1 247 25 is_stmt 0 view .LVU72
 306 0000 421E     		subs	r2, r0, #1
 247:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 307              		.loc 1 247 6 view .LVU73
 308 0002 204B     		ldr	r3, .L37
 309 0004 9A42     		cmp	r2, r3
 310 0006 39D8     		bhi	.L30
 253:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 311              		.loc 1 253 5 is_stmt 1 view .LVU74
 312              	.LBB52:
 313              	.LBI52:
 314              		.file 4 "mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h"
   1:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
   2:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   ******************************************************************************
   3:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @file    stm32l0xx_ll_pwr.h
   4:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @author  MCD Application Team
   5:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   ******************************************************************************
   7:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @attention
   8:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *
   9:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  10:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * All rights reserved.</center></h2>
  11:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *
  12:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * the "License"; You may not use this file except in compliance with the
  14:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * License. You may obtain a copy of the License at:
  15:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *
  17:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   ******************************************************************************
  18:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
  19:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
  20:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #ifndef __STM32L0xx_LL_PWR_H
  22:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define __STM32L0xx_LL_PWR_H
  23:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
  24:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #ifdef __cplusplus
  25:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** extern "C" {
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 52


  26:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #endif
  27:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
  28:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  29:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #include "stm32l0xx.h"
  30:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
  31:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @addtogroup STM32L0xx_LL_Driver
  32:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
  33:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
  34:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
  35:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #if defined(PWR)
  36:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
  37:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  38:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
  39:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
  40:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
  41:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  42:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  43:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  44:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  45:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  46:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  47:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  48:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
  49:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
  50:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
  51:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  52:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  53:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
  54:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
  55:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CR_CSBF                     PWR_CR_CSBF            /*!< Clear standby flag */
  56:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CR_CWUF                     PWR_CR_CWUF            /*!< Clear wakeup flag */
  57:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
  58:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @}
  59:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
  60:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
  61:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  62:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  63:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
  64:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
  65:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_WUF                     PWR_CSR_WUF            /*!< Wakeup flag */
  66:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_SBF                     PWR_CSR_SBF            /*!< Standby flag */
  67:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
  68:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_PVDO                    PWR_CSR_PVDO           /*!< Power voltage detector outpu
  69:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
  70:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CSR_VREFINTRDYF)
  71:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_VREFINTRDYF             PWR_CSR_VREFINTRDYF    /*!< VREFINT ready flag */
  72:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CSR_VREFINTRDYF */
  73:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_VOS                     PWR_CSR_VOSF           /*!< Voltage scaling select flag 
  74:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_REGLPF                  PWR_CSR_REGLPF         /*!< Regulator low power flag */
  75:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP1                   PWR_CSR_EWUP1          /*!< Enable WKUP pin 1 */
  76:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP2                   PWR_CSR_EWUP2          /*!< Enable WKUP pin 2 */
  77:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
  78:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP3                   PWR_CSR_EWUP3          /*!< Enable WKUP pin 3 */
  79:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
  80:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
  81:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @}
  82:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 53


  83:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
  84:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE Regulator Voltage
  85:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
  86:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
  87:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR_VOS_0)                   /*!< 1.8V (range 1) */
  88:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR_VOS_1)                   /*!< 1.5V (range 2) */
  89:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE3         (PWR_CR_VOS_0 | PWR_CR_VOS_1)    /*!< 1.2V (range 3) */
  90:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
  91:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @}
  92:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
  93:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
  94:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR Mode Power
  95:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
  96:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
  97:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_MODE_STOP                      0x00000000U                    /*!< Enter Stop mode w
  98:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                   (PWR_CR_PDDS)                  /*!< Enter Standby mod
  99:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 100:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @}
 101:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 102:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 103:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_LP_MODES  Regulator Mode In Low Power Modes
 104:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
 105:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 106:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_LPMODES_MAIN           0x00000000U        /*!< Voltage regulator in main mode d
 107:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_LPMODES_LOW_POWER      (PWR_CR_LPSDSR)    /*!< Voltage regulator in low-power m
 108:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 109:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @}
 110:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 111:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CR_LPDS)
 112:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_DS_MODE  Regulator Mode In Deep Sleep Mode
 113:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****  * @{
 114:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****  */
 115:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_MAIN        0x00000000U           /*!< Voltage regulator in main mode du
 116:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_LOW_POWER   (PWR_CR_LPDS)         /*!< Voltage regulator in low-power mo
 117:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 118:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @}
 119:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 120:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CR_LPDS */
 121:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 122:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
 123:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL Power Voltage Detector Level
 124:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
 125:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 126:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR_PLS_LEV0)      /*!< Voltage threshold detected b
 127:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR_PLS_LEV1)      /*!< Voltage threshold detected b
 128:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR_PLS_LEV2)      /*!< Voltage threshold detected b
 129:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR_PLS_LEV3)      /*!< Voltage threshold detected b
 130:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR_PLS_LEV4)      /*!< Voltage threshold detected b
 131:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR_PLS_LEV5)      /*!< Voltage threshold detected b
 132:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR_PLS_LEV6)      /*!< Voltage threshold detected b
 133:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR_PLS_LEV7)      /*!< External input analog voltag
 134:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 135:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @}
 136:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 137:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
 138:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP_PIN  Wakeup Pins
 139:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 54


 140:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 141:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CSR_EWUP1)        /*!< WKUP pin 1 : PA0 */
 142:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CSR_EWUP2)        /*!< WKUP pin 2 : PC13 */
 143:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
 144:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CSR_EWUP3)        /*!< WKUP pin 3 : PE6 or PA2 acco
 145:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
 146:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 147:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @}
 148:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 149:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 150:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 151:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @}
 152:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 153:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 154:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 155:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 156:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 157:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
 158:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 159:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 160:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common write and read registers Macros
 161:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
 162:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 163:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 164:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 165:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 166:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 167:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 168:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @retval None
 169:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 170:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 171:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 172:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 173:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 174:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 175:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @retval Register value
 176:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 177:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 178:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 179:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @}
 180:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 181:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 182:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 183:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @}
 184:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 185:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 186:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 187:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 188:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
 189:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 190:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 191:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 192:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @{
 193:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 194:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 195:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief  Switch the regulator from main mode to low-power mode
 196:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_EnableLowPowerRunMode
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 55


 197:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @note   Remind to set the regulator to low power before enabling
 198:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         LowPower run mode (bit @ref LL_PWR_REGU_LPMODES_LOW_POWER).
 199:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @retval None
 200:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 201:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
 202:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** {
 203:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPRUN);
 204:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** }
 205:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 206:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 207:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief  Switch the regulator from low-power mode to main mode
 208:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_DisableLowPowerRunMode
 209:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @retval None
 210:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 211:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
 212:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** {
 213:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPRUN);
 214:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** }
 215:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 216:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 217:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief  Check if the regulator is in low-power mode
 218:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_IsEnabledLowPowerRunMode
 219:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 220:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 221:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 222:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** {
 223:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_LPRUN) == (PWR_CR_LPRUN));
 224:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** }
 225:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 226:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 227:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief  Set voltage regulator to low-power and switch from 
 228:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         run main mode to run low-power mode.
 229:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_EnterLowPowerRunMode\n
 230:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         CR    LPRUN        LL_PWR_EnterLowPowerRunMode
 231:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @note   This "high level" function is introduced to provide functional
 232:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         compatibility with other families. Notice that the two registers
 233:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         have to be written sequentially, so this function is not atomic.
 234:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         To assure atomicity you can call separately the following functions:
 235:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_SetRegulModeLP(@ref LL_PWR_REGU_LPMODES_LOW_POWER);
 236:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_EnableLowPowerRunMode();
 237:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @retval None
 238:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 239:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 240:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** {
 241:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPSDSR); /* => LL_PWR_SetRegulModeLP(LL_PWR_REGU_LPMODES_LOW_POWER) */
 242:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPRUN);  /* => LL_PWR_EnableLowPowerRunMode() */
 243:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** }
 244:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 245:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 246:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief  Set voltage regulator to main and switch from 
 247:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         run main mode to low-power mode.
 248:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_ExitLowPowerRunMode\n
 249:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         CR    LPRUN        LL_PWR_ExitLowPowerRunMode
 250:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @note   This "high level" function is introduced to provide functional   
 251:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         compatibility with other families. Notice that the two registers 
 252:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         have to be written sequentially, so this function is not atomic.
 253:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         To assure atomicity you can call separately the following functions:
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 56


 254:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_DisableLowPowerRunMode();
 255:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_SetRegulModeLP(@ref LL_PWR_REGU_LPMODES_MAIN);
 256:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @retval None
 257:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 258:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 259:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** {
 260:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPRUN);   /* => LL_PWR_DisableLowPowerRunMode() */
 261:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPSDSR);  /* => LL_PWR_SetRegulModeLP(LL_PWR_REGU_LPMODES_MAIN) */
 262:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** }
 263:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 264:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief  Set the main internal regulator output voltage
 265:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    VOS       LL_PWR_SetRegulVoltageScaling
 266:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 267:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 268:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 269:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
 270:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @retval None
 271:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 272:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 273:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** {
 274:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 275:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** }
 276:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** 
 277:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** /**
 278:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @brief  Get the main internal regulator output voltage
 279:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    VOS       LL_PWR_GetRegulVoltageScaling
 280:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 281:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 282:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 283:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
 284:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   */
 285:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
 315              		.loc 4 285 26 view .LVU75
 316              	.LBB53:
 286:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** {
 287:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_VOS));
 317              		.loc 4 287 3 view .LVU76
 318              		.loc 4 287 21 is_stmt 0 view .LVU77
 319 0008 1F4B     		ldr	r3, .L37+4
 320 000a 1B68     		ldr	r3, [r3]
 321              		.loc 4 287 10 view .LVU78
 322 000c C022     		movs	r2, #192
 323 000e 5201     		lsls	r2, r2, #5
 324 0010 1340     		ands	r3, r2
 325              	.LBE53:
 326              	.LBE52:
 253:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 327              		.loc 1 253 8 view .LVU79
 328 0012 8022     		movs	r2, #128
 329 0014 1201     		lsls	r2, r2, #4
 330 0016 9342     		cmp	r3, r2
 331 0018 20D0     		beq	.L35
 266:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 332              		.loc 1 266 10 is_stmt 1 view .LVU80
 333              	.LBB54:
 334              	.LBI54:
 285:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_pwr.h **** {
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 57


 335              		.loc 4 285 26 view .LVU81
 336              	.LBB55:
 337              		.loc 4 287 3 view .LVU82
 338              		.loc 4 287 21 is_stmt 0 view .LVU83
 339 001a 1B4B     		ldr	r3, .L37+4
 340 001c 1B68     		ldr	r3, [r3]
 341              		.loc 4 287 10 view .LVU84
 342 001e C022     		movs	r2, #192
 343 0020 5201     		lsls	r2, r2, #5
 344 0022 1340     		ands	r3, r2
 345              	.LBE55:
 346              	.LBE54:
 266:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 347              		.loc 1 266 13 view .LVU85
 348 0024 8022     		movs	r2, #128
 349 0026 5201     		lsls	r2, r2, #5
 350 0028 9342     		cmp	r3, r2
 351 002a 1CD0     		beq	.L36
 281:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 352              		.loc 1 281 7 is_stmt 1 view .LVU86
 281:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 353              		.loc 1 281 10 is_stmt 0 view .LVU87
 354 002c 174B     		ldr	r3, .L37+8
 355 002e 9842     		cmp	r0, r3
 356 0030 22D9     		bls	.L33
 284:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 357              		.loc 1 284 17 view .LVU88
 358 0032 0121     		movs	r1, #1
 359              	.L26:
 360              	.LVL17:
 293:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 361              		.loc 1 293 5 is_stmt 1 view .LVU89
 295:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 362              		.loc 1 295 7 view .LVU90
 363              	.LBB56:
 364              	.LBI56:
 365              		.file 5 "mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h"
   1:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
   2:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   ******************************************************************************
   3:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @file    stm32l0xx_ll_system.h
   4:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @author  MCD Application Team
   5:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   @verbatim
   7:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   ==============================================================================
   8:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****                      ##### How to use this driver #####
   9:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   ==============================================================================
  10:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****     [..]
  11:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****     used by user:
  13:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  17:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   @endverbatim
  18:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   ******************************************************************************
  19:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @attention
  20:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 58


  21:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  22:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * All rights reserved.</center></h2>
  23:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
  24:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  25:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * the "License"; You may not use this file except in compliance with the
  26:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * License. You may obtain a copy of the License at:
  27:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *                        opensource.org/licenses/BSD-3-Clause
  28:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
  29:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   ******************************************************************************
  30:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
  31:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  32:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  33:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #ifndef __STM32L0xx_LL_SYSTEM_H
  34:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define __STM32L0xx_LL_SYSTEM_H
  35:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  36:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #ifdef __cplusplus
  37:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** extern "C" {
  38:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif
  39:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  40:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  41:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #include "stm32l0xx.h"
  42:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  43:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @addtogroup STM32L0xx_LL_Driver
  44:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
  45:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
  46:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  47:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)
  48:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  49:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  50:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
  51:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
  52:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  53:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  54:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  55:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  56:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  57:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  58:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
  59:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
  60:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  61:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
  62:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****  * @brief Power-down in Run mode Flash key
  63:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****  */
  64:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define FLASH_PDKEY1                  (0x04152637U) /*!< Flash power down key1 */
  65:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define FLASH_PDKEY2                  (0xFAFBFCFDU) /*!< Flash power down key2: used with FLASH_PDK
  66:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****                                                                    to unlock the RUN_PD bit in FLAS
  67:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  68:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
  69:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
  70:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
  71:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  72:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  73:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  74:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  75:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  76:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  77:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 59


  78:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
  79:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  80:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG Memory Remap
  81:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** * @{
  82:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** */
  83:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              0x00000000U                                           /*
  84:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_CFGR1_MEM_MODE_0                               /*
  85:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0)   /*
  86:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  87:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
  88:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
  89:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
  90:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
  91:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_UFB)
  92:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG Bank Mode
  93:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
  94:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
  95:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK1           0x00000000U               /*!< Flash Bank1 mapped at 0x0
  96:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****                                                                           Flash Bank2 mapped at 0x0
  97:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank1 mapped 
  98:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank2 mapped 
  99:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK2           SYSCFG_CFGR1_UFB          /*!< Flash Bank2 mapped at 0x0
 100:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****                                                                           Flash Bank1 mapped at 0x0
 101:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank2 mapped 
 102:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank1 mapped 
 103:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 104:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 105:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 106:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 107:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_UFB */
 108:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 109:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BOOTMODE SYSCFG Boot Mode
 110:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** * @{
 111:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** */
 112:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_FLASH           0x00000000U                                           /*
 113:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SYSTEMFLASH     SYSCFG_CFGR1_BOOT_MODE_0                              /*
 114:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SRAM            (SYSCFG_CFGR1_BOOT_MODE_1 | SYSCFG_CFGR1_BOOT_MODE_0) /*
 115:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 116:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 117:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 118:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 119:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 120:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_CAPA)
 121:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_CFGR2 SYSCFG VLCD Rail Connection
 122:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 123:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 124:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 125:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD2_PB2           SYSCFG_CFGR2_CAPA_0       /*!< Connect PB2  pin to LCD_V
 126:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD1_PB12          SYSCFG_CFGR2_CAPA_1       /*!< Connect PB12 pin to LCD_V
 127:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD3_PB0           SYSCFG_CFGR2_CAPA_2       /*!< Connect PB0  pin to LCD_V
 128:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined (SYSCFG_CFGR2_CAPA_3)
 129:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD1_PE11          SYSCFG_CFGR2_CAPA_3       /*!< Connect PE11 pin to LCD_V
 130:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA_3 */
 131:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined (SYSCFG_CFGR2_CAPA_4)
 132:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD3_PE12          SYSCFG_CFGR2_CAPA_4       /*!< Connect PE12 pin to LCD_V
 133:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA_4 */
 134:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 60


 135:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 136:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 137:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA */
 138:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 139:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 140:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 141:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 142:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR2_I2C_PB6_FMP  /*!< Enable Fast Mode Plus on 
 143:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR2_I2C_PB7_FMP  /*!< Enable Fast Mode Plus on 
 144:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR2_I2C_PB8_FMP  /*!< Enable Fast Mode Plus on 
 145:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR2_I2C_PB9_FMP  /*!< Enable Fast Mode Plus on 
 146:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR2_I2C1_FMP     /*!< Enable Fast Mode Plus on 
 147:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_I2C2_FMP)
 148:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR2_I2C2_FMP     /*!< Enable Fast Mode Plus on 
 149:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_I2C2_FMP */
 150:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_I2C3_FMP)
 151:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR2_I2C3_FMP     /*!< Enable Fast Mode Plus on 
 152:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_I2C3_FMP */
 153:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 154:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 155:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 156:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 157:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_VREFINT_CONTROL SYSCFG VREFINT Control
 158:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 159:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 160:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_NONE        0x00000000U                       /*!< No pad connect
 161:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO1         SYSCFG_CFGR3_VREF_OUT_0           /*!< PB0 connected 
 162:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO2         SYSCFG_CFGR3_VREF_OUT_1           /*!< PB1 connected 
 163:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO1_IO2     (SYSCFG_CFGR3_VREF_OUT_0 | SYSCFG_CFGR3_VREF_OUT_1)  
 164:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 165:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 166:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 167:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 168:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI Port
 169:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 170:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 171:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               0U              /*!< EXTI PORT A */
 172:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               1U              /*!< EXTI PORT B */
 173:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               2U              /*!< EXTI PORT C */
 174:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(GPIOD_BASE)
 175:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               3U              /*!< EXTI PORT D */
 176:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /*GPIOD_BASE*/
 177:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(GPIOE_BASE)
 178:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               4U              /*!< EXTI PORT E */
 179:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /*GPIOE_BASE*/
 180:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(GPIOH_BASE)
 181:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               5U              /*!< EXTI PORT H */
 182:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /*GPIOH_BASE*/
 183:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 184:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 185:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 186:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 187:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI Line
 188:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 189:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 190:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0U  << 16U | 0U)  /*!< EXTI_POSITION_0  | EXT
 191:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(4U  << 16U | 0U)  /*!< EXTI_POSITION_4  | EXT
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 61


 192:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(8U  << 16U | 0U)  /*!< EXTI_POSITION_8  | EXT
 193:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(12U << 16U | 0U)  /*!< EXTI_POSITION_12 | EXT
 194:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0U  << 16U | 1U)  /*!< EXTI_POSITION_0  | EXT
 195:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(4U  << 16U | 1U)  /*!< EXTI_POSITION_4  | EXT
 196:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(8U  << 16U | 1U)  /*!< EXTI_POSITION_8  | EXT
 197:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(12U << 16U | 1U)  /*!< EXTI_POSITION_12 | EXT
 198:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0U  << 16U | 2U)  /*!< EXTI_POSITION_0  | EXT
 199:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(4U  << 16U | 2U)  /*!< EXTI_POSITION_4  | EXT
 200:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(8U  << 16U | 2U)  /*!< EXTI_POSITION_8  | EXT
 201:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(12U << 16U | 2U)  /*!< EXTI_POSITION_12 | EXT
 202:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0U  << 16U | 3U)  /*!< EXTI_POSITION_0  | EXT
 203:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(4U  << 16U | 3U)  /*!< EXTI_POSITION_4  | EXT
 204:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(8U  << 16U | 3U)  /*!< EXTI_POSITION_8  | EXT
 205:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(12U << 16U | 3U)  /*!< EXTI_POSITION_12 | EXT
 206:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 207:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 208:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 209:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 210:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 211:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 212:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 213:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 214:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 215:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP    /*!< TIM2 counter stoppe
 216:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(TIM3)
 217:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP    /*!< TIM3 counter stoppe
 218:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /*TIM3*/
 219:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(TIM6)
 220:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP    /*!< TIM6 counter stoppe
 221:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /*TIM6*/
 222:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(TIM7)
 223:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP    /*!< TIM7 counter stoppe
 224:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /*TIM7*/
 225:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP     /*!< RTC Calendar frozen
 226:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP    /*!< Debug Window Watchd
 227:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP    /*!< Debug Independent W
 228:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_STOP    /*!< I2C1 SMBUS timeout 
 229:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(I2C2)
 230:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_STOP    /*!< I2C2 SMBUS timeout 
 231:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /*I2C2*/
 232:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(I2C3)
 233:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_STOP    /*!< I2C3 SMBUS timeout 
 234:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /*I2C3*/
 235:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1_FZ_DBG_LPTIMER_STOP /*!< LPTIM1 counter stop
 236:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 237:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 238:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 239:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 240:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 241:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 242:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 243:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(TIM22)
 244:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM22_STOP     DBGMCU_APB2_FZ_DBG_TIM22_STOP /*!< TIM22 counter stopped
 245:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /*TIM22*/
 246:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM21_STOP     DBGMCU_APB2_FZ_DBG_TIM21_STOP /*!< TIM21 counter stopped
 247:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 248:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 62


 249:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 250:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 251:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 252:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 253:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 254:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 (0x00000000U)           /*!< FLASH Zero Latency cycle */
 255:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY       /*!< FLASH One Latency cycle */
 256:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 257:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 258:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 259:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 260:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 261:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 262:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 263:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 264:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 265:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 266:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 267:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 268:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 269:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 270:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 271:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 272:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 273:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 274:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 275:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 276:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 277:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_SetRemapMemory
 278:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 279:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 280:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 281:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 282:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 283:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 284:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 285:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 286:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory);
 287:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 288:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 289:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 290:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 291:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_GetRemapMemory
 292:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 293:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 294:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 295:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 296:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 297:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 298:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 299:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE));
 300:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 301:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 302:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_UFB)
 303:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 304:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
 305:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 UFB           LL_SYSCFG_SetFlashBankMode
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 63


 306:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  Bank This parameter can be one of the following values:
 307:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 308:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 309:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 310:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 311:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
 312:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 313:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_UFB, Bank);
 314:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 315:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 316:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 317:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
 318:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 UFB           LL_SYSCFG_GetFlashBankMode
 319:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 320:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 321:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 322:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 323:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
 324:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 325:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_UFB));
 326:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 327:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_UFB */
 328:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 329:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 330:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Get Boot mode selected by the boot pins status bits
 331:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @note   It indicates the boot mode selected by the boot pins. Bit 9
 332:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         corresponds to the complement of nBOOT1 bit in the FLASH_OPTR register.
 333:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         Its value is defined in the option bytes. Bit 8 corresponds to the
 334:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         value sampled on the BOOT0 pin.
 335:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOT_MODE      LL_SYSCFG_GetBootMode
 336:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 337:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_FLASH
 338:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SYSTEMFLASH
 339:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SRAM
 340:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 341:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetBootMode(void)
 342:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 343:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOT_MODE));
 344:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 345:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 346:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 347:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Firewall protection enabled
 348:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 FWDIS         LL_SYSCFG_EnableFirewall
 349:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 350:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 351:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFirewall(void)
 352:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 353:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_FWDISEN);
 354:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 355:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 356:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 357:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Check if Firewall protection is enabled or not
 358:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 FWDIS         LL_SYSCFG_IsEnabledFirewall
 359:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 360:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 361:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledFirewall(void)
 362:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 64


 363:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return !(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_FWDISEN) == SYSCFG_CFGR2_FWDISEN);
 364:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 365:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 366:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_CAPA)
 367:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 368:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Set VLCD rail connection to optional external capacitor
 369:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @note   One to three external capacitors can be connected to pads to do
 370:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         VLCD biasing.
 371:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD1 rail can be connected to PB12 or PE11(*),
 372:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD2 rail can be connected to PB2,
 373:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD3 rail can be connected to PB0 or PE12(*)
 374:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CAPA      LL_SYSCFG_SetVLCDRailConnection
 375:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  IoPinConnect This parameter can be a combination of the following values:
 376:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PB12
 377:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PE11(*)
 378:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD2_PB2
 379:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PB0
 380:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PE12(*)
 381:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
 382:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 383:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 384:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 385:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetVLCDRailConnection(uint32_t IoPinConnect)
 386:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 387:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CAPA, IoPinConnect);
 388:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 389:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 390:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 391:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 392:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Get VLCD rail connection configuration
 393:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @note   One to three external capacitors can be connected to pads to do
 394:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         VLCD biasing.
 395:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD1 rail can be connected to PB12 or PE11(*),
 396:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD2 rail can be connected to PB2,
 397:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD3 rail can be connected to PB0 or PE12(*)
 398:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CAPA      LL_SYSCFG_GetVLCDRailConnection
 399:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be a combination of the following values:
 400:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PB12
 401:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PE11(*)
 402:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD2_PB2
 403:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PB0
 404:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PE12(*)
 405:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
 406:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 407:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 408:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetVLCDRailConnection(void)
 409:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 410:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CAPA));
 411:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 412:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif
 413:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 414:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 415:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 416:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 417:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_CFGR2 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 418:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 419:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 65


 420:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 421:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 422:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 423:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 424:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 425:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 426:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
 427:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 428:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 429:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 430:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 431:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 432:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, ConfigFastModePlus);
 433:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 434:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 435:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 436:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 437:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 438:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_CFGR2 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 439:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 440:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 441:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 442:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 443:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 444:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 445:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 446:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 447:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
 448:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 449:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 450:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 451:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 452:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 453:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR2, ConfigFastModePlus);
 454:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 455:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 456:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 457:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Select which pad is connected to VREFINT_ADC
 458:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SEL_VREF_OUT  LL_SYSCFG_VREFINT_SetConnection
 459:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  IoPinConnect This parameter can be one of the following values:
 460:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_NONE
 461:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1
 462:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO2
 463:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1_IO2
 464:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 465:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 466:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_SetConnection(uint32_t IoPinConnect)
 467:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 468:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, SYSCFG_CFGR3_VREF_OUT, IoPinConnect);
 469:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 470:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 471:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 472:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Get pad connection to VREFINT_ADC
 473:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SEL_VREF_OUT  LL_SYSCFG_VREFINT_GetConnection
 474:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 475:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_NONE
 476:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 66


 477:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO2
 478:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1_IO2
 479:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 480:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_GetConnection(void)
 481:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 482:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_VREF_OUT));
 483:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 484:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 485:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 486:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for ADC enable
 487:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @note   The VrefInit buffer to ADC through internal path is also
 488:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         enabled using function LL_ADC_SetCommonPathInternalCh()
 489:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         with parameter LL_ADC_PATH_INTERNAL_VREFINT
 490:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_ADC   LL_SYSCFG_VREFINT_EnableADC
 491:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 492:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 493:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableADC(void)
 494:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 495:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_VREFINT_ADC);
 496:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 497:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 498:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 499:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for ADC disable
 500:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_ADC   LL_SYSCFG_VREFINT_DisableADC
 501:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 502:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 503:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableADC(void)
 504:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 505:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_VREFINT_ADC);
 506:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 507:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 508:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 509:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate temperature sensor reference for ADC enable
 510:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_SENSOR_ADC    LL_SYSCFG_TEMPSENSOR_Enable
 511:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 512:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 513:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_TEMPSENSOR_Enable(void)
 514:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 515:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_SENSOR_ADC);
 516:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 517:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 518:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 519:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate temperature sensor reference for ADC disable
 520:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_SENSOR_ADC    LL_SYSCFG_TEMPSENSOR_Disable
 521:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 522:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 523:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_TEMPSENSOR_Disable(void)
 524:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 525:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_SENSOR_ADC);
 526:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 527:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 528:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 529:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for comparator enable
 530:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_COMP  LL_SYSCFG_VREFINT_EnableCOMP
 531:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 532:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 533:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableCOMP(void)
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 67


 534:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 535:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP);
 536:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 537:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 538:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 539:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for comparator disable
 540:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_COMP  LL_SYSCFG_VREFINT_DisableCOMP
 541:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 542:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 543:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableCOMP(void)
 544:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 545:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP);
 546:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 547:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 548:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #if defined (RCC_HSI48_SUPPORT)
 549:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 550:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for HSI48 oscillator enable
 551:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENREF_HSI48         LL_SYSCFG_VREFINT_EnableHSI48
 552:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 553:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 554:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableHSI48(void)
 555:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 556:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 557:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 558:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 559:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 560:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for HSI48 oscillator disable
 561:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENREF_HSI48         LL_SYSCFG_VREFINT_DisableHSI48
 562:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 563:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 564:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableHSI48(void)
 565:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 566:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 567:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 568:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** #endif
 569:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 570:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 571:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Check if VREFINT is ready or not
 572:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @note   When set, it indicates that VREFINT is available for BOR, PVD and LCD
 573:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 VREFINT_RDYF        LL_SYSCFG_VREFINT_IsReady
 574:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 575:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 576:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_IsReady(void)
 577:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 578:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_VREFINT_RDYF) == SYSCFG_CFGR3_VREFINT_RDYF);
 579:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 580:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 581:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 582:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Lock the whole content of SYSCFG_CFGR3 register
 583:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @note   After SYSCFG_CFGR3 register lock, only read access available.
 584:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         Only system hardware reset unlocks SYSCFG_CFGR3 register.
 585:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 REF_LOCK            LL_SYSCFG_VREFINT_Lock
 586:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 587:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 588:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_Lock(void)
 589:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 590:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_REF_LOCK);
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 68


 591:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 592:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 593:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 594:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Check if SYSCFG_CFGR3 register is locked (only read access) or not
 595:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @note   When set, it indicates that SYSCFG_CFGR3 register is locked, only read access available
 596:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 REF_LOCK              LL_SYSCFG_VREFINT_IsLocked
 597:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 598:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 599:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_IsLocked(void)
 600:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 601:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_REF_LOCK) == SYSCFG_CFGR3_REF_LOCK);
 602:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 603:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 604:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 605:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 606:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
 607:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
 608:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
 609:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
 610:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
 611:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
 612:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
 613:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
 614:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
 615:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
 616:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
 617:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
 618:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
 619:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
 620:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
 621:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
 622:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 623:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 624:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 625:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 626:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD (*)
 627:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
 628:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
 629:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
 630:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 631:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 632:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 633:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 634:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 635:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 636:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 637:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 638:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 639:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 640:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 641:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 642:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 643:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 644:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 645:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 646:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 647:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 69


 648:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 649:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 650:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 651:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 652:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], SYSCFG_EXTICR1_EXTI0 << (Line >> 16U), Port << (Line >> 
 653:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 654:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 655:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 656:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 657:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
 658:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
 659:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
 660:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
 661:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
 662:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
 663:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
 664:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
 665:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
 666:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
 667:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
 668:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
 669:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
 670:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
 671:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
 672:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
 673:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 674:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 675:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 676:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 677:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 678:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 679:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 680:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 681:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 682:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 683:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 684:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 685:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 686:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 687:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 688:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 689:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 690:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 691:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 692:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 693:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 694:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD (*)
 695:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
 696:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
 697:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
 698:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 699:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 700:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 701:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 702:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (SYSCFG_EXTICR1_EXTI0 << (Line >> 16U)))
 703:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 704:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 70


 705:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 706:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 707:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 708:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 709:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 710:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 711:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
 712:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 713:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 714:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 715:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 716:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Return the device identifier
 717:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
 718:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0x7FF (ex: L053 -> 0x417, L073 -> 0x447)
 719:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 720:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
 721:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 722:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 723:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 724:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 725:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 726:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Return the device revision identifier
 727:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @note This field indicates the revision of the device.
 728:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
 729:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
 730:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 731:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
 732:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 733:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 734:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 735:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 736:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 737:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
 738:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
 739:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 740:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 741:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
 742:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 743:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 744:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 745:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 746:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 747:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
 748:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
 749:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 750:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 751:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
 752:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 753:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 754:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 755:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 756:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 757:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
 758:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
 759:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 760:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 761:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 71


 762:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 763:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 764:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 765:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 766:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 767:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
 768:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
 769:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 770:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 771:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
 772:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 773:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 774:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 775:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 776:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 777:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
 778:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
 779:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 780:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 781:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
 782:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 783:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 784:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 785:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 786:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 787:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
 788:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
 789:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 790:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 791:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
 792:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 793:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 794:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 795:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 796:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 797:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
 798:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll APB1FZ      DBG_TIM2_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 799:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM3_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 800:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM6_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 801:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM7_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 802:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_RTC_STOP      LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 803:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_WWDG_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 804:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_IWDG_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 805:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C1_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 806:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C2_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 807:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C3_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 808:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_LPTIMER_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
 809:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 810:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 811:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
 812:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
 813:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
 814:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
 815:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 816:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 817:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 818:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 72


 819:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
 820:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
 821:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
 822:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 823:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 824:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 825:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
 826:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 827:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZ, Periphs);
 828:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 829:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 830:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 831:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
 832:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll APB1FZ      DBG_TIM2_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 833:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM3_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 834:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM6_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 835:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM7_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 836:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_RTC_STOP      LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 837:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_WWDG_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 838:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_IWDG_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 839:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C1_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 840:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C2_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 841:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C3_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 842:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_LPTIMER_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
 843:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 844:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 845:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
 846:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
 847:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
 848:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
 849:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 850:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 851:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 852:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
 853:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
 854:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
 855:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
 856:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 857:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 858:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 859:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
 860:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 861:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
 862:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 863:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 864:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 865:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
 866:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll APB2FZ      DBG_TIM22_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 867:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB2FZ      DBG_TIM21_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
 868:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 869:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM22_STOP (*)
 870:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM21_STOP
 871:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
 872:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 873:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 874:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 875:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 73


 876:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 877:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
 878:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 879:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 880:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 881:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
 882:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll APB2FZ      DBG_TIM22_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
 883:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         APB2FZ      DBG_TIM21_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
 884:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 885:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM22_STOP (*)
 886:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM21_STOP
 887:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *
 888:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 889:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 890:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 891:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
 892:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 893:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
 894:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 895:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 896:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 897:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @}
 898:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 899:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 900:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
 901:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @{
 902:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 903:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 904:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 905:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Set FLASH Latency
 906:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
 907:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
 908:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
 909:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
 910:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval None
 911:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 912:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
 366              		.loc 5 912 22 view .LVU91
 367              	.LBB57:
 913:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 914:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 368              		.loc 5 914 3 view .LVU92
 369 0034 164A     		ldr	r2, .L37+12
 370 0036 1368     		ldr	r3, [r2]
 371 0038 0120     		movs	r0, #1
 372              	.LVL18:
 373              		.loc 5 914 3 is_stmt 0 view .LVU93
 374 003a 8343     		bics	r3, r0
 375 003c 0B43     		orrs	r3, r1
 376 003e 1360     		str	r3, [r2]
 377              	.LVL19:
 378              		.loc 5 914 3 view .LVU94
 379              	.LBE57:
 380              	.LBE56:
 299:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       do
 381              		.loc 1 299 7 is_stmt 1 view .LVU95
 299:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       do
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 74


 382              		.loc 1 299 15 is_stmt 0 view .LVU96
 383 0040 0222     		movs	r2, #2
 384              	.LVL20:
 385              	.L29:
 300:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 386              		.loc 1 300 7 is_stmt 1 discriminator 2 view .LVU97
 303:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       timeout--;
 387              		.loc 1 303 7 discriminator 2 view .LVU98
 388              	.LBB58:
 389              	.LBI58:
 915:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** }
 916:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** 
 917:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** /**
 918:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @brief  Get FLASH Latency
 919:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
 920:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 921:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
 922:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
 923:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   */
 924:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
 390              		.loc 5 924 26 discriminator 2 view .LVU99
 391              	.LBB59:
 925:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h **** {
 926:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 392              		.loc 5 926 3 discriminator 2 view .LVU100
 393              		.loc 5 926 21 is_stmt 0 discriminator 2 view .LVU101
 394 0042 134B     		ldr	r3, .L37+12
 395 0044 1868     		ldr	r0, [r3]
 396              		.loc 5 926 10 discriminator 2 view .LVU102
 397 0046 0123     		movs	r3, #1
 398 0048 0340     		ands	r3, r0
 399              	.LVL21:
 400              		.loc 5 926 10 discriminator 2 view .LVU103
 401              	.LBE59:
 402              	.LBE58:
 304:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       } while ((getlatency != latency) && (timeout > 0));
 403              		.loc 1 304 7 is_stmt 1 discriminator 2 view .LVU104
 304:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       } while ((getlatency != latency) && (timeout > 0));
 404              		.loc 1 304 14 is_stmt 0 discriminator 2 view .LVU105
 405 004a 013A     		subs	r2, r2, #1
 406              	.LVL22:
 305:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 407              		.loc 1 305 15 is_stmt 1 discriminator 2 view .LVU106
 305:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 408              		.loc 1 305 7 is_stmt 0 discriminator 2 view .LVU107
 409 004c 9942     		cmp	r1, r3
 410 004e 01D0     		beq	.L28
 305:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 411              		.loc 1 305 40 discriminator 1 view .LVU108
 412 0050 002A     		cmp	r2, #0
 413 0052 F6D1     		bne	.L29
 414              	.L28:
 307:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 415              		.loc 1 307 7 is_stmt 1 view .LVU109
 307:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 416              		.loc 1 307 9 is_stmt 0 view .LVU110
 417 0054 9942     		cmp	r1, r3
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 75


 418 0056 13D0     		beq	.L34
 309:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 419              		.loc 1 309 16 view .LVU111
 420 0058 0120     		movs	r0, #1
 421 005a 10E0     		b	.L24
 422              	.LVL23:
 423              	.L35:
 255:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 424              		.loc 1 255 7 is_stmt 1 view .LVU112
 255:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 425              		.loc 1 255 10 is_stmt 0 view .LVU113
 426 005c 0D4B     		ldr	r3, .L37+16
 427 005e 9842     		cmp	r0, r3
 428 0060 06D9     		bls	.L31
 258:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 429              		.loc 1 258 17 view .LVU114
 430 0062 0121     		movs	r1, #1
 431 0064 E6E7     		b	.L26
 432              	.L36:
 268:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 433              		.loc 1 268 7 is_stmt 1 view .LVU115
 268:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 434              		.loc 1 268 10 is_stmt 0 view .LVU116
 435 0066 0C4B     		ldr	r3, .L37+20
 436 0068 9842     		cmp	r0, r3
 437 006a 03D9     		bls	.L32
 271:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 438              		.loc 1 271 17 view .LVU117
 439 006c 0121     		movs	r1, #1
 440 006e E1E7     		b	.L26
 441              	.L31:
 263:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 442              		.loc 1 263 17 view .LVU118
 443 0070 0021     		movs	r1, #0
 444 0072 DFE7     		b	.L26
 445              	.L32:
 276:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 446              		.loc 1 276 17 view .LVU119
 447 0074 0021     		movs	r1, #0
 448 0076 DDE7     		b	.L26
 449              	.L33:
 289:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 450              		.loc 1 289 17 view .LVU120
 451 0078 0021     		movs	r1, #0
 452 007a DBE7     		b	.L26
 453              	.L30:
 249:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 454              		.loc 1 249 12 view .LVU121
 455 007c 0120     		movs	r0, #1
 456              	.LVL24:
 457              	.L24:
 317:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 458              		.loc 1 317 3 is_stmt 1 view .LVU122
 318:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 459              		.loc 1 318 1 is_stmt 0 view .LVU123
 460              		@ sp needed
 461 007e 7047     		bx	lr
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 76


 462              	.LVL25:
 463              	.L34:
 313:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 464              		.loc 1 313 16 view .LVU124
 465 0080 0020     		movs	r0, #0
 466 0082 FCE7     		b	.L24
 467              	.L38:
 468              		.align	2
 469              	.L37:
 470 0084 FF47E801 		.word	31999999
 471 0088 00700040 		.word	1073770496
 472 008c 80841E00 		.word	2000000
 473 0090 00200240 		.word	1073881088
 474 0094 0024F400 		.word	16000000
 475 0098 00127A00 		.word	8000000
 476              		.cfi_endproc
 477              	.LFE254:
 479              		.section	.text.UTILS_EnablePLLAndSwitchSystem,"ax",%progbits
 480              		.align	1
 481              		.syntax unified
 482              		.code	16
 483              		.thumb_func
 484              		.fpu softvfp
 486              	UTILS_EnablePLLAndSwitchSystem:
 487              	.LVL26:
 488              	.LFB259:
 511:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 512:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** /**
 513:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @brief  Function to enable PLL and switch system clock to PLL
 514:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  SYSCLK_Frequency SYSCLK frequency
 515:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
 516:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *                             the configuration information for the BUS prescalers.
 517:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 518:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *          - SUCCESS: No problem to switch system to PLL
 519:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   *          - ERROR: Problem to switch system to PLL
 520:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   */
 521:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDe
 522:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** {
 489              		.loc 1 522 1 is_stmt 1 view -0
 490              		.cfi_startproc
 491              		@ args = 0, pretend = 0, frame = 0
 492              		@ frame_needed = 0, uses_anonymous_args = 0
 493              		.loc 1 522 1 is_stmt 0 view .LVU126
 494 0000 70B5     		push	{r4, r5, r6, lr}
 495              	.LCFI3:
 496              		.cfi_def_cfa_offset 16
 497              		.cfi_offset 4, -16
 498              		.cfi_offset 5, -12
 499              		.cfi_offset 6, -8
 500              		.cfi_offset 14, -4
 501 0002 0C00     		movs	r4, r1
 523:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 502              		.loc 1 523 3 is_stmt 1 view .LVU127
 503              	.LVL27:
 524:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t hclk_frequency = 0U;
 504              		.loc 1 524 3 view .LVU128
 525:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 77


 526:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
 505              		.loc 1 526 3 view .LVU129
 527:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
 506              		.loc 1 527 3 view .LVU130
 528:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));
 507              		.loc 1 528 3 view .LVU131
 529:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 530:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Calculate HCLK frequency */
 531:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 508              		.loc 1 531 3 view .LVU132
 509              		.loc 1 531 20 is_stmt 0 view .LVU133
 510 0004 0B68     		ldr	r3, [r1]
 511 0006 1A09     		lsrs	r2, r3, #4
 512 0008 0F23     		movs	r3, #15
 513 000a 1340     		ands	r3, r2
 514 000c 234A     		ldr	r2, .L50
 515 000e D35C     		ldrb	r3, [r2, r3]
 516              		.loc 1 531 18 view .LVU134
 517 0010 D840     		lsrs	r0, r0, r3
 518              	.LVL28:
 519              		.loc 1 531 18 view .LVU135
 520 0012 0500     		movs	r5, r0
 521              	.LVL29:
 532:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 533:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 534:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   if (SystemCoreClock < hclk_frequency)
 522              		.loc 1 534 3 is_stmt 1 view .LVU136
 523              		.loc 1 534 23 is_stmt 0 view .LVU137
 524 0014 224B     		ldr	r3, .L50+4
 525 0016 1B68     		ldr	r3, [r3]
 526              		.loc 1 534 6 view .LVU138
 527 0018 8342     		cmp	r3, r0
 528 001a 31D3     		bcc	.L47
 523:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t hclk_frequency = 0U;
 529              		.loc 1 523 15 view .LVU139
 530 001c 0026     		movs	r6, #0
 531              	.LVL30:
 532              	.L40:
 535:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 536:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Set FLASH latency to highest latency */
 537:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     status = LL_SetFlashLatency(hclk_frequency);
 538:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 539:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 540:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Update system clock configuration */
 541:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   if (status == SUCCESS)
 542:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 543:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Enable PLL */
 544:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     LL_RCC_PLL_Enable();
 533              		.loc 1 544 5 is_stmt 1 view .LVU140
 534              	.LBB60:
 535              	.LBI60:
1784:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 536              		.loc 2 1784 22 view .LVU141
 537              	.LBB61:
1786:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 538              		.loc 2 1786 3 view .LVU142
 539 001e 214A     		ldr	r2, .L50+8
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 78


 540 0020 1168     		ldr	r1, [r2]
 541 0022 8023     		movs	r3, #128
 542 0024 5B04     		lsls	r3, r3, #17
 543 0026 0B43     		orrs	r3, r1
 544 0028 1360     		str	r3, [r2]
 545              	.L42:
 546              	.LBE61:
 547              	.LBE60:
 545:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     while (LL_RCC_PLL_IsReady() != 1U)
 546:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 547:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       /* Wait for PLL ready */
 548:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 548              		.loc 1 548 5 discriminator 1 view .LVU143
 545:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     while (LL_RCC_PLL_IsReady() != 1U)
 549              		.loc 1 545 11 discriminator 1 view .LVU144
 550              	.LBB62:
 551              	.LBI62:
1805:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 552              		.loc 2 1805 26 discriminator 1 view .LVU145
 553              	.LBB63:
 554              		.loc 2 1807 3 discriminator 1 view .LVU146
 555              		.loc 2 1807 12 is_stmt 0 discriminator 1 view .LVU147
 556 002a 1E4B     		ldr	r3, .L50+8
 557 002c 1B68     		ldr	r3, [r3]
 558              		.loc 2 1807 69 discriminator 1 view .LVU148
 559 002e 9B01     		lsls	r3, r3, #6
 560 0030 FBD5     		bpl	.L42
 561              	.LBE63:
 562              	.LBE62:
 549:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 550:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Sysclk activation on the main PLL */
 551:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
 563              		.loc 1 551 5 is_stmt 1 view .LVU149
 564              	.LVL31:
 565              	.LBB64:
 566              	.LBI64:
1309:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 567              		.loc 2 1309 22 view .LVU150
 568              	.LBB65:
1311:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 569              		.loc 2 1311 3 view .LVU151
 570 0032 1C4A     		ldr	r2, .L50+8
 571 0034 D368     		ldr	r3, [r2, #12]
 572 0036 F021     		movs	r1, #240
 573 0038 8B43     		bics	r3, r1
 574 003a 2168     		ldr	r1, [r4]
 575 003c 0B43     		orrs	r3, r1
 576 003e D360     		str	r3, [r2, #12]
 577              	.LVL32:
1311:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 578              		.loc 2 1311 3 is_stmt 0 view .LVU152
 579              	.LBE65:
 580              	.LBE64:
 552:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 581              		.loc 1 552 5 is_stmt 1 view .LVU153
 582              	.LBB66:
 583              	.LBI66:
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 79


1275:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 584              		.loc 2 1275 22 view .LVU154
 585              	.LBB67:
1277:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 586              		.loc 2 1277 3 view .LVU155
 587 0040 D368     		ldr	r3, [r2, #12]
 588 0042 0321     		movs	r1, #3
 589 0044 8B43     		bics	r3, r1
 590 0046 0B43     		orrs	r3, r1
 591 0048 D360     		str	r3, [r2, #12]
 592              	.LVL33:
 593              	.L43:
1277:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 594              		.loc 2 1277 3 is_stmt 0 view .LVU156
 595              	.LBE67:
 596              	.LBE66:
 553:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 554:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 555:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       /* Wait for system clock switch to PLL */
 556:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 597              		.loc 1 556 5 is_stmt 1 discriminator 1 view .LVU157
 553:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 598              		.loc 1 553 11 discriminator 1 view .LVU158
 599              	.LBB68:
 600              	.LBI68:
1289:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 601              		.loc 2 1289 26 discriminator 1 view .LVU159
 602              	.LBB69:
1291:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 603              		.loc 2 1291 3 discriminator 1 view .LVU160
1291:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 604              		.loc 2 1291 21 is_stmt 0 discriminator 1 view .LVU161
 605 004a 164B     		ldr	r3, .L50+8
 606 004c DA68     		ldr	r2, [r3, #12]
1291:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 607              		.loc 2 1291 10 discriminator 1 view .LVU162
 608 004e 0C23     		movs	r3, #12
 609 0050 1340     		ands	r3, r2
 610              	.LBE69:
 611              	.LBE68:
 553:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 612              		.loc 1 553 11 discriminator 1 view .LVU163
 613 0052 0C2B     		cmp	r3, #12
 614 0054 F9D1     		bne	.L43
 557:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 558:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Set APB1 & APB2 prescaler*/
 559:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
 615              		.loc 1 559 5 is_stmt 1 view .LVU164
 616              	.LVL34:
 617              	.LBB70:
 618              	.LBI70:
1325:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 619              		.loc 2 1325 22 view .LVU165
 620              	.LBB71:
1327:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 621              		.loc 2 1327 3 view .LVU166
 622 0056 134B     		ldr	r3, .L50+8
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 80


 623 0058 DA68     		ldr	r2, [r3, #12]
 624 005a 1349     		ldr	r1, .L50+12
 625 005c 0A40     		ands	r2, r1
 626 005e 6168     		ldr	r1, [r4, #4]
 627 0060 0A43     		orrs	r2, r1
 628 0062 DA60     		str	r2, [r3, #12]
 629              	.LVL35:
1327:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 630              		.loc 2 1327 3 is_stmt 0 view .LVU167
 631              	.LBE71:
 632              	.LBE70:
 560:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);
 633              		.loc 1 560 5 is_stmt 1 view .LVU168
 634 0064 A268     		ldr	r2, [r4, #8]
 635              	.LVL36:
 636              	.LBB72:
 637              	.LBI72:
1341:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 638              		.loc 2 1341 22 view .LVU169
 639              	.LBB73:
1343:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 640              		.loc 2 1343 3 view .LVU170
 641 0066 D968     		ldr	r1, [r3, #12]
 642 0068 1048     		ldr	r0, .L50+16
 643 006a 0140     		ands	r1, r0
 644 006c 0A43     		orrs	r2, r1
 645              	.LVL37:
1343:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 646              		.loc 2 1343 3 is_stmt 0 view .LVU171
 647 006e DA60     		str	r2, [r3, #12]
 648              	.LVL38:
 649              	.L41:
1343:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 650              		.loc 2 1343 3 view .LVU172
 651              	.LBE73:
 652              	.LBE72:
 561:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 562:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 563:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 564:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   if (SystemCoreClock > hclk_frequency)
 653              		.loc 1 564 3 is_stmt 1 view .LVU173
 654              		.loc 1 564 23 is_stmt 0 view .LVU174
 655 0070 0B4B     		ldr	r3, .L50+4
 656 0072 1B68     		ldr	r3, [r3]
 657              		.loc 1 564 6 view .LVU175
 658 0074 AB42     		cmp	r3, r5
 659 0076 08D8     		bhi	.L48
 660              	.L44:
 661              	.LVL39:
 565:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 566:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     /* Set FLASH latency to lowest latency */
 567:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     status = LL_SetFlashLatency(hclk_frequency);
 568:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 569:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 570:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   /* Update SystemCoreClock variable */
 571:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   if (status == SUCCESS)
 662              		.loc 1 571 3 is_stmt 1 view .LVU176
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 81


 663              		.loc 1 571 6 is_stmt 0 view .LVU177
 664 0078 002E     		cmp	r6, #0
 665 007a 0BD0     		beq	.L49
 666              	.L45:
 572:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 573:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     LL_SetSystemCoreClock(hclk_frequency);
 574:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 575:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 576:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   return status;
 667              		.loc 1 576 3 is_stmt 1 view .LVU178
 577:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 668              		.loc 1 577 1 is_stmt 0 view .LVU179
 669 007c 3000     		movs	r0, r6
 670              		@ sp needed
 671              	.LVL40:
 672              	.LVL41:
 673              	.LVL42:
 674              		.loc 1 577 1 view .LVU180
 675 007e 70BD     		pop	{r4, r5, r6, pc}
 676              	.LVL43:
 677              	.L47:
 537:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 678              		.loc 1 537 5 is_stmt 1 view .LVU181
 537:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 679              		.loc 1 537 14 is_stmt 0 view .LVU182
 680 0080 FFF7FEFF 		bl	LL_SetFlashLatency
 681              	.LVL44:
 537:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 682              		.loc 1 537 14 view .LVU183
 683 0084 061E     		subs	r6, r0, #0
 684              	.LVL45:
 541:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 685              		.loc 1 541 3 is_stmt 1 view .LVU184
 541:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 686              		.loc 1 541 6 is_stmt 0 view .LVU185
 687 0086 F3D1     		bne	.L41
 688 0088 C9E7     		b	.L40
 689              	.LVL46:
 690              	.L48:
 567:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 691              		.loc 1 567 5 is_stmt 1 view .LVU186
 567:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 692              		.loc 1 567 14 is_stmt 0 view .LVU187
 693 008a 2800     		movs	r0, r5
 694 008c FFF7FEFF 		bl	LL_SetFlashLatency
 695              	.LVL47:
 696 0090 0600     		movs	r6, r0
 697              	.LVL48:
 567:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 698              		.loc 1 567 14 view .LVU188
 699 0092 F1E7     		b	.L44
 700              	.LVL49:
 701              	.L49:
 573:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 702              		.loc 1 573 5 is_stmt 1 view .LVU189
 703 0094 2800     		movs	r0, r5
 704 0096 FFF7FEFF 		bl	LL_SetSystemCoreClock
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 82


 705              	.LVL50:
 706 009a EFE7     		b	.L45
 707              	.L51:
 708              		.align	2
 709              	.L50:
 710 009c 00000000 		.word	AHBPrescTable
 711 00a0 00000000 		.word	SystemCoreClock
 712 00a4 00100240 		.word	1073876992
 713 00a8 FFF8FFFF 		.word	-1793
 714 00ac FFC7FFFF 		.word	-14337
 715              		.cfi_endproc
 716              	.LFE259:
 718              		.section	.text.LL_PLL_ConfigSystemClock_HSI,"ax",%progbits
 719              		.align	1
 720              		.global	LL_PLL_ConfigSystemClock_HSI
 721              		.syntax unified
 722              		.code	16
 723              		.thumb_func
 724              		.fpu softvfp
 726              	LL_PLL_ConfigSystemClock_HSI:
 727              	.LVL51:
 728              	.LFB255:
 340:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 729              		.loc 1 340 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 340:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 733              		.loc 1 340 1 is_stmt 0 view .LVU191
 734 0000 70B5     		push	{r4, r5, r6, lr}
 735              	.LCFI4:
 736              		.cfi_def_cfa_offset 16
 737              		.cfi_offset 4, -16
 738              		.cfi_offset 5, -12
 739              		.cfi_offset 6, -8
 740              		.cfi_offset 14, -4
 741 0002 0400     		movs	r4, r0
 742 0004 0D00     		movs	r5, r1
 341:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t pllfreq = 0U;
 743              		.loc 1 341 3 is_stmt 1 view .LVU192
 744              	.LVL52:
 342:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 745              		.loc 1 342 3 view .LVU193
 345:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 746              		.loc 1 345 3 view .LVU194
 345:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 747              		.loc 1 345 7 is_stmt 0 view .LVU195
 748 0006 FFF7FEFF 		bl	UTILS_PLL_IsBusy
 749              	.LVL53:
 345:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 750              		.loc 1 345 6 view .LVU196
 751 000a 0028     		cmp	r0, #0
 752 000c 1DD1     		bne	.L56
 348:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 753              		.loc 1 348 5 is_stmt 1 view .LVU197
 348:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 754              		.loc 1 348 15 is_stmt 0 view .LVU198
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 83


 755 000e 2100     		movs	r1, r4
 756 0010 0F48     		ldr	r0, .L57
 757 0012 FFF7FEFF 		bl	UTILS_GetPLLOutputFrequency
 758              	.LVL54:
 351:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 759              		.loc 1 351 5 is_stmt 1 view .LVU199
 760              	.LBB74:
 761              	.LBI74:
 802:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 762              		.loc 2 802 26 view .LVU200
 763              	.LBB75:
 804:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 764              		.loc 2 804 3 view .LVU201
 804:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 765              		.loc 2 804 12 is_stmt 0 view .LVU202
 766 0016 0F4B     		ldr	r3, .L57+4
 767 0018 1B68     		ldr	r3, [r3]
 804:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 768              		.loc 2 804 69 view .LVU203
 769 001a 5B07     		lsls	r3, r3, #29
 770 001c 08D4     		bmi	.L54
 771              	.LBE75:
 772              	.LBE74:
 353:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       while (LL_RCC_HSI_IsReady() != 1U)
 773              		.loc 1 353 7 is_stmt 1 view .LVU204
 774              	.LBB76:
 775              	.LBI76:
 782:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 776              		.loc 2 782 22 view .LVU205
 777              	.LBB77:
 784:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 778              		.loc 2 784 3 view .LVU206
 779 001e 0D4A     		ldr	r2, .L57+4
 780 0020 1368     		ldr	r3, [r2]
 781 0022 0121     		movs	r1, #1
 782 0024 0B43     		orrs	r3, r1
 783 0026 1360     		str	r3, [r2]
 784              	.L55:
 785              	.LBE77:
 786              	.LBE76:
 357:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 787              		.loc 1 357 7 discriminator 1 view .LVU207
 354:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 788              		.loc 1 354 13 discriminator 1 view .LVU208
 789              	.LBB78:
 790              	.LBI78:
 802:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 791              		.loc 2 802 26 discriminator 1 view .LVU209
 792              	.LBB79:
 804:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 793              		.loc 2 804 3 discriminator 1 view .LVU210
 804:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 794              		.loc 2 804 12 is_stmt 0 discriminator 1 view .LVU211
 795 0028 0A4B     		ldr	r3, .L57+4
 796 002a 1B68     		ldr	r3, [r3]
 804:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 797              		.loc 2 804 69 discriminator 1 view .LVU212
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 84


 798 002c 5B07     		lsls	r3, r3, #29
 799 002e FBD5     		bpl	.L55
 800              	.L54:
 801              	.LBE79:
 802              	.LBE78:
 361:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 803              		.loc 1 361 5 is_stmt 1 view .LVU213
 804 0030 2268     		ldr	r2, [r4]
 805 0032 6468     		ldr	r4, [r4, #4]
 806              	.LVL55:
 807              	.LBB80:
 808              	.LBI80:
1808:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
1809:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
1810:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** /**
1811:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
1812:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
1813:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
1814:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         CFGR         PLLDIV        LL_RCC_PLL_ConfigDomain_SYS
1815:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1816:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
1817:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
1818:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
1819:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
1820:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
1821:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
1822:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
1823:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
1824:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
1825:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_24
1826:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_32
1827:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_48
1828:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @param  PLLDiv This parameter can be one of the following values:
1829:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_2
1830:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_3
1831:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_4
1832:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   * @retval None
1833:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   */
1834:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
 809              		.loc 2 1834 22 view .LVU214
 810              	.LBB81:
1835:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
1836:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL | RCC_CFGR_PLLDIV, Source | PLLMul | PLLD
 811              		.loc 2 1836 3 view .LVU215
 812 0034 0749     		ldr	r1, .L57+4
 813 0036 CB68     		ldr	r3, [r1, #12]
 814 0038 074E     		ldr	r6, .L57+8
 815 003a 3340     		ands	r3, r6
 816 003c 2243     		orrs	r2, r4
 817              	.LVL56:
 818              		.loc 2 1836 3 is_stmt 0 view .LVU216
 819 003e 1343     		orrs	r3, r2
 820 0040 CB60     		str	r3, [r1, #12]
 821              	.LVL57:
 822              		.loc 2 1836 3 view .LVU217
 823              	.LBE81:
 824              	.LBE80:
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 85


 364:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 825              		.loc 1 364 5 is_stmt 1 view .LVU218
 364:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 826              		.loc 1 364 14 is_stmt 0 view .LVU219
 827 0042 2900     		movs	r1, r5
 828 0044 FFF7FEFF 		bl	UTILS_EnablePLLAndSwitchSystem
 829              	.LVL58:
 830              	.L53:
 372:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 831              		.loc 1 372 3 is_stmt 1 view .LVU220
 373:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 832              		.loc 1 373 1 is_stmt 0 view .LVU221
 833              		@ sp needed
 834              	.LVL59:
 373:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 835              		.loc 1 373 1 view .LVU222
 836 0048 70BD     		pop	{r4, r5, r6, pc}
 837              	.LVL60:
 838              	.L56:
 369:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 839              		.loc 1 369 12 view .LVU223
 840 004a 0120     		movs	r0, #1
 841 004c FCE7     		b	.L53
 842              	.L58:
 843 004e C046     		.align	2
 844              	.L57:
 845 0050 0024F400 		.word	16000000
 846 0054 00100240 		.word	1073876992
 847 0058 FFFF02FF 		.word	-16580609
 848              		.cfi_endproc
 849              	.LFE255:
 851              		.section	.text.LL_PLL_ConfigSystemClock_HSE,"ax",%progbits
 852              		.align	1
 853              		.global	LL_PLL_ConfigSystemClock_HSE
 854              		.syntax unified
 855              		.code	16
 856              		.thumb_func
 857              		.fpu softvfp
 859              	LL_PLL_ConfigSystemClock_HSE:
 860              	.LVL61:
 861              	.LFB256:
 399:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 862              		.loc 1 399 1 is_stmt 1 view -0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 0
 865              		@ frame_needed = 0, uses_anonymous_args = 0
 399:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 866              		.loc 1 399 1 is_stmt 0 view .LVU225
 867 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 868              	.LCFI5:
 869              		.cfi_def_cfa_offset 24
 870              		.cfi_offset 3, -24
 871              		.cfi_offset 4, -20
 872              		.cfi_offset 5, -16
 873              		.cfi_offset 6, -12
 874              		.cfi_offset 7, -8
 875              		.cfi_offset 14, -4
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 86


 876 0002 0600     		movs	r6, r0
 877 0004 0F00     		movs	r7, r1
 878 0006 1400     		movs	r4, r2
 879 0008 1D00     		movs	r5, r3
 400:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   uint32_t pllfreq = 0U;
 880              		.loc 1 400 3 is_stmt 1 view .LVU226
 881              	.LVL62:
 401:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 882              		.loc 1 401 3 view .LVU227
 404:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass));
 883              		.loc 1 404 3 view .LVU228
 405:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 884              		.loc 1 405 3 view .LVU229
 408:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 885              		.loc 1 408 3 view .LVU230
 408:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 886              		.loc 1 408 7 is_stmt 0 view .LVU231
 887 000a FFF7FEFF 		bl	UTILS_PLL_IsBusy
 888              	.LVL63:
 408:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   {
 889              		.loc 1 408 6 view .LVU232
 890 000e 0028     		cmp	r0, #0
 891 0010 2FD1     		bne	.L65
 411:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 892              		.loc 1 411 5 is_stmt 1 view .LVU233
 411:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 893              		.loc 1 411 15 is_stmt 0 view .LVU234
 894 0012 2100     		movs	r1, r4
 895 0014 3000     		movs	r0, r6
 896 0016 FFF7FEFF 		bl	UTILS_GetPLLOutputFrequency
 897              	.LVL64:
 414:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     {
 898              		.loc 1 414 5 is_stmt 1 view .LVU235
 899              	.LBB82:
 900              	.LBI82:
 735:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 901              		.loc 2 735 26 view .LVU236
 902              	.LBB83:
 737:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 903              		.loc 2 737 3 view .LVU237
 737:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 904              		.loc 2 737 12 is_stmt 0 view .LVU238
 905 001a 174B     		ldr	r3, .L67
 906 001c 1B68     		ldr	r3, [r3]
 737:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 907              		.loc 2 737 69 view .LVU239
 908 001e 9B03     		lsls	r3, r3, #14
 909 0020 10D4     		bmi	.L61
 910              	.LBE83:
 911              	.LBE82:
 417:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 912              		.loc 1 417 7 is_stmt 1 view .LVU240
 417:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 913              		.loc 1 417 10 is_stmt 0 view .LVU241
 914 0022 012F     		cmp	r7, #1
 915 0024 1ED0     		beq	.L66
 423:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 87


 916              		.loc 1 423 9 is_stmt 1 view .LVU242
 917              	.LBB84:
 918              	.LBI84:
 705:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 919              		.loc 2 705 22 view .LVU243
 920              	.LBB85:
 707:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 921              		.loc 2 707 3 view .LVU244
 922 0026 144A     		ldr	r2, .L67
 923 0028 1368     		ldr	r3, [r2]
 924 002a 1449     		ldr	r1, .L67+4
 925 002c 0B40     		ands	r3, r1
 926 002e 1360     		str	r3, [r2]
 927              	.L63:
 928              	.LBE85:
 929              	.LBE84:
 427:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       while (LL_RCC_HSE_IsReady() != 1U)
 930              		.loc 1 427 7 view .LVU245
 931              	.LBB86:
 932              	.LBI86:
 715:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 933              		.loc 2 715 22 view .LVU246
 934              	.LBB87:
 717:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 935              		.loc 2 717 3 view .LVU247
 936 0030 114A     		ldr	r2, .L67
 937 0032 1168     		ldr	r1, [r2]
 938 0034 8023     		movs	r3, #128
 939 0036 5B02     		lsls	r3, r3, #9
 940 0038 0B43     		orrs	r3, r1
 941 003a 1360     		str	r3, [r2]
 942              	.L64:
 943              	.LBE87:
 944              	.LBE86:
 431:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****     }
 945              		.loc 1 431 7 discriminator 1 view .LVU248
 428:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       {
 946              		.loc 1 428 13 discriminator 1 view .LVU249
 947              	.LBB88:
 948              	.LBI88:
 735:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 949              		.loc 2 735 26 discriminator 1 view .LVU250
 950              	.LBB89:
 737:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 951              		.loc 2 737 3 discriminator 1 view .LVU251
 737:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 952              		.loc 2 737 12 is_stmt 0 discriminator 1 view .LVU252
 953 003c 0E4B     		ldr	r3, .L67
 954 003e 1B68     		ldr	r3, [r3]
 737:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 955              		.loc 2 737 69 discriminator 1 view .LVU253
 956 0040 9B03     		lsls	r3, r3, #14
 957 0042 FBD5     		bpl	.L64
 958              	.L61:
 959              	.LBE89:
 960              	.LBE88:
 435:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 88


 961              		.loc 1 435 7 is_stmt 1 view .LVU254
 962 0044 2668     		ldr	r6, [r4]
 963              	.LVL65:
 435:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 964              		.loc 1 435 7 is_stmt 0 view .LVU255
 965 0046 6268     		ldr	r2, [r4, #4]
 966              	.LVL66:
 967              	.LBB90:
 968              	.LBI90:
1834:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 969              		.loc 2 1834 22 is_stmt 1 view .LVU256
 970              	.LBB91:
 971              		.loc 2 1836 3 view .LVU257
 972 0048 0B4C     		ldr	r4, .L67
 973              	.LVL67:
 974              		.loc 2 1836 3 is_stmt 0 view .LVU258
 975 004a E368     		ldr	r3, [r4, #12]
 976 004c 0C49     		ldr	r1, .L67+8
 977 004e 0B40     		ands	r3, r1
 978 0050 8021     		movs	r1, #128
 979 0052 4902     		lsls	r1, r1, #9
 980 0054 3143     		orrs	r1, r6
 981 0056 0A43     		orrs	r2, r1
 982              	.LVL68:
 983              		.loc 2 1836 3 view .LVU259
 984 0058 1343     		orrs	r3, r2
 985 005a E360     		str	r3, [r4, #12]
 986              	.LVL69:
 987              		.loc 2 1836 3 view .LVU260
 988              	.LBE91:
 989              	.LBE90:
 438:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 990              		.loc 1 438 5 is_stmt 1 view .LVU261
 438:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 991              		.loc 1 438 14 is_stmt 0 view .LVU262
 992 005c 2900     		movs	r1, r5
 993 005e FFF7FEFF 		bl	UTILS_EnablePLLAndSwitchSystem
 994              	.LVL70:
 995              	.L60:
 446:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** }
 996              		.loc 1 446 3 is_stmt 1 view .LVU263
 447:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 997              		.loc 1 447 1 is_stmt 0 view .LVU264
 998              		@ sp needed
 999              	.LVL71:
 1000              	.LVL72:
 447:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c **** 
 1001              		.loc 1 447 1 view .LVU265
 1002 0062 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1003              	.LVL73:
 1004              	.L66:
 419:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****       }
 1005              		.loc 1 419 9 is_stmt 1 view .LVU266
 1006              	.LBB92:
 1007              	.LBI92:
 695:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** {
 1008              		.loc 2 695 22 view .LVU267
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 89


 1009              	.LBB93:
 697:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** }
 1010              		.loc 2 697 3 view .LVU268
 1011 0064 044A     		ldr	r2, .L67
 1012 0066 1168     		ldr	r1, [r2]
 1013 0068 8023     		movs	r3, #128
 1014 006a DB02     		lsls	r3, r3, #11
 1015 006c 0B43     		orrs	r3, r1
 1016 006e 1360     		str	r3, [r2]
 698:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 1017              		.loc 2 698 1 is_stmt 0 view .LVU269
 1018 0070 DEE7     		b	.L63
 1019              	.LVL74:
 1020              	.L65:
 698:mcu-bsp/peripherals/stm32l0xx/inc/stm32l0xx_ll_rcc.h **** 
 1021              		.loc 2 698 1 view .LVU270
 1022              	.LBE93:
 1023              	.LBE92:
 443:mcu-bsp/peripherals/stm32l0xx/src/stm32l0xx_ll_utils.c ****   }
 1024              		.loc 1 443 12 view .LVU271
 1025 0072 0120     		movs	r0, #1
 1026 0074 F5E7     		b	.L60
 1027              	.L68:
 1028 0076 C046     		.align	2
 1029              	.L67:
 1030 0078 00100240 		.word	1073876992
 1031 007c FFFFFBFF 		.word	-262145
 1032 0080 FFFF02FF 		.word	-16580609
 1033              		.cfi_endproc
 1034              	.LFE256:
 1036              		.text
 1037              	.Letext0:
 1038              		.file 6 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 1039              		.file 7 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 1040              		.file 8 "mcu-bsp/CMSIS/Include/core_cm0plus.h"
 1041              		.file 9 "mcu-bsp/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 1042              		.file 10 "mcu-bsp/CMSIS/Device/ST/STM32L0xx/Include/stm32l011xx.h"
 1043              		.file 11 "mcu-bsp/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
ARM GAS  C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s 			page 90


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l0xx_ll_utils.c
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:17     .text.UTILS_GetPLLOutputFrequency:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:24     .text.UTILS_GetPLLOutputFrequency:00000000 UTILS_GetPLLOutputFrequency
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:72     .text.UTILS_GetPLLOutputFrequency:00000018 $d
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:77     .text.UTILS_PLL_IsBusy:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:83     .text.UTILS_PLL_IsBusy:00000000 UTILS_PLL_IsBusy
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:123    .text.UTILS_PLL_IsBusy:00000010 $d
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:128    .text.LL_Init1msTick:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:135    .text.LL_Init1msTick:00000000 LL_Init1msTick
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:184    .text.LL_Init1msTick:0000001c $d
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:189    .text.LL_mDelay:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:196    .text.LL_mDelay:00000000 LL_mDelay
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:250    .text.LL_mDelay:00000024 $d
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:255    .text.LL_SetSystemCoreClock:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:262    .text.LL_SetSystemCoreClock:00000000 LL_SetSystemCoreClock
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:280    .text.LL_SetSystemCoreClock:00000008 $d
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:285    .text.LL_SetFlashLatency:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:292    .text.LL_SetFlashLatency:00000000 LL_SetFlashLatency
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:470    .text.LL_SetFlashLatency:00000084 $d
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:480    .text.UTILS_EnablePLLAndSwitchSystem:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:486    .text.UTILS_EnablePLLAndSwitchSystem:00000000 UTILS_EnablePLLAndSwitchSystem
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:710    .text.UTILS_EnablePLLAndSwitchSystem:0000009c $d
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:719    .text.LL_PLL_ConfigSystemClock_HSI:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:726    .text.LL_PLL_ConfigSystemClock_HSI:00000000 LL_PLL_ConfigSystemClock_HSI
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:845    .text.LL_PLL_ConfigSystemClock_HSI:00000050 $d
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:852    .text.LL_PLL_ConfigSystemClock_HSE:00000000 $t
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:859    .text.LL_PLL_ConfigSystemClock_HSE:00000000 LL_PLL_ConfigSystemClock_HSE
C:\Users\vic_user\AppData\Local\Temp\ccn3SJRL.s:1030   .text.LL_PLL_ConfigSystemClock_HSE:00000078 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
PLLMulTable
SystemCoreClock
AHBPrescTable
