Analysis & Synthesis report for project
Mon Nov 27 11:46:18 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |project|toplevel:u0|control:c1|current_state
 12. State Machine - |project|avconf:avc|mSetup_ST
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated
 19. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 20. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 21. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 22. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 23. Source assignments for toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated
 24. Source assignments for toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component|altsyncram_lir1:auto_generated
 25. Source assignments for toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated
 26. Source assignments for toplevel:u0|datapath:d1|newbackground:w1|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated
 27. Source assignments for toplevel:u0|datapath:d1|newbackground:w2|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated
 28. Source assignments for toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component|altsyncram_i6s1:auto_generated
 29. Source assignments for toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component|altsyncram_qrr1:auto_generated
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA
 31. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 32. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 33. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 34. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 35. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 36. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 37. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 38. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 39. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 40. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 41. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 42. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 43. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 44. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 45. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 46. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 47. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: avconf:avc
 49. Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|newbackground:w1|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|newbackground:w2|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component
 56. altsyncram Parameter Settings by Entity Instance
 57. altpll Parameter Settings by Entity Instance
 58. scfifo Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "toplevel:u0|datapath:d1|gameover:s2"
 60. Port Connectivity Checks: "toplevel:u0|datapath:d1|startscreen:s1"
 61. Port Connectivity Checks: "toplevel:u0|datapath:d1|newbackground:w2"
 62. Port Connectivity Checks: "toplevel:u0|datapath:d1|newbackground:w1"
 63. Port Connectivity Checks: "toplevel:u0|datapath:d1|newbackground:WC"
 64. Port Connectivity Checks: "toplevel:u0|datapath:d1|selectColour:s0"
 65. Port Connectivity Checks: "toplevel:u0|datapath:d1|player:u1"
 66. Port Connectivity Checks: "toplevel:u0|datapath:d1|newbackground:u0"
 67. Port Connectivity Checks: "toplevel:u0|rateDivider:R25"
 68. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
 69. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 70. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 71. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 72. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 73. Port Connectivity Checks: "vga_adapter:VGA"
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages
 77. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 27 11:46:18 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; project                                     ;
; Top-level Entity Name           ; project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 533                                         ;
; Total pins                      ; 109                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,349,958                                   ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; project            ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+---------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                              ; Library ;
+---------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; ../../../../../../Users/wangc/Downloads/gameover.mif    ; yes             ; User Memory Initialization File        ; C:/Users/wangc/Downloads/gameover.mif                                                                     ;         ;
; ../../../../../../Users/wangc/Downloads/startscreen.mif ; yes             ; User Memory Initialization File        ; C:/Users/wangc/Downloads/startscreen.mif                                                                  ;         ;
; ../vga_adapter/vga_pll.v                                ; yes             ; User Wizard-Generated File             ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_pll.v                         ;         ;
; ../vga_adapter/vga_controller.v                         ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_controller.v                  ;         ;
; ../vga_adapter/vga_address_translator.v                 ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_address_translator.v          ;         ;
; ../vga_adapter/vga_adapter.v                            ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_adapter.v                     ;         ;
; I2C_Controller.v                                        ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/I2C_Controller.v                  ;         ;
; avconf.v                                                ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/avconf.v                          ;         ;
; Audio_Controller.v                                      ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Audio_Controller.v                ;         ;
; Audio_Clock.v                                           ; yes             ; User Wizard-Generated File             ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Audio_Clock.v                     ;         ;
; Altera_UP_SYNC_FIFO.v                                   ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_SYNC_FIFO.v             ;         ;
; Altera_UP_Clock_Edge.v                                  ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_Clock_Edge.v            ;         ;
; Altera_UP_Audio_Out_Serializer.v                        ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Altera_UP_Audio_In_Deserializer.v                       ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_Audio_In_Deserializer.v ;         ;
; Altera_UP_Audio_Bit_Counter.v                           ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_Audio_Bit_Counter.v     ;         ;
; project.v                                               ; yes             ; User Verilog HDL File                  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v                         ;         ;
; player.v                                                ; yes             ; User Wizard-Generated File             ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/player.v                          ;         ;
; startscreen.v                                           ; yes             ; User Wizard-Generated File             ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/startscreen.v                     ;         ;
; gameover.v                                              ; yes             ; User Wizard-Generated File             ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/gameover.v                        ;         ;
; newbackground.v                                         ; yes             ; User Wizard-Generated File             ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/newbackground.v                   ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                        ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                           ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                        ;         ;
; aglobal160.inc                                          ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                        ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;         ;
; altrom.inc                                              ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                            ;         ;
; altram.inc                                              ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                            ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                          ;         ;
; db/altsyncram_7sm1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_7sm1.tdf            ;         ;
; startscreen.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/startscreen.mif                   ;         ;
; db/decode_7la.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/decode_7la.tdf                 ;         ;
; db/decode_01a.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/decode_01a.tdf                 ;         ;
; db/mux_ifb.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/mux_ifb.tdf                    ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                            ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                       ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                     ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                     ;         ;
; db/altpll_80u.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altpll_80u.tdf                 ;         ;
; scfifo.tdf                                              ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                            ;         ;
; a_regfifo.inc                                           ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                         ;         ;
; a_dpfifo.inc                                            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                          ;         ;
; a_i2fifo.inc                                            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                          ;         ;
; a_fffifo.inc                                            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                          ;         ;
; a_f2fifo.inc                                            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                          ;         ;
; db/scfifo_7ba1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/scfifo_7ba1.tdf                ;         ;
; db/a_dpfifo_q2a1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/a_dpfifo_q2a1.tdf              ;         ;
; db/altsyncram_n3i1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_n3i1.tdf            ;         ;
; db/cmpr_6l8.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/cmpr_6l8.tdf                   ;         ;
; db/cntr_h2b.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/cntr_h2b.tdf                   ;         ;
; db/cntr_u27.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/cntr_u27.tdf                   ;         ;
; db/cntr_i2b.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/cntr_i2b.tdf                   ;         ;
; db/audio_clock_altpll.v                                 ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/audio_clock_altpll.v           ;         ;
; db/altsyncram_bar1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf            ;         ;
; /users/wangc/downloads/bg1.mif                          ; yes             ; Auto-Found Memory Initialization File  ; /users/wangc/downloads/bg1.mif                                                                            ;         ;
; db/decode_qma.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/decode_qma.tdf                 ;         ;
; db/decode_j2a.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/decode_j2a.tdf                 ;         ;
; db/mux_5hb.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/mux_5hb.tdf                    ;         ;
; db/altsyncram_lir1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_lir1.tdf            ;         ;
; /users/wangc/downloads/player1.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /users/wangc/downloads/player1.mif                                                                        ;         ;
; db/altsyncram_i6s1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_i6s1.tdf            ;         ;
; db/altsyncram_qrr1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_qrr1.tdf            ;         ;
+---------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 654            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1074           ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 223            ;
;     -- 5 input functions                    ; 260            ;
;     -- 4 input functions                    ; 131            ;
;     -- <=3 input functions                  ; 459            ;
;                                             ;                ;
; Dedicated logic registers                   ; 533            ;
;                                             ;                ;
; I/O pins                                    ; 109            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2349958        ;
;                                             ;                ;
; Total DSP Blocks                            ; 4              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 878            ;
; Total fan-out                               ; 9707           ;
; Average fan-out                             ; 4.28           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                       ; Entity Name                     ; Library Name ;
+---------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |project                                                      ; 1074 (12)         ; 533 (0)      ; 2349958           ; 4          ; 109  ; 0            ; |project                                                                                                                                                                                                                                  ; project                         ; work         ;
;    |Audio_Controller:Audio_Controller|                        ; 285 (6)           ; 222 (4)      ; 16384             ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 115 (10)          ; 108 (36)     ; 8192              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 11 (11)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (25)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (25)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 161 (63)          ; 104 (38)     ; 8192              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 49 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 49 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 49 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 49 (27)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 49 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 49 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 49 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 49 (27)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;       |Audio_Clock:Audio_Clock|                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;             |Audio_Clock_altpll:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;    |avconf:avc|                                               ; 98 (54)           ; 75 (45)      ; 0                 ; 0          ; 0    ; 0            ; |project|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;       |I2C_Controller:u0|                                     ; 44 (44)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |project|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
;    |hex_decoder:H0|                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|hex_decoder:H0                                                                                                                                                                                                                   ; hex_decoder                     ; work         ;
;    |hex_decoder:H1|                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|hex_decoder:H1                                                                                                                                                                                                                   ; hex_decoder                     ; work         ;
;    |hex_decoder:H2|                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|hex_decoder:H2                                                                                                                                                                                                                   ; hex_decoder                     ; work         ;
;    |hex_decoder:H3|                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|hex_decoder:H3                                                                                                                                                                                                                   ; hex_decoder                     ; work         ;
;    |hex_decoder:H4|                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|hex_decoder:H4                                                                                                                                                                                                                   ; hex_decoder                     ; work         ;
;    |hex_decoder:H5|                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|hex_decoder:H5                                                                                                                                                                                                                   ; hex_decoder                     ; work         ;
;    |toplevel:u0|                                              ; 573 (0)           ; 206 (0)      ; 2275974           ; 4          ; 0    ; 0            ; |project|toplevel:u0                                                                                                                                                                                                                      ; toplevel                        ; work         ;
;       |control:c1|                                            ; 29 (29)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|control:c1                                                                                                                                                                                                           ; control                         ; work         ;
;       |datapath:d1|                                           ; 498 (280)         ; 154 (117)    ; 2275974           ; 4          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1                                                                                                                                                                                                          ; datapath                        ; work         ;
;          |gameover:s2|                                        ; 3 (0)             ; 2 (0)        ; 57600             ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|gameover:s2                                                                                                                                                                                              ; gameover                        ; work         ;
;             |altsyncram:altsyncram_component|                 ; 3 (0)             ; 2 (0)        ; 57600             ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component                                                                                                                                                              ; altsyncram                      ; work         ;
;                |altsyncram_qrr1:auto_generated|               ; 3 (0)             ; 2 (2)        ; 57600             ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component|altsyncram_qrr1:auto_generated                                                                                                                               ; altsyncram_qrr1                 ; work         ;
;                   |decode_01a:rden_decode|                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component|altsyncram_qrr1:auto_generated|decode_01a:rden_decode                                                                                                        ; decode_01a                      ; work         ;
;          |newbackground:WC|                                   ; 0 (0)             ; 0 (0)        ; 6                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:WC                                                                                                                                                                                         ; newbackground                   ; work         ;
;             |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 6                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component                                                                                                                                                         ; altsyncram                      ; work         ;
;                |altsyncram_bar1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 6                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated                                                                                                                          ; altsyncram_bar1                 ; work         ;
;          |newbackground:u0|                                   ; 33 (0)            ; 5 (0)        ; 720000            ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:u0                                                                                                                                                                                         ; newbackground                   ; work         ;
;             |altsyncram:altsyncram_component|                 ; 33 (0)            ; 5 (0)        ; 720000            ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component                                                                                                                                                         ; altsyncram                      ; work         ;
;                |altsyncram_bar1:auto_generated|               ; 33 (0)            ; 5 (5)        ; 720000            ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated                                                                                                                          ; altsyncram_bar1                 ; work         ;
;                   |decode_j2a:rden_decode|                    ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|decode_j2a:rden_decode                                                                                                   ; decode_j2a                      ; work         ;
;                   |mux_5hb:mux2|                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|mux_5hb:mux2                                                                                                             ; mux_5hb                         ; work         ;
;          |newbackground:w1|                                   ; 61 (0)            ; 5 (0)        ; 720000            ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:w1                                                                                                                                                                                         ; newbackground                   ; work         ;
;             |altsyncram:altsyncram_component|                 ; 61 (0)            ; 5 (0)        ; 720000            ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:w1|altsyncram:altsyncram_component                                                                                                                                                         ; altsyncram                      ; work         ;
;                |altsyncram_bar1:auto_generated|               ; 61 (0)            ; 5 (5)        ; 720000            ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:w1|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated                                                                                                                          ; altsyncram_bar1                 ; work         ;
;                   |decode_j2a:rden_decode|                    ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:w1|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|decode_j2a:rden_decode                                                                                                   ; decode_j2a                      ; work         ;
;                   |mux_5hb:mux2|                              ; 31 (31)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:w1|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|mux_5hb:mux2                                                                                                             ; mux_5hb                         ; work         ;
;          |newbackground:w2|                                   ; 57 (0)            ; 5 (0)        ; 720000            ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:w2                                                                                                                                                                                         ; newbackground                   ; work         ;
;             |altsyncram:altsyncram_component|                 ; 57 (0)            ; 5 (0)        ; 720000            ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:w2|altsyncram:altsyncram_component                                                                                                                                                         ; altsyncram                      ; work         ;
;                |altsyncram_bar1:auto_generated|               ; 57 (0)            ; 5 (5)        ; 720000            ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:w2|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated                                                                                                                          ; altsyncram_bar1                 ; work         ;
;                   |decode_j2a:rden_decode|                    ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:w2|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|decode_j2a:rden_decode                                                                                                   ; decode_j2a                      ; work         ;
;                   |mux_5hb:mux2|                              ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|newbackground:w2|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|mux_5hb:mux2                                                                                                             ; mux_5hb                         ; work         ;
;          |player:u1|                                          ; 0 (0)             ; 0 (0)        ; 768               ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|player:u1                                                                                                                                                                                                ; player                          ; work         ;
;             |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 768               ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component                                                                                                                                                                ; altsyncram                      ; work         ;
;                |altsyncram_lir1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 768               ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component|altsyncram_lir1:auto_generated                                                                                                                                 ; altsyncram_lir1                 ; work         ;
;          |selectColour:s0|                                    ; 61 (61)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|selectColour:s0                                                                                                                                                                                          ; selectColour                    ; work         ;
;          |startscreen:s1|                                     ; 3 (0)             ; 2 (0)        ; 57600             ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|startscreen:s1                                                                                                                                                                                           ; startscreen                     ; work         ;
;             |altsyncram:altsyncram_component|                 ; 3 (0)             ; 2 (0)        ; 57600             ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component                                                                                                                                                           ; altsyncram                      ; work         ;
;                |altsyncram_i6s1:auto_generated|               ; 3 (0)             ; 2 (2)        ; 57600             ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component|altsyncram_i6s1:auto_generated                                                                                                                            ; altsyncram_i6s1                 ; work         ;
;                   |decode_01a:rden_decode|                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component|altsyncram_i6s1:auto_generated|decode_01a:rden_decode                                                                                                     ; decode_01a                      ; work         ;
;       |rateDivider:R25|                                       ; 46 (46)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |project|toplevel:u0|rateDivider:R25                                                                                                                                                                                                      ; rateDivider                     ; work         ;
;    |vga_adapter:VGA|                                          ; 64 (3)            ; 30 (0)       ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA                                                                                                                                                                                                                  ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                ; 9 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                           ; altsyncram                      ; work         ;
;          |altsyncram_7sm1:auto_generated|                     ; 9 (0)             ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated                                                                                                                                                            ; altsyncram_7sm1                 ; work         ;
;             |decode_01a:rden_decode_b|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated|decode_01a:rden_decode_b                                                                                                                                   ; decode_01a                      ; work         ;
;             |decode_7la:decode2|                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated|decode_7la:decode2                                                                                                                                         ; decode_7la                      ; work         ;
;             |mux_ifb:mux3|                                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated|mux_ifb:mux3                                                                                                                                               ; mux_ifb                         ; work         ;
;       |vga_address_translator:user_input_translator|          ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                     ; vga_address_translator          ; work         ;
;       |vga_controller:controller|                             ; 42 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                        ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|       ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                           ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                    ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                            ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                  ; altpll_80u                      ; work         ;
+---------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------+
; Name                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                                       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                                       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                                       ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                                       ;
; toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component|altsyncram_qrr1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ../../../../../../../Users/wangc/Downloads/gameover.mif    ;
; toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; Single Port      ; 240000       ; 3            ; --           ; --           ; 720000 ; ../../../../../../../Users/wangc/Downloads/bg1.mif         ;
; toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; Single Port      ; 240000       ; 3            ; --           ; --           ; 720000 ; ../../../../../../../Users/wangc/Downloads/bg1.mif         ;
; toplevel:u0|datapath:d1|newbackground:w1|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; Single Port      ; 240000       ; 3            ; --           ; --           ; 720000 ; ../../../../../../../Users/wangc/Downloads/bg1.mif         ;
; toplevel:u0|datapath:d1|newbackground:w2|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; Single Port      ; 240000       ; 3            ; --           ; --           ; 720000 ; ../../../../../../../Users/wangc/Downloads/bg1.mif         ;
; toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component|altsyncram_lir1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; 256          ; 3            ; --           ; --           ; 768    ; ../../../../../../../Users/wangc/Downloads/player1.mif     ;
; toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component|altsyncram_i6s1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ../../../../../../../Users/wangc/Downloads/startscreen.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600  ; startscreen.mif                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 4           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |project|toplevel:u0|datapath:d1|newbackground:WC ; newbackground.v ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |project|toplevel:u0|datapath:d1|startscreen:s1   ; startscreen.v   ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |project|toplevel:u0|datapath:d1|gameover:s2      ; gameover.v      ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |project|toplevel:u0|datapath:d1|newbackground:u0 ; newbackground.v ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |project|toplevel:u0|datapath:d1|player:u1        ; player.v        ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |project|toplevel:u0|datapath:d1|newbackground:w1 ; newbackground.v ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |project|toplevel:u0|datapath:d1|newbackground:w2 ; newbackground.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|toplevel:u0|control:c1|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------+--------------------------------+-------------------------------+-----------------------------+------------------------+-----------------------+-------------------------------+----------------------------+-------------------------------+---------------------------------+------------------------------+---------------------------+---------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------+--------------------+--------------------------+----------------------------+-------------------------+-------------------------+----------------------------+-------------------------------+---------------------------+---------------------------+
; Name                            ; current_state.CHECK_SCORE ; current_state.INCREMENT_CHECKS ; current_state.INCREMENT_START ; current_state.DRAW_GAMEOVER ; current_state.GAMEOVER ; current_state.ENDGAME ; current_state.INCREMENT_BACKG ; current_state.INCREMENT_CY ; current_state.CHECK_COLLISION ; current_state.WAIT_FOR_COMPLETE ; current_state.DROP_CHARACTER ; current_state.INCREMENT_P ; current_state.DRAW_PLAYER ; current_state.X_INCREMENT ; current_state.CHECK_BUTTOM ; current_state.IN_AIR ; current_state.GROUND ; current_state.NOT_JUMP ; current_state.JUMP ; current_state.USER_INPUT ; current_state.CHECK_GROUND ; current_state.CHECK_CON ; current_state.CHECK_TOP ; current_state.PRINT_SCREEN ; current_state.DRAW_BACKGROUND ; current_state.RESET_state ; current_state.BEGIN_state ;
+---------------------------------+---------------------------+--------------------------------+-------------------------------+-----------------------------+------------------------+-----------------------+-------------------------------+----------------------------+-------------------------------+---------------------------------+------------------------------+---------------------------+---------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------+--------------------+--------------------------+----------------------------+-------------------------+-------------------------+----------------------------+-------------------------------+---------------------------+---------------------------+
; current_state.BEGIN_state       ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 0                         ;
; current_state.RESET_state       ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 1                         ; 1                         ;
; current_state.DRAW_BACKGROUND   ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 1                             ; 0                         ; 1                         ;
; current_state.PRINT_SCREEN      ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 1                          ; 0                             ; 0                         ; 1                         ;
; current_state.CHECK_TOP         ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 1                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.CHECK_CON         ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 1                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.CHECK_GROUND      ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 1                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.USER_INPUT        ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 1                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.JUMP              ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 1                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.NOT_JUMP          ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 1                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.GROUND            ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 1                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.IN_AIR            ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 1                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.CHECK_BUTTOM      ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 1                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.X_INCREMENT       ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 1                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.DRAW_PLAYER       ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 1                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.INCREMENT_P       ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 1                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.DROP_CHARACTER    ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 1                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.WAIT_FOR_COMPLETE ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 1                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.CHECK_COLLISION   ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 1                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.INCREMENT_CY      ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 1                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.INCREMENT_BACKG   ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 1                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.ENDGAME           ; 0                         ; 0                              ; 0                             ; 0                           ; 0                      ; 1                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.GAMEOVER          ; 0                         ; 0                              ; 0                             ; 0                           ; 1                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.DRAW_GAMEOVER     ; 0                         ; 0                              ; 0                             ; 1                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.INCREMENT_START   ; 0                         ; 0                              ; 1                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.INCREMENT_CHECKS  ; 0                         ; 1                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
; current_state.CHECK_SCORE       ; 1                         ; 0                              ; 0                             ; 0                           ; 0                      ; 0                     ; 0                             ; 0                          ; 0                             ; 0                               ; 0                            ; 0                         ; 0                         ; 0                         ; 0                          ; 0                    ; 0                    ; 0                      ; 0                  ; 0                        ; 0                          ; 0                       ; 0                       ; 0                          ; 0                             ; 0                         ; 1                         ;
+---------------------------------+---------------------------+--------------------------------+-------------------------------+-----------------------------+------------------------+-----------------------+-------------------------------+----------------------------+-------------------------------+---------------------------------+------------------------------+---------------------------+---------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------+--------------------+--------------------------+----------------------------+-------------------------+-------------------------+----------------------------+-------------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |project|avconf:avc|mSetup_ST                     ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Register name                                                                                                               ; Reason for Removal                              ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|address_reg_a[0..4] ; Stuck at GND due to stuck port data_in          ;
; avconf:avc|mI2C_DATA[16,17,19,23]                                                                                           ; Stuck at GND due to stuck port data_in          ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                ; Stuck at GND due to stuck port data_in          ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                      ; Merged with avconf:avc|I2C_Controller:u0|SD[18] ;
; avconf:avc|mI2C_DATA[20,21]                                                                                                 ; Merged with avconf:avc|mI2C_DATA[18]            ;
; toplevel:u0|control:c1|current_state~2                                                                                      ; Lost fanout                                     ;
; toplevel:u0|control:c1|current_state~3                                                                                      ; Lost fanout                                     ;
; toplevel:u0|control:c1|current_state~4                                                                                      ; Lost fanout                                     ;
; toplevel:u0|control:c1|current_state~5                                                                                      ; Lost fanout                                     ;
; toplevel:u0|control:c1|current_state~6                                                                                      ; Lost fanout                                     ;
; toplevel:u0|control:c1|current_state~7                                                                                      ; Lost fanout                                     ;
; avconf:avc|mSetup_ST~9                                                                                                      ; Lost fanout                                     ;
; avconf:avc|mSetup_ST~10                                                                                                     ; Lost fanout                                     ;
; Total Number of Removed Registers = 25                                                                                      ;                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; avconf:avc|mI2C_DATA[23] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[23]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[19] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[19]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[17] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[17]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[16] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[16]    ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 533   ;
; Number of registers using Synchronous Clear  ; 278   ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 295   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 19      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 22      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 25      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 23      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 20      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 27      ;
; avconf:avc|I2C_Controller:u0|END           ; 5       ;
; avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9     ;         ;
+--------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |project|toplevel:u0|rateDivider:R25|RateDivider[17]                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |project|toplevel:u0|rateDivider:R25|RateDivider[22]                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|toplevel:u0|datapath:d1|pointsF[2]                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|toplevel:u0|datapath:d1|pointsB[5]                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |project|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|countyS[0]                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|county[1]                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|countyC[0]                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|countyE[2]                                                                                                                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |project|toplevel:u0|datapath:d1|xInitial[10]                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|yInitial[6]                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|yInitial[7]                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|countCX[0]                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|countCY[4]                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|countCYS[4]                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |project|toplevel:u0|datapath:d1|countxS[6]                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |project|toplevel:u0|datapath:d1|countx[0]                                                                                                                        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |project|toplevel:u0|datapath:d1|selectColour:s0|x[3]                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|selectColour:s0|x[4]                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|countxC[0]                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |project|toplevel:u0|datapath:d1|countxE[3]                                                                                                                       ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |project|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                             ;
; 37:1               ; 3 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |project|toplevel:u0|datapath:d1|selectColour:s0|colour[2]                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated|mux_ifb:mux3|result_node[1]                                                        ;
; 29:1               ; 3 bits    ; 57 LEs        ; 57 LEs               ; 0 LEs                  ; No         ; |project|toplevel:u0|datapath:d1|newbackground:w1|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|mux_5hb:mux2|l5_w1_n0_mux_dataout                ;
; 29:1               ; 3 bits    ; 57 LEs        ; 57 LEs               ; 0 LEs                  ; No         ; |project|toplevel:u0|datapath:d1|newbackground:w2|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|mux_5hb:mux2|l5_w1_n0_mux_dataout                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component|altsyncram_lir1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:u0|datapath:d1|newbackground:w1|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:u0|datapath:d1|newbackground:w2|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component|altsyncram_i6s1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component|altsyncram_qrr1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------------+------------------+
; Parameter Name          ; Value           ; Type             ;
+-------------------------+-----------------+------------------+
; BITS_PER_COLOUR_CHANNEL ; 1               ; Signed Integer   ;
; MONOCHROME              ; FALSE           ; String           ;
; RESOLUTION              ; 160x120         ; String           ;
; BACKGROUND_IMAGE        ; startscreen.mif ; String           ;
+-------------------------+-----------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; startscreen.mif      ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_7sm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                            ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                           ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                        ;
; LOCK_LOW                      ; 1                             ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                        ;
; BANDWIDTH                     ; 0                             ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; VCO_MIN                       ; 0                             ; Untyped                                                        ;
; VCO_MAX                       ; 0                             ; Untyped                                                        ;
; VCO_CENTER                    ; 0                             ; Untyped                                                        ;
; PFD_MIN                       ; 0                             ; Untyped                                                        ;
; PFD_MAX                       ; 0                             ; Untyped                                                        ;
; M_INITIAL                     ; 0                             ; Untyped                                                        ;
; M                             ; 0                             ; Untyped                                                        ;
; N                             ; 1                             ; Untyped                                                        ;
; M2                            ; 1                             ; Untyped                                                        ;
; N2                            ; 1                             ; Untyped                                                        ;
; SS                            ; 1                             ; Untyped                                                        ;
; C0_HIGH                       ; 0                             ; Untyped                                                        ;
; C1_HIGH                       ; 0                             ; Untyped                                                        ;
; C2_HIGH                       ; 0                             ; Untyped                                                        ;
; C3_HIGH                       ; 0                             ; Untyped                                                        ;
; C4_HIGH                       ; 0                             ; Untyped                                                        ;
; C5_HIGH                       ; 0                             ; Untyped                                                        ;
; C6_HIGH                       ; 0                             ; Untyped                                                        ;
; C7_HIGH                       ; 0                             ; Untyped                                                        ;
; C8_HIGH                       ; 0                             ; Untyped                                                        ;
; C9_HIGH                       ; 0                             ; Untyped                                                        ;
; C0_LOW                        ; 0                             ; Untyped                                                        ;
; C1_LOW                        ; 0                             ; Untyped                                                        ;
; C2_LOW                        ; 0                             ; Untyped                                                        ;
; C3_LOW                        ; 0                             ; Untyped                                                        ;
; C4_LOW                        ; 0                             ; Untyped                                                        ;
; C5_LOW                        ; 0                             ; Untyped                                                        ;
; C6_LOW                        ; 0                             ; Untyped                                                        ;
; C7_LOW                        ; 0                             ; Untyped                                                        ;
; C8_LOW                        ; 0                             ; Untyped                                                        ;
; C9_LOW                        ; 0                             ; Untyped                                                        ;
; C0_INITIAL                    ; 0                             ; Untyped                                                        ;
; C1_INITIAL                    ; 0                             ; Untyped                                                        ;
; C2_INITIAL                    ; 0                             ; Untyped                                                        ;
; C3_INITIAL                    ; 0                             ; Untyped                                                        ;
; C4_INITIAL                    ; 0                             ; Untyped                                                        ;
; C5_INITIAL                    ; 0                             ; Untyped                                                        ;
; C6_INITIAL                    ; 0                             ; Untyped                                                        ;
; C7_INITIAL                    ; 0                             ; Untyped                                                        ;
; C8_INITIAL                    ; 0                             ; Untyped                                                        ;
; C9_INITIAL                    ; 0                             ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C0_PH                         ; 0                             ; Untyped                                                        ;
; C1_PH                         ; 0                             ; Untyped                                                        ;
; C2_PH                         ; 0                             ; Untyped                                                        ;
; C3_PH                         ; 0                             ; Untyped                                                        ;
; C4_PH                         ; 0                             ; Untyped                                                        ;
; C5_PH                         ; 0                             ; Untyped                                                        ;
; C6_PH                         ; 0                             ; Untyped                                                        ;
; C7_PH                         ; 0                             ; Untyped                                                        ;
; C8_PH                         ; 0                             ; Untyped                                                        ;
; C9_PH                         ; 0                             ; Untyped                                                        ;
; L0_HIGH                       ; 1                             ; Untyped                                                        ;
; L1_HIGH                       ; 1                             ; Untyped                                                        ;
; G0_HIGH                       ; 1                             ; Untyped                                                        ;
; G1_HIGH                       ; 1                             ; Untyped                                                        ;
; G2_HIGH                       ; 1                             ; Untyped                                                        ;
; G3_HIGH                       ; 1                             ; Untyped                                                        ;
; E0_HIGH                       ; 1                             ; Untyped                                                        ;
; E1_HIGH                       ; 1                             ; Untyped                                                        ;
; E2_HIGH                       ; 1                             ; Untyped                                                        ;
; E3_HIGH                       ; 1                             ; Untyped                                                        ;
; L0_LOW                        ; 1                             ; Untyped                                                        ;
; L1_LOW                        ; 1                             ; Untyped                                                        ;
; G0_LOW                        ; 1                             ; Untyped                                                        ;
; G1_LOW                        ; 1                             ; Untyped                                                        ;
; G2_LOW                        ; 1                             ; Untyped                                                        ;
; G3_LOW                        ; 1                             ; Untyped                                                        ;
; E0_LOW                        ; 1                             ; Untyped                                                        ;
; E1_LOW                        ; 1                             ; Untyped                                                        ;
; E2_LOW                        ; 1                             ; Untyped                                                        ;
; E3_LOW                        ; 1                             ; Untyped                                                        ;
; L0_INITIAL                    ; 1                             ; Untyped                                                        ;
; L1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G0_INITIAL                    ; 1                             ; Untyped                                                        ;
; G1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G2_INITIAL                    ; 1                             ; Untyped                                                        ;
; G3_INITIAL                    ; 1                             ; Untyped                                                        ;
; E0_INITIAL                    ; 1                             ; Untyped                                                        ;
; E1_INITIAL                    ; 1                             ; Untyped                                                        ;
; E2_INITIAL                    ; 1                             ; Untyped                                                        ;
; E3_INITIAL                    ; 1                             ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L0_PH                         ; 0                             ; Untyped                                                        ;
; L1_PH                         ; 0                             ; Untyped                                                        ;
; G0_PH                         ; 0                             ; Untyped                                                        ;
; G1_PH                         ; 0                             ; Untyped                                                        ;
; G2_PH                         ; 0                             ; Untyped                                                        ;
; G3_PH                         ; 0                             ; Untyped                                                        ;
; E0_PH                         ; 0                             ; Untyped                                                        ;
; E1_PH                         ; 0                             ; Untyped                                                        ;
; E2_PH                         ; 0                             ; Untyped                                                        ;
; E3_PH                         ; 0                             ; Untyped                                                        ;
; M_PH                          ; 0                             ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                 ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer            ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                              ; Type                        ;
+------------------------------------+----------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT                                        ; Untyped                     ;
; WIDTH_A                            ; 3                                                  ; Signed Integer              ;
; WIDTHAD_A                          ; 18                                                 ; Signed Integer              ;
; NUMWORDS_A                         ; 240000                                             ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                     ;
; WIDTH_B                            ; 1                                                  ; Untyped                     ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                     ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                     ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                     ;
; INIT_FILE                          ; ../../../../../../../Users/wangc/Downloads/bg1.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                             ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                             ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_bar1                                    ; Untyped                     ;
+------------------------------------+----------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------------------+------------------+
; Parameter Name                     ; Value                                                  ; Type             ;
+------------------------------------+--------------------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped          ;
; OPERATION_MODE                     ; SINGLE_PORT                                            ; Untyped          ;
; WIDTH_A                            ; 3                                                      ; Signed Integer   ;
; WIDTHAD_A                          ; 8                                                      ; Signed Integer   ;
; NUMWORDS_A                         ; 256                                                    ; Signed Integer   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped          ;
; WIDTH_B                            ; 1                                                      ; Untyped          ;
; WIDTHAD_B                          ; 1                                                      ; Untyped          ;
; NUMWORDS_B                         ; 1                                                      ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Signed Integer   ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped          ;
; BYTE_SIZE                          ; 8                                                      ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped          ;
; INIT_FILE                          ; ../../../../../../../Users/wangc/Downloads/player1.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                 ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                 ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                                              ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_lir1                                        ; Untyped          ;
+------------------------------------+--------------------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                              ; Type                        ;
+------------------------------------+----------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT                                        ; Untyped                     ;
; WIDTH_A                            ; 3                                                  ; Signed Integer              ;
; WIDTHAD_A                          ; 18                                                 ; Signed Integer              ;
; NUMWORDS_A                         ; 240000                                             ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                     ;
; WIDTH_B                            ; 1                                                  ; Untyped                     ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                     ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                     ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                     ;
; INIT_FILE                          ; ../../../../../../../Users/wangc/Downloads/bg1.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                             ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                             ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_bar1                                    ; Untyped                     ;
+------------------------------------+----------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|newbackground:w1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                              ; Type                        ;
+------------------------------------+----------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT                                        ; Untyped                     ;
; WIDTH_A                            ; 3                                                  ; Signed Integer              ;
; WIDTHAD_A                          ; 18                                                 ; Signed Integer              ;
; NUMWORDS_A                         ; 240000                                             ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                     ;
; WIDTH_B                            ; 1                                                  ; Untyped                     ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                     ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                     ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                     ;
; INIT_FILE                          ; ../../../../../../../Users/wangc/Downloads/bg1.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                             ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                             ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_bar1                                    ; Untyped                     ;
+------------------------------------+----------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|newbackground:w2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                              ; Type                        ;
+------------------------------------+----------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT                                        ; Untyped                     ;
; WIDTH_A                            ; 3                                                  ; Signed Integer              ;
; WIDTHAD_A                          ; 18                                                 ; Signed Integer              ;
; NUMWORDS_A                         ; 240000                                             ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                     ;
; WIDTH_B                            ; 1                                                  ; Untyped                     ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                     ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                     ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                     ;
; INIT_FILE                          ; ../../../../../../../Users/wangc/Downloads/bg1.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                             ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                             ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_bar1                                    ; Untyped                     ;
+------------------------------------+----------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------------------+-------------------+
; Parameter Name                     ; Value                                                      ; Type              ;
+------------------------------------+------------------------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped           ;
; OPERATION_MODE                     ; SINGLE_PORT                                                ; Untyped           ;
; WIDTH_A                            ; 3                                                          ; Signed Integer    ;
; WIDTHAD_A                          ; 15                                                         ; Signed Integer    ;
; NUMWORDS_A                         ; 19200                                                      ; Signed Integer    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped           ;
; WIDTH_B                            ; 1                                                          ; Untyped           ;
; WIDTHAD_B                          ; 1                                                          ; Untyped           ;
; NUMWORDS_B                         ; 1                                                          ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                                                     ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Signed Integer    ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped           ;
; BYTE_SIZE                          ; 8                                                          ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped           ;
; INIT_FILE                          ; ../../../../../../../Users/wangc/Downloads/startscreen.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                     ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                     ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone V                                                  ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_i6s1                                            ; Untyped           ;
+------------------------------------+------------------------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------------+-------------------+
; Parameter Name                     ; Value                                                   ; Type              ;
+------------------------------------+---------------------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                       ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                                      ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                     ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                                      ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                     ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                                       ; Untyped           ;
; OPERATION_MODE                     ; SINGLE_PORT                                             ; Untyped           ;
; WIDTH_A                            ; 3                                                       ; Signed Integer    ;
; WIDTHAD_A                          ; 15                                                      ; Signed Integer    ;
; NUMWORDS_A                         ; 19200                                                   ; Signed Integer    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                            ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                                    ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                                    ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                                    ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                                    ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                                    ; Untyped           ;
; WIDTH_B                            ; 1                                                       ; Untyped           ;
; WIDTHAD_B                          ; 1                                                       ; Untyped           ;
; NUMWORDS_B                         ; 1                                                       ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                                  ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                  ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                                  ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                                                  ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                            ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                                  ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                                    ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                                    ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                                    ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                                    ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                                    ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                                    ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                                       ; Signed Integer    ;
; WIDTH_BYTEENA_B                    ; 1                                                       ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                    ; Untyped           ;
; BYTE_SIZE                          ; 8                                                       ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                    ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                    ; Untyped           ;
; INIT_FILE                          ; ../../../../../../../Users/wangc/Downloads/gameover.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                  ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                                       ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                  ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                  ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                  ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                  ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                         ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                         ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                                   ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                   ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                                       ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone V                                               ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_qrr1                                         ; Untyped           ;
+------------------------------------+---------------------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                        ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 3                                                                        ;
;     -- NUMWORDS_A                         ; 19200                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 3                                                                        ;
;     -- NUMWORDS_B                         ; 19200                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 3                                                                        ;
;     -- NUMWORDS_A                         ; 240000                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 3                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 3                                                                        ;
;     -- NUMWORDS_A                         ; 240000                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; toplevel:u0|datapath:d1|newbackground:w1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 3                                                                        ;
;     -- NUMWORDS_A                         ; 240000                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; toplevel:u0|datapath:d1|newbackground:w2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 3                                                                        ;
;     -- NUMWORDS_A                         ; 240000                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 3                                                                        ;
;     -- NUMWORDS_A                         ; 19200                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 3                                                                        ;
;     -- NUMWORDS_A                         ; 19200                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                 ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                             ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; FAST                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:u0|datapath:d1|gameover:s2" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; data ; Input ; Info     ; Stuck at GND                          ;
; wren ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:u0|datapath:d1|startscreen:s1" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                             ;
; wren ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:u0|datapath:d1|newbackground:w2" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                               ;
; wren ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:u0|datapath:d1|newbackground:w1" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                               ;
; wren ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:u0|datapath:d1|newbackground:WC"                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (18 bits) it drives.  Extra input bit(s) "address[17..1]" will be connected to GND. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:u0|datapath:d1|selectColour:s0" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; xC[7..4] ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:u0|datapath:d1|player:u1" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; data ; Input ; Info     ; Stuck at GND                        ;
; wren ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:u0|datapath:d1|newbackground:u0" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                               ;
; wren ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "toplevel:u0|rateDivider:R25" ;
+-------------------+-------+----------+------------------+
; Port              ; Type  ; Severity ; Details          ;
+-------------------+-------+----------+------------------+
; rateRatio[19..17] ; Input ; Info     ; Stuck at VCC     ;
; rateRatio[13..10] ; Input ; Info     ; Stuck at VCC     ;
; rateRatio[4..0]   ; Input ; Info     ; Stuck at VCC     ;
; rateRatio[24..22] ; Input ; Info     ; Stuck at GND     ;
; rateRatio[9..5]   ; Input ; Info     ; Stuck at GND     ;
; rateRatio[16]     ; Input ; Info     ; Stuck at GND     ;
; rateRatio[15]     ; Input ; Info     ; Stuck at VCC     ;
; rateRatio[14]     ; Input ; Info     ; Stuck at GND     ;
+-------------------+-------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                  ;
+--------+--------+----------+----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                   ;
+--------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                              ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                         ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; resetn ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; VGA_R  ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_G  ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_B  ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 533                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 58                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 204                         ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 34                          ;
;     SCLR SLD          ; 3                           ;
;     SLD               ; 1                           ;
;     plain             ; 165                         ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 1081                        ;
;     arith             ; 325                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 245                         ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 8                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 727                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 67                          ;
;         4 data inputs ; 129                         ;
;         5 data inputs ; 252                         ;
;         6 data inputs ; 223                         ;
;     shared            ; 28                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 2                           ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 109                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 431                         ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Nov 27 11:45:57 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /charlie w/uni/unig2/ece241 diginal systems/ece241project/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /charlie w/uni/unig2/ece241 diginal systems/ece241project/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /charlie w/uni/unig2/ece241 diginal systems/ece241project/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /charlie w/uni/unig2/ece241 diginal systems/ece241project/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file avconf.v
    Info (12023): Found entity 1: avconf File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_Audio_Bit_Counter.v Line: 11
Warning (10090): Verilog HDL syntax warning at project.v(162): extra block comment delimiter characters /* within block comment File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 162
Warning (10275): Verilog HDL Module Instantiation warning at project.v(231): ignored dangling comma in List of Port Connections File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 231
Info (12021): Found 7 design units, including 7 entities, in source file project.v
    Info (12023): Found entity 1: project File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 1
    Info (12023): Found entity 2: toplevel File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 267
    Info (12023): Found entity 3: datapath File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 428
    Info (12023): Found entity 4: selectColour File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 876
    Info (12023): Found entity 5: rateDivider File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 918
    Info (12023): Found entity 6: control File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 938
    Info (12023): Found entity 7: hex_decoder File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 1210
Info (12021): Found 1 design units, including 1 entities, in source file player.v
    Info (12023): Found entity 1: player File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/player.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file background.v
    Info (12023): Found entity 1: background File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/background.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file startscreen.v
    Info (12023): Found entity 1: startscreen File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/startscreen.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file gameover.v
    Info (12023): Found entity 1: gameover File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/gameover.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file newbackground.v
    Info (12023): Found entity 1: newbackground File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/newbackground.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at project.v(364): created implicit net for "drawB" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 364
Warning (10236): Verilog HDL Implicit Net warning at project.v(365): created implicit net for "drawC" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 365
Warning (10236): Verilog HDL Implicit Net warning at project.v(694): created implicit net for "addressCheckSCORE" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 694
Info (12127): Elaborating entity "project" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 88
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "startscreen.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7sm1.tdf
    Info (12023): Found entity 1: altsyncram_7sm1 File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_7sm1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_7sm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated|decode_7la:decode2" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_7sm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated|decode_01a:rden_decode_b" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_7sm1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_7sm1:auto_generated|mux_ifb:mux3" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_7sm1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controller" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 209
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/scfifo_7ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/a_dpfifo_q2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/scfifo_7ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_n3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/a_dpfifo_q2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/a_dpfifo_q2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/a_dpfifo_q2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/a_dpfifo_q2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/audio_clock_altpll.v Line: 30
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 216
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "toplevel" for hierarchy "toplevel:u0" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 231
Info (12128): Elaborating entity "rateDivider" for hierarchy "toplevel:u0|rateDivider:R25" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 335
Warning (10230): Verilog HDL assignment warning at project.v(932): truncated value with size 32 to match size of target (25) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 932
Warning (10230): Verilog HDL assignment warning at project.v(935): truncated value with size 32 to match size of target (1) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 935
Info (12128): Elaborating entity "datapath" for hierarchy "toplevel:u0|datapath:d1" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 376
Warning (10230): Verilog HDL assignment warning at project.v(509): truncated value with size 32 to match size of target (8) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 509
Warning (10230): Verilog HDL assignment warning at project.v(512): truncated value with size 32 to match size of target (7) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 512
Warning (10230): Verilog HDL assignment warning at project.v(532): truncated value with size 32 to match size of target (11) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 532
Warning (10230): Verilog HDL assignment warning at project.v(569): truncated value with size 32 to match size of target (8) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 569
Warning (10230): Verilog HDL assignment warning at project.v(573): truncated value with size 32 to match size of target (8) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 573
Warning (10230): Verilog HDL assignment warning at project.v(599): truncated value with size 32 to match size of target (4) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 599
Warning (10230): Verilog HDL assignment warning at project.v(602): truncated value with size 32 to match size of target (4) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 602
Warning (10230): Verilog HDL assignment warning at project.v(611): truncated value with size 8 to match size of target (7) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 611
Warning (10230): Verilog HDL assignment warning at project.v(670): truncated value with size 32 to match size of target (5) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 670
Warning (10230): Verilog HDL assignment warning at project.v(694): truncated value with size 11 to match size of target (1) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 694
Warning (10230): Verilog HDL assignment warning at project.v(721): truncated value with size 32 to match size of target (5) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 721
Warning (10230): Verilog HDL assignment warning at project.v(733): truncated value with size 32 to match size of target (8) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 733
Warning (10230): Verilog HDL assignment warning at project.v(769): truncated value with size 32 to match size of target (5) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 769
Warning (10230): Verilog HDL assignment warning at project.v(781): truncated value with size 32 to match size of target (8) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 781
Warning (10230): Verilog HDL assignment warning at project.v(821): truncated value with size 32 to match size of target (8) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 821
Warning (10230): Verilog HDL assignment warning at project.v(824): truncated value with size 32 to match size of target (7) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 824
Warning (10230): Verilog HDL assignment warning at project.v(856): truncated value with size 32 to match size of target (8) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 856
Warning (10230): Verilog HDL assignment warning at project.v(859): truncated value with size 32 to match size of target (7) File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 859
Info (12128): Elaborating entity "newbackground" for hierarchy "toplevel:u0|datapath:d1|newbackground:u0" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 546
Info (12128): Elaborating entity "altsyncram" for hierarchy "toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/newbackground.v Line: 86
Info (12130): Elaborated megafunction instantiation "toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/newbackground.v Line: 86
Info (12133): Instantiated megafunction "toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component" with the following parameter: File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/newbackground.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../../../../../Users/wangc/Downloads/bg1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "240000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bar1.tdf
    Info (12023): Found entity 1: altsyncram_bar1 File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_bar1" for hierarchy "toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qma.tdf
    Info (12023): Found entity 1: decode_qma File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/decode_qma.tdf Line: 23
Info (12128): Elaborating entity "decode_qma" for hierarchy "toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|decode_qma:decode3" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_j2a.tdf
    Info (12023): Found entity 1: decode_j2a File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/decode_j2a.tdf Line: 23
Info (12128): Elaborating entity "decode_j2a" for hierarchy "toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|decode_j2a:rden_decode" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "toplevel:u0|datapath:d1|newbackground:u0|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|mux_5hb:mux2" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 46
Info (12128): Elaborating entity "player" for hierarchy "toplevel:u0|datapath:d1|player:u1" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 621
Info (12128): Elaborating entity "altsyncram" for hierarchy "toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/player.v Line: 86
Info (12130): Elaborated megafunction instantiation "toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/player.v Line: 86
Info (12133): Instantiated megafunction "toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component" with the following parameter: File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/player.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../../../../../Users/wangc/Downloads/player1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lir1.tdf
    Info (12023): Found entity 1: altsyncram_lir1 File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_lir1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lir1" for hierarchy "toplevel:u0|datapath:d1|player:u1|altsyncram:altsyncram_component|altsyncram_lir1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "selectColour" for hierarchy "toplevel:u0|datapath:d1|selectColour:s0" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 646
Info (12128): Elaborating entity "startscreen" for hierarchy "toplevel:u0|datapath:d1|startscreen:s1" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 837
Info (12128): Elaborating entity "altsyncram" for hierarchy "toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/startscreen.v Line: 86
Info (12130): Elaborated megafunction instantiation "toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/startscreen.v Line: 86
Info (12133): Instantiated megafunction "toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component" with the following parameter: File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/startscreen.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../../../../../Users/wangc/Downloads/startscreen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6s1.tdf
    Info (12023): Found entity 1: altsyncram_i6s1 File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_i6s1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_i6s1" for hierarchy "toplevel:u0|datapath:d1|startscreen:s1|altsyncram:altsyncram_component|altsyncram_i6s1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "gameover" for hierarchy "toplevel:u0|datapath:d1|gameover:s2" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 871
Info (12128): Elaborating entity "altsyncram" for hierarchy "toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/gameover.v Line: 86
Info (12130): Elaborated megafunction instantiation "toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/gameover.v Line: 86
Info (12133): Instantiated megafunction "toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component" with the following parameter: File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/gameover.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../../../../../Users/wangc/Downloads/gameover.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qrr1.tdf
    Info (12023): Found entity 1: altsyncram_qrr1 File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_qrr1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_qrr1" for hierarchy "toplevel:u0|datapath:d1|gameover:s2|altsyncram:altsyncram_component|altsyncram_qrr1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "control" for hierarchy "toplevel:u0|control:c1" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 423
Warning (10270): Verilog HDL Case Statement warning at project.v(1099): incomplete case statement has no default case item File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 1099
Info (10264): Verilog HDL Case Statement information at project.v(1099): all case item expressions in this case statement are onehot File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 1099
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:H2" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 236
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a3" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 119
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a4" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 143
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a5" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 167
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a6" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 191
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a7" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 215
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a8" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 239
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a9" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 263
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a10" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 287
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a11" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 311
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a12" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 335
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a13" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 359
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a14" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 383
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a15" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 407
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a16" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 431
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a17" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 455
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a18" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 479
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a19" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 503
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a20" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 527
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a21" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 551
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a22" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 575
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a23" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 599
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a24" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 623
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a25" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 647
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a26" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 671
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a27" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 695
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a28" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 719
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a29" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 743
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a30" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 767
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a31" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 791
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a32" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 815
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a33" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 839
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a34" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 863
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a35" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 887
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a36" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 911
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a37" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 935
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a38" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 959
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a39" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 983
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a40" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1007
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a41" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1031
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a42" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1055
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a43" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1079
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a44" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1103
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a45" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1127
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a46" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1151
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a47" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1175
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a48" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1199
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a49" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1223
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a50" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1247
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a51" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1271
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a52" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1295
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a53" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1319
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a54" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1343
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a55" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1367
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a56" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1391
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a57" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1415
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a58" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1439
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a59" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1463
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a60" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1487
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a61" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1511
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a62" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1535
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a63" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1559
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a64" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1583
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a65" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1607
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a66" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1631
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a67" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1655
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a68" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1679
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a69" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1703
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a70" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1727
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a71" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1751
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a72" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1775
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a73" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1799
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a74" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1823
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a75" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1847
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a76" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1871
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a77" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1895
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a78" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1919
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a79" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1943
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a80" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1967
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a81" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 1991
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a82" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 2015
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a83" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 2039
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a84" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 2063
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a85" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 2087
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a86" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 2111
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a87" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 2135
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a88" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 2159
        Warning (14320): Synthesized away node "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ram_block1a89" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 2183
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/avconf.v Line: 131
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 44
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 61
    Warning (13410): Pin "VGA_R[8]" is stuck at GND File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 62
    Warning (13410): Pin "VGA_R[9]" is stuck at GND File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 62
    Warning (13410): Pin "VGA_G[8]" is stuck at GND File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 63
    Warning (13410): Pin "VGA_G[9]" is stuck at GND File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 63
    Warning (13410): Pin "VGA_B[8]" is stuck at GND File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 64
    Warning (13410): Pin "VGA_B[9]" is stuck at GND File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 64
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 12 MSB VCC or GND address nodes from RAM block "toplevel:u0|datapath:d1|newbackground:WC|altsyncram:altsyncram_component|altsyncram_bar1:auto_generated|ALTSYNCRAM" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altsyncram_bar1.tdf Line: 47
Info (144001): Generated suppressed messages file C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/db/audio_clock_altpll.v Line: 63
    Info: Must be connected
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 43
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 106
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 106
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 106
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 106
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/project.v Line: 106
Info (21057): Implemented 1706 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 91 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1160 logic cells
    Info (21064): Implemented 431 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings
    Info: Peak virtual memory: 977 megabytes
    Info: Processing ended: Mon Nov 27 11:46:18 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Charlie w/Uni/unig2/ECE241 diginal systems/ece241project/241 project/output_files/project.map.smsg.


