INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:47:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 load0/data_tehb/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.490ns period=6.980ns})
  Destination:            buffer13/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.490ns period=6.980ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.980ns  (clk rise@6.980ns - clk rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 1.564ns (23.543%)  route 5.079ns (76.457%))
  Logic Levels:           21  (CARRY4=3 LUT3=2 LUT4=1 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.463 - 6.980 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1853, unset)         0.508     0.508    load0/data_tehb/clk
    SLICE_X8Y140         FDRE                                         r  load0/data_tehb/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  load0/data_tehb/dataReg_reg[3]/Q
                         net (fo=1, routed)           0.507     1.247    mem_controller4/read_arbiter/data/Memory_reg[0][31][3]
    SLICE_X9Y136         LUT5 (Prop_lut5_I3_O)        0.119     1.366 r  mem_controller4/read_arbiter/data/data_tehb/hist_storeAddr[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.356     1.722    buffer0/fifo/load0_dataOut[3]
    SLICE_X5Y132         LUT5 (Prop_lut5_I1_O)        0.043     1.765 r  buffer0/fifo/Memory[0][3]_i_1/O
                         net (fo=5, routed)           0.261     2.025    buffer92/fifo/D[3]
    SLICE_X6Y130         LUT5 (Prop_lut5_I0_O)        0.043     2.068 r  buffer92/fifo/dataReg[3]_i_1__1/O
                         net (fo=2, routed)           0.174     2.243    init18/control/D[3]
    SLICE_X6Y129         LUT3 (Prop_lut3_I0_O)        0.043     2.286 r  init18/control/Memory[0][3]_i_1__0/O
                         net (fo=4, routed)           0.263     2.549    buffer93/fifo/init18_outs[3]
    SLICE_X7Y132         LUT5 (Prop_lut5_I1_O)        0.043     2.592 r  buffer93/fifo/Memory[0][3]_i_1__1/O
                         net (fo=4, routed)           0.094     2.686    buffer94/fifo/init19_outs[3]
    SLICE_X7Y132         LUT5 (Prop_lut5_I1_O)        0.043     2.729 r  buffer94/fifo/Memory[0][3]_i_1__2/O
                         net (fo=4, routed)           0.411     3.140    buffer95/fifo/init20_outs[3]
    SLICE_X13Y134        LUT5 (Prop_lut5_I1_O)        0.043     3.183 r  buffer95/fifo/Memory[0][3]_i_1__3/O
                         net (fo=4, routed)           0.163     3.346    buffer96/fifo/init21_outs[3]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.043     3.389 r  buffer96/fifo/Memory[0][3]_i_1__4/O
                         net (fo=4, routed)           0.299     3.688    init23/control/init22_outs[2]
    SLICE_X15Y137        LUT6 (Prop_lut6_I3_O)        0.043     3.731 r  init23/control/Memory[0][0]_i_43__0/O
                         net (fo=1, routed)           0.305     4.036    cmpi8/Memory_reg[0][0]_i_8_3
    SLICE_X14Y138        LUT6 (Prop_lut6_I1_O)        0.043     4.079 r  cmpi8/Memory[0][0]_i_23/O
                         net (fo=1, routed)           0.000     4.079    cmpi8/Memory[0][0]_i_23_n_0
    SLICE_X14Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.325 r  cmpi8/Memory_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.325    cmpi8/Memory_reg[0][0]_i_8_n_0
    SLICE_X14Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.375 r  cmpi8/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.375    cmpi8/Memory_reg[0][0]_i_4_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.482 r  cmpi8/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=7, routed)           0.287     4.769    buffer80/fifo/result[0]
    SLICE_X18Y140        LUT3 (Prop_lut3_I0_O)        0.122     4.891 r  buffer80/fifo/Empty_i_4__3/O
                         net (fo=1, routed)           0.229     5.120    buffer80/fifo/Empty_i_4__3_n_0
    SLICE_X18Y140        LUT6 (Prop_lut6_I3_O)        0.043     5.163 r  buffer80/fifo/Empty_i_3__8/O
                         net (fo=4, routed)           0.166     5.328    buffer88/fifo/Memory_reg[0][0]_1
    SLICE_X19Y141        LUT4 (Prop_lut4_I3_O)        0.043     5.371 r  buffer88/fifo/transmitValue_i_2__51/O
                         net (fo=5, routed)           0.320     5.691    init0/control/transmitValue_reg_59
    SLICE_X17Y141        LUT6 (Prop_lut6_I3_O)        0.043     5.734 f  init0/control/transmitValue_i_2__50/O
                         net (fo=5, routed)           0.189     5.923    fork6/control/generateBlocks[0].regblock/transmitValue_reg_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.043     5.966 r  fork6/control/generateBlocks[0].regblock/transmitValue_i_11/O
                         net (fo=1, routed)           0.250     6.216    fork6/control/generateBlocks[5].regblock/transmitValue_reg_4
    SLICE_X14Y144        LUT6 (Prop_lut6_I5_O)        0.043     6.259 r  fork6/control/generateBlocks[5].regblock/transmitValue_i_2__20/O
                         net (fo=3, routed)           0.226     6.485    fork6/control/generateBlocks[5].regblock/transmitValue_i_2__20_n_0
    SLICE_X14Y143        LUT6 (Prop_lut6_I0_O)        0.043     6.528 f  fork6/control/generateBlocks[5].regblock/fullReg_i_3__20/O
                         net (fo=29, routed)          0.232     6.760    buffer12/control/cmpi0_result_ready
    SLICE_X15Y143        LUT6 (Prop_lut6_I1_O)        0.043     6.803 r  buffer12/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.348     7.151    buffer13/E[0]
    SLICE_X18Y142        FDRE                                         r  buffer13/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.980     6.980 r  
                                                      0.000     6.980 r  clk (IN)
                         net (fo=1853, unset)         0.483     7.463    buffer13/clk
    SLICE_X18Y142        FDRE                                         r  buffer13/dataReg_reg[1]/C
                         clock pessimism              0.000     7.463    
                         clock uncertainty           -0.035     7.427    
    SLICE_X18Y142        FDRE (Setup_fdre_C_CE)      -0.169     7.258    buffer13/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  0.107    




