.. _table_i2s_tdb_registers_overview:
.. table:: I2S_TDM_0/1/2/3 Registers Overview (Base Address: 0x0410_0000 + n*0x10000)
	:widths: 3 1 4

	+----------------------+---------+------------------------------------+
	| Name                 | Address | Description                        |
	|                      | Offset  |                                    |
	+======================+=========+====================================+
	| BLK_MODE_SETTING     | 0x000   | TX/RX module operation control     |
	+----------------------+---------+------------------------------------+
	| FRAME_SETTING        | 0x004   | Audio frame timing control         |
	+----------------------+---------+------------------------------------+
	| SLOT_SETTING1        | 0x008   | Classic and Data Control           |
	+----------------------+---------+------------------------------------+
	| SLOT_SETTING2        | 0x00c   | Enable channels                    |
	+----------------------+---------+------------------------------------+
	| DATA_FORMAT          | 0x010   | Set the storage data format        |
	+----------------------+---------+------------------------------------+
	| BLK_CFG              | 0x014   | TX/RX module function configuration|
	+----------------------+---------+------------------------------------+
	| I2S_ENABLE           | 0x018   | Enable TX/RX module                |
	+----------------------+---------+------------------------------------+
	| I2S_RESET            | 0x01c   | TX/RX module reset                 |
	+----------------------+---------+------------------------------------+
	| I2S_INT_EN           | 0x020   | Enable interruption                |
	+----------------------+---------+------------------------------------+
	| I2S_INT              | 0x024   | Interrupt status                   |
	+----------------------+---------+------------------------------------+
	| FIFO_THRESHOLD       | 0x028   | FIFO threshold                     |
	+----------------------+---------+------------------------------------+
	| I2S_LRCK_MASTER      | 0x02c   | Make the main mode of LRCK         |
	|                      |         | continuous output mode             |
	+----------------------+---------+------------------------------------+
	| FIFO_RESET           | 0x030   | FIFO reset                         |
	+----------------------+---------+------------------------------------+
	| RX_STATUS            | 0x040   | RX module internal state register  |
	+----------------------+---------+------------------------------------+
	| TX_STATUS            | 0x048   | TX module internal state register  |
	+----------------------+---------+------------------------------------+
	| I2S_CLK_CTRL0        | 0x060   | Clock Control                      |
	+----------------------+---------+------------------------------------+
	| I2S_CLK_CTRL1        | 0x064   | The main mode of the clock         |
	|                      |         | frequency                          |
	+----------------------+---------+------------------------------------+
	| I2S_PCM_SYNTH        | 0x068   | PCM frame synchronization signal   |
	|                      |         | synthesis mode control             |
	+----------------------+---------+------------------------------------+
	| RX_RD_PORT           | 0x080   | RX FIFO read port                  |
	+----------------------+---------+------------------------------------+
	| TX_WR_PORT           | 0x0c0   | TX FIFO write port                 |
	+----------------------+---------+------------------------------------+
