// Seed: 4224921756
module module_0 ();
  reg id_1, id_2, id_3;
  always id_2 = 1;
  always begin
    id_1 <= 1;
    id_2 <= ~1'b0;
    @(negedge 1'b0 or negedge id_1 or 1 or posedge id_3) id_3 <= 1;
  end
endmodule
module module_1 (
    input logic id_0
);
  logic id_1;
  assign id_1 = id_1;
  logic id_2;
  type_11(
      1, 1'd0, id_1
  );
  logic id_3 = id_1;
  type_13 id_4 (
      id_3 == id_3,
      1'b0,
      1,
      (id_2 && id_3) == (id_3),
      1 & id_1,
      id_2 & id_0 == 1'b0
  );
  logic id_5;
  logic id_6;
  type_15 id_7 (
      id_5,
      id_1
  );
  tri [1] id_8;
  assign id_5 = 1;
endmodule
