#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:10 2023
#Install: D:\pds\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: redmi314
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun 12 16:57:47 2024
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
W: File "C:/Users/???/Desktop/????????3?????-202405?/gate74LS74.v"'s name is invalid, it won't be added to project. Failure reason: Directory name shall contain characters only from {[0-9]|[a-z]|[A-Z]|[_]|[-]|[~]|[.]|[ ]|[@][+][#][,][=]}.
Whitespace( ) is not allowed to be the first or last character of the directory name.
File "D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS00.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.fdc" has been added to project successfully. 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Wed Jun 12 17:01:08 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/test3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 1)] Analyzing module test3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v(line number: 1)] Analyzing module gate74LS74 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS00.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS00.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS00.v(line number: 1)] Analyzing module gate74LS00 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS00.v successfully.
I: Module "test3" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.104s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 1)] Elaborating module test3
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 28)] Elaborating instance U3
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS00.v(line number: 1)] Elaborating module gate74LS00
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 29)] Elaborating instance U1
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v(line number: 1)] Elaborating module gate74LS74
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 30)] Elaborating instance U2
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v(line number: 1)] Elaborating module gate74LS74
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 28)] Give initial value 0 for the no drive pin A2 in module instance test3.U3
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 28)] Give initial value 0 for the no drive pin B2 in module instance test3.U3
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 28)] Give initial value 0 for the no drive pin A4 in module instance test3.U3
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 28)] Give initial value 0 for the no drive pin B4 in module instance test3.U3
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (76.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jun 12 17:01:17 2024
Action compile: Peak memory pool usage is 189 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:8s
Action from compile to compile: Total CPU time elapsed is 0h:0m:3s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:3s
Process "Compile" done.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:06
Loading the device ...
W: ConstraintEditor-4019: Port 'CLKen' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'CLKout' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'CP' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'Q0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'Q1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'Q2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'Q3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'R1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'exCLK' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324
Save Constraint in file D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.fdc success.
C: Flow-2004: Constraint file modified: "D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.fdc". 


Process "Compile" started.
Current time: Wed Jun 12 17:05:32 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/test3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 1)] Analyzing module test3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v(line number: 1)] Analyzing module gate74LS74 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS00.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS00.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS00.v(line number: 1)] Analyzing module gate74LS00 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/test3} D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS00.v successfully.
I: Module "test3" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.671s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 1)] Elaborating module test3
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 28)] Elaborating instance U3
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS00.v(line number: 1)] Elaborating module gate74LS00
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 29)] Elaborating instance U1
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v(line number: 1)] Elaborating module gate74LS74
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 30)] Elaborating instance U2
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/gate74LS74.v(line number: 1)] Elaborating module gate74LS74
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 28)] Give initial value 0 for the no drive pin A2 in module instance test3.U3
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 28)] Give initial value 0 for the no drive pin B2 in module instance test3.U3
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 28)] Give initial value 0 for the no drive pin A4 in module instance test3.U3
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.v(line number: 28)] Give initial value 0 for the no drive pin B4 in module instance test3.U3
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (81.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jun 12 17:05:40 2024
Action compile: Peak memory pool usage is 189 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:8s
Action from compile to compile: Total CPU time elapsed is 0h:0m:3s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:3s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun 12 17:05:40 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/test3.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.fdc(line number: 2)] | Port CLKout has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.fdc(line number: 42)] | Port R1 has been placed at location H13, whose type is share pin.
W: ConstraintEditor-4019: Port 'CP' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:exCLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports exCLK
Executing : get_ports exCLK successfully.
Executing : create_clock -name test3|exCLK [get_ports exCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name test3|exCLK [get_ports exCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group test3|exCLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group test3|exCLK successfully.
C: SDC-2025: Clock source 'n:CLKout' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'U1/Q1n' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U1/Q2n' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U2/Q2n' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on U1/N36 (bmsWIDEINV).
I: Constant propagation done on U1/N38 (bmsWIDEINV).
I: Constant propagation done on U1/N84 (bmsREDAND).
I: Constant propagation done on U1/N141 (bmsREDAND).
I: Constant propagation done on U2/N36 (bmsWIDEINV).
I: Constant propagation done on U2/N38 (bmsWIDEINV).
I: Constant propagation done on U2/N84 (bmsREDAND).
I: Constant propagation done on U2/N141 (bmsREDAND).
W: Removed bmsWIDEDFFRSE inst CLKcount[26:0] at 25 that is stuck at constant 0.
I: Constant propagation done on CLKcount[26:0] (bmsWIDEDFFRSE).
I: Constant propagation done on N32 (bmsWIDEINV).
Executing : mod-gen successfully. Time elapsed: 0.026s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.019s wall, 0.000s user + 0.016s system = 0.016s CPU (82.7%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'CLKcount[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'CLKcount[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (58.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_P                     1 use
GTP_DFF_R                    25 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT3                      1 use
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 8
GTP_INBUF                   3 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 35 of 17536 (0.20%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 35
Total Registers: 31 of 26304 (0.12%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 8 of 240 (3.33%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                5
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'test3' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to test3_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Q1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Q2/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U2/Q1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U2/Q1n/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U2/Q2/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'CLKout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Q0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Q1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Q2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Q3' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'CLKen' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'CP' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'R1' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Jun 12 17:05:45 2024
Action synthesize: Peak memory pool usage is 287 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:13s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:8s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:8s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun 12 17:05:45 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/test3.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

W: ConstraintEditor-4019: Port 'CP' unspecified I/O constraint.
C: SDC-2025: Clock source 'n:CLKen' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLKen
Executing : get_ports CLKen successfully.
Executing : create_clock -name test3|CLKen [get_ports CLKen] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name test3|CLKen [get_ports CLKen] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group test3|CLKen
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group test3|CLKen successfully.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'test3'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_exCLK in design, driver pin O(instance exCLK_ibuf) -> load pin CLK(instance CLKcount[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N6_0_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 31       | 26304         | 1                  
| LUT                   | 35       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 8        | 240           | 4                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'test3' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:7s
Action dev_map: Process CPU time elapsed is 0h:0m:7s
Current time: Wed Jun 12 17:05:53 2024
Action dev_map: Peak memory pool usage is 283 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:20s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:15s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:15s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun 12 17:05:54 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/test3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {CLKout} LOC=F14 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/device_map/test3.pcf(line number: 3)] | Port CLKout has been placed at location F14, whose type is share pin.
Executing : def_port {CLKout} LOC=F14 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Q0} LOC=H16 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {Q0} LOC=H16 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Q1} LOC=J16 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {Q1} LOC=J16 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Q2} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {Q2} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Q3} LOC=N15 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {Q3} LOC=N15 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {CLKen} LOC=J15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {CLKen} LOC=J15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {R1} LOC=H13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/device_map/test3.pcf(line number: 9)] | Port R1 has been placed at location H13, whose type is share pin.
Executing : def_port {R1} LOC=H13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {exCLK} LOC=H18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {exCLK} LOC=H18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'CP' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 997092
Wirelength after clock region global placement is 204.
1st GP placement takes 0.69 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Clock placement takes 0.05 sec.

Pre global placement takes 0.95 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLKen_ibuf/opit_1 on IOL_151_210.
Placed fixed group with base inst CLKout_obuf/opit_1 on IOL_151_242.
Placed fixed group with base inst Q0_obuf/opit_1 on IOL_151_206.
Placed fixed group with base inst Q1_obuf/opit_1 on IOL_151_205.
Placed fixed group with base inst Q2_obuf/opit_1 on IOL_151_170.
Placed fixed group with base inst Q3_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst R1_ibuf/opit_1 on IOL_151_225.
Placed fixed group with base inst exCLK_ibuf/opit_1 on IOL_151_198.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance BKCL_auto_0 on BKCL_154_144.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 997319
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 258.
Global placement takes 0.09 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 258.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997319
3rd GP placement takes 0.09 sec.

Wirelength after post global placement is 258.
Post global placement takes 0.09 sec.

Phase 4 Legalization started.
The average distance in LP is 2.149254.
Wirelength after legalization is 226.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997461.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 226.
Phase 5.2 DP placement started.
Legalized cost 997461.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 226.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 997461, TNS after placement is 0.
Placement done.
Total placement takes 1.17 sec.
Finished placement.

Routing started.
Building routing graph takes 0.47 sec.
Worst slack is 997461, TNS before global route is 0.
Processing design graph takes 0.08 sec.
Total memory for routing:
	46.829881 M.
Total nets for routing : 71.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 3 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 74 subnets.
    forward max bucket size 48 , backward 17.
        Unrouted nets 38 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 25 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 13.
        Unrouted nets 17 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 18.
        Unrouted nets 11 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 18.
        Unrouted nets 7 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 5 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 9.
        Unrouted nets 0 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
Detailed routing takes 6 iterations
I: Design net nt_CLKout is routed by general path.
C: Route-2036: The clock path from N9/gateop:Z to U2/Q2/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.06 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 298.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.77 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 1        | 6             | 17                 
| Use of CLMA              | 13       | 3274          | 1                  
|   FF                     | 27       | 19644         | 1                  
|   LUT                    | 36       | 13096         | 1                  
|   LUT-FF pairs           | 2        | 13096         | 1                  
| Use of CLMS              | 1        | 1110          | 1                  
|   FF                     | 4        | 6660          | 1                  
|   LUT                    | 2        | 4440          | 1                  
|   LUT-FF pairs           | 2        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 8        | 240           | 4                  
|   IOBD                   | 6        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 2        | 114           | 2                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 8        | 240           | 4                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'test3' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:11s
Action pnr: CPU time elapsed is 0h:0m:10s
Action pnr: Process CPU time elapsed is 0h:0m:10s
Current time: Wed Jun 12 17:06:05 2024
Action pnr: Peak memory pool usage is 862 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:31s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:25s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:25s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jun 12 17:06:05 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/test3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'CLKout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Q0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Q1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Q2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Q3' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'CP' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'R1' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:8s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Wed Jun 12 17:06:14 2024
Action report_timing: Peak memory pool usage is 858 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:39s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:32s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:32s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jun 12 17:06:14 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2_1/test3/test3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "D:/pdsproject/project/project1/AorB/test2/test2_1/test3/generate_bitstream/test3.sbit"
Generate programming file takes 0.890625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:7s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Wed Jun 12 17:06:22 2024
Action gen_bit_stream: Peak memory pool usage is 384 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:46s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:39s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:39s
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:06
Loading the device ...
C: ConstraintEditor-2002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.fdc(line number: 2)] | Port CLKout has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [D:/pdsproject/project/project1/AorB/test2/test2_1/test3/source/test3.fdc(line number: 42)] | Port R1 has been placed at location H13, whose type is share pin.
W: ConstraintEditor-4019: Port 'CP' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324
Process exit normally.
