{"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v":{"language":"Verilog","code":17,"comment":4,"blank":3},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v":{"language":"Verilog","code":17,"comment":0,"blank":3},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v":{"language":"Verilog","code":12,"comment":0,"blank":1},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v":{"language":"Verilog","code":16,"comment":0,"blank":1},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v":{"language":"Verilog","code":10,"comment":0,"blank":1},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v":{"language":"Verilog","code":20,"comment":0,"blank":1},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v":{"language":"Verilog","code":35,"comment":0,"blank":5},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux2to1.v":{"language":"Verilog","code":6,"comment":0,"blank":1}}