$date
	Mon Dec 26 12:37:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module accumulator_tb $end
$var wire 8 ! acc [7:0] $end
$var reg 1 " clk $end
$var reg 8 # in [7:0] $end
$var reg 1 $ reset $end
$scope module AC $end
$var wire 1 " clk $end
$var wire 8 % in [7:0] $end
$var wire 1 $ reset $end
$var reg 8 & acc [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
bx #
0"
bx !
$end
#5
b0 !
b0 &
1$
1"
#10
b1 !
b1 &
b1 #
b1 %
0$
0"
#15
b10 !
b10 &
1"
#20
0"
#25
b11 !
b11 &
1"
#30
0"
#35
b100 !
b100 &
1"
#40
0"
#45
b101 !
b101 &
1"
#50
0"
#55
b110 !
b110 &
1"
#60
0"
b10 #
b10 %
#65
b1000 !
b1000 &
1"
#70
0"
#75
b1010 !
b1010 &
1"
#80
0"
#85
b1100 !
b1100 &
1"
#90
0"
#95
b1110 !
b1110 &
1"
#100
0"
#105
b10000 !
b10000 &
1"
#110
0"
b11 #
b11 %
#115
b10011 !
b10011 &
1"
#120
0"
#125
b10110 !
b10110 &
1"
#130
0"
#135
b11001 !
b11001 &
1"
#140
0"
#145
b11100 !
b11100 &
1"
#150
0"
#155
b11111 !
b11111 &
1"
#160
0"
#165
b100010 !
b100010 &
1"
#170
0"
#175
b100101 !
b100101 &
1"
#180
0"
#185
b101000 !
b101000 &
1"
#190
0"
#195
b101011 !
b101011 &
1"
#200
0"
