# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
# File: C:/DIGISYS/VHDL_projects-master/VGA-TestPattern/VGA/VGA.csv
# Generated on: Thu Dec 01 13:00:58 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved
Clk,Input,PIN_N2,2,B2_N1,,
VGA_HS,Output,PIN_A7,3,B3_N1,,
VGA_R[5],Output,PIN_A8,3,B3_N0,,
VGA_G[1],Output,PIN_A9,3,B3_N0,,
VGA_G[5],Output,PIN_A10,3,B3_N0,,
VGA_SYNC,Output,PIN_B7,3,B3_N1,,
VGA_CLK,Output,PIN_B8,3,B3_N0,,
VGA_G[0],Output,PIN_B9,3,B3_N0,,
VGA_G[4],Output,PIN_B10,3,B3_N0,,
VGA_B[7],Output,PIN_B11,3,B3_N0,,
VGA_B[9],Output,PIN_B12,3,B3_N0,,
VGA_R[0],Output,PIN_C8,3,B3_N1,,
VGA_R[4],Output,PIN_C9,3,B3_N1,,
VGA_G[2],Output,PIN_C10,3,B3_N0,,
VGA_B[6],Output,PIN_C11,3,B3_N0,,
VGA_B[8],Output,PIN_C12,3,B3_N0,,
VGA_BLANK,Output,PIN_D6,3,B3_N1,,
VGA_VS,Output,PIN_D8,3,B3_N1,,
VGA_R[3],Output,PIN_D9,3,B3_N1,,
VGA_G[3],Output,PIN_D10,3,B3_N0,,
VGA_G[7],Output,PIN_D11,3,B3_N0,,
VGA_G[9],Output,PIN_D12,3,B3_N0,,
VGA_R[9],Output,PIN_E10,3,B3_N0,,
VGA_G[8],Output,PIN_E12,3,B3_N0,,
VGA_R[1],Output,PIN_F10,3,B3_N1,,
VGA_R[8],Output,PIN_F11,3,B3_N0,,
VGA_B[2],Output,PIN_F12,3,B3_N0,,
VGA_R[2],Output,PIN_G10,3,B3_N1,,
VGA_G[6],Output,PIN_G11,3,B3_N0,,
VGA_B[3],Output,PIN_G12,3,B3_N0,,
VGA_R[6],Output,PIN_H11,3,B3_N0,,
VGA_R[7],Output,PIN_H12,3,B3_N0,,
VGA_B[4],Output,PIN_J10,3,B3_N0,,
VGA_B[5],Output,PIN_J11,3,B3_N0,,
VGA_B[0],Output,PIN_J13,3,B3_N0,,
VGA_B[1],Output,PIN_J14,3,B3_N0,,
