# ğŸš¦ Verilog-Based Traffic Light Controller

A Digital System Design project using Verilog HDL that simulates a two-way traffic signal controller using a Finite State Machine (FSM) and implements it on an FPGA board.

---

## ğŸ¯ Objective

To design and implement a traffic light controller for a two-way intersection using FSMs in Verilog HDL and simulate its working using testbenches.

---

## ğŸ§  Project Overview

This project replicates a basic traffic light system using four FSM states. It simulates LED behavior for North-South (NS) and East-West (EW) directions with specific timing for Green and Yellow lights.

### ğŸ”‹ Key Features:
- ğŸš¥ 4 FSM states controlling traffic flow
- ğŸ•’ Timed transitions using clock division
- ğŸ§ª Verilog testbench simulation
- â›“ FPGA implementation using UCF constraints
- âœ… Verified functionality via synthesis and timing reports

---

## ğŸ› ï¸ Tech Stack

| Technology        | Use                           |
|------------------|--------------------------------|
| Verilog HDL       | FSM design and simulation      |
| Xilinx ISE / Vivado | Simulation & Synthesis       |
| ModelSim           | Testbench simulation           |
| FPGA Board         | Real-world hardware implementation |
| UCF File           | Pin mapping for FPGA           |

---

