// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_top_HH_
#define _conv_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv1.h"
#include "conv2.h"
#include "conv_top_conv_out1.h"
#include "conv_top_data_m_axi.h"
#include "conv_top_data1_m_axi.h"
#include "conv_top_data2_m_axi.h"
#include "conv_top_data3_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA1_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA2_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA2_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA3_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA3_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_BUSER_WIDTH = 1>
struct conv_top : public sc_module {
    // Port declarations 186
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_data_AWVALID;
    sc_in< sc_logic > m_axi_data_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_AWID;
    sc_out< sc_lv<8> > m_axi_data_AWLEN;
    sc_out< sc_lv<3> > m_axi_data_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data_AWBURST;
    sc_out< sc_lv<2> > m_axi_data_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data_AWPROT;
    sc_out< sc_lv<4> > m_axi_data_AWQOS;
    sc_out< sc_lv<4> > m_axi_data_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_AWUSER_WIDTH> > m_axi_data_AWUSER;
    sc_out< sc_logic > m_axi_data_WVALID;
    sc_in< sc_logic > m_axi_data_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH/8> > m_axi_data_WSTRB;
    sc_out< sc_logic > m_axi_data_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_WID;
    sc_out< sc_uint<C_M_AXI_DATA_WUSER_WIDTH> > m_axi_data_WUSER;
    sc_out< sc_logic > m_axi_data_ARVALID;
    sc_in< sc_logic > m_axi_data_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_ARID;
    sc_out< sc_lv<8> > m_axi_data_ARLEN;
    sc_out< sc_lv<3> > m_axi_data_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data_ARBURST;
    sc_out< sc_lv<2> > m_axi_data_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data_ARPROT;
    sc_out< sc_lv<4> > m_axi_data_ARQOS;
    sc_out< sc_lv<4> > m_axi_data_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_ARUSER_WIDTH> > m_axi_data_ARUSER;
    sc_in< sc_logic > m_axi_data_RVALID;
    sc_out< sc_logic > m_axi_data_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_RDATA;
    sc_in< sc_logic > m_axi_data_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_RID;
    sc_in< sc_uint<C_M_AXI_DATA_RUSER_WIDTH> > m_axi_data_RUSER;
    sc_in< sc_lv<2> > m_axi_data_RRESP;
    sc_in< sc_logic > m_axi_data_BVALID;
    sc_out< sc_logic > m_axi_data_BREADY;
    sc_in< sc_lv<2> > m_axi_data_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUSER_WIDTH> > m_axi_data_BUSER;
    sc_out< sc_logic > m_axi_data1_AWVALID;
    sc_in< sc_logic > m_axi_data1_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA1_ADDR_WIDTH> > m_axi_data1_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_AWID;
    sc_out< sc_lv<8> > m_axi_data1_AWLEN;
    sc_out< sc_lv<3> > m_axi_data1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data1_AWBURST;
    sc_out< sc_lv<2> > m_axi_data1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data1_AWPROT;
    sc_out< sc_lv<4> > m_axi_data1_AWQOS;
    sc_out< sc_lv<4> > m_axi_data1_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA1_AWUSER_WIDTH> > m_axi_data1_AWUSER;
    sc_out< sc_logic > m_axi_data1_WVALID;
    sc_in< sc_logic > m_axi_data1_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA1_DATA_WIDTH> > m_axi_data1_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA1_DATA_WIDTH/8> > m_axi_data1_WSTRB;
    sc_out< sc_logic > m_axi_data1_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_WID;
    sc_out< sc_uint<C_M_AXI_DATA1_WUSER_WIDTH> > m_axi_data1_WUSER;
    sc_out< sc_logic > m_axi_data1_ARVALID;
    sc_in< sc_logic > m_axi_data1_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA1_ADDR_WIDTH> > m_axi_data1_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_ARID;
    sc_out< sc_lv<8> > m_axi_data1_ARLEN;
    sc_out< sc_lv<3> > m_axi_data1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data1_ARBURST;
    sc_out< sc_lv<2> > m_axi_data1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data1_ARPROT;
    sc_out< sc_lv<4> > m_axi_data1_ARQOS;
    sc_out< sc_lv<4> > m_axi_data1_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA1_ARUSER_WIDTH> > m_axi_data1_ARUSER;
    sc_in< sc_logic > m_axi_data1_RVALID;
    sc_out< sc_logic > m_axi_data1_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA1_DATA_WIDTH> > m_axi_data1_RDATA;
    sc_in< sc_logic > m_axi_data1_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_RID;
    sc_in< sc_uint<C_M_AXI_DATA1_RUSER_WIDTH> > m_axi_data1_RUSER;
    sc_in< sc_lv<2> > m_axi_data1_RRESP;
    sc_in< sc_logic > m_axi_data1_BVALID;
    sc_out< sc_logic > m_axi_data1_BREADY;
    sc_in< sc_lv<2> > m_axi_data1_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_BID;
    sc_in< sc_uint<C_M_AXI_DATA1_BUSER_WIDTH> > m_axi_data1_BUSER;
    sc_out< sc_logic > m_axi_data2_AWVALID;
    sc_in< sc_logic > m_axi_data2_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA2_ADDR_WIDTH> > m_axi_data2_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_AWID;
    sc_out< sc_lv<8> > m_axi_data2_AWLEN;
    sc_out< sc_lv<3> > m_axi_data2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data2_AWBURST;
    sc_out< sc_lv<2> > m_axi_data2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data2_AWPROT;
    sc_out< sc_lv<4> > m_axi_data2_AWQOS;
    sc_out< sc_lv<4> > m_axi_data2_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA2_AWUSER_WIDTH> > m_axi_data2_AWUSER;
    sc_out< sc_logic > m_axi_data2_WVALID;
    sc_in< sc_logic > m_axi_data2_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA2_DATA_WIDTH> > m_axi_data2_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA2_DATA_WIDTH/8> > m_axi_data2_WSTRB;
    sc_out< sc_logic > m_axi_data2_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_WID;
    sc_out< sc_uint<C_M_AXI_DATA2_WUSER_WIDTH> > m_axi_data2_WUSER;
    sc_out< sc_logic > m_axi_data2_ARVALID;
    sc_in< sc_logic > m_axi_data2_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA2_ADDR_WIDTH> > m_axi_data2_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_ARID;
    sc_out< sc_lv<8> > m_axi_data2_ARLEN;
    sc_out< sc_lv<3> > m_axi_data2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data2_ARBURST;
    sc_out< sc_lv<2> > m_axi_data2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data2_ARPROT;
    sc_out< sc_lv<4> > m_axi_data2_ARQOS;
    sc_out< sc_lv<4> > m_axi_data2_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA2_ARUSER_WIDTH> > m_axi_data2_ARUSER;
    sc_in< sc_logic > m_axi_data2_RVALID;
    sc_out< sc_logic > m_axi_data2_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA2_DATA_WIDTH> > m_axi_data2_RDATA;
    sc_in< sc_logic > m_axi_data2_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_RID;
    sc_in< sc_uint<C_M_AXI_DATA2_RUSER_WIDTH> > m_axi_data2_RUSER;
    sc_in< sc_lv<2> > m_axi_data2_RRESP;
    sc_in< sc_logic > m_axi_data2_BVALID;
    sc_out< sc_logic > m_axi_data2_BREADY;
    sc_in< sc_lv<2> > m_axi_data2_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_BID;
    sc_in< sc_uint<C_M_AXI_DATA2_BUSER_WIDTH> > m_axi_data2_BUSER;
    sc_out< sc_logic > m_axi_data3_AWVALID;
    sc_in< sc_logic > m_axi_data3_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA3_ADDR_WIDTH> > m_axi_data3_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_AWID;
    sc_out< sc_lv<8> > m_axi_data3_AWLEN;
    sc_out< sc_lv<3> > m_axi_data3_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data3_AWBURST;
    sc_out< sc_lv<2> > m_axi_data3_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data3_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data3_AWPROT;
    sc_out< sc_lv<4> > m_axi_data3_AWQOS;
    sc_out< sc_lv<4> > m_axi_data3_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA3_AWUSER_WIDTH> > m_axi_data3_AWUSER;
    sc_out< sc_logic > m_axi_data3_WVALID;
    sc_in< sc_logic > m_axi_data3_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA3_DATA_WIDTH> > m_axi_data3_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA3_DATA_WIDTH/8> > m_axi_data3_WSTRB;
    sc_out< sc_logic > m_axi_data3_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_WID;
    sc_out< sc_uint<C_M_AXI_DATA3_WUSER_WIDTH> > m_axi_data3_WUSER;
    sc_out< sc_logic > m_axi_data3_ARVALID;
    sc_in< sc_logic > m_axi_data3_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA3_ADDR_WIDTH> > m_axi_data3_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_ARID;
    sc_out< sc_lv<8> > m_axi_data3_ARLEN;
    sc_out< sc_lv<3> > m_axi_data3_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data3_ARBURST;
    sc_out< sc_lv<2> > m_axi_data3_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data3_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data3_ARPROT;
    sc_out< sc_lv<4> > m_axi_data3_ARQOS;
    sc_out< sc_lv<4> > m_axi_data3_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA3_ARUSER_WIDTH> > m_axi_data3_ARUSER;
    sc_in< sc_logic > m_axi_data3_RVALID;
    sc_out< sc_logic > m_axi_data3_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA3_DATA_WIDTH> > m_axi_data3_RDATA;
    sc_in< sc_logic > m_axi_data3_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_RID;
    sc_in< sc_uint<C_M_AXI_DATA3_RUSER_WIDTH> > m_axi_data3_RUSER;
    sc_in< sc_lv<2> > m_axi_data3_RRESP;
    sc_in< sc_logic > m_axi_data3_BVALID;
    sc_out< sc_logic > m_axi_data3_BREADY;
    sc_in< sc_lv<2> > m_axi_data3_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_BID;
    sc_in< sc_uint<C_M_AXI_DATA3_BUSER_WIDTH> > m_axi_data3_BUSER;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;


    // Module declarations
    conv_top(sc_module_name name);
    SC_HAS_PROCESS(conv_top);

    ~conv_top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_top_conv_out1* conv_out1_U;
    conv_top_data_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_ID_WIDTH,C_M_AXI_DATA_ADDR_WIDTH,C_M_AXI_DATA_DATA_WIDTH,C_M_AXI_DATA_AWUSER_WIDTH,C_M_AXI_DATA_ARUSER_WIDTH,C_M_AXI_DATA_WUSER_WIDTH,C_M_AXI_DATA_RUSER_WIDTH,C_M_AXI_DATA_BUSER_WIDTH,C_M_AXI_DATA_TARGET_ADDR,C_M_AXI_DATA_USER_VALUE,C_M_AXI_DATA_PROT_VALUE,C_M_AXI_DATA_CACHE_VALUE>* conv_top_data_m_axi_U;
    conv_top_data1_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA1_ID_WIDTH,C_M_AXI_DATA1_ADDR_WIDTH,C_M_AXI_DATA1_DATA_WIDTH,C_M_AXI_DATA1_AWUSER_WIDTH,C_M_AXI_DATA1_ARUSER_WIDTH,C_M_AXI_DATA1_WUSER_WIDTH,C_M_AXI_DATA1_RUSER_WIDTH,C_M_AXI_DATA1_BUSER_WIDTH,C_M_AXI_DATA1_TARGET_ADDR,C_M_AXI_DATA1_USER_VALUE,C_M_AXI_DATA1_PROT_VALUE,C_M_AXI_DATA1_CACHE_VALUE>* conv_top_data1_m_axi_U;
    conv_top_data2_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA2_ID_WIDTH,C_M_AXI_DATA2_ADDR_WIDTH,C_M_AXI_DATA2_DATA_WIDTH,C_M_AXI_DATA2_AWUSER_WIDTH,C_M_AXI_DATA2_ARUSER_WIDTH,C_M_AXI_DATA2_WUSER_WIDTH,C_M_AXI_DATA2_RUSER_WIDTH,C_M_AXI_DATA2_BUSER_WIDTH,C_M_AXI_DATA2_TARGET_ADDR,C_M_AXI_DATA2_USER_VALUE,C_M_AXI_DATA2_PROT_VALUE,C_M_AXI_DATA2_CACHE_VALUE>* conv_top_data2_m_axi_U;
    conv_top_data3_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA3_ID_WIDTH,C_M_AXI_DATA3_ADDR_WIDTH,C_M_AXI_DATA3_DATA_WIDTH,C_M_AXI_DATA3_AWUSER_WIDTH,C_M_AXI_DATA3_ARUSER_WIDTH,C_M_AXI_DATA3_WUSER_WIDTH,C_M_AXI_DATA3_RUSER_WIDTH,C_M_AXI_DATA3_BUSER_WIDTH,C_M_AXI_DATA3_TARGET_ADDR,C_M_AXI_DATA3_USER_VALUE,C_M_AXI_DATA3_PROT_VALUE,C_M_AXI_DATA3_CACHE_VALUE>* conv_top_data3_m_axi_U;
    conv1* grp_conv1_fu_50;
    conv2* grp_conv2_fu_72;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > conv_out1_address0;
    sc_signal< sc_logic > conv_out1_ce0;
    sc_signal< sc_logic > conv_out1_we0;
    sc_signal< sc_lv<32> > conv_out1_d0;
    sc_signal< sc_lv<32> > conv_out1_q0;
    sc_signal< sc_logic > data_AWVALID;
    sc_signal< sc_logic > data_AWREADY;
    sc_signal< sc_logic > data_WVALID;
    sc_signal< sc_logic > data_WREADY;
    sc_signal< sc_logic > data_ARVALID;
    sc_signal< sc_logic > data_ARREADY;
    sc_signal< sc_logic > data_RVALID;
    sc_signal< sc_logic > data_RREADY;
    sc_signal< sc_lv<32> > data_RDATA;
    sc_signal< sc_logic > data_RLAST;
    sc_signal< sc_lv<1> > data_RID;
    sc_signal< sc_lv<1> > data_RUSER;
    sc_signal< sc_lv<2> > data_RRESP;
    sc_signal< sc_logic > data_BVALID;
    sc_signal< sc_logic > data_BREADY;
    sc_signal< sc_lv<2> > data_BRESP;
    sc_signal< sc_lv<1> > data_BID;
    sc_signal< sc_lv<1> > data_BUSER;
    sc_signal< sc_logic > data1_AWVALID;
    sc_signal< sc_logic > data1_AWREADY;
    sc_signal< sc_logic > data1_WVALID;
    sc_signal< sc_logic > data1_WREADY;
    sc_signal< sc_logic > data1_ARVALID;
    sc_signal< sc_logic > data1_ARREADY;
    sc_signal< sc_logic > data1_RVALID;
    sc_signal< sc_logic > data1_RREADY;
    sc_signal< sc_lv<32> > data1_RDATA;
    sc_signal< sc_logic > data1_RLAST;
    sc_signal< sc_lv<1> > data1_RID;
    sc_signal< sc_lv<1> > data1_RUSER;
    sc_signal< sc_lv<2> > data1_RRESP;
    sc_signal< sc_logic > data1_BVALID;
    sc_signal< sc_logic > data1_BREADY;
    sc_signal< sc_lv<2> > data1_BRESP;
    sc_signal< sc_lv<1> > data1_BID;
    sc_signal< sc_lv<1> > data1_BUSER;
    sc_signal< sc_logic > data2_AWREADY;
    sc_signal< sc_logic > data2_WREADY;
    sc_signal< sc_logic > data2_ARVALID;
    sc_signal< sc_logic > data2_ARREADY;
    sc_signal< sc_lv<32> > data2_ARADDR;
    sc_signal< sc_lv<1> > data2_ARID;
    sc_signal< sc_lv<32> > data2_ARLEN;
    sc_signal< sc_lv<3> > data2_ARSIZE;
    sc_signal< sc_lv<2> > data2_ARBURST;
    sc_signal< sc_lv<2> > data2_ARLOCK;
    sc_signal< sc_lv<4> > data2_ARCACHE;
    sc_signal< sc_lv<3> > data2_ARPROT;
    sc_signal< sc_lv<4> > data2_ARQOS;
    sc_signal< sc_lv<4> > data2_ARREGION;
    sc_signal< sc_lv<1> > data2_ARUSER;
    sc_signal< sc_logic > data2_RVALID;
    sc_signal< sc_logic > data2_RREADY;
    sc_signal< sc_lv<32> > data2_RDATA;
    sc_signal< sc_logic > data2_RLAST;
    sc_signal< sc_lv<1> > data2_RID;
    sc_signal< sc_lv<1> > data2_RUSER;
    sc_signal< sc_lv<2> > data2_RRESP;
    sc_signal< sc_logic > data2_BVALID;
    sc_signal< sc_lv<2> > data2_BRESP;
    sc_signal< sc_lv<1> > data2_BID;
    sc_signal< sc_lv<1> > data2_BUSER;
    sc_signal< sc_logic > data3_AWREADY;
    sc_signal< sc_logic > data3_WREADY;
    sc_signal< sc_logic > data3_ARVALID;
    sc_signal< sc_logic > data3_ARREADY;
    sc_signal< sc_lv<32> > data3_ARADDR;
    sc_signal< sc_lv<1> > data3_ARID;
    sc_signal< sc_lv<32> > data3_ARLEN;
    sc_signal< sc_lv<3> > data3_ARSIZE;
    sc_signal< sc_lv<2> > data3_ARBURST;
    sc_signal< sc_lv<2> > data3_ARLOCK;
    sc_signal< sc_lv<4> > data3_ARCACHE;
    sc_signal< sc_lv<3> > data3_ARPROT;
    sc_signal< sc_lv<4> > data3_ARQOS;
    sc_signal< sc_lv<4> > data3_ARREGION;
    sc_signal< sc_lv<1> > data3_ARUSER;
    sc_signal< sc_logic > data3_RVALID;
    sc_signal< sc_logic > data3_RREADY;
    sc_signal< sc_lv<32> > data3_RDATA;
    sc_signal< sc_logic > data3_RLAST;
    sc_signal< sc_lv<1> > data3_RID;
    sc_signal< sc_lv<1> > data3_RUSER;
    sc_signal< sc_lv<2> > data3_RRESP;
    sc_signal< sc_logic > data3_BVALID;
    sc_signal< sc_lv<2> > data3_BRESP;
    sc_signal< sc_lv<1> > data3_BID;
    sc_signal< sc_lv<1> > data3_BUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_ap_start;
    sc_signal< sc_logic > grp_conv1_fu_50_ap_done;
    sc_signal< sc_logic > grp_conv1_fu_50_ap_idle;
    sc_signal< sc_logic > grp_conv1_fu_50_ap_ready;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWADDR;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWLEN;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWSIZE;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWBURST;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWLOCK;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWCACHE;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWPROT;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWQOS;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWREGION;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_AWUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_WVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_WDATA;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_WSTRB;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_WLAST;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_WID;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_WUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARADDR;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARLEN;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARSIZE;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARBURST;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARLOCK;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARCACHE;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARPROT;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARQOS;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARREGION;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_ARUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_RREADY;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF1_BREADY;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWADDR;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWLEN;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWSIZE;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWBURST;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWLOCK;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWCACHE;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWPROT;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWQOS;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWREGION;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_AWUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_WVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_WDATA;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_WSTRB;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_WLAST;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_WID;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_WUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARADDR;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARLEN;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARSIZE;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARBURST;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARLOCK;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARCACHE;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARPROT;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARQOS;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARREGION;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_ARUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_RREADY;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_FM_DDR_BUFF2_BREADY;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_WEIGHT_AWVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_WEIGHT_AWADDR;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_WEIGHT_AWID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_WEIGHT_AWLEN;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_WEIGHT_AWSIZE;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_WEIGHT_AWBURST;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_WEIGHT_AWLOCK;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_WEIGHT_AWCACHE;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_WEIGHT_AWPROT;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_WEIGHT_AWQOS;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_WEIGHT_AWREGION;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_WEIGHT_AWUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_WEIGHT_WVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_WEIGHT_WDATA;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_WEIGHT_WSTRB;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_WEIGHT_WLAST;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_WEIGHT_WID;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_WEIGHT_WUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_WEIGHT_ARVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_WEIGHT_ARADDR;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_WEIGHT_ARID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_WEIGHT_ARLEN;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_WEIGHT_ARSIZE;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_WEIGHT_ARBURST;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_WEIGHT_ARLOCK;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_WEIGHT_ARCACHE;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_WEIGHT_ARPROT;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_WEIGHT_ARQOS;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_WEIGHT_ARREGION;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_WEIGHT_ARUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_WEIGHT_RREADY;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_WEIGHT_BREADY;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_BIAS_AWVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_BIAS_AWADDR;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_BIAS_AWID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_BIAS_AWLEN;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_BIAS_AWSIZE;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_BIAS_AWBURST;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_BIAS_AWLOCK;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_BIAS_AWCACHE;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_BIAS_AWPROT;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_BIAS_AWQOS;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_BIAS_AWREGION;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_BIAS_AWUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_BIAS_WVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_BIAS_WDATA;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_BIAS_WSTRB;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_BIAS_WLAST;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_BIAS_WID;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_BIAS_WUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_BIAS_ARVALID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_BIAS_ARADDR;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_BIAS_ARID;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_m_axi_BIAS_ARLEN;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_BIAS_ARSIZE;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_BIAS_ARBURST;
    sc_signal< sc_lv<2> > grp_conv1_fu_50_m_axi_BIAS_ARLOCK;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_BIAS_ARCACHE;
    sc_signal< sc_lv<3> > grp_conv1_fu_50_m_axi_BIAS_ARPROT;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_BIAS_ARQOS;
    sc_signal< sc_lv<4> > grp_conv1_fu_50_m_axi_BIAS_ARREGION;
    sc_signal< sc_lv<1> > grp_conv1_fu_50_m_axi_BIAS_ARUSER;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_BIAS_RREADY;
    sc_signal< sc_logic > grp_conv1_fu_50_m_axi_BIAS_BREADY;
    sc_signal< sc_lv<11> > grp_conv1_fu_50_conv_out1_address0;
    sc_signal< sc_logic > grp_conv1_fu_50_conv_out1_ce0;
    sc_signal< sc_logic > grp_conv1_fu_50_conv_out1_we0;
    sc_signal< sc_lv<32> > grp_conv1_fu_50_conv_out1_d0;
    sc_signal< sc_logic > grp_conv2_fu_72_ap_start;
    sc_signal< sc_logic > grp_conv2_fu_72_ap_done;
    sc_signal< sc_logic > grp_conv2_fu_72_ap_idle;
    sc_signal< sc_logic > grp_conv2_fu_72_ap_ready;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWADDR;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWLEN;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWSIZE;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWBURST;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWLOCK;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWCACHE;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWPROT;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWQOS;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWREGION;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_AWUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_WVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_WDATA;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_WSTRB;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_WLAST;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_WID;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_WUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARADDR;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARLEN;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARSIZE;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARBURST;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARLOCK;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARCACHE;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARPROT;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARQOS;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARREGION;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_ARUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_RREADY;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF1_BREADY;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWADDR;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWLEN;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWSIZE;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWBURST;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWLOCK;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWCACHE;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWPROT;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWQOS;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWREGION;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_AWUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_WVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_WDATA;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_WSTRB;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_WLAST;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_WID;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_WUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARADDR;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARLEN;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARSIZE;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARBURST;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARLOCK;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARCACHE;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARPROT;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARQOS;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARREGION;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_ARUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_RREADY;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_FM_DDR_BUFF2_BREADY;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_WEIGHT_AWVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_WEIGHT_AWADDR;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_WEIGHT_AWID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_WEIGHT_AWLEN;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_WEIGHT_AWSIZE;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_WEIGHT_AWBURST;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_WEIGHT_AWLOCK;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_WEIGHT_AWCACHE;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_WEIGHT_AWPROT;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_WEIGHT_AWQOS;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_WEIGHT_AWREGION;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_WEIGHT_AWUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_WEIGHT_WVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_WEIGHT_WDATA;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_WEIGHT_WSTRB;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_WEIGHT_WLAST;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_WEIGHT_WID;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_WEIGHT_WUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_WEIGHT_ARVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_WEIGHT_ARADDR;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_WEIGHT_ARID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_WEIGHT_ARLEN;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_WEIGHT_ARSIZE;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_WEIGHT_ARBURST;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_WEIGHT_ARLOCK;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_WEIGHT_ARCACHE;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_WEIGHT_ARPROT;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_WEIGHT_ARQOS;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_WEIGHT_ARREGION;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_WEIGHT_ARUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_WEIGHT_RREADY;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_WEIGHT_BREADY;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_BIAS_AWVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_BIAS_AWADDR;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_BIAS_AWID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_BIAS_AWLEN;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_BIAS_AWSIZE;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_BIAS_AWBURST;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_BIAS_AWLOCK;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_BIAS_AWCACHE;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_BIAS_AWPROT;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_BIAS_AWQOS;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_BIAS_AWREGION;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_BIAS_AWUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_BIAS_WVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_BIAS_WDATA;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_BIAS_WSTRB;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_BIAS_WLAST;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_BIAS_WID;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_BIAS_WUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_BIAS_ARVALID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_BIAS_ARADDR;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_BIAS_ARID;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_m_axi_BIAS_ARLEN;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_BIAS_ARSIZE;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_BIAS_ARBURST;
    sc_signal< sc_lv<2> > grp_conv2_fu_72_m_axi_BIAS_ARLOCK;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_BIAS_ARCACHE;
    sc_signal< sc_lv<3> > grp_conv2_fu_72_m_axi_BIAS_ARPROT;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_BIAS_ARQOS;
    sc_signal< sc_lv<4> > grp_conv2_fu_72_m_axi_BIAS_ARREGION;
    sc_signal< sc_lv<1> > grp_conv2_fu_72_m_axi_BIAS_ARUSER;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_BIAS_RREADY;
    sc_signal< sc_logic > grp_conv2_fu_72_m_axi_BIAS_BREADY;
    sc_signal< sc_lv<11> > grp_conv2_fu_72_conv_out1_address0;
    sc_signal< sc_logic > grp_conv2_fu_72_conv_out1_ce0;
    sc_signal< sc_logic > grp_conv2_fu_72_conv_out1_we0;
    sc_signal< sc_lv<32> > grp_conv2_fu_72_conv_out1_d0;
    sc_signal< sc_logic > grp_conv1_fu_50_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_conv2_fu_72_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_M_AXI_DATA_TARGET_ADDR;
    static const int C_M_AXI_DATA_USER_VALUE;
    static const int C_M_AXI_DATA_PROT_VALUE;
    static const int C_M_AXI_DATA_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA1_TARGET_ADDR;
    static const int C_M_AXI_DATA1_USER_VALUE;
    static const int C_M_AXI_DATA1_PROT_VALUE;
    static const int C_M_AXI_DATA1_CACHE_VALUE;
    static const int C_M_AXI_DATA2_TARGET_ADDR;
    static const int C_M_AXI_DATA2_USER_VALUE;
    static const int C_M_AXI_DATA2_PROT_VALUE;
    static const int C_M_AXI_DATA2_CACHE_VALUE;
    static const int C_M_AXI_DATA3_TARGET_ADDR;
    static const int C_M_AXI_DATA3_USER_VALUE;
    static const int C_M_AXI_DATA3_PROT_VALUE;
    static const int C_M_AXI_DATA3_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_conv_out1_address0();
    void thread_conv_out1_ce0();
    void thread_conv_out1_d0();
    void thread_conv_out1_we0();
    void thread_data1_ARVALID();
    void thread_data1_AWVALID();
    void thread_data1_BREADY();
    void thread_data1_RREADY();
    void thread_data1_WVALID();
    void thread_data2_ARADDR();
    void thread_data2_ARBURST();
    void thread_data2_ARCACHE();
    void thread_data2_ARID();
    void thread_data2_ARLEN();
    void thread_data2_ARLOCK();
    void thread_data2_ARPROT();
    void thread_data2_ARQOS();
    void thread_data2_ARREGION();
    void thread_data2_ARSIZE();
    void thread_data2_ARUSER();
    void thread_data2_ARVALID();
    void thread_data2_RREADY();
    void thread_data3_ARADDR();
    void thread_data3_ARBURST();
    void thread_data3_ARCACHE();
    void thread_data3_ARID();
    void thread_data3_ARLEN();
    void thread_data3_ARLOCK();
    void thread_data3_ARPROT();
    void thread_data3_ARQOS();
    void thread_data3_ARREGION();
    void thread_data3_ARSIZE();
    void thread_data3_ARUSER();
    void thread_data3_ARVALID();
    void thread_data3_RREADY();
    void thread_data_ARVALID();
    void thread_data_AWVALID();
    void thread_data_BREADY();
    void thread_data_RREADY();
    void thread_data_WVALID();
    void thread_grp_conv1_fu_50_ap_start();
    void thread_grp_conv2_fu_72_ap_start();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
