{
    
    "BENCHMARKS": {
        "cf_fir_3_8_8": {
            "status": "active",
            "top": "cf_fir_3_8_8",
            "top_rtl_file":  "RTL_Benchmark/Verilog/OpenCores_designs/DSP_core/cf_fir_3_8_8/cf_fir_3_8_8.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_7_16_8": {
            "status": "active",
            "top": "cf_fir_7_16_8",
            "top_rtl_file":  "RTL_Benchmark/Verilog/OpenCores_designs/DSP_core/cf_fir_7_16_8/cf_fir_7_16_8.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_7_16_16": {
            "status": "active",
            "top": "cf_fir_7_16_16",
            "top_rtl_file":  "RTL_Benchmark/Verilog/OpenCores_designs/DSP_core/cf_fir_7_16_16/cf_fir_7_16_16.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_12_16_10": {
            "status": "active",
            "top": "cf_fir_12_16_10",
            "top_rtl_file":  "RTL_Benchmark/Verilog/OpenCores_designs/DSP_core/cf_fir_12_16_10/cf_fir_12_16_10.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_16_16_16": {
            "status": "active",
            "top": "cf_fir_16_16_16",
            "top_rtl_file":  "RTL_Benchmark/Verilog/OpenCores_designs/DSP_core/cf_fir_16_16_16/cf_fir_16_16_16.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_24_8_8": {
            "status": "active",
            "top": "cf_fir_24_8_8",
            "top_rtl_file":  "RTL_Benchmark/Verilog/OpenCores_designs/DSP_core/cf_fir_24_8_8/cf_fir_24_8_8.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_24_16_16": {
            "status": "active",
            "top": "cf_fir_24_16_16",
            "top_rtl_file":  "RTL_Benchmark/Verilog/OpenCores_designs/DSP_core/cf_fir_3_8_8/cf_fir_24_16_16.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        },
        "cf_fir_33_16_16": {
            "status": "active",
            "top": "cf_fir_33_16_16",
            "top_rtl_file":  "RTL_Benchmark/Verilog/OpenCores_designs/DSP_core/cf_fir_33_16_16/cf_fir_33_16_16.v",
           "CLOCK_DATA": {
            "Clock1": "clock_c"
            }
        }
    }
}
        
