
first_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c24  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08008e04  08008e04  00009e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f50  08008f50  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008f50  08008f50  00009f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f58  08008f58  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f58  08008f58  00009f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f5c  08008f5c  00009f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008f60  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bd4  200001d4  08009134  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001da8  08009134  0000ada8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c76  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003270  00000000  00000000  0001be7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f18  00000000  00000000  0001f0f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b26  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027859  00000000  00000000  00020b2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011e60  00000000  00000000  00048387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ed3ae  00000000  00000000  0005a1e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00147595  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004164  00000000  00000000  001475d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  0014b73c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008dec 	.word	0x08008dec

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08008dec 	.word	0x08008dec

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002c2:	b0c1      	sub	sp, #260	@ 0x104
 80002c4:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c6:	f000 fadc 	bl	8000882 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ca:	f000 f8cd 	bl	8000468 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ce:	f000 f95d 	bl	800058c <MX_GPIO_Init>
  MX_FDCAN3_Init();
 80002d2:	f000 f915 	bl	8000500 <MX_FDCAN3_Init>
  MX_USB_Device_Init();
 80002d6:	f007 fbcb 	bl	8007a70 <MX_USB_Device_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(1000);  /* let USB CDC enumerate */
 80002da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002de:	f000 fb41 	bl	8000964 <HAL_Delay>

  char msg[100];
  int len;

  /* Step 1: Global filter */
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan3,
 80002e2:	2301      	movs	r3, #1
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	2301      	movs	r3, #1
 80002e8:	2200      	movs	r2, #0
 80002ea:	2100      	movs	r1, #0
 80002ec:	4855      	ldr	r0, [pc, #340]	@ (8000444 <main+0x184>)
 80002ee:	f000 fdc5 	bl	8000e7c <HAL_FDCAN_ConfigGlobalFilter>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d014      	beq.n	8000322 <main+0x62>
        FDCAN_ACCEPT_IN_RX_FIFO0,
        FDCAN_ACCEPT_IN_RX_FIFO0,
        FDCAN_REJECT_REMOTE,
        FDCAN_REJECT_REMOTE) != HAL_OK) {
    len = snprintf(msg, sizeof(msg), "FAIL: GlobalFilter\r\n");
 80002f8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80002fc:	4a52      	ldr	r2, [pc, #328]	@ (8000448 <main+0x188>)
 80002fe:	2164      	movs	r1, #100	@ 0x64
 8000300:	4618      	mov	r0, r3
 8000302:	f008 f8bf 	bl	8008484 <sniprintf>
 8000306:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
    CDC_Transmit_FS((uint8_t *)msg, len);
 800030a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800030e:	b29a      	uxth	r2, r3
 8000310:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000314:	4611      	mov	r1, r2
 8000316:	4618      	mov	r0, r3
 8000318:	f007 fc68 	bl	8007bec <CDC_Transmit_FS>
    HAL_Delay(100);
 800031c:	2064      	movs	r0, #100	@ 0x64
 800031e:	f000 fb21 	bl	8000964 <HAL_Delay>
  }

  /* Step 2: Start FDCAN */
  if (HAL_FDCAN_Start(&hfdcan3) != HAL_OK) {
 8000322:	4848      	ldr	r0, [pc, #288]	@ (8000444 <main+0x184>)
 8000324:	f000 fddb 	bl	8000ede <HAL_FDCAN_Start>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d014      	beq.n	8000358 <main+0x98>
    len = snprintf(msg, sizeof(msg), "FAIL: FDCAN Start\r\n");
 800032e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000332:	4a46      	ldr	r2, [pc, #280]	@ (800044c <main+0x18c>)
 8000334:	2164      	movs	r1, #100	@ 0x64
 8000336:	4618      	mov	r0, r3
 8000338:	f008 f8a4 	bl	8008484 <sniprintf>
 800033c:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
    CDC_Transmit_FS((uint8_t *)msg, len);
 8000340:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000344:	b29a      	uxth	r2, r3
 8000346:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800034a:	4611      	mov	r1, r2
 800034c:	4618      	mov	r0, r3
 800034e:	f007 fc4d 	bl	8007bec <CDC_Transmit_FS>
    HAL_Delay(100);
 8000352:	2064      	movs	r0, #100	@ 0x64
 8000354:	f000 fb06 	bl	8000964 <HAL_Delay>
  }

  /* Step 3: Activate RX interrupt */
  if (HAL_FDCAN_ActivateNotification(&hfdcan3,
 8000358:	2200      	movs	r2, #0
 800035a:	2101      	movs	r1, #1
 800035c:	4839      	ldr	r0, [pc, #228]	@ (8000444 <main+0x184>)
 800035e:	f000 feef 	bl	8001140 <HAL_FDCAN_ActivateNotification>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d014      	beq.n	8000392 <main+0xd2>
        FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
    len = snprintf(msg, sizeof(msg), "FAIL: ActivateNotification\r\n");
 8000368:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800036c:	4a38      	ldr	r2, [pc, #224]	@ (8000450 <main+0x190>)
 800036e:	2164      	movs	r1, #100	@ 0x64
 8000370:	4618      	mov	r0, r3
 8000372:	f008 f887 	bl	8008484 <sniprintf>
 8000376:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
    CDC_Transmit_FS((uint8_t *)msg, len);
 800037a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800037e:	b29a      	uxth	r2, r3
 8000380:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000384:	4611      	mov	r1, r2
 8000386:	4618      	mov	r0, r3
 8000388:	f007 fc30 	bl	8007bec <CDC_Transmit_FS>
    HAL_Delay(100);
 800038c:	2064      	movs	r0, #100	@ 0x64
 800038e:	f000 fae9 	bl	8000964 <HAL_Delay>
  }

  len = snprintf(msg, sizeof(msg), "FDCAN3 init OK â€” waiting for CAN data...\r\n");
 8000392:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000396:	4a2f      	ldr	r2, [pc, #188]	@ (8000454 <main+0x194>)
 8000398:	2164      	movs	r1, #100	@ 0x64
 800039a:	4618      	mov	r0, r3
 800039c:	f008 f872 	bl	8008484 <sniprintf>
 80003a0:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
  CDC_Transmit_FS((uint8_t *)msg, len);
 80003a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80003a8:	b29a      	uxth	r2, r3
 80003aa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80003ae:	4611      	mov	r1, r2
 80003b0:	4618      	mov	r0, r3
 80003b2:	f007 fc1b 	bl	8007bec <CDC_Transmit_FS>
  HAL_Delay(100);
 80003b6:	2064      	movs	r0, #100	@ 0x64
 80003b8:	f000 fad4 	bl	8000964 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  /* USER CODE BEGIN 3 */
	  if (datacheck) {
 80003bc:	4b26      	ldr	r3, [pc, #152]	@ (8000458 <main+0x198>)
 80003be:	781b      	ldrb	r3, [r3, #0]
 80003c0:	b2db      	uxtb	r3, r3
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d03a      	beq.n	800043c <main+0x17c>
	        char msg[100];
	        int len = snprintf(msg, sizeof(msg),
 80003c6:	4b25      	ldr	r3, [pc, #148]	@ (800045c <main+0x19c>)
 80003c8:	681b      	ldr	r3, [r3, #0]
	            "RX | ID=0x%03lX  Data=[%d %d %d %d %d %d %d %d]\r\n",
	            RxHeader.Identifier,
	            RxData[0], RxData[1], RxData[2], RxData[3],
 80003ca:	4a25      	ldr	r2, [pc, #148]	@ (8000460 <main+0x1a0>)
 80003cc:	7812      	ldrb	r2, [r2, #0]
	        int len = snprintf(msg, sizeof(msg),
 80003ce:	4611      	mov	r1, r2
	            RxData[0], RxData[1], RxData[2], RxData[3],
 80003d0:	4a23      	ldr	r2, [pc, #140]	@ (8000460 <main+0x1a0>)
 80003d2:	7852      	ldrb	r2, [r2, #1]
	        int len = snprintf(msg, sizeof(msg),
 80003d4:	4614      	mov	r4, r2
	            RxData[0], RxData[1], RxData[2], RxData[3],
 80003d6:	4a22      	ldr	r2, [pc, #136]	@ (8000460 <main+0x1a0>)
 80003d8:	7892      	ldrb	r2, [r2, #2]
	        int len = snprintf(msg, sizeof(msg),
 80003da:	4615      	mov	r5, r2
	            RxData[0], RxData[1], RxData[2], RxData[3],
 80003dc:	4a20      	ldr	r2, [pc, #128]	@ (8000460 <main+0x1a0>)
 80003de:	78d2      	ldrb	r2, [r2, #3]
	        int len = snprintf(msg, sizeof(msg),
 80003e0:	4616      	mov	r6, r2
	            RxData[4], RxData[5], RxData[6], RxData[7]);
 80003e2:	4a1f      	ldr	r2, [pc, #124]	@ (8000460 <main+0x1a0>)
 80003e4:	7912      	ldrb	r2, [r2, #4]
	        int len = snprintf(msg, sizeof(msg),
 80003e6:	60fa      	str	r2, [r7, #12]
	            RxData[4], RxData[5], RxData[6], RxData[7]);
 80003e8:	4a1d      	ldr	r2, [pc, #116]	@ (8000460 <main+0x1a0>)
 80003ea:	7952      	ldrb	r2, [r2, #5]
	        int len = snprintf(msg, sizeof(msg),
 80003ec:	60ba      	str	r2, [r7, #8]
	            RxData[4], RxData[5], RxData[6], RxData[7]);
 80003ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000460 <main+0x1a0>)
 80003f0:	7992      	ldrb	r2, [r2, #6]
	        int len = snprintf(msg, sizeof(msg),
 80003f2:	607a      	str	r2, [r7, #4]
	            RxData[4], RxData[5], RxData[6], RxData[7]);
 80003f4:	4a1a      	ldr	r2, [pc, #104]	@ (8000460 <main+0x1a0>)
 80003f6:	79d2      	ldrb	r2, [r2, #7]
	        int len = snprintf(msg, sizeof(msg),
 80003f8:	f107 0010 	add.w	r0, r7, #16
 80003fc:	9207      	str	r2, [sp, #28]
 80003fe:	687a      	ldr	r2, [r7, #4]
 8000400:	9206      	str	r2, [sp, #24]
 8000402:	68ba      	ldr	r2, [r7, #8]
 8000404:	9205      	str	r2, [sp, #20]
 8000406:	68fa      	ldr	r2, [r7, #12]
 8000408:	9204      	str	r2, [sp, #16]
 800040a:	9603      	str	r6, [sp, #12]
 800040c:	9502      	str	r5, [sp, #8]
 800040e:	9401      	str	r4, [sp, #4]
 8000410:	9100      	str	r1, [sp, #0]
 8000412:	4a14      	ldr	r2, [pc, #80]	@ (8000464 <main+0x1a4>)
 8000414:	2164      	movs	r1, #100	@ 0x64
 8000416:	f008 f835 	bl	8008484 <sniprintf>
 800041a:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
	        CDC_Transmit_FS((uint8_t *)msg, len);
 800041e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000422:	b29a      	uxth	r2, r3
 8000424:	f107 0310 	add.w	r3, r7, #16
 8000428:	4611      	mov	r1, r2
 800042a:	4618      	mov	r0, r3
 800042c:	f007 fbde 	bl	8007bec <CDC_Transmit_FS>
	        HAL_Delay(10);
 8000430:	200a      	movs	r0, #10
 8000432:	f000 fa97 	bl	8000964 <HAL_Delay>
	        datacheck = 0;
 8000436:	4b08      	ldr	r3, [pc, #32]	@ (8000458 <main+0x198>)
 8000438:	2200      	movs	r2, #0
 800043a:	701a      	strb	r2, [r3, #0]
	      }

	      HAL_Delay(10);
 800043c:	200a      	movs	r0, #10
 800043e:	f000 fa91 	bl	8000964 <HAL_Delay>
	  if (datacheck) {
 8000442:	e7bb      	b.n	80003bc <main+0xfc>
 8000444:	200001f0 	.word	0x200001f0
 8000448:	08008e04 	.word	0x08008e04
 800044c:	08008e1c 	.word	0x08008e1c
 8000450:	08008e30 	.word	0x08008e30
 8000454:	08008e50 	.word	0x08008e50
 8000458:	20000284 	.word	0x20000284
 800045c:	20000254 	.word	0x20000254
 8000460:	2000027c 	.word	0x2000027c
 8000464:	08008e80 	.word	0x08008e80

08000468 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b094      	sub	sp, #80	@ 0x50
 800046c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800046e:	f107 0318 	add.w	r3, r7, #24
 8000472:	2238      	movs	r2, #56	@ 0x38
 8000474:	2100      	movs	r1, #0
 8000476:	4618      	mov	r0, r3
 8000478:	f008 f83a 	bl	80084f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800047c:	1d3b      	adds	r3, r7, #4
 800047e:	2200      	movs	r2, #0
 8000480:	601a      	str	r2, [r3, #0]
 8000482:	605a      	str	r2, [r3, #4]
 8000484:	609a      	str	r2, [r3, #8]
 8000486:	60da      	str	r2, [r3, #12]
 8000488:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800048a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800048e:	f003 f819 	bl	80034c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000492:	2302      	movs	r3, #2
 8000494:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000496:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800049a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800049c:	2340      	movs	r3, #64	@ 0x40
 800049e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004a0:	2302      	movs	r3, #2
 80004a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004a4:	2302      	movs	r3, #2
 80004a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80004a8:	2301      	movs	r3, #1
 80004aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80004ac:	230c      	movs	r3, #12
 80004ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80004b0:	2302      	movs	r3, #2
 80004b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80004b4:	2304      	movs	r3, #4
 80004b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004b8:	2302      	movs	r3, #2
 80004ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004bc:	f107 0318 	add.w	r3, r7, #24
 80004c0:	4618      	mov	r0, r3
 80004c2:	f003 f8b3 	bl	800362c <HAL_RCC_OscConfig>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d001      	beq.n	80004d0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80004cc:	f000 f898 	bl	8000600 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004d0:	230f      	movs	r3, #15
 80004d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004d4:	2301      	movs	r3, #1
 80004d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d8:	2300      	movs	r3, #0
 80004da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004dc:	2300      	movs	r3, #0
 80004de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004e0:	2300      	movs	r3, #0
 80004e2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004e4:	1d3b      	adds	r3, r7, #4
 80004e6:	2100      	movs	r1, #0
 80004e8:	4618      	mov	r0, r3
 80004ea:	f003 fbb1 	bl	8003c50 <HAL_RCC_ClockConfig>
 80004ee:	4603      	mov	r3, r0
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d001      	beq.n	80004f8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80004f4:	f000 f884 	bl	8000600 <Error_Handler>
  }
}
 80004f8:	bf00      	nop
 80004fa:	3750      	adds	r7, #80	@ 0x50
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}

08000500 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8000504:	4b1f      	ldr	r3, [pc, #124]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000506:	4a20      	ldr	r2, [pc, #128]	@ (8000588 <MX_FDCAN3_Init+0x88>)
 8000508:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800050a:	4b1e      	ldr	r3, [pc, #120]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 800050c:	2200      	movs	r2, #0
 800050e:	605a      	str	r2, [r3, #4]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000510:	4b1c      	ldr	r3, [pc, #112]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000512:	2200      	movs	r2, #0
 8000514:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8000516:	4b1b      	ldr	r3, [pc, #108]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = ENABLE;
 800051c:	4b19      	ldr	r3, [pc, #100]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 800051e:	2201      	movs	r2, #1
 8000520:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8000522:	4b18      	ldr	r3, [pc, #96]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000524:	2200      	movs	r2, #0
 8000526:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8000528:	4b16      	ldr	r3, [pc, #88]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 800052a:	2200      	movs	r2, #0
 800052c:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 2;
 800052e:	4b15      	ldr	r3, [pc, #84]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000530:	2202      	movs	r2, #2
 8000532:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 8000534:	4b13      	ldr	r3, [pc, #76]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000536:	2201      	movs	r2, #1
 8000538:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 13;
 800053a:	4b12      	ldr	r3, [pc, #72]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 800053c:	220d      	movs	r2, #13
 800053e:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 2;
 8000540:	4b10      	ldr	r3, [pc, #64]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000542:	2202      	movs	r2, #2
 8000544:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8000546:	4b0f      	ldr	r3, [pc, #60]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000548:	2201      	movs	r2, #1
 800054a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 800054c:	4b0d      	ldr	r3, [pc, #52]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 800054e:	2201      	movs	r2, #1
 8000550:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8000552:	4b0c      	ldr	r3, [pc, #48]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000554:	2201      	movs	r2, #1
 8000556:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 8000558:	4b0a      	ldr	r3, [pc, #40]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 800055a:	2201      	movs	r2, #1
 800055c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.StdFiltersNbr = 0;
 800055e:	4b09      	ldr	r3, [pc, #36]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000560:	2200      	movs	r2, #0
 8000562:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.ExtFiltersNbr = 0;
 8000564:	4b07      	ldr	r3, [pc, #28]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000566:	2200      	movs	r2, #0
 8000568:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800056a:	4b06      	ldr	r3, [pc, #24]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 800056c:	2200      	movs	r2, #0
 800056e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8000570:	4804      	ldr	r0, [pc, #16]	@ (8000584 <MX_FDCAN3_Init+0x84>)
 8000572:	f000 fb29 	bl	8000bc8 <HAL_FDCAN_Init>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d001      	beq.n	8000580 <MX_FDCAN3_Init+0x80>
  {
    Error_Handler();
 800057c:	f000 f840 	bl	8000600 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8000580:	bf00      	nop
 8000582:	bd80      	pop	{r7, pc}
 8000584:	200001f0 	.word	0x200001f0
 8000588:	40006c00 	.word	0x40006c00

0800058c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000592:	4b09      	ldr	r3, [pc, #36]	@ (80005b8 <MX_GPIO_Init+0x2c>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000596:	4a08      	ldr	r2, [pc, #32]	@ (80005b8 <MX_GPIO_Init+0x2c>)
 8000598:	f043 0301 	orr.w	r3, r3, #1
 800059c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800059e:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <MX_GPIO_Init+0x2c>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005a2:	f003 0301 	and.w	r3, r3, #1
 80005a6:	607b      	str	r3, [r7, #4]
 80005a8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005aa:	bf00      	nop
 80005ac:	370c      	adds	r7, #12
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	40021000 	.word	0x40021000

080005bc <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	6039      	str	r1, [r7, #0]
  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0)
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	f003 0301 	and.w	r3, r3, #1
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d00d      	beq.n	80005ec <HAL_FDCAN_RxFifo0Callback+0x30>
  {
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 80005d0:	4b08      	ldr	r3, [pc, #32]	@ (80005f4 <HAL_FDCAN_RxFifo0Callback+0x38>)
 80005d2:	4a09      	ldr	r2, [pc, #36]	@ (80005f8 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 80005d4:	2140      	movs	r1, #64	@ 0x40
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	f000 fcaa 	bl	8000f30 <HAL_FDCAN_GetRxMessage>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <HAL_FDCAN_RxFifo0Callback+0x2a>
      Error_Handler();
 80005e2:	f000 f80d 	bl	8000600 <Error_Handler>
    }
    datacheck = 1;
 80005e6:	4b05      	ldr	r3, [pc, #20]	@ (80005fc <HAL_FDCAN_RxFifo0Callback+0x40>)
 80005e8:	2201      	movs	r2, #1
 80005ea:	701a      	strb	r2, [r3, #0]
  }
}
 80005ec:	bf00      	nop
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	2000027c 	.word	0x2000027c
 80005f8:	20000254 	.word	0x20000254
 80005fc:	20000284 	.word	0x20000284

08000600 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000604:	b672      	cpsid	i
}
 8000606:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <Error_Handler+0x8>

0800060c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000612:	4b0f      	ldr	r3, [pc, #60]	@ (8000650 <HAL_MspInit+0x44>)
 8000614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000616:	4a0e      	ldr	r2, [pc, #56]	@ (8000650 <HAL_MspInit+0x44>)
 8000618:	f043 0301 	orr.w	r3, r3, #1
 800061c:	6613      	str	r3, [r2, #96]	@ 0x60
 800061e:	4b0c      	ldr	r3, [pc, #48]	@ (8000650 <HAL_MspInit+0x44>)
 8000620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000622:	f003 0301 	and.w	r3, r3, #1
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800062a:	4b09      	ldr	r3, [pc, #36]	@ (8000650 <HAL_MspInit+0x44>)
 800062c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800062e:	4a08      	ldr	r2, [pc, #32]	@ (8000650 <HAL_MspInit+0x44>)
 8000630:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000634:	6593      	str	r3, [r2, #88]	@ 0x58
 8000636:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <HAL_MspInit+0x44>)
 8000638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800063a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800063e:	603b      	str	r3, [r7, #0]
 8000640:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000642:	f002 ffe3 	bl	800360c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000646:	bf00      	nop
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	40021000 	.word	0x40021000

08000654 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b09e      	sub	sp, #120	@ 0x78
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800066c:	f107 0310 	add.w	r3, r7, #16
 8000670:	2254      	movs	r2, #84	@ 0x54
 8000672:	2100      	movs	r1, #0
 8000674:	4618      	mov	r0, r3
 8000676:	f007 ff3b 	bl	80084f0 <memset>
  if(hfdcan->Instance==FDCAN3)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a24      	ldr	r2, [pc, #144]	@ (8000710 <HAL_FDCAN_MspInit+0xbc>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d141      	bne.n	8000708 <HAL_FDCAN_MspInit+0xb4>

    /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000684:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000688:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800068a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800068e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000690:	f107 0310 	add.w	r3, r7, #16
 8000694:	4618      	mov	r0, r3
 8000696:	f003 fcbf 	bl	8004018 <HAL_RCCEx_PeriphCLKConfig>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80006a0:	f7ff ffae 	bl	8000600 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80006a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000714 <HAL_FDCAN_MspInit+0xc0>)
 80006a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006a8:	4a1a      	ldr	r2, [pc, #104]	@ (8000714 <HAL_FDCAN_MspInit+0xc0>)
 80006aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80006b0:	4b18      	ldr	r3, [pc, #96]	@ (8000714 <HAL_FDCAN_MspInit+0xc0>)
 80006b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80006b8:	60fb      	str	r3, [r7, #12]
 80006ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006bc:	4b15      	ldr	r3, [pc, #84]	@ (8000714 <HAL_FDCAN_MspInit+0xc0>)
 80006be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c0:	4a14      	ldr	r2, [pc, #80]	@ (8000714 <HAL_FDCAN_MspInit+0xc0>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006c8:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <HAL_FDCAN_MspInit+0xc0>)
 80006ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006cc:	f003 0301 	and.w	r3, r3, #1
 80006d0:	60bb      	str	r3, [r7, #8]
 80006d2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PA8     ------> FDCAN3_RX
    PA15     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 80006d4:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 80006d8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006da:	2302      	movs	r3, #2
 80006dc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006de:	2300      	movs	r3, #0
 80006e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e2:	2300      	movs	r3, #0
 80006e4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF11_FDCAN3;
 80006e6:	230b      	movs	r3, #11
 80006e8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ea:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80006ee:	4619      	mov	r1, r3
 80006f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f4:	f001 f812 	bl	800171c <HAL_GPIO_Init>

    /* FDCAN3 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 0, 0);
 80006f8:	2200      	movs	r2, #0
 80006fa:	2100      	movs	r1, #0
 80006fc:	2058      	movs	r0, #88	@ 0x58
 80006fe:	f000 fa2e 	bl	8000b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 8000702:	2058      	movs	r0, #88	@ 0x58
 8000704:	f000 fa45 	bl	8000b92 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN3_MspInit 1 */

  }

}
 8000708:	bf00      	nop
 800070a:	3778      	adds	r7, #120	@ 0x78
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40006c00 	.word	0x40006c00
 8000714:	40021000 	.word	0x40021000

08000718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800071c:	bf00      	nop
 800071e:	e7fd      	b.n	800071c <NMI_Handler+0x4>

08000720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <HardFault_Handler+0x4>

08000728 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <MemManage_Handler+0x4>

08000730 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <BusFault_Handler+0x4>

08000738 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <UsageFault_Handler+0x4>

08000740 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr

0800074e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800074e:	b480      	push	{r7}
 8000750:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000752:	bf00      	nop
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr

0800076a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800076e:	f000 f8db 	bl	8000928 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800077c:	4802      	ldr	r0, [pc, #8]	@ (8000788 <USB_LP_IRQHandler+0x10>)
 800077e:	f001 fa49 	bl	8001c14 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	20001764 	.word	0x20001764

0800078c <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8000790:	4802      	ldr	r0, [pc, #8]	@ (800079c <FDCAN3_IT0_IRQHandler+0x10>)
 8000792:	f000 fdbb 	bl	800130c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	200001f0 	.word	0x200001f0

080007a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b086      	sub	sp, #24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007a8:	4a14      	ldr	r2, [pc, #80]	@ (80007fc <_sbrk+0x5c>)
 80007aa:	4b15      	ldr	r3, [pc, #84]	@ (8000800 <_sbrk+0x60>)
 80007ac:	1ad3      	subs	r3, r2, r3
 80007ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007b4:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <_sbrk+0x64>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d102      	bne.n	80007c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007bc:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <_sbrk+0x64>)
 80007be:	4a12      	ldr	r2, [pc, #72]	@ (8000808 <_sbrk+0x68>)
 80007c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007c2:	4b10      	ldr	r3, [pc, #64]	@ (8000804 <_sbrk+0x64>)
 80007c4:	681a      	ldr	r2, [r3, #0]
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	4413      	add	r3, r2
 80007ca:	693a      	ldr	r2, [r7, #16]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d207      	bcs.n	80007e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007d0:	f007 fe96 	bl	8008500 <__errno>
 80007d4:	4603      	mov	r3, r0
 80007d6:	220c      	movs	r2, #12
 80007d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007de:	e009      	b.n	80007f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007e0:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <_sbrk+0x64>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007e6:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <_sbrk+0x64>)
 80007e8:	681a      	ldr	r2, [r3, #0]
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	4413      	add	r3, r2
 80007ee:	4a05      	ldr	r2, [pc, #20]	@ (8000804 <_sbrk+0x64>)
 80007f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007f2:	68fb      	ldr	r3, [r7, #12]
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	3718      	adds	r7, #24
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20020000 	.word	0x20020000
 8000800:	00000400 	.word	0x00000400
 8000804:	20000288 	.word	0x20000288
 8000808:	20001da8 	.word	0x20001da8

0800080c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <SystemInit+0x20>)
 8000812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000816:	4a05      	ldr	r2, [pc, #20]	@ (800082c <SystemInit+0x20>)
 8000818:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800081c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	e000ed00 	.word	0xe000ed00

08000830 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000830:	480d      	ldr	r0, [pc, #52]	@ (8000868 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000832:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000834:	f7ff ffea 	bl	800080c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000838:	480c      	ldr	r0, [pc, #48]	@ (800086c <LoopForever+0x6>)
  ldr r1, =_edata
 800083a:	490d      	ldr	r1, [pc, #52]	@ (8000870 <LoopForever+0xa>)
  ldr r2, =_sidata
 800083c:	4a0d      	ldr	r2, [pc, #52]	@ (8000874 <LoopForever+0xe>)
  movs r3, #0
 800083e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000840:	e002      	b.n	8000848 <LoopCopyDataInit>

08000842 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000842:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000844:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000846:	3304      	adds	r3, #4

08000848 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000848:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800084a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800084c:	d3f9      	bcc.n	8000842 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800084e:	4a0a      	ldr	r2, [pc, #40]	@ (8000878 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000850:	4c0a      	ldr	r4, [pc, #40]	@ (800087c <LoopForever+0x16>)
  movs r3, #0
 8000852:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000854:	e001      	b.n	800085a <LoopFillZerobss>

08000856 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000856:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000858:	3204      	adds	r2, #4

0800085a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800085a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800085c:	d3fb      	bcc.n	8000856 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800085e:	f007 fe55 	bl	800850c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000862:	f7ff fd2d 	bl	80002c0 <main>

08000866 <LoopForever>:

LoopForever:
    b LoopForever
 8000866:	e7fe      	b.n	8000866 <LoopForever>
  ldr   r0, =_estack
 8000868:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800086c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000870:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000874:	08008f60 	.word	0x08008f60
  ldr r2, =_sbss
 8000878:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800087c:	20001da8 	.word	0x20001da8

08000880 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000880:	e7fe      	b.n	8000880 <ADC1_2_IRQHandler>

08000882 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000882:	b580      	push	{r7, lr}
 8000884:	b082      	sub	sp, #8
 8000886:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000888:	2300      	movs	r3, #0
 800088a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800088c:	2003      	movs	r0, #3
 800088e:	f000 f95b 	bl	8000b48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000892:	200f      	movs	r0, #15
 8000894:	f000 f80e 	bl	80008b4 <HAL_InitTick>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d002      	beq.n	80008a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800089e:	2301      	movs	r3, #1
 80008a0:	71fb      	strb	r3, [r7, #7]
 80008a2:	e001      	b.n	80008a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80008a4:	f7ff feb2 	bl	800060c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008a8:	79fb      	ldrb	r3, [r7, #7]

}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80008bc:	2300      	movs	r3, #0
 80008be:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80008c0:	4b16      	ldr	r3, [pc, #88]	@ (800091c <HAL_InitTick+0x68>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d022      	beq.n	800090e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80008c8:	4b15      	ldr	r3, [pc, #84]	@ (8000920 <HAL_InitTick+0x6c>)
 80008ca:	681a      	ldr	r2, [r3, #0]
 80008cc:	4b13      	ldr	r3, [pc, #76]	@ (800091c <HAL_InitTick+0x68>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80008d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80008d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80008dc:	4618      	mov	r0, r3
 80008de:	f000 f966 	bl	8000bae <HAL_SYSTICK_Config>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d10f      	bne.n	8000908 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	2b0f      	cmp	r3, #15
 80008ec:	d809      	bhi.n	8000902 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008ee:	2200      	movs	r2, #0
 80008f0:	6879      	ldr	r1, [r7, #4]
 80008f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008f6:	f000 f932 	bl	8000b5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000924 <HAL_InitTick+0x70>)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	6013      	str	r3, [r2, #0]
 8000900:	e007      	b.n	8000912 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000902:	2301      	movs	r3, #1
 8000904:	73fb      	strb	r3, [r7, #15]
 8000906:	e004      	b.n	8000912 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000908:	2301      	movs	r3, #1
 800090a:	73fb      	strb	r3, [r7, #15]
 800090c:	e001      	b.n	8000912 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800090e:	2301      	movs	r3, #1
 8000910:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000912:	7bfb      	ldrb	r3, [r7, #15]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3710      	adds	r7, #16
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	20000008 	.word	0x20000008
 8000920:	20000000 	.word	0x20000000
 8000924:	20000004 	.word	0x20000004

08000928 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800092c:	4b05      	ldr	r3, [pc, #20]	@ (8000944 <HAL_IncTick+0x1c>)
 800092e:	681a      	ldr	r2, [r3, #0]
 8000930:	4b05      	ldr	r3, [pc, #20]	@ (8000948 <HAL_IncTick+0x20>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4413      	add	r3, r2
 8000936:	4a03      	ldr	r2, [pc, #12]	@ (8000944 <HAL_IncTick+0x1c>)
 8000938:	6013      	str	r3, [r2, #0]
}
 800093a:	bf00      	nop
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr
 8000944:	2000028c 	.word	0x2000028c
 8000948:	20000008 	.word	0x20000008

0800094c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  return uwTick;
 8000950:	4b03      	ldr	r3, [pc, #12]	@ (8000960 <HAL_GetTick+0x14>)
 8000952:	681b      	ldr	r3, [r3, #0]
}
 8000954:	4618      	mov	r0, r3
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	2000028c 	.word	0x2000028c

08000964 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800096c:	f7ff ffee 	bl	800094c <HAL_GetTick>
 8000970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800097c:	d004      	beq.n	8000988 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800097e:	4b09      	ldr	r3, [pc, #36]	@ (80009a4 <HAL_Delay+0x40>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	68fa      	ldr	r2, [r7, #12]
 8000984:	4413      	add	r3, r2
 8000986:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000988:	bf00      	nop
 800098a:	f7ff ffdf 	bl	800094c <HAL_GetTick>
 800098e:	4602      	mov	r2, r0
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	1ad3      	subs	r3, r2, r3
 8000994:	68fa      	ldr	r2, [r7, #12]
 8000996:	429a      	cmp	r2, r3
 8000998:	d8f7      	bhi.n	800098a <HAL_Delay+0x26>
  {
  }
}
 800099a:	bf00      	nop
 800099c:	bf00      	nop
 800099e:	3710      	adds	r7, #16
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	20000008 	.word	0x20000008

080009a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b085      	sub	sp, #20
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	f003 0307 	and.w	r3, r3, #7
 80009b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009b8:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <__NVIC_SetPriorityGrouping+0x44>)
 80009ba:	68db      	ldr	r3, [r3, #12]
 80009bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009be:	68ba      	ldr	r2, [r7, #8]
 80009c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009c4:	4013      	ands	r3, r2
 80009c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009da:	4a04      	ldr	r2, [pc, #16]	@ (80009ec <__NVIC_SetPriorityGrouping+0x44>)
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	60d3      	str	r3, [r2, #12]
}
 80009e0:	bf00      	nop
 80009e2:	3714      	adds	r7, #20
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr
 80009ec:	e000ed00 	.word	0xe000ed00

080009f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009f4:	4b04      	ldr	r3, [pc, #16]	@ (8000a08 <__NVIC_GetPriorityGrouping+0x18>)
 80009f6:	68db      	ldr	r3, [r3, #12]
 80009f8:	0a1b      	lsrs	r3, r3, #8
 80009fa:	f003 0307 	and.w	r3, r3, #7
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr
 8000a08:	e000ed00 	.word	0xe000ed00

08000a0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	4603      	mov	r3, r0
 8000a14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	db0b      	blt.n	8000a36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a1e:	79fb      	ldrb	r3, [r7, #7]
 8000a20:	f003 021f 	and.w	r2, r3, #31
 8000a24:	4907      	ldr	r1, [pc, #28]	@ (8000a44 <__NVIC_EnableIRQ+0x38>)
 8000a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a2a:	095b      	lsrs	r3, r3, #5
 8000a2c:	2001      	movs	r0, #1
 8000a2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000a36:	bf00      	nop
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	e000e100 	.word	0xe000e100

08000a48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	6039      	str	r1, [r7, #0]
 8000a52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	db0a      	blt.n	8000a72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	b2da      	uxtb	r2, r3
 8000a60:	490c      	ldr	r1, [pc, #48]	@ (8000a94 <__NVIC_SetPriority+0x4c>)
 8000a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a66:	0112      	lsls	r2, r2, #4
 8000a68:	b2d2      	uxtb	r2, r2
 8000a6a:	440b      	add	r3, r1
 8000a6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a70:	e00a      	b.n	8000a88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	b2da      	uxtb	r2, r3
 8000a76:	4908      	ldr	r1, [pc, #32]	@ (8000a98 <__NVIC_SetPriority+0x50>)
 8000a78:	79fb      	ldrb	r3, [r7, #7]
 8000a7a:	f003 030f 	and.w	r3, r3, #15
 8000a7e:	3b04      	subs	r3, #4
 8000a80:	0112      	lsls	r2, r2, #4
 8000a82:	b2d2      	uxtb	r2, r2
 8000a84:	440b      	add	r3, r1
 8000a86:	761a      	strb	r2, [r3, #24]
}
 8000a88:	bf00      	nop
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr
 8000a94:	e000e100 	.word	0xe000e100
 8000a98:	e000ed00 	.word	0xe000ed00

08000a9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b089      	sub	sp, #36	@ 0x24
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	60f8      	str	r0, [r7, #12]
 8000aa4:	60b9      	str	r1, [r7, #8]
 8000aa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	f003 0307 	and.w	r3, r3, #7
 8000aae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ab0:	69fb      	ldr	r3, [r7, #28]
 8000ab2:	f1c3 0307 	rsb	r3, r3, #7
 8000ab6:	2b04      	cmp	r3, #4
 8000ab8:	bf28      	it	cs
 8000aba:	2304      	movcs	r3, #4
 8000abc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	3304      	adds	r3, #4
 8000ac2:	2b06      	cmp	r3, #6
 8000ac4:	d902      	bls.n	8000acc <NVIC_EncodePriority+0x30>
 8000ac6:	69fb      	ldr	r3, [r7, #28]
 8000ac8:	3b03      	subs	r3, #3
 8000aca:	e000      	b.n	8000ace <NVIC_EncodePriority+0x32>
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ad0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ada:	43da      	mvns	r2, r3
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	401a      	ands	r2, r3
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ae4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	fa01 f303 	lsl.w	r3, r1, r3
 8000aee:	43d9      	mvns	r1, r3
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af4:	4313      	orrs	r3, r2
         );
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3724      	adds	r7, #36	@ 0x24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
	...

08000b04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	3b01      	subs	r3, #1
 8000b10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b14:	d301      	bcc.n	8000b1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b16:	2301      	movs	r3, #1
 8000b18:	e00f      	b.n	8000b3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b44 <SysTick_Config+0x40>)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	3b01      	subs	r3, #1
 8000b20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b22:	210f      	movs	r1, #15
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b28:	f7ff ff8e 	bl	8000a48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b2c:	4b05      	ldr	r3, [pc, #20]	@ (8000b44 <SysTick_Config+0x40>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b32:	4b04      	ldr	r3, [pc, #16]	@ (8000b44 <SysTick_Config+0x40>)
 8000b34:	2207      	movs	r2, #7
 8000b36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	e000e010 	.word	0xe000e010

08000b48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f7ff ff29 	bl	80009a8 <__NVIC_SetPriorityGrouping>
}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b086      	sub	sp, #24
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	4603      	mov	r3, r0
 8000b66:	60b9      	str	r1, [r7, #8]
 8000b68:	607a      	str	r2, [r7, #4]
 8000b6a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b6c:	f7ff ff40 	bl	80009f0 <__NVIC_GetPriorityGrouping>
 8000b70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	68b9      	ldr	r1, [r7, #8]
 8000b76:	6978      	ldr	r0, [r7, #20]
 8000b78:	f7ff ff90 	bl	8000a9c <NVIC_EncodePriority>
 8000b7c:	4602      	mov	r2, r0
 8000b7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b82:	4611      	mov	r1, r2
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff ff5f 	bl	8000a48 <__NVIC_SetPriority>
}
 8000b8a:	bf00      	nop
 8000b8c:	3718      	adds	r7, #24
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b082      	sub	sp, #8
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	4603      	mov	r3, r0
 8000b9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff ff33 	bl	8000a0c <__NVIC_EnableIRQ>
}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	b082      	sub	sp, #8
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	f7ff ffa4 	bl	8000b04 <SysTick_Config>
 8000bbc:	4603      	mov	r3, r0
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3708      	adds	r7, #8
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
	...

08000bc8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d101      	bne.n	8000bda <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e147      	b.n	8000e6a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d106      	bne.n	8000bf4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2200      	movs	r2, #0
 8000bea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000bee:	6878      	ldr	r0, [r7, #4]
 8000bf0:	f7ff fd30 	bl	8000654 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	699a      	ldr	r2, [r3, #24]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f022 0210 	bic.w	r2, r2, #16
 8000c02:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c04:	f7ff fea2 	bl	800094c <HAL_GetTick>
 8000c08:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000c0a:	e012      	b.n	8000c32 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000c0c:	f7ff fe9e 	bl	800094c <HAL_GetTick>
 8000c10:	4602      	mov	r2, r0
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	2b0a      	cmp	r3, #10
 8000c18:	d90b      	bls.n	8000c32 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c1e:	f043 0201 	orr.w	r2, r3, #1
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2203      	movs	r2, #3
 8000c2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e11b      	b.n	8000e6a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	f003 0308 	and.w	r3, r3, #8
 8000c3c:	2b08      	cmp	r3, #8
 8000c3e:	d0e5      	beq.n	8000c0c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	699a      	ldr	r2, [r3, #24]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f042 0201 	orr.w	r2, r2, #1
 8000c4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c50:	f7ff fe7c 	bl	800094c <HAL_GetTick>
 8000c54:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000c56:	e012      	b.n	8000c7e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000c58:	f7ff fe78 	bl	800094c <HAL_GetTick>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	2b0a      	cmp	r3, #10
 8000c64:	d90b      	bls.n	8000c7e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c6a:	f043 0201 	orr.w	r2, r3, #1
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2203      	movs	r2, #3
 8000c76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	e0f5      	b.n	8000e6a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	699b      	ldr	r3, [r3, #24]
 8000c84:	f003 0301 	and.w	r3, r3, #1
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d0e5      	beq.n	8000c58 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	699a      	ldr	r2, [r3, #24]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f042 0202 	orr.w	r2, r2, #2
 8000c9a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a74      	ldr	r2, [pc, #464]	@ (8000e74 <HAL_FDCAN_Init+0x2ac>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d103      	bne.n	8000cae <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000ca6:	4a74      	ldr	r2, [pc, #464]	@ (8000e78 <HAL_FDCAN_Init+0x2b0>)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	7c1b      	ldrb	r3, [r3, #16]
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d108      	bne.n	8000cc8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	699a      	ldr	r2, [r3, #24]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000cc4:	619a      	str	r2, [r3, #24]
 8000cc6:	e007      	b.n	8000cd8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	699a      	ldr	r2, [r3, #24]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000cd6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	7c5b      	ldrb	r3, [r3, #17]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d108      	bne.n	8000cf2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	699a      	ldr	r2, [r3, #24]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000cee:	619a      	str	r2, [r3, #24]
 8000cf0:	e007      	b.n	8000d02 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	699a      	ldr	r2, [r3, #24]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000d00:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	7c9b      	ldrb	r3, [r3, #18]
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d108      	bne.n	8000d1c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	699a      	ldr	r2, [r3, #24]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000d18:	619a      	str	r2, [r3, #24]
 8000d1a:	e007      	b.n	8000d2c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	699a      	ldr	r2, [r3, #24]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000d2a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	699b      	ldr	r3, [r3, #24]
 8000d32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	689a      	ldr	r2, [r3, #8]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	699a      	ldr	r2, [r3, #24]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8000d50:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	691a      	ldr	r2, [r3, #16]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f022 0210 	bic.w	r2, r2, #16
 8000d60:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d108      	bne.n	8000d7c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	699a      	ldr	r2, [r3, #24]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f042 0204 	orr.w	r2, r2, #4
 8000d78:	619a      	str	r2, [r3, #24]
 8000d7a:	e02c      	b.n	8000dd6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d028      	beq.n	8000dd6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	2b02      	cmp	r3, #2
 8000d8a:	d01c      	beq.n	8000dc6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	699a      	ldr	r2, [r3, #24]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000d9a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	691a      	ldr	r2, [r3, #16]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f042 0210 	orr.w	r2, r2, #16
 8000daa:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	2b03      	cmp	r3, #3
 8000db2:	d110      	bne.n	8000dd6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	699a      	ldr	r2, [r3, #24]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f042 0220 	orr.w	r2, r2, #32
 8000dc2:	619a      	str	r2, [r3, #24]
 8000dc4:	e007      	b.n	8000dd6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	699a      	ldr	r2, [r3, #24]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f042 0220 	orr.w	r2, r2, #32
 8000dd4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	699b      	ldr	r3, [r3, #24]
 8000dda:	3b01      	subs	r3, #1
 8000ddc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	69db      	ldr	r3, [r3, #28]
 8000de2:	3b01      	subs	r3, #1
 8000de4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000de6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6a1b      	ldr	r3, [r3, #32]
 8000dec:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000dee:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	695b      	ldr	r3, [r3, #20]
 8000df6:	3b01      	subs	r3, #1
 8000df8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000dfe:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000e00:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000e0a:	d115      	bne.n	8000e38 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e10:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e16:	3b01      	subs	r3, #1
 8000e18:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000e1a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e20:	3b01      	subs	r3, #1
 8000e22:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000e24:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e2c:	3b01      	subs	r3, #1
 8000e2e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000e34:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000e36:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f000 fbf8 	bl	8001644 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2200      	movs	r2, #0
 8000e58:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2201      	movs	r2, #1
 8000e64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8000e68:	2300      	movs	r3, #0
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3710      	adds	r7, #16
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40006400 	.word	0x40006400
 8000e78:	40006500 	.word	0x40006500

08000e7c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60f8      	str	r0, [r7, #12]
 8000e84:	60b9      	str	r1, [r7, #8]
 8000e86:	607a      	str	r2, [r7, #4]
 8000e88:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d116      	bne.n	8000ec4 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e9e:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000ea2:	68bb      	ldr	r3, [r7, #8]
 8000ea4:	011a      	lsls	r2, r3, #4
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	431a      	orrs	r2, r3
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	431a      	orrs	r2, r3
 8000eb2:	69bb      	ldr	r3, [r7, #24]
 8000eb4:	431a      	orrs	r2, r3
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	430a      	orrs	r2, r1
 8000ebc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	e006      	b.n	8000ed2 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ec8:	f043 0204 	orr.w	r2, r3, #4
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
  }
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3714      	adds	r7, #20
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d110      	bne.n	8000f14 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	699a      	ldr	r2, [r3, #24]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f022 0201 	bic.w	r2, r2, #1
 8000f08:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8000f10:	2300      	movs	r3, #0
 8000f12:	e006      	b.n	8000f22 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f18:	f043 0204 	orr.w	r2, r3, #4
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8000f20:	2301      	movs	r3, #1
  }
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
	...

08000f30 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b08b      	sub	sp, #44	@ 0x2c
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
 8000f3c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000f44:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8000f46:	7efb      	ldrb	r3, [r7, #27]
 8000f48:	2b02      	cmp	r3, #2
 8000f4a:	f040 80ea 	bne.w	8001122 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	2b40      	cmp	r3, #64	@ 0x40
 8000f52:	d138      	bne.n	8000fc6 <HAL_FDCAN_GetRxMessage+0x96>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f5c:	f003 030f 	and.w	r3, r3, #15
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d107      	bne.n	8000f74 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f68:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e0dd      	b.n	8001130 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Calculate Rx FIFO 0 element index */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f7c:	0a1b      	lsrs	r3, r3, #8
 8000f7e:	f003 0303 	and.w	r3, r3, #3
 8000f82:	61fb      	str	r3, [r7, #28]

        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000f90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f94:	d10d      	bne.n	8000fb2 <HAL_FDCAN_GetRxMessage+0x82>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000fa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000fa6:	d104      	bne.n	8000fb2 <HAL_FDCAN_GetRxMessage+0x82>
          {
            /* When overwrite status is on discard first message in FIFO */
            /* GetIndex is incremented by one and wraps to 0 in case it overflows the FIFO size */
            GetIndex = (GetIndex + 1U) & SRAMCAN_RF0_NBR;
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	3301      	adds	r3, #1
 8000fac:	f003 0303 	and.w	r3, r3, #3
 8000fb0:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8000fb6:	69fa      	ldr	r2, [r7, #28]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	00db      	lsls	r3, r3, #3
 8000fbc:	4413      	add	r3, r2
 8000fbe:	00db      	lsls	r3, r3, #3
 8000fc0:	440b      	add	r3, r1
 8000fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fc4:	e037      	b.n	8001036 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000fce:	f003 030f 	and.w	r3, r3, #15
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d107      	bne.n	8000fe6 <HAL_FDCAN_GetRxMessage+0xb6>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fda:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e0a4      	b.n	8001130 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Calculate Rx FIFO 1 element index */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000fee:	0a1b      	lsrs	r3, r3, #8
 8000ff0:	f003 0303 	and.w	r3, r3, #3
 8000ff4:	61fb      	str	r3, [r7, #28]

        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000ffe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001002:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001006:	d10d      	bne.n	8001024 <HAL_FDCAN_GetRxMessage+0xf4>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001014:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001018:	d104      	bne.n	8001024 <HAL_FDCAN_GetRxMessage+0xf4>
          {
            /* When overwrite status is on discard first message in FIFO */
            /* GetIndex is incremented by one and wraps to 0 in case it overflows the FIFO size */
            GetIndex = (GetIndex + 1U) & SRAMCAN_RF1_NBR;
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	3301      	adds	r3, #1
 800101e:	f003 0303 	and.w	r3, r3, #3
 8001022:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8001028:	69fa      	ldr	r2, [r7, #28]
 800102a:	4613      	mov	r3, r2
 800102c:	00db      	lsls	r3, r3, #3
 800102e:	4413      	add	r3, r2
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	440b      	add	r3, r1
 8001034:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d107      	bne.n	800105a <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800104a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	0c9b      	lsrs	r3, r3, #18
 8001050:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	e005      	b.n	8001066 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800105a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800107e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001080:	3304      	adds	r3, #4
 8001082:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	b29a      	uxth	r2, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800108e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	f003 020f 	and.w	r2, r3, #15
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800109c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80010a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80010b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	0e1b      	lsrs	r3, r3, #24
 80010ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80010c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	0fda      	lsrs	r2, r3, #31
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80010cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ce:	3304      	adds	r3, #4
 80010d0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80010d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d4:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80010d6:	2300      	movs	r3, #0
 80010d8:	623b      	str	r3, [r7, #32]
 80010da:	e00a      	b.n	80010f2 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80010dc:	697a      	ldr	r2, [r7, #20]
 80010de:	6a3b      	ldr	r3, [r7, #32]
 80010e0:	441a      	add	r2, r3
 80010e2:	6839      	ldr	r1, [r7, #0]
 80010e4:	6a3b      	ldr	r3, [r7, #32]
 80010e6:	440b      	add	r3, r1
 80010e8:	7812      	ldrb	r2, [r2, #0]
 80010ea:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80010ec:	6a3b      	ldr	r3, [r7, #32]
 80010ee:	3301      	adds	r3, #1
 80010f0:	623b      	str	r3, [r7, #32]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	4a11      	ldr	r2, [pc, #68]	@ (800113c <HAL_FDCAN_GetRxMessage+0x20c>)
 80010f8:	5cd3      	ldrb	r3, [r2, r3]
 80010fa:	461a      	mov	r2, r3
 80010fc:	6a3b      	ldr	r3, [r7, #32]
 80010fe:	4293      	cmp	r3, r2
 8001100:	d3ec      	bcc.n	80010dc <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	2b40      	cmp	r3, #64	@ 0x40
 8001106:	d105      	bne.n	8001114 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	69fa      	ldr	r2, [r7, #28]
 800110e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8001112:	e004      	b.n	800111e <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	69fa      	ldr	r2, [r7, #28]
 800111a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800111e:	2300      	movs	r3, #0
 8001120:	e006      	b.n	8001130 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001126:	f043 0208 	orr.w	r2, r3, #8
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
  }
}
 8001130:	4618      	mov	r0, r3
 8001132:	372c      	adds	r7, #44	@ 0x2c
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	08008f0c 	.word	0x08008f0c

08001140 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001140:	b480      	push	{r7}
 8001142:	b087      	sub	sp, #28
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001152:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001154:	7dfb      	ldrb	r3, [r7, #23]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d003      	beq.n	8001162 <HAL_FDCAN_ActivateNotification+0x22>
 800115a:	7dfb      	ldrb	r3, [r7, #23]
 800115c:	2b02      	cmp	r3, #2
 800115e:	f040 80c8 	bne.w	80012f2 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001168:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	f003 0307 	and.w	r3, r3, #7
 8001170:	2b00      	cmp	r3, #0
 8001172:	d004      	beq.n	800117e <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	2b00      	cmp	r3, #0
 800117c:	d03b      	beq.n	80011f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001184:	2b00      	cmp	r3, #0
 8001186:	d004      	beq.n	8001192 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	2b00      	cmp	r3, #0
 8001190:	d031      	beq.n	80011f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001198:	2b00      	cmp	r3, #0
 800119a:	d004      	beq.n	80011a6 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	f003 0304 	and.w	r3, r3, #4
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d027      	beq.n	80011f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d004      	beq.n	80011ba <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	f003 0308 	and.w	r3, r3, #8
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d01d      	beq.n	80011f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d004      	beq.n	80011ce <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	f003 0310 	and.w	r3, r3, #16
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d013      	beq.n	80011f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d004      	beq.n	80011e2 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	f003 0320 	and.w	r3, r3, #32
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d009      	beq.n	80011f6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d00c      	beq.n	8001206 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d107      	bne.n	8001206 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f042 0201 	orr.w	r2, r2, #1
 8001204:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	f003 0307 	and.w	r3, r3, #7
 800120c:	2b00      	cmp	r3, #0
 800120e:	d004      	beq.n	800121a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	2b00      	cmp	r3, #0
 8001218:	d13b      	bne.n	8001292 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001220:	2b00      	cmp	r3, #0
 8001222:	d004      	beq.n	800122e <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d131      	bne.n	8001292 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001234:	2b00      	cmp	r3, #0
 8001236:	d004      	beq.n	8001242 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	f003 0304 	and.w	r3, r3, #4
 800123e:	2b00      	cmp	r3, #0
 8001240:	d127      	bne.n	8001292 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001248:	2b00      	cmp	r3, #0
 800124a:	d004      	beq.n	8001256 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	f003 0308 	and.w	r3, r3, #8
 8001252:	2b00      	cmp	r3, #0
 8001254:	d11d      	bne.n	8001292 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800125c:	2b00      	cmp	r3, #0
 800125e:	d004      	beq.n	800126a <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	f003 0310 	and.w	r3, r3, #16
 8001266:	2b00      	cmp	r3, #0
 8001268:	d113      	bne.n	8001292 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001270:	2b00      	cmp	r3, #0
 8001272:	d004      	beq.n	800127e <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	f003 0320 	and.w	r3, r3, #32
 800127a:	2b00      	cmp	r3, #0
 800127c:	d109      	bne.n	8001292 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001284:	2b00      	cmp	r3, #0
 8001286:	d00c      	beq.n	80012a2 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800128e:	2b00      	cmp	r3, #0
 8001290:	d007      	beq.n	80012a2 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f042 0202 	orr.w	r2, r2, #2
 80012a0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d009      	beq.n	80012c0 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	430a      	orrs	r2, r1
 80012bc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d009      	beq.n	80012de <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	430a      	orrs	r2, r1
 80012da:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	68ba      	ldr	r2, [r7, #8]
 80012ea:	430a      	orrs	r2, r1
 80012ec:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80012ee:	2300      	movs	r3, #0
 80012f0:	e006      	b.n	8001300 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012f6:	f043 0202 	orr.w	r2, r3, #2
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
  }
}
 8001300:	4618      	mov	r0, r3
 8001302:	371c      	adds	r7, #28
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b08c      	sub	sp, #48	@ 0x30
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800131a:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800131e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001326:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001328:	4013      	ands	r3, r2
 800132a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001332:	f003 0307 	and.w	r3, r3, #7
 8001336:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800133e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001340:	4013      	ands	r3, r2
 8001342:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800134a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800134e:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001356:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001358:	4013      	ands	r3, r2
 800135a:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001362:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8001366:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800136e:	6a3a      	ldr	r2, [r7, #32]
 8001370:	4013      	ands	r3, r2
 8001372:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800137a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800137e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001386:	69fa      	ldr	r2, [r7, #28]
 8001388:	4013      	ands	r3, r2
 800138a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001392:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800139a:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	099b      	lsrs	r3, r3, #6
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d00c      	beq.n	80013c2 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	099b      	lsrs	r3, r3, #6
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d006      	beq.n	80013c2 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2240      	movs	r2, #64	@ 0x40
 80013ba:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f000 f922 	bl	8001606 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	0a1b      	lsrs	r3, r3, #8
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d01a      	beq.n	8001404 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	0a1b      	lsrs	r3, r3, #8
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d014      	beq.n	8001404 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80013e2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	4013      	ands	r3, r2
 80013f0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013fa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80013fc:	6939      	ldr	r1, [r7, #16]
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f000 f8e2 	bl	80015c8 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001406:	2b00      	cmp	r3, #0
 8001408:	d007      	beq.n	800141a <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001410:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001412:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f000 f8ac 	bl	8001572 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800141a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800141c:	2b00      	cmp	r3, #0
 800141e:	d007      	beq.n	8001430 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001426:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001428:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f7ff f8c6 	bl	80005bc <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001432:	2b00      	cmp	r3, #0
 8001434:	d007      	beq.n	8001446 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800143c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800143e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f000 f8a1 	bl	8001588 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	0a5b      	lsrs	r3, r3, #9
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	2b00      	cmp	r3, #0
 8001450:	d00d      	beq.n	800146e <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	0a5b      	lsrs	r3, r3, #9
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	2b00      	cmp	r3, #0
 800145c:	d007      	beq.n	800146e <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001466:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f000 f898 	bl	800159e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	09db      	lsrs	r3, r3, #7
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	2b00      	cmp	r3, #0
 8001478:	d019      	beq.n	80014ae <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	09db      	lsrs	r3, r3, #7
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	2b00      	cmp	r3, #0
 8001484:	d013      	beq.n	80014ae <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800148e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001498:	68fa      	ldr	r2, [r7, #12]
 800149a:	4013      	ands	r3, r2
 800149c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2280      	movs	r2, #128	@ 0x80
 80014a4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80014a6:	68f9      	ldr	r1, [r7, #12]
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f000 f882 	bl	80015b2 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	0b5b      	lsrs	r3, r3, #13
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d00d      	beq.n	80014d6 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	0b5b      	lsrs	r3, r3, #13
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d007      	beq.n	80014d6 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014ce:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f000 f884 	bl	80015de <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	0bdb      	lsrs	r3, r3, #15
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d00d      	beq.n	80014fe <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	0bdb      	lsrs	r3, r3, #15
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d007      	beq.n	80014fe <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80014f6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f000 f87a 	bl	80015f2 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	0b9b      	lsrs	r3, r3, #14
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	2b00      	cmp	r3, #0
 8001508:	d010      	beq.n	800152c <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	0b9b      	lsrs	r3, r3, #14
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	2b00      	cmp	r3, #0
 8001514:	d00a      	beq.n	800152c <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800151e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001524:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d007      	beq.n	8001542 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	69fa      	ldr	r2, [r7, #28]
 8001538:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800153a:	69f9      	ldr	r1, [r7, #28]
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f000 f876 	bl	800162e <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001542:	6a3b      	ldr	r3, [r7, #32]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d009      	beq.n	800155c <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6a3a      	ldr	r2, [r7, #32]
 800154e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001554:	6a3b      	ldr	r3, [r7, #32]
 8001556:	431a      	orrs	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001560:	2b00      	cmp	r3, #0
 8001562:	d002      	beq.n	800156a <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f000 f858 	bl	800161a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800156a:	bf00      	nop
 800156c:	3730      	adds	r7, #48	@ 0x30
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001572:	b480      	push	{r7}
 8001574:	b083      	sub	sp, #12
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
 800157a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001592:	bf00      	nop
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800159e:	b480      	push	{r7}
 80015a0:	b083      	sub	sp, #12
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80015a6:	bf00      	nop
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
 80015ba:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr

080015de <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80015de:	b480      	push	{r7}
 80015e0:	b083      	sub	sp, #12
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80015f2:	b480      	push	{r7}
 80015f4:	b083      	sub	sp, #12
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr

08001606 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001606:	b480      	push	{r7}
 8001608:	b083      	sub	sp, #12
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
 8001636:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800164c:	4b30      	ldr	r3, [pc, #192]	@ (8001710 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800164e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a2f      	ldr	r2, [pc, #188]	@ (8001714 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d103      	bne.n	8001662 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001660:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a2c      	ldr	r2, [pc, #176]	@ (8001718 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d103      	bne.n	8001674 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8001672:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	68ba      	ldr	r2, [r7, #8]
 8001678:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001682:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800168a:	041a      	lsls	r2, r3, #16
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	430a      	orrs	r2, r1
 8001692:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016a8:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016b0:	061a      	lsls	r2, r3, #24
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	430a      	orrs	r2, r1
 80016b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	e005      	b.n	80016f6 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	3304      	adds	r3, #4
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d3f3      	bcc.n	80016ea <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8001702:	bf00      	nop
 8001704:	bf00      	nop
 8001706:	3714      	adds	r7, #20
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	4000a400 	.word	0x4000a400
 8001714:	40006800 	.word	0x40006800
 8001718:	40006c00 	.word	0x40006c00

0800171c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef const *GPIO_Init)
{
 800171c:	b480      	push	{r7}
 800171e:	b087      	sub	sp, #28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800172a:	e164      	b.n	80019f6 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	2101      	movs	r1, #1
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	fa01 f303 	lsl.w	r3, r1, r3
 8001738:	4013      	ands	r3, r2
 800173a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 8156 	beq.w	80019f0 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 0303 	and.w	r3, r3, #3
 800174c:	2b01      	cmp	r3, #1
 800174e:	d005      	beq.n	800175c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001758:	2b02      	cmp	r3, #2
 800175a:	d130      	bne.n	80017be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	2203      	movs	r2, #3
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4013      	ands	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	68da      	ldr	r2, [r3, #12]
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4313      	orrs	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001792:	2201      	movs	r2, #1
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	43db      	mvns	r3, r3
 800179c:	693a      	ldr	r2, [r7, #16]
 800179e:	4013      	ands	r3, r2
 80017a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	091b      	lsrs	r3, r3, #4
 80017a8:	f003 0201 	and.w	r2, r3, #1
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d109      	bne.n	80017de <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 80017d2:	2b03      	cmp	r3, #3
 80017d4:	d11b      	bne.n	800180e <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d017      	beq.n	800180e <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	68db      	ldr	r3, [r3, #12]
 80017e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	2203      	movs	r2, #3
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43db      	mvns	r3, r3
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	4013      	ands	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	689a      	ldr	r2, [r3, #8]
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	4313      	orrs	r3, r2
 8001806:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f003 0303 	and.w	r3, r3, #3
 8001816:	2b02      	cmp	r3, #2
 8001818:	d123      	bne.n	8001862 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	08da      	lsrs	r2, r3, #3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3208      	adds	r2, #8
 8001822:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001826:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	220f      	movs	r2, #15
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	43db      	mvns	r3, r3
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	4013      	ands	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	691a      	ldr	r2, [r3, #16]
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	f003 0307 	and.w	r3, r3, #7
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	4313      	orrs	r3, r2
 8001852:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	08da      	lsrs	r2, r3, #3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	3208      	adds	r2, #8
 800185c:	6939      	ldr	r1, [r7, #16]
 800185e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	2203      	movs	r2, #3
 800186e:	fa02 f303 	lsl.w	r3, r2, r3
 8001872:	43db      	mvns	r3, r3
 8001874:	693a      	ldr	r2, [r7, #16]
 8001876:	4013      	ands	r3, r2
 8001878:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f003 0203 	and.w	r2, r3, #3
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	4313      	orrs	r3, r2
 800188e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	693a      	ldr	r2, [r7, #16]
 8001894:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f000 80a6 	beq.w	80019f0 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a4:	4b5b      	ldr	r3, [pc, #364]	@ (8001a14 <HAL_GPIO_Init+0x2f8>)
 80018a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a8:	4a5a      	ldr	r2, [pc, #360]	@ (8001a14 <HAL_GPIO_Init+0x2f8>)
 80018aa:	f043 0301 	orr.w	r3, r3, #1
 80018ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80018b0:	4b58      	ldr	r3, [pc, #352]	@ (8001a14 <HAL_GPIO_Init+0x2f8>)
 80018b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018bc:	4a56      	ldr	r2, [pc, #344]	@ (8001a18 <HAL_GPIO_Init+0x2fc>)
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	089b      	lsrs	r3, r3, #2
 80018c2:	3302      	adds	r3, #2
 80018c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	f003 0303 	and.w	r3, r3, #3
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	220f      	movs	r2, #15
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	43db      	mvns	r3, r3
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	4013      	ands	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80018e6:	d01f      	beq.n	8001928 <HAL_GPIO_Init+0x20c>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	4a4c      	ldr	r2, [pc, #304]	@ (8001a1c <HAL_GPIO_Init+0x300>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d019      	beq.n	8001924 <HAL_GPIO_Init+0x208>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	4a4b      	ldr	r2, [pc, #300]	@ (8001a20 <HAL_GPIO_Init+0x304>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d013      	beq.n	8001920 <HAL_GPIO_Init+0x204>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a4a      	ldr	r2, [pc, #296]	@ (8001a24 <HAL_GPIO_Init+0x308>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d00d      	beq.n	800191c <HAL_GPIO_Init+0x200>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4a49      	ldr	r2, [pc, #292]	@ (8001a28 <HAL_GPIO_Init+0x30c>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d007      	beq.n	8001918 <HAL_GPIO_Init+0x1fc>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	4a48      	ldr	r2, [pc, #288]	@ (8001a2c <HAL_GPIO_Init+0x310>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d101      	bne.n	8001914 <HAL_GPIO_Init+0x1f8>
 8001910:	2305      	movs	r3, #5
 8001912:	e00a      	b.n	800192a <HAL_GPIO_Init+0x20e>
 8001914:	2306      	movs	r3, #6
 8001916:	e008      	b.n	800192a <HAL_GPIO_Init+0x20e>
 8001918:	2304      	movs	r3, #4
 800191a:	e006      	b.n	800192a <HAL_GPIO_Init+0x20e>
 800191c:	2303      	movs	r3, #3
 800191e:	e004      	b.n	800192a <HAL_GPIO_Init+0x20e>
 8001920:	2302      	movs	r3, #2
 8001922:	e002      	b.n	800192a <HAL_GPIO_Init+0x20e>
 8001924:	2301      	movs	r3, #1
 8001926:	e000      	b.n	800192a <HAL_GPIO_Init+0x20e>
 8001928:	2300      	movs	r3, #0
 800192a:	697a      	ldr	r2, [r7, #20]
 800192c:	f002 0203 	and.w	r2, r2, #3
 8001930:	0092      	lsls	r2, r2, #2
 8001932:	4093      	lsls	r3, r2
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	4313      	orrs	r3, r2
 8001938:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800193a:	4937      	ldr	r1, [pc, #220]	@ (8001a18 <HAL_GPIO_Init+0x2fc>)
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	089b      	lsrs	r3, r3, #2
 8001940:	3302      	adds	r3, #2
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001948:	4b39      	ldr	r3, [pc, #228]	@ (8001a30 <HAL_GPIO_Init+0x314>)
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	43db      	mvns	r3, r3
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	4013      	ands	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d003      	beq.n	800196c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	4313      	orrs	r3, r2
 800196a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800196c:	4a30      	ldr	r2, [pc, #192]	@ (8001a30 <HAL_GPIO_Init+0x314>)
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001972:	4b2f      	ldr	r3, [pc, #188]	@ (8001a30 <HAL_GPIO_Init+0x314>)
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	43db      	mvns	r3, r3
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	4013      	ands	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d003      	beq.n	8001996 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	4313      	orrs	r3, r2
 8001994:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001996:	4a26      	ldr	r2, [pc, #152]	@ (8001a30 <HAL_GPIO_Init+0x314>)
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800199c:	4b24      	ldr	r3, [pc, #144]	@ (8001a30 <HAL_GPIO_Init+0x314>)
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	43db      	mvns	r3, r3
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	4013      	ands	r3, r2
 80019aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d003      	beq.n	80019c0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	4313      	orrs	r3, r2
 80019be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80019c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a30 <HAL_GPIO_Init+0x314>)
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80019c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a30 <HAL_GPIO_Init+0x314>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	43db      	mvns	r3, r3
 80019d0:	693a      	ldr	r2, [r7, #16]
 80019d2:	4013      	ands	r3, r2
 80019d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d003      	beq.n	80019ea <HAL_GPIO_Init+0x2ce>
        {
          temp |= iocurrent;
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019ea:	4a11      	ldr	r2, [pc, #68]	@ (8001a30 <HAL_GPIO_Init+0x314>)
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	3301      	adds	r3, #1
 80019f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f47f ae93 	bne.w	800172c <HAL_GPIO_Init+0x10>
  }
}
 8001a06:	bf00      	nop
 8001a08:	bf00      	nop
 8001a0a:	371c      	adds	r7, #28
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40010000 	.word	0x40010000
 8001a1c:	48000400 	.word	0x48000400
 8001a20:	48000800 	.word	0x48000800
 8001a24:	48000c00 	.word	0x48000c00
 8001a28:	48001000 	.word	0x48001000
 8001a2c:	48001400 	.word	0x48001400
 8001a30:	40010400 	.word	0x40010400

08001a34 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e0c0      	b.n	8001bc8 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d106      	bne.n	8001a60 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f006 fa0e 	bl	8007e7c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2203      	movs	r2, #3
 8001a64:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f002 fd38 	bl	80044e2 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a72:	2300      	movs	r3, #0
 8001a74:	73fb      	strb	r3, [r7, #15]
 8001a76:	e03e      	b.n	8001af6 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a78:	7bfa      	ldrb	r2, [r7, #15]
 8001a7a:	6879      	ldr	r1, [r7, #4]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	4413      	add	r3, r2
 8001a82:	00db      	lsls	r3, r3, #3
 8001a84:	440b      	add	r3, r1
 8001a86:	3311      	adds	r3, #17
 8001a88:	2201      	movs	r2, #1
 8001a8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a8c:	7bfa      	ldrb	r2, [r7, #15]
 8001a8e:	6879      	ldr	r1, [r7, #4]
 8001a90:	4613      	mov	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	440b      	add	r3, r1
 8001a9a:	3310      	adds	r3, #16
 8001a9c:	7bfa      	ldrb	r2, [r7, #15]
 8001a9e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001aa0:	7bfa      	ldrb	r2, [r7, #15]
 8001aa2:	6879      	ldr	r1, [r7, #4]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4413      	add	r3, r2
 8001aaa:	00db      	lsls	r3, r3, #3
 8001aac:	440b      	add	r3, r1
 8001aae:	3313      	adds	r3, #19
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ab4:	7bfa      	ldrb	r2, [r7, #15]
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	440b      	add	r3, r1
 8001ac2:	3320      	adds	r3, #32
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ac8:	7bfa      	ldrb	r2, [r7, #15]
 8001aca:	6879      	ldr	r1, [r7, #4]
 8001acc:	4613      	mov	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	4413      	add	r3, r2
 8001ad2:	00db      	lsls	r3, r3, #3
 8001ad4:	440b      	add	r3, r1
 8001ad6:	3324      	adds	r3, #36	@ 0x24
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001adc:	7bfb      	ldrb	r3, [r7, #15]
 8001ade:	6879      	ldr	r1, [r7, #4]
 8001ae0:	1c5a      	adds	r2, r3, #1
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4413      	add	r3, r2
 8001ae8:	00db      	lsls	r3, r3, #3
 8001aea:	440b      	add	r3, r1
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
 8001af2:	3301      	adds	r3, #1
 8001af4:	73fb      	strb	r3, [r7, #15]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	791b      	ldrb	r3, [r3, #4]
 8001afa:	7bfa      	ldrb	r2, [r7, #15]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d3bb      	bcc.n	8001a78 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	73fb      	strb	r3, [r7, #15]
 8001b04:	e044      	b.n	8001b90 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b06:	7bfa      	ldrb	r2, [r7, #15]
 8001b08:	6879      	ldr	r1, [r7, #4]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4413      	add	r3, r2
 8001b10:	00db      	lsls	r3, r3, #3
 8001b12:	440b      	add	r3, r1
 8001b14:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001b1c:	7bfa      	ldrb	r2, [r7, #15]
 8001b1e:	6879      	ldr	r1, [r7, #4]
 8001b20:	4613      	mov	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	00db      	lsls	r3, r3, #3
 8001b28:	440b      	add	r3, r1
 8001b2a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001b2e:	7bfa      	ldrb	r2, [r7, #15]
 8001b30:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b32:	7bfa      	ldrb	r2, [r7, #15]
 8001b34:	6879      	ldr	r1, [r7, #4]
 8001b36:	4613      	mov	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	4413      	add	r3, r2
 8001b3c:	00db      	lsls	r3, r3, #3
 8001b3e:	440b      	add	r3, r1
 8001b40:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001b44:	2200      	movs	r2, #0
 8001b46:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b48:	7bfa      	ldrb	r2, [r7, #15]
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4413      	add	r3, r2
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	440b      	add	r3, r1
 8001b56:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b5e:	7bfa      	ldrb	r2, [r7, #15]
 8001b60:	6879      	ldr	r1, [r7, #4]
 8001b62:	4613      	mov	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4413      	add	r3, r2
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	440b      	add	r3, r1
 8001b6c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b74:	7bfa      	ldrb	r2, [r7, #15]
 8001b76:	6879      	ldr	r1, [r7, #4]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	4413      	add	r3, r2
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	440b      	add	r3, r1
 8001b82:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b8a:	7bfb      	ldrb	r3, [r7, #15]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	73fb      	strb	r3, [r7, #15]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	791b      	ldrb	r3, [r3, #4]
 8001b94:	7bfa      	ldrb	r2, [r7, #15]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d3b5      	bcc.n	8001b06 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6818      	ldr	r0, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	3304      	adds	r3, #4
 8001ba2:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001ba6:	f002 fcb7 	bl	8004518 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	7a9b      	ldrb	r3, [r3, #10]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d102      	bne.n	8001bc6 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f001 fc55 	bl	8003470 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d101      	bne.n	8001be6 <HAL_PCD_Start+0x16>
 8001be2:	2302      	movs	r3, #2
 8001be4:	e012      	b.n	8001c0c <HAL_PCD_Start+0x3c>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f002 fc5e 	bl	80044b4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f004 fa3b 	bl	8006078 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f004 fa40 	bl	80060a6 <USB_ReadInterrupts>
 8001c26:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d003      	beq.n	8001c3a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f000 fb06 	bl	8002244 <PCD_EP_ISR_Handler>

    return;
 8001c38:	e110      	b.n	8001e5c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d013      	beq.n	8001c6c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001c4c:	b29a      	uxth	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c56:	b292      	uxth	r2, r2
 8001c58:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f006 f99e 	bl	8007f9e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001c62:	2100      	movs	r1, #0
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f000 f8fc 	bl	8001e62 <HAL_PCD_SetAddress>

    return;
 8001c6a:	e0f7      	b.n	8001e5c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d00c      	beq.n	8001c90 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001c88:	b292      	uxth	r2, r2
 8001c8a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001c8e:	e0e5      	b.n	8001e5c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d00c      	beq.n	8001cb4 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ca2:	b29a      	uxth	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001cac:	b292      	uxth	r2, r2
 8001cae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001cb2:	e0d3      	b.n	8001e5c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d034      	beq.n	8001d28 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f022 0204 	bic.w	r2, r2, #4
 8001cd0:	b292      	uxth	r2, r2
 8001cd2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f022 0208 	bic.w	r2, r2, #8
 8001ce8:	b292      	uxth	r2, r2
 8001cea:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d107      	bne.n	8001d08 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001d00:	2100      	movs	r1, #0
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f006 fb3e 	bl	8008384 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f006 f981 	bl	8008010 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001d20:	b292      	uxth	r2, r2
 8001d22:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001d26:	e099      	b.n	8001e5c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d027      	beq.n	8001d82 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f042 0208 	orr.w	r2, r2, #8
 8001d44:	b292      	uxth	r2, r2
 8001d46:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d52:	b29a      	uxth	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d5c:	b292      	uxth	r2, r2
 8001d5e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f042 0204 	orr.w	r2, r2, #4
 8001d74:	b292      	uxth	r2, r2
 8001d76:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f006 f92e 	bl	8007fdc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001d80:	e06c      	b.n	8001e5c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d040      	beq.n	8001e0e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d9e:	b292      	uxth	r2, r2
 8001da0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d12b      	bne.n	8001e06 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f042 0204 	orr.w	r2, r2, #4
 8001dc0:	b292      	uxth	r2, r2
 8001dc2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f042 0208 	orr.w	r2, r2, #8
 8001dd8:	b292      	uxth	r2, r2
 8001dda:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2201      	movs	r2, #1
 8001de2:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	089b      	lsrs	r3, r3, #2
 8001df2:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f006 fac0 	bl	8008384 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001e04:	e02a      	b.n	8001e5c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f006 f8e8 	bl	8007fdc <HAL_PCD_SuspendCallback>
    return;
 8001e0c:	e026      	b.n	8001e5c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d00f      	beq.n	8001e38 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001e2a:	b292      	uxth	r2, r2
 8001e2c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f006 f8a6 	bl	8007f82 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001e36:	e011      	b.n	8001e5c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00c      	beq.n	8001e5c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e54:	b292      	uxth	r2, r2
 8001e56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001e5a:	bf00      	nop
  }
}
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b082      	sub	sp, #8
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d101      	bne.n	8001e7c <HAL_PCD_SetAddress+0x1a>
 8001e78:	2302      	movs	r3, #2
 8001e7a:	e012      	b.n	8001ea2 <HAL_PCD_SetAddress+0x40>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	78fa      	ldrb	r2, [r7, #3]
 8001e88:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	78fa      	ldrb	r2, [r7, #3]
 8001e90:	4611      	mov	r1, r2
 8001e92:	4618      	mov	r0, r3
 8001e94:	f004 f8dc 	bl	8006050 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b084      	sub	sp, #16
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
 8001eb2:	4608      	mov	r0, r1
 8001eb4:	4611      	mov	r1, r2
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	4603      	mov	r3, r0
 8001eba:	70fb      	strb	r3, [r7, #3]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	803b      	strh	r3, [r7, #0]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ec8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	da0e      	bge.n	8001eee <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ed0:	78fb      	ldrb	r3, [r7, #3]
 8001ed2:	f003 0207 	and.w	r2, r3, #7
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4413      	add	r3, r2
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	3310      	adds	r3, #16
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	705a      	strb	r2, [r3, #1]
 8001eec:	e00e      	b.n	8001f0c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001eee:	78fb      	ldrb	r3, [r7, #3]
 8001ef0:	f003 0207 	and.w	r2, r3, #7
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4413      	add	r3, r2
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	4413      	add	r3, r2
 8001f04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001f0c:	78fb      	ldrb	r3, [r7, #3]
 8001f0e:	f003 0307 	and.w	r3, r3, #7
 8001f12:	b2da      	uxtb	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001f18:	883b      	ldrh	r3, [r7, #0]
 8001f1a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	78ba      	ldrb	r2, [r7, #2]
 8001f26:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f28:	78bb      	ldrb	r3, [r7, #2]
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d102      	bne.n	8001f34 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2200      	movs	r2, #0
 8001f32:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d101      	bne.n	8001f42 <HAL_PCD_EP_Open+0x98>
 8001f3e:	2302      	movs	r3, #2
 8001f40:	e00e      	b.n	8001f60 <HAL_PCD_EP_Open+0xb6>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2201      	movs	r2, #1
 8001f46:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	68f9      	ldr	r1, [r7, #12]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f002 faff 	bl	8004554 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8001f5e:	7afb      	ldrb	r3, [r7, #11]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3710      	adds	r7, #16
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	460b      	mov	r3, r1
 8001f72:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	da0e      	bge.n	8001f9a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f7c:	78fb      	ldrb	r3, [r7, #3]
 8001f7e:	f003 0207 	and.w	r2, r3, #7
 8001f82:	4613      	mov	r3, r2
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	4413      	add	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	3310      	adds	r3, #16
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	4413      	add	r3, r2
 8001f90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2201      	movs	r2, #1
 8001f96:	705a      	strb	r2, [r3, #1]
 8001f98:	e00e      	b.n	8001fb8 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f9a:	78fb      	ldrb	r3, [r7, #3]
 8001f9c:	f003 0207 	and.w	r2, r3, #7
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	4413      	add	r3, r2
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	4413      	add	r3, r2
 8001fb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fb8:	78fb      	ldrb	r3, [r7, #3]
 8001fba:	f003 0307 	and.w	r3, r3, #7
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d101      	bne.n	8001fd2 <HAL_PCD_EP_Close+0x6a>
 8001fce:	2302      	movs	r3, #2
 8001fd0:	e00e      	b.n	8001ff0 <HAL_PCD_EP_Close+0x88>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68f9      	ldr	r1, [r7, #12]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f002 ff9f 	bl	8004f24 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	607a      	str	r2, [r7, #4]
 8002002:	603b      	str	r3, [r7, #0]
 8002004:	460b      	mov	r3, r1
 8002006:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002008:	7afb      	ldrb	r3, [r7, #11]
 800200a:	f003 0207 	and.w	r2, r3, #7
 800200e:	4613      	mov	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	00db      	lsls	r3, r3, #3
 8002016:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800201a:	68fa      	ldr	r2, [r7, #12]
 800201c:	4413      	add	r3, r2
 800201e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	2200      	movs	r2, #0
 8002030:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	2200      	movs	r2, #0
 8002036:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002038:	7afb      	ldrb	r3, [r7, #11]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	b2da      	uxtb	r2, r3
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6979      	ldr	r1, [r7, #20]
 800204a:	4618      	mov	r0, r3
 800204c:	f003 f957 	bl	80052fe <USB_EPStartXfer>

  return HAL_OK;
 8002050:	2300      	movs	r3, #0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3718      	adds	r7, #24
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
 8002062:	460b      	mov	r3, r1
 8002064:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002066:	78fb      	ldrb	r3, [r7, #3]
 8002068:	f003 0207 	and.w	r2, r3, #7
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	440b      	add	r3, r1
 8002078:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800207c:	681b      	ldr	r3, [r3, #0]
}
 800207e:	4618      	mov	r0, r3
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr

0800208a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b086      	sub	sp, #24
 800208e:	af00      	add	r7, sp, #0
 8002090:	60f8      	str	r0, [r7, #12]
 8002092:	607a      	str	r2, [r7, #4]
 8002094:	603b      	str	r3, [r7, #0]
 8002096:	460b      	mov	r3, r1
 8002098:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800209a:	7afb      	ldrb	r3, [r7, #11]
 800209c:	f003 0207 	and.w	r2, r3, #7
 80020a0:	4613      	mov	r3, r2
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	4413      	add	r3, r2
 80020a6:	00db      	lsls	r3, r3, #3
 80020a8:	3310      	adds	r3, #16
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	4413      	add	r3, r2
 80020ae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	683a      	ldr	r2, [r7, #0]
 80020ba:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	683a      	ldr	r2, [r7, #0]
 80020c8:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	2200      	movs	r2, #0
 80020ce:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	2201      	movs	r2, #1
 80020d4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020d6:	7afb      	ldrb	r3, [r7, #11]
 80020d8:	f003 0307 	and.w	r3, r3, #7
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	6979      	ldr	r1, [r7, #20]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f003 f908 	bl	80052fe <USB_EPStartXfer>

  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	460b      	mov	r3, r1
 8002102:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002104:	78fb      	ldrb	r3, [r7, #3]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	7912      	ldrb	r2, [r2, #4]
 800210e:	4293      	cmp	r3, r2
 8002110:	d901      	bls.n	8002116 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e03e      	b.n	8002194 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002116:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800211a:	2b00      	cmp	r3, #0
 800211c:	da0e      	bge.n	800213c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800211e:	78fb      	ldrb	r3, [r7, #3]
 8002120:	f003 0207 	and.w	r2, r3, #7
 8002124:	4613      	mov	r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	00db      	lsls	r3, r3, #3
 800212c:	3310      	adds	r3, #16
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2201      	movs	r2, #1
 8002138:	705a      	strb	r2, [r3, #1]
 800213a:	e00c      	b.n	8002156 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800213c:	78fa      	ldrb	r2, [r7, #3]
 800213e:	4613      	mov	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4413      	add	r3, r2
 8002144:	00db      	lsls	r3, r3, #3
 8002146:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	4413      	add	r3, r2
 800214e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2200      	movs	r2, #0
 8002154:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2201      	movs	r2, #1
 800215a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800215c:	78fb      	ldrb	r3, [r7, #3]
 800215e:	f003 0307 	and.w	r3, r3, #7
 8002162:	b2da      	uxtb	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800216e:	2b01      	cmp	r3, #1
 8002170:	d101      	bne.n	8002176 <HAL_PCD_EP_SetStall+0x7e>
 8002172:	2302      	movs	r3, #2
 8002174:	e00e      	b.n	8002194 <HAL_PCD_EP_SetStall+0x9c>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68f9      	ldr	r1, [r7, #12]
 8002184:	4618      	mov	r0, r3
 8002186:	f003 fe69 	bl	8005e5c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002192:	2300      	movs	r3, #0
}
 8002194:	4618      	mov	r0, r3
 8002196:	3710      	adds	r7, #16
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}

0800219c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	460b      	mov	r3, r1
 80021a6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80021a8:	78fb      	ldrb	r3, [r7, #3]
 80021aa:	f003 030f 	and.w	r3, r3, #15
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	7912      	ldrb	r2, [r2, #4]
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d901      	bls.n	80021ba <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e040      	b.n	800223c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80021ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	da0e      	bge.n	80021e0 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021c2:	78fb      	ldrb	r3, [r7, #3]
 80021c4:	f003 0207 	and.w	r2, r3, #7
 80021c8:	4613      	mov	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4413      	add	r3, r2
 80021ce:	00db      	lsls	r3, r3, #3
 80021d0:	3310      	adds	r3, #16
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	4413      	add	r3, r2
 80021d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2201      	movs	r2, #1
 80021dc:	705a      	strb	r2, [r3, #1]
 80021de:	e00e      	b.n	80021fe <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021e0:	78fb      	ldrb	r3, [r7, #3]
 80021e2:	f003 0207 	and.w	r2, r3, #7
 80021e6:	4613      	mov	r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	4413      	add	r3, r2
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	4413      	add	r3, r2
 80021f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2200      	movs	r2, #0
 80021fc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2200      	movs	r2, #0
 8002202:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002204:	78fb      	ldrb	r3, [r7, #3]
 8002206:	f003 0307 	and.w	r3, r3, #7
 800220a:	b2da      	uxtb	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002216:	2b01      	cmp	r3, #1
 8002218:	d101      	bne.n	800221e <HAL_PCD_EP_ClrStall+0x82>
 800221a:	2302      	movs	r3, #2
 800221c:	e00e      	b.n	800223c <HAL_PCD_EP_ClrStall+0xa0>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2201      	movs	r2, #1
 8002222:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	68f9      	ldr	r1, [r7, #12]
 800222c:	4618      	mov	r0, r3
 800222e:	f003 fe66 	bl	8005efe <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3710      	adds	r7, #16
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b094      	sub	sp, #80	@ 0x50
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800224c:	e37a      	b.n	8002944 <PCD_EP_ISR_Handler+0x700>
  {
    wIstr = hpcd->Instance->ISTR;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002256:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800225a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800225e:	b2db      	uxtb	r3, r3
 8002260:	f003 030f 	and.w	r3, r3, #15
 8002264:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

    if (epindex >= 8U)
 8002268:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800226c:	2b07      	cmp	r3, #7
 800226e:	d901      	bls.n	8002274 <PCD_EP_ISR_Handler+0x30>
    {
      return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e371      	b.n	8002958 <PCD_EP_ISR_Handler+0x714>
    }

    if (epindex == 0U)
 8002274:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8002278:	2b00      	cmp	r3, #0
 800227a:	f040 8143 	bne.w	8002504 <PCD_EP_ISR_Handler+0x2c0>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800227e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002282:	f003 0310 	and.w	r3, r3, #16
 8002286:	2b00      	cmp	r3, #0
 8002288:	d14c      	bne.n	8002324 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	881b      	ldrh	r3, [r3, #0]
 8002290:	b29b      	uxth	r3, r3
 8002292:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002296:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800229a:	817b      	strh	r3, [r7, #10]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	897b      	ldrh	r3, [r7, #10]
 80022a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80022a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	3310      	adds	r3, #16
 80022b2:	64bb      	str	r3, [r7, #72]	@ 0x48

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022bc:	b29b      	uxth	r3, r3
 80022be:	461a      	mov	r2, r3
 80022c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	00db      	lsls	r3, r3, #3
 80022c6:	4413      	add	r3, r2
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	6812      	ldr	r2, [r2, #0]
 80022cc:	4413      	add	r3, r2
 80022ce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80022d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022da:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80022dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022de:	695a      	ldr	r2, [r3, #20]
 80022e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022e2:	69db      	ldr	r3, [r3, #28]
 80022e4:	441a      	add	r2, r3
 80022e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022e8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80022ea:	2100      	movs	r1, #0
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f005 fe2e 	bl	8007f4e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	7b1b      	ldrb	r3, [r3, #12]
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	f000 8323 	beq.w	8002944 <PCD_EP_ISR_Handler+0x700>
 80022fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002300:	699b      	ldr	r3, [r3, #24]
 8002302:	2b00      	cmp	r3, #0
 8002304:	f040 831e 	bne.w	8002944 <PCD_EP_ISR_Handler+0x700>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	7b1b      	ldrb	r3, [r3, #12]
 800230c:	b2db      	uxtb	r3, r3
 800230e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002312:	b2da      	uxtb	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	731a      	strb	r2, [r3, #12]
 8002322:	e30f      	b.n	8002944 <PCD_EP_ISR_Handler+0x700>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800232a:	64bb      	str	r3, [r7, #72]	@ 0x48
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002334:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002336:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800233a:	2b00      	cmp	r3, #0
 800233c:	d07b      	beq.n	8002436 <PCD_EP_ISR_Handler+0x1f2>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002346:	b29b      	uxth	r3, r3
 8002348:	461a      	mov	r2, r3
 800234a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	4413      	add	r3, r2
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	6812      	ldr	r2, [r2, #0]
 8002356:	4413      	add	r3, r2
 8002358:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800235c:	881b      	ldrh	r3, [r3, #0]
 800235e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002362:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002364:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 8002366:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002368:	69db      	ldr	r3, [r3, #28]
 800236a:	2b08      	cmp	r3, #8
 800236c:	d044      	beq.n	80023f8 <PCD_EP_ISR_Handler+0x1b4>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	881b      	ldrh	r3, [r3, #0]
 8002374:	b29b      	uxth	r3, r3
 8002376:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800237a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800237e:	823b      	strh	r3, [r7, #16]
 8002380:	8a3b      	ldrh	r3, [r7, #16]
 8002382:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002386:	823b      	strh	r3, [r7, #16]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	8a3b      	ldrh	r3, [r7, #16]
 800238e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002392:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002396:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800239a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800239e:	b29b      	uxth	r3, r3
 80023a0:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	881b      	ldrh	r3, [r3, #0]
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80023ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80023b2:	81fb      	strh	r3, [r7, #14]
 80023b4:	89fb      	ldrh	r3, [r7, #14]
 80023b6:	f083 0310 	eor.w	r3, r3, #16
 80023ba:	81fb      	strh	r3, [r7, #14]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	89fb      	ldrh	r3, [r7, #14]
 80023c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80023c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80023ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	8013      	strh	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	b29a      	uxth	r2, r3
 80023de:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80023e2:	4013      	ands	r3, r2
 80023e4:	81bb      	strh	r3, [r7, #12]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	89ba      	ldrh	r2, [r7, #12]
 80023ec:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80023f0:	b292      	uxth	r2, r2
 80023f2:	801a      	strh	r2, [r3, #0]

            return HAL_OK;
 80023f4:	2300      	movs	r3, #0
 80023f6:	e2af      	b.n	8002958 <PCD_EP_ISR_Handler+0x714>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6818      	ldr	r0, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8002402:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002404:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002406:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002408:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800240a:	b29b      	uxth	r3, r3
 800240c:	f003 fe9e 	bl	800614c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	881b      	ldrh	r3, [r3, #0]
 8002416:	b29a      	uxth	r2, r3
 8002418:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800241c:	4013      	ands	r3, r2
 800241e:	827b      	strh	r3, [r7, #18]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	8a7a      	ldrh	r2, [r7, #18]
 8002426:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800242a:	b292      	uxth	r2, r2
 800242c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f005 fd60 	bl	8007ef4 <HAL_PCD_SetupStageCallback>
 8002434:	e286      	b.n	8002944 <PCD_EP_ISR_Handler+0x700>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002436:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 800243a:	2b00      	cmp	r3, #0
 800243c:	f280 8282 	bge.w	8002944 <PCD_EP_ISR_Handler+0x700>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	881b      	ldrh	r3, [r3, #0]
 8002446:	b29a      	uxth	r2, r3
 8002448:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800244c:	4013      	ands	r3, r2
 800244e:	82fb      	strh	r3, [r7, #22]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	8afa      	ldrh	r2, [r7, #22]
 8002456:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800245a:	b292      	uxth	r2, r2
 800245c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002466:	b29b      	uxth	r3, r3
 8002468:	461a      	mov	r2, r3
 800246a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	00db      	lsls	r3, r3, #3
 8002470:	4413      	add	r3, r2
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	6812      	ldr	r2, [r2, #0]
 8002476:	4413      	add	r3, r2
 8002478:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002482:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002484:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 8002486:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d11e      	bne.n	80024cc <PCD_EP_ISR_Handler+0x288>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	881b      	ldrh	r3, [r3, #0]
 8002494:	b29b      	uxth	r3, r3
 8002496:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800249a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800249e:	82bb      	strh	r3, [r7, #20]
 80024a0:	8abb      	ldrh	r3, [r7, #20]
 80024a2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80024a6:	82bb      	strh	r3, [r7, #20]
 80024a8:	8abb      	ldrh	r3, [r7, #20]
 80024aa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80024ae:	82bb      	strh	r3, [r7, #20]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	8abb      	ldrh	r3, [r7, #20]
 80024b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80024ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80024be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	8013      	strh	r3, [r2, #0]
 80024ca:	e23b      	b.n	8002944 <PCD_EP_ISR_Handler+0x700>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 80024cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024ce:	695b      	ldr	r3, [r3, #20]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	f000 8237 	beq.w	8002944 <PCD_EP_ISR_Handler+0x700>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6818      	ldr	r0, [r3, #0]
 80024da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024dc:	6959      	ldr	r1, [r3, #20]
 80024de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024e0:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 80024e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024e4:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	f003 fe30 	bl	800614c <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 80024ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024ee:	695a      	ldr	r2, [r3, #20]
 80024f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024f2:	69db      	ldr	r3, [r3, #28]
 80024f4:	441a      	add	r2, r3
 80024f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024f8:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80024fa:	2100      	movs	r1, #0
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f005 fd0b 	bl	8007f18 <HAL_PCD_DataOutStageCallback>
 8002502:	e21f      	b.n	8002944 <PCD_EP_ISR_Handler+0x700>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	461a      	mov	r2, r3
 800250a:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	4413      	add	r3, r2
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	87fb      	strh	r3, [r7, #62]	@ 0x3e

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002516:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 800251a:	2b00      	cmp	r3, #0
 800251c:	f280 80f5 	bge.w	800270a <PCD_EP_ISR_Handler+0x4c6>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	461a      	mov	r2, r3
 8002526:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	881b      	ldrh	r3, [r3, #0]
 8002530:	b29a      	uxth	r2, r3
 8002532:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002536:	4013      	ands	r3, r2
 8002538:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	461a      	mov	r2, r3
 8002542:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	4413      	add	r3, r2
 800254a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800254e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002552:	b292      	uxth	r2, r2
 8002554:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002556:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800255a:	4613      	mov	r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	4413      	add	r3, r2
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	4413      	add	r3, r2
 800256a:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800256c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800256e:	7b1b      	ldrb	r3, [r3, #12]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d123      	bne.n	80025bc <PCD_EP_ISR_Handler+0x378>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800257c:	b29b      	uxth	r3, r3
 800257e:	461a      	mov	r2, r3
 8002580:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	00db      	lsls	r3, r3, #3
 8002586:	4413      	add	r3, r2
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	6812      	ldr	r2, [r2, #0]
 800258c:	4413      	add	r3, r2
 800258e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002592:	881b      	ldrh	r3, [r3, #0]
 8002594:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002598:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

          if (count != 0U)
 800259c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f000 808d 	beq.w	80026c0 <PCD_EP_ISR_Handler+0x47c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6818      	ldr	r0, [r3, #0]
 80025aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025ac:	6959      	ldr	r1, [r3, #20]
 80025ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025b0:	88da      	ldrh	r2, [r3, #6]
 80025b2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80025b6:	f003 fdc9 	bl	800614c <USB_ReadPMA>
 80025ba:	e081      	b.n	80026c0 <PCD_EP_ISR_Handler+0x47c>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80025bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025be:	78db      	ldrb	r3, [r3, #3]
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d109      	bne.n	80025d8 <PCD_EP_ISR_Handler+0x394>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80025c4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80025c6:	461a      	mov	r2, r3
 80025c8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 f9c8 	bl	8002960 <HAL_PCD_EP_DB_Receive>
 80025d0:	4603      	mov	r3, r0
 80025d2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80025d6:	e073      	b.n	80026c0 <PCD_EP_ISR_Handler+0x47c>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	461a      	mov	r2, r3
 80025de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4413      	add	r3, r2
 80025e6:	881b      	ldrh	r3, [r3, #0]
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80025ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025f2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	461a      	mov	r2, r3
 80025fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	441a      	add	r2, r3
 8002604:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002608:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800260c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002610:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002614:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002618:	b29b      	uxth	r3, r3
 800261a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	461a      	mov	r2, r3
 8002622:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	4413      	add	r3, r2
 800262a:	881b      	ldrh	r3, [r3, #0]
 800262c:	b29b      	uxth	r3, r3
 800262e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d022      	beq.n	800267c <PCD_EP_ISR_Handler+0x438>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800263e:	b29b      	uxth	r3, r3
 8002640:	461a      	mov	r2, r3
 8002642:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	4413      	add	r3, r2
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	6812      	ldr	r2, [r2, #0]
 800264e:	4413      	add	r3, r2
 8002650:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002654:	881b      	ldrh	r3, [r3, #0]
 8002656:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800265a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 800265e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002662:	2b00      	cmp	r3, #0
 8002664:	d02c      	beq.n	80026c0 <PCD_EP_ISR_Handler+0x47c>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6818      	ldr	r0, [r3, #0]
 800266a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800266c:	6959      	ldr	r1, [r3, #20]
 800266e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002670:	891a      	ldrh	r2, [r3, #8]
 8002672:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002676:	f003 fd69 	bl	800614c <USB_ReadPMA>
 800267a:	e021      	b.n	80026c0 <PCD_EP_ISR_Handler+0x47c>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002684:	b29b      	uxth	r3, r3
 8002686:	461a      	mov	r2, r3
 8002688:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	4413      	add	r3, r2
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	4413      	add	r3, r2
 8002696:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800269a:	881b      	ldrh	r3, [r3, #0]
 800269c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026a0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 80026a4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d009      	beq.n	80026c0 <PCD_EP_ISR_Handler+0x47c>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6818      	ldr	r0, [r3, #0]
 80026b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026b2:	6959      	ldr	r1, [r3, #20]
 80026b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026b6:	895a      	ldrh	r2, [r3, #10]
 80026b8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80026bc:	f003 fd46 	bl	800614c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80026c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026c2:	69da      	ldr	r2, [r3, #28]
 80026c4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80026c8:	441a      	add	r2, r3
 80026ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026cc:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80026ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d005      	beq.n	80026e2 <PCD_EP_ISR_Handler+0x49e>
 80026d6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80026da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d206      	bcs.n	80026f0 <PCD_EP_ISR_Handler+0x4ac>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80026e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	4619      	mov	r1, r3
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f005 fc15 	bl	8007f18 <HAL_PCD_DataOutStageCallback>
 80026ee:	e00c      	b.n	800270a <PCD_EP_ISR_Handler+0x4c6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          ep->xfer_buff += count;
 80026f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026f2:	695a      	ldr	r2, [r3, #20]
 80026f4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80026f8:	441a      	add	r2, r3
 80026fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026fc:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002704:	4618      	mov	r0, r3
 8002706:	f002 fdfa 	bl	80052fe <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800270a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800270c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002710:	2b00      	cmp	r3, #0
 8002712:	f000 8117 	beq.w	8002944 <PCD_EP_ISR_Handler+0x700>
      {
        ep = &hpcd->IN_ep[epindex];
 8002716:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800271a:	4613      	mov	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4413      	add	r3, r2
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	3310      	adds	r3, #16
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	4413      	add	r3, r2
 8002728:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	461a      	mov	r2, r3
 8002730:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	4413      	add	r3, r2
 8002738:	881b      	ldrh	r3, [r3, #0]
 800273a:	b29b      	uxth	r3, r3
 800273c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002740:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002744:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	461a      	mov	r2, r3
 800274c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	441a      	add	r2, r3
 8002754:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002756:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800275a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800275e:	b29b      	uxth	r3, r3
 8002760:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002762:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002764:	78db      	ldrb	r3, [r3, #3]
 8002766:	2b01      	cmp	r3, #1
 8002768:	f040 80a1 	bne.w	80028ae <PCD_EP_ISR_Handler+0x66a>
        {
          ep->xfer_len = 0U;
 800276c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800276e:	2200      	movs	r2, #0
 8002770:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002772:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002774:	7b1b      	ldrb	r3, [r3, #12]
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 8092 	beq.w	80028a0 <PCD_EP_ISR_Handler+0x65c>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800277c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800277e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002782:	2b00      	cmp	r3, #0
 8002784:	d046      	beq.n	8002814 <PCD_EP_ISR_Handler+0x5d0>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002788:	785b      	ldrb	r3, [r3, #1]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d126      	bne.n	80027dc <PCD_EP_ISR_Handler+0x598>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	61fb      	str	r3, [r7, #28]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800279c:	b29b      	uxth	r3, r3
 800279e:	461a      	mov	r2, r3
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	4413      	add	r3, r2
 80027a4:	61fb      	str	r3, [r7, #28]
 80027a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	00da      	lsls	r2, r3, #3
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	4413      	add	r3, r2
 80027b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80027b4:	61bb      	str	r3, [r7, #24]
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	881b      	ldrh	r3, [r3, #0]
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	801a      	strh	r2, [r3, #0]
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80027d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	801a      	strh	r2, [r3, #0]
 80027da:	e061      	b.n	80028a0 <PCD_EP_ISR_Handler+0x65c>
 80027dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027de:	785b      	ldrb	r3, [r3, #1]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d15d      	bne.n	80028a0 <PCD_EP_ISR_Handler+0x65c>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	461a      	mov	r2, r3
 80027f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f8:	4413      	add	r3, r2
 80027fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80027fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	00da      	lsls	r2, r3, #3
 8002802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002804:	4413      	add	r3, r2
 8002806:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800280a:	623b      	str	r3, [r7, #32]
 800280c:	6a3b      	ldr	r3, [r7, #32]
 800280e:	2200      	movs	r2, #0
 8002810:	801a      	strh	r2, [r3, #0]
 8002812:	e045      	b.n	80028a0 <PCD_EP_ISR_Handler+0x65c>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	637b      	str	r3, [r7, #52]	@ 0x34
 800281a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800281c:	785b      	ldrb	r3, [r3, #1]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d126      	bne.n	8002870 <PCD_EP_ISR_Handler+0x62c>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002830:	b29b      	uxth	r3, r3
 8002832:	461a      	mov	r2, r3
 8002834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002836:	4413      	add	r3, r2
 8002838:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800283a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	00da      	lsls	r2, r3, #3
 8002840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002842:	4413      	add	r3, r2
 8002844:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002848:	62bb      	str	r3, [r7, #40]	@ 0x28
 800284a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800284c:	881b      	ldrh	r3, [r3, #0]
 800284e:	b29b      	uxth	r3, r3
 8002850:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002854:	b29a      	uxth	r2, r3
 8002856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002858:	801a      	strh	r2, [r3, #0]
 800285a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	b29b      	uxth	r3, r3
 8002860:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002864:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002868:	b29a      	uxth	r2, r3
 800286a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800286c:	801a      	strh	r2, [r3, #0]
 800286e:	e017      	b.n	80028a0 <PCD_EP_ISR_Handler+0x65c>
 8002870:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002872:	785b      	ldrb	r3, [r3, #1]
 8002874:	2b01      	cmp	r3, #1
 8002876:	d113      	bne.n	80028a0 <PCD_EP_ISR_Handler+0x65c>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002880:	b29b      	uxth	r3, r3
 8002882:	461a      	mov	r2, r3
 8002884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002886:	4413      	add	r3, r2
 8002888:	637b      	str	r3, [r7, #52]	@ 0x34
 800288a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	00da      	lsls	r2, r3, #3
 8002890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002892:	4413      	add	r3, r2
 8002894:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002898:	633b      	str	r3, [r7, #48]	@ 0x30
 800289a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289c:	2200      	movs	r2, #0
 800289e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80028a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	4619      	mov	r1, r3
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f005 fb51 	bl	8007f4e <HAL_PCD_DataInStageCallback>
 80028ac:	e04a      	b.n	8002944 <PCD_EP_ISR_Handler+0x700>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80028ae:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80028b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d13f      	bne.n	8002938 <PCD_EP_ISR_Handler+0x6f4>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	461a      	mov	r2, r3
 80028c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	00db      	lsls	r3, r3, #3
 80028ca:	4413      	add	r3, r2
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	6812      	ldr	r2, [r2, #0]
 80028d0:	4413      	add	r3, r2
 80028d2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80028d6:	881b      	ldrh	r3, [r3, #0]
 80028d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028dc:	877b      	strh	r3, [r7, #58]	@ 0x3a

            if (ep->xfer_len > TxPctSize)
 80028de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028e0:	699a      	ldr	r2, [r3, #24]
 80028e2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d906      	bls.n	80028f6 <PCD_EP_ISR_Handler+0x6b2>
            {
              ep->xfer_len -= TxPctSize;
 80028e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028ea:	699a      	ldr	r2, [r3, #24]
 80028ec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80028ee:	1ad2      	subs	r2, r2, r3
 80028f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028f2:	619a      	str	r2, [r3, #24]
 80028f4:	e002      	b.n	80028fc <PCD_EP_ISR_Handler+0x6b8>
            }
            else
            {
              ep->xfer_len = 0U;
 80028f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028f8:	2200      	movs	r2, #0
 80028fa:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80028fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d106      	bne.n	8002912 <PCD_EP_ISR_Handler+0x6ce>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002904:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	4619      	mov	r1, r3
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f005 fb1f 	bl	8007f4e <HAL_PCD_DataInStageCallback>
 8002910:	e018      	b.n	8002944 <PCD_EP_ISR_Handler+0x700>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002912:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002914:	695a      	ldr	r2, [r3, #20]
 8002916:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002918:	441a      	add	r2, r3
 800291a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800291c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800291e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002920:	69da      	ldr	r2, [r3, #28]
 8002922:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002924:	441a      	add	r2, r3
 8002926:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002928:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002930:	4618      	mov	r0, r3
 8002932:	f002 fce4 	bl	80052fe <USB_EPStartXfer>
 8002936:	e005      	b.n	8002944 <PCD_EP_ISR_Handler+0x700>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002938:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800293a:	461a      	mov	r2, r3
 800293c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f917 	bl	8002b72 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800294c:	b29b      	uxth	r3, r3
 800294e:	b21b      	sxth	r3, r3
 8002950:	2b00      	cmp	r3, #0
 8002952:	f6ff ac7c 	blt.w	800224e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	3750      	adds	r7, #80	@ 0x50
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b088      	sub	sp, #32
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	4613      	mov	r3, r2
 800296c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800296e:	88fb      	ldrh	r3, [r7, #6]
 8002970:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d07c      	beq.n	8002a72 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002980:	b29b      	uxth	r3, r3
 8002982:	461a      	mov	r2, r3
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	4413      	add	r3, r2
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	6812      	ldr	r2, [r2, #0]
 8002990:	4413      	add	r3, r2
 8002992:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002996:	881b      	ldrh	r3, [r3, #0]
 8002998:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800299c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	699a      	ldr	r2, [r3, #24]
 80029a2:	8b7b      	ldrh	r3, [r7, #26]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d306      	bcc.n	80029b6 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	699a      	ldr	r2, [r3, #24]
 80029ac:	8b7b      	ldrh	r3, [r7, #26]
 80029ae:	1ad2      	subs	r2, r2, r3
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	619a      	str	r2, [r3, #24]
 80029b4:	e002      	b.n	80029bc <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	2200      	movs	r2, #0
 80029ba:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d123      	bne.n	8002a0c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	461a      	mov	r2, r3
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	4413      	add	r3, r2
 80029d2:	881b      	ldrh	r3, [r3, #0]
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80029da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029de:	833b      	strh	r3, [r7, #24]
 80029e0:	8b3b      	ldrh	r3, [r7, #24]
 80029e2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80029e6:	833b      	strh	r3, [r7, #24]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	461a      	mov	r2, r3
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	441a      	add	r2, r3
 80029f6:	8b3b      	ldrh	r3, [r7, #24]
 80029f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80029fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002a0c:	88fb      	ldrh	r3, [r7, #6]
 8002a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d01f      	beq.n	8002a56 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	4413      	add	r3, r2
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a30:	82fb      	strh	r3, [r7, #22]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	461a      	mov	r2, r3
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	441a      	add	r2, r3
 8002a40:	8afb      	ldrh	r3, [r7, #22]
 8002a42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a4e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002a56:	8b7b      	ldrh	r3, [r7, #26]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f000 8085 	beq.w	8002b68 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	6959      	ldr	r1, [r3, #20]
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	891a      	ldrh	r2, [r3, #8]
 8002a6a:	8b7b      	ldrh	r3, [r7, #26]
 8002a6c:	f003 fb6e 	bl	800614c <USB_ReadPMA>
 8002a70:	e07a      	b.n	8002b68 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	4413      	add	r3, r2
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	6812      	ldr	r2, [r2, #0]
 8002a8a:	4413      	add	r3, r2
 8002a8c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002a90:	881b      	ldrh	r3, [r3, #0]
 8002a92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a96:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	699a      	ldr	r2, [r3, #24]
 8002a9c:	8b7b      	ldrh	r3, [r7, #26]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d306      	bcc.n	8002ab0 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	699a      	ldr	r2, [r3, #24]
 8002aa6:	8b7b      	ldrh	r3, [r7, #26]
 8002aa8:	1ad2      	subs	r2, r2, r3
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	619a      	str	r2, [r3, #24]
 8002aae:	e002      	b.n	8002ab6 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d123      	bne.n	8002b06 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4413      	add	r3, r2
 8002acc:	881b      	ldrh	r3, [r3, #0]
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002ad4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ad8:	83fb      	strh	r3, [r7, #30]
 8002ada:	8bfb      	ldrh	r3, [r7, #30]
 8002adc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002ae0:	83fb      	strh	r3, [r7, #30]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	441a      	add	r2, r3
 8002af0:	8bfb      	ldrh	r3, [r7, #30]
 8002af2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002af6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002afa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002afe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002b06:	88fb      	ldrh	r3, [r7, #6]
 8002b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d11f      	bne.n	8002b50 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	461a      	mov	r2, r3
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	4413      	add	r3, r2
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b2a:	83bb      	strh	r3, [r7, #28]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	461a      	mov	r2, r3
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	441a      	add	r2, r3
 8002b3a:	8bbb      	ldrh	r3, [r7, #28]
 8002b3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b48:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002b50:	8b7b      	ldrh	r3, [r7, #26]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d008      	beq.n	8002b68 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	6818      	ldr	r0, [r3, #0]
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	6959      	ldr	r1, [r3, #20]
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	895a      	ldrh	r2, [r3, #10]
 8002b62:	8b7b      	ldrh	r3, [r7, #26]
 8002b64:	f003 faf2 	bl	800614c <USB_ReadPMA>
    }
  }

  return count;
 8002b68:	8b7b      	ldrh	r3, [r7, #26]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3720      	adds	r7, #32
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b0a6      	sub	sp, #152	@ 0x98
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	60f8      	str	r0, [r7, #12]
 8002b7a:	60b9      	str	r1, [r7, #8]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002b80:	88fb      	ldrh	r3, [r7, #6]
 8002b82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 81f7 	beq.w	8002f7a <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	461a      	mov	r2, r3
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	4413      	add	r3, r2
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	6812      	ldr	r2, [r2, #0]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002baa:	881b      	ldrh	r3, [r3, #0]
 8002bac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bb0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	699a      	ldr	r2, [r3, #24]
 8002bb8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d907      	bls.n	8002bd0 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	699a      	ldr	r2, [r3, #24]
 8002bc4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002bc8:	1ad2      	subs	r2, r2, r3
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	619a      	str	r2, [r3, #24]
 8002bce:	e002      	b.n	8002bd6 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f040 80e1 	bne.w	8002da2 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	785b      	ldrb	r3, [r3, #1]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d126      	bne.n	8002c36 <HAL_PCD_EP_DB_Transmit+0xc4>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	633b      	str	r3, [r7, #48]	@ 0x30
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bfc:	4413      	add	r3, r2
 8002bfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	00da      	lsls	r2, r3, #3
 8002c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c08:	4413      	add	r3, r2
 8002c0a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c12:	881b      	ldrh	r3, [r3, #0]
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c1a:	b29a      	uxth	r2, r3
 8002c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c1e:	801a      	strh	r2, [r3, #0]
 8002c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c22:	881b      	ldrh	r3, [r3, #0]
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c32:	801a      	strh	r2, [r3, #0]
 8002c34:	e01a      	b.n	8002c6c <HAL_PCD_EP_DB_Transmit+0xfa>
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	785b      	ldrb	r3, [r3, #1]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d116      	bne.n	8002c6c <HAL_PCD_EP_DB_Transmit+0xfa>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	461a      	mov	r2, r3
 8002c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c52:	4413      	add	r3, r2
 8002c54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	00da      	lsls	r2, r3, #3
 8002c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c5e:	4413      	add	r3, r2
 8002c60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002c64:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c68:	2200      	movs	r2, #0
 8002c6a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	785b      	ldrb	r3, [r3, #1]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d126      	bne.n	8002cc8 <HAL_PCD_EP_DB_Transmit+0x156>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	623b      	str	r3, [r7, #32]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	6a3b      	ldr	r3, [r7, #32]
 8002c8e:	4413      	add	r3, r2
 8002c90:	623b      	str	r3, [r7, #32]
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	00da      	lsls	r2, r3, #3
 8002c98:	6a3b      	ldr	r3, [r7, #32]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002ca0:	61fb      	str	r3, [r7, #28]
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cac:	b29a      	uxth	r2, r3
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	801a      	strh	r2, [r3, #0]
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	881b      	ldrh	r3, [r3, #0]
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002cbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	801a      	strh	r2, [r3, #0]
 8002cc6:	e017      	b.n	8002cf8 <HAL_PCD_EP_DB_Transmit+0x186>
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	785b      	ldrb	r3, [r3, #1]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d113      	bne.n	8002cf8 <HAL_PCD_EP_DB_Transmit+0x186>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	461a      	mov	r2, r3
 8002cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cde:	4413      	add	r3, r2
 8002ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	00da      	lsls	r2, r3, #3
 8002ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cea:	4413      	add	r3, r2
 8002cec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002cf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	78db      	ldrb	r3, [r3, #3]
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d123      	bne.n	8002d48 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	461a      	mov	r2, r3
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4413      	add	r3, r2
 8002d0e:	881b      	ldrh	r3, [r3, #0]
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d1a:	837b      	strh	r3, [r7, #26]
 8002d1c:	8b7b      	ldrh	r3, [r7, #26]
 8002d1e:	f083 0320 	eor.w	r3, r3, #32
 8002d22:	837b      	strh	r3, [r7, #26]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	441a      	add	r2, r3
 8002d32:	8b7b      	ldrh	r3, [r7, #26]
 8002d34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f005 f8fd 	bl	8007f4e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002d54:	88fb      	ldrh	r3, [r7, #6]
 8002d56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d01f      	beq.n	8002d9e <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	461a      	mov	r2, r3
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	4413      	add	r3, r2
 8002d6c:	881b      	ldrh	r3, [r3, #0]
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d78:	833b      	strh	r3, [r7, #24]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	441a      	add	r2, r3
 8002d88:	8b3b      	ldrh	r3, [r7, #24]
 8002d8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d92:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	e31f      	b.n	80033e2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002da2:	88fb      	ldrh	r3, [r7, #6]
 8002da4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d021      	beq.n	8002df0 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	4413      	add	r3, r2
 8002dba:	881b      	ldrh	r3, [r3, #0]
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002dc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dc6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	461a      	mov	r2, r3
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	441a      	add	r2, r3
 8002dd8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002ddc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002de0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002de4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002de8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	f040 82ca 	bne.w	8003390 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	695a      	ldr	r2, [r3, #20]
 8002e00:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002e04:	441a      	add	r2, r3
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	69da      	ldr	r2, [r3, #28]
 8002e0e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002e12:	441a      	add	r2, r3
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	6a1a      	ldr	r2, [r3, #32]
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	691b      	ldr	r3, [r3, #16]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d309      	bcc.n	8002e38 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	6a1a      	ldr	r2, [r3, #32]
 8002e2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e30:	1ad2      	subs	r2, r2, r3
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	621a      	str	r2, [r3, #32]
 8002e36:	e015      	b.n	8002e64 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	6a1b      	ldr	r3, [r3, #32]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d107      	bne.n	8002e50 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8002e40:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002e44:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002e4e:	e009      	b.n	8002e64 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	2200      	movs	r2, #0
 8002e62:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	785b      	ldrb	r3, [r3, #1]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d15f      	bne.n	8002f2c <HAL_PCD_EP_DB_Transmit+0x3ba>
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e80:	4413      	add	r3, r2
 8002e82:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	00da      	lsls	r2, r3, #3
 8002e8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e8c:	4413      	add	r3, r2
 8002e8e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e96:	881b      	ldrh	r3, [r3, #0]
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ea2:	801a      	strh	r2, [r3, #0]
 8002ea4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10a      	bne.n	8002ec0 <HAL_PCD_EP_DB_Transmit+0x34e>
 8002eaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eac:	881b      	ldrh	r3, [r3, #0]
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002eb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ebc:	801a      	strh	r2, [r3, #0]
 8002ebe:	e051      	b.n	8002f64 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002ec0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ec2:	2b3e      	cmp	r3, #62	@ 0x3e
 8002ec4:	d816      	bhi.n	8002ef4 <HAL_PCD_EP_DB_Transmit+0x382>
 8002ec6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ec8:	085b      	lsrs	r3, r3, #1
 8002eca:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ecc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d002      	beq.n	8002edc <HAL_PCD_EP_DB_Transmit+0x36a>
 8002ed6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ed8:	3301      	adds	r3, #1
 8002eda:	653b      	str	r3, [r7, #80]	@ 0x50
 8002edc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ede:	881b      	ldrh	r3, [r3, #0]
 8002ee0:	b29a      	uxth	r2, r3
 8002ee2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	029b      	lsls	r3, r3, #10
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	4313      	orrs	r3, r2
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ef0:	801a      	strh	r2, [r3, #0]
 8002ef2:	e037      	b.n	8002f64 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002ef4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ef6:	095b      	lsrs	r3, r3, #5
 8002ef8:	653b      	str	r3, [r7, #80]	@ 0x50
 8002efa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002efc:	f003 031f 	and.w	r3, r3, #31
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d102      	bne.n	8002f0a <HAL_PCD_EP_DB_Transmit+0x398>
 8002f04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f06:	3b01      	subs	r3, #1
 8002f08:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f0c:	881b      	ldrh	r3, [r3, #0]
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	029b      	lsls	r3, r3, #10
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f28:	801a      	strh	r2, [r3, #0]
 8002f2a:	e01b      	b.n	8002f64 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	785b      	ldrb	r3, [r3, #1]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d117      	bne.n	8002f64 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	461a      	mov	r2, r3
 8002f46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f48:	4413      	add	r3, r2
 8002f4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	00da      	lsls	r2, r3, #3
 8002f52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f54:	4413      	add	r3, r2
 8002f56:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002f5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f62:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6818      	ldr	r0, [r3, #0]
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	6959      	ldr	r1, [r3, #20]
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	891a      	ldrh	r2, [r3, #8]
 8002f70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	f003 f8a7 	bl	80060c6 <USB_WritePMA>
 8002f78:	e20a      	b.n	8003390 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	461a      	mov	r2, r3
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	00db      	lsls	r3, r3, #3
 8002f8c:	4413      	add	r3, r2
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	6812      	ldr	r2, [r2, #0]
 8002f92:	4413      	add	r3, r2
 8002f94:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002f98:	881b      	ldrh	r3, [r3, #0]
 8002f9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f9e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	699a      	ldr	r2, [r3, #24]
 8002fa6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d307      	bcc.n	8002fbe <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	699a      	ldr	r2, [r3, #24]
 8002fb2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002fb6:	1ad2      	subs	r2, r2, r3
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	619a      	str	r2, [r3, #24]
 8002fbc:	e002      	b.n	8002fc4 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	f040 80f6 	bne.w	80031ba <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	785b      	ldrb	r3, [r3, #1]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d126      	bne.n	8003024 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	677b      	str	r3, [r7, #116]	@ 0x74
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fea:	4413      	add	r3, r2
 8002fec:	677b      	str	r3, [r7, #116]	@ 0x74
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	00da      	lsls	r2, r3, #3
 8002ff4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ff6:	4413      	add	r3, r2
 8002ff8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002ffc:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ffe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003000:	881b      	ldrh	r3, [r3, #0]
 8003002:	b29b      	uxth	r3, r3
 8003004:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003008:	b29a      	uxth	r2, r3
 800300a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800300c:	801a      	strh	r2, [r3, #0]
 800300e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003010:	881b      	ldrh	r3, [r3, #0]
 8003012:	b29b      	uxth	r3, r3
 8003014:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003018:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800301c:	b29a      	uxth	r2, r3
 800301e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003020:	801a      	strh	r2, [r3, #0]
 8003022:	e01a      	b.n	800305a <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	785b      	ldrb	r3, [r3, #1]
 8003028:	2b01      	cmp	r3, #1
 800302a:	d116      	bne.n	800305a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800303a:	b29b      	uxth	r3, r3
 800303c:	461a      	mov	r2, r3
 800303e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003040:	4413      	add	r3, r2
 8003042:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	00da      	lsls	r2, r3, #3
 800304a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800304c:	4413      	add	r3, r2
 800304e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003052:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003054:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003056:	2200      	movs	r2, #0
 8003058:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	785b      	ldrb	r3, [r3, #1]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d12f      	bne.n	80030ca <HAL_PCD_EP_DB_Transmit+0x558>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800307a:	b29b      	uxth	r3, r3
 800307c:	461a      	mov	r2, r3
 800307e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003082:	4413      	add	r3, r2
 8003084:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	00da      	lsls	r2, r3, #3
 800308e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003092:	4413      	add	r3, r2
 8003094:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003098:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800309c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030a0:	881b      	ldrh	r3, [r3, #0]
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030a8:	b29a      	uxth	r2, r3
 80030aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030ae:	801a      	strh	r2, [r3, #0]
 80030b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030b4:	881b      	ldrh	r3, [r3, #0]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030c6:	801a      	strh	r2, [r3, #0]
 80030c8:	e01c      	b.n	8003104 <HAL_PCD_EP_DB_Transmit+0x592>
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	785b      	ldrb	r3, [r3, #1]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d118      	bne.n	8003104 <HAL_PCD_EP_DB_Transmit+0x592>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030da:	b29b      	uxth	r3, r3
 80030dc:	461a      	mov	r2, r3
 80030de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030e2:	4413      	add	r3, r2
 80030e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	00da      	lsls	r2, r3, #3
 80030ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030f2:	4413      	add	r3, r2
 80030f4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80030f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80030fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003100:	2200      	movs	r2, #0
 8003102:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	78db      	ldrb	r3, [r3, #3]
 8003108:	2b02      	cmp	r3, #2
 800310a:	d127      	bne.n	800315c <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	461a      	mov	r2, r3
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	4413      	add	r3, r2
 800311a:	881b      	ldrh	r3, [r3, #0]
 800311c:	b29b      	uxth	r3, r3
 800311e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003122:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003126:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800312a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800312e:	f083 0320 	eor.w	r3, r3, #32
 8003132:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	441a      	add	r2, r3
 8003144:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003148:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800314c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003150:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003154:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003158:	b29b      	uxth	r3, r3
 800315a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	4619      	mov	r1, r3
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f004 fef3 	bl	8007f4e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003168:	88fb      	ldrh	r3, [r7, #6]
 800316a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d121      	bne.n	80031b6 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	461a      	mov	r2, r3
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4413      	add	r3, r2
 8003180:	881b      	ldrh	r3, [r3, #0]
 8003182:	b29b      	uxth	r3, r3
 8003184:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003188:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800318c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	461a      	mov	r2, r3
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	441a      	add	r2, r3
 800319e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80031a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80031a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80031aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80031b6:	2300      	movs	r3, #0
 80031b8:	e113      	b.n	80033e2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80031ba:	88fb      	ldrh	r3, [r7, #6]
 80031bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d121      	bne.n	8003208 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	461a      	mov	r2, r3
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	4413      	add	r3, r2
 80031d2:	881b      	ldrh	r3, [r3, #0]
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031de:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	461a      	mov	r2, r3
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	441a      	add	r2, r3
 80031f0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80031f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80031f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80031fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003200:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003204:	b29b      	uxth	r3, r3
 8003206:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800320e:	2b01      	cmp	r3, #1
 8003210:	f040 80be 	bne.w	8003390 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	695a      	ldr	r2, [r3, #20]
 8003218:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800321c:	441a      	add	r2, r3
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	69da      	ldr	r2, [r3, #28]
 8003226:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800322a:	441a      	add	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	6a1a      	ldr	r2, [r3, #32]
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	429a      	cmp	r2, r3
 800323a:	d309      	bcc.n	8003250 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	6a1a      	ldr	r2, [r3, #32]
 8003246:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003248:	1ad2      	subs	r2, r2, r3
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	621a      	str	r2, [r3, #32]
 800324e:	e015      	b.n	800327c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d107      	bne.n	8003268 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8003258:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800325c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003266:	e009      	b.n	800327c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	6a1b      	ldr	r3, [r3, #32]
 800326c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2200      	movs	r2, #0
 8003272:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	785b      	ldrb	r3, [r3, #1]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d15f      	bne.n	800334a <HAL_PCD_EP_DB_Transmit+0x7d8>
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003298:	b29b      	uxth	r3, r3
 800329a:	461a      	mov	r2, r3
 800329c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800329e:	4413      	add	r3, r2
 80032a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	00da      	lsls	r2, r3, #3
 80032a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80032aa:	4413      	add	r3, r2
 80032ac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80032b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80032b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80032b4:	881b      	ldrh	r3, [r3, #0]
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032bc:	b29a      	uxth	r2, r3
 80032be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80032c0:	801a      	strh	r2, [r3, #0]
 80032c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d10a      	bne.n	80032de <HAL_PCD_EP_DB_Transmit+0x76c>
 80032c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80032ca:	881b      	ldrh	r3, [r3, #0]
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80032da:	801a      	strh	r2, [r3, #0]
 80032dc:	e04e      	b.n	800337c <HAL_PCD_EP_DB_Transmit+0x80a>
 80032de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80032e2:	d816      	bhi.n	8003312 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80032e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032e6:	085b      	lsrs	r3, r3, #1
 80032e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80032ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032ec:	f003 0301 	and.w	r3, r3, #1
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d002      	beq.n	80032fa <HAL_PCD_EP_DB_Transmit+0x788>
 80032f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032f6:	3301      	adds	r3, #1
 80032f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80032fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80032fc:	881b      	ldrh	r3, [r3, #0]
 80032fe:	b29a      	uxth	r2, r3
 8003300:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003302:	b29b      	uxth	r3, r3
 8003304:	029b      	lsls	r3, r3, #10
 8003306:	b29b      	uxth	r3, r3
 8003308:	4313      	orrs	r3, r2
 800330a:	b29a      	uxth	r2, r3
 800330c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800330e:	801a      	strh	r2, [r3, #0]
 8003310:	e034      	b.n	800337c <HAL_PCD_EP_DB_Transmit+0x80a>
 8003312:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003314:	095b      	lsrs	r3, r3, #5
 8003316:	663b      	str	r3, [r7, #96]	@ 0x60
 8003318:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800331a:	f003 031f 	and.w	r3, r3, #31
 800331e:	2b00      	cmp	r3, #0
 8003320:	d102      	bne.n	8003328 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8003322:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003324:	3b01      	subs	r3, #1
 8003326:	663b      	str	r3, [r7, #96]	@ 0x60
 8003328:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800332a:	881b      	ldrh	r3, [r3, #0]
 800332c:	b29a      	uxth	r2, r3
 800332e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003330:	b29b      	uxth	r3, r3
 8003332:	029b      	lsls	r3, r3, #10
 8003334:	b29b      	uxth	r3, r3
 8003336:	4313      	orrs	r3, r2
 8003338:	b29b      	uxth	r3, r3
 800333a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800333e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003342:	b29a      	uxth	r2, r3
 8003344:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003346:	801a      	strh	r2, [r3, #0]
 8003348:	e018      	b.n	800337c <HAL_PCD_EP_DB_Transmit+0x80a>
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	785b      	ldrb	r3, [r3, #1]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d114      	bne.n	800337c <HAL_PCD_EP_DB_Transmit+0x80a>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800335a:	b29b      	uxth	r3, r3
 800335c:	461a      	mov	r2, r3
 800335e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003360:	4413      	add	r3, r2
 8003362:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	00da      	lsls	r2, r3, #3
 800336a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800336c:	4413      	add	r3, r2
 800336e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003372:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003374:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003376:	b29a      	uxth	r2, r3
 8003378:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800337a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6818      	ldr	r0, [r3, #0]
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	6959      	ldr	r1, [r3, #20]
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	895a      	ldrh	r2, [r3, #10]
 8003388:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800338a:	b29b      	uxth	r3, r3
 800338c:	f002 fe9b 	bl	80060c6 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	461a      	mov	r2, r3
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	4413      	add	r3, r2
 800339e:	881b      	ldrh	r3, [r3, #0]
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80033a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80033aa:	82fb      	strh	r3, [r7, #22]
 80033ac:	8afb      	ldrh	r3, [r7, #22]
 80033ae:	f083 0310 	eor.w	r3, r3, #16
 80033b2:	82fb      	strh	r3, [r7, #22]
 80033b4:	8afb      	ldrh	r3, [r7, #22]
 80033b6:	f083 0320 	eor.w	r3, r3, #32
 80033ba:	82fb      	strh	r3, [r7, #22]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	461a      	mov	r2, r3
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	441a      	add	r2, r3
 80033ca:	8afb      	ldrh	r3, [r7, #22]
 80033cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80033d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80033d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033dc:	b29b      	uxth	r3, r3
 80033de:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3798      	adds	r7, #152	@ 0x98
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b087      	sub	sp, #28
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	60f8      	str	r0, [r7, #12]
 80033f2:	607b      	str	r3, [r7, #4]
 80033f4:	460b      	mov	r3, r1
 80033f6:	817b      	strh	r3, [r7, #10]
 80033f8:	4613      	mov	r3, r2
 80033fa:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* Initialize ep structure */
  if ((0x80U & ep_addr) == 0x80U)
 80033fc:	897b      	ldrh	r3, [r7, #10]
 80033fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003402:	b29b      	uxth	r3, r3
 8003404:	2b00      	cmp	r3, #0
 8003406:	d00b      	beq.n	8003420 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003408:	897b      	ldrh	r3, [r7, #10]
 800340a:	f003 0207 	and.w	r2, r3, #7
 800340e:	4613      	mov	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	00db      	lsls	r3, r3, #3
 8003416:	3310      	adds	r3, #16
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	4413      	add	r3, r2
 800341c:	617b      	str	r3, [r7, #20]
 800341e:	e009      	b.n	8003434 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003420:	897a      	ldrh	r2, [r7, #10]
 8003422:	4613      	mov	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	4413      	add	r3, r2
 8003428:	00db      	lsls	r3, r3, #3
 800342a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	4413      	add	r3, r2
 8003432:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003434:	893b      	ldrh	r3, [r7, #8]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d107      	bne.n	800344a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	2200      	movs	r2, #0
 800343e:	731a      	strb	r2, [r3, #12]

    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	b29a      	uxth	r2, r3
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	80da      	strh	r2, [r3, #6]
 8003448:	e00b      	b.n	8003462 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	2201      	movs	r2, #1
 800344e:	731a      	strb	r2, [r3, #12]

    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	b29a      	uxth	r2, r3
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	0c1b      	lsrs	r3, r3, #16
 800345c:	b29a      	uxth	r2, r3
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	371c      	adds	r7, #28
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003494:	b29b      	uxth	r3, r3
 8003496:	f043 0301 	orr.w	r3, r3, #1
 800349a:	b29a      	uxth	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	f043 0302 	orr.w	r3, r3, #2
 80034ae:	b29a      	uxth	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3714      	adds	r7, #20
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b085      	sub	sp, #20
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d141      	bne.n	8003556 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80034d2:	4b4b      	ldr	r3, [pc, #300]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80034da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034de:	d131      	bne.n	8003544 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80034e0:	4b47      	ldr	r3, [pc, #284]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034e6:	4a46      	ldr	r2, [pc, #280]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034f0:	4b43      	ldr	r3, [pc, #268]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034f8:	4a41      	ldr	r2, [pc, #260]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003500:	4b40      	ldr	r3, [pc, #256]	@ (8003604 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2232      	movs	r2, #50	@ 0x32
 8003506:	fb02 f303 	mul.w	r3, r2, r3
 800350a:	4a3f      	ldr	r2, [pc, #252]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800350c:	fba2 2303 	umull	r2, r3, r2, r3
 8003510:	0c9b      	lsrs	r3, r3, #18
 8003512:	3301      	adds	r3, #1
 8003514:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003516:	e002      	b.n	800351e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	3b01      	subs	r3, #1
 800351c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800351e:	4b38      	ldr	r3, [pc, #224]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003520:	695b      	ldr	r3, [r3, #20]
 8003522:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003526:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800352a:	d102      	bne.n	8003532 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1f2      	bne.n	8003518 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003532:	4b33      	ldr	r3, [pc, #204]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003534:	695b      	ldr	r3, [r3, #20]
 8003536:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800353a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800353e:	d158      	bne.n	80035f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e057      	b.n	80035f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003544:	4b2e      	ldr	r3, [pc, #184]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003546:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800354a:	4a2d      	ldr	r2, [pc, #180]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800354c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003550:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003554:	e04d      	b.n	80035f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800355c:	d141      	bne.n	80035e2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800355e:	4b28      	ldr	r3, [pc, #160]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003566:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800356a:	d131      	bne.n	80035d0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800356c:	4b24      	ldr	r3, [pc, #144]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800356e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003572:	4a23      	ldr	r2, [pc, #140]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003574:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003578:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800357c:	4b20      	ldr	r3, [pc, #128]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003584:	4a1e      	ldr	r2, [pc, #120]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003586:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800358a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800358c:	4b1d      	ldr	r3, [pc, #116]	@ (8003604 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2232      	movs	r2, #50	@ 0x32
 8003592:	fb02 f303 	mul.w	r3, r2, r3
 8003596:	4a1c      	ldr	r2, [pc, #112]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003598:	fba2 2303 	umull	r2, r3, r2, r3
 800359c:	0c9b      	lsrs	r3, r3, #18
 800359e:	3301      	adds	r3, #1
 80035a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035a2:	e002      	b.n	80035aa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	3b01      	subs	r3, #1
 80035a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035aa:	4b15      	ldr	r3, [pc, #84]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035b6:	d102      	bne.n	80035be <HAL_PWREx_ControlVoltageScaling+0xfa>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1f2      	bne.n	80035a4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035be:	4b10      	ldr	r3, [pc, #64]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035ca:	d112      	bne.n	80035f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e011      	b.n	80035f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80035e0:	e007      	b.n	80035f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035e2:	4b07      	ldr	r3, [pc, #28]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035ea:	4a05      	ldr	r2, [pc, #20]	@ (8003600 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035f0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3714      	adds	r7, #20
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	40007000 	.word	0x40007000
 8003604:	20000000 	.word	0x20000000
 8003608:	431bde83 	.word	0x431bde83

0800360c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003610:	4b05      	ldr	r3, [pc, #20]	@ (8003628 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	4a04      	ldr	r2, [pc, #16]	@ (8003628 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003616:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800361a:	6093      	str	r3, [r2, #8]
}
 800361c:	bf00      	nop
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	40007000 	.word	0x40007000

0800362c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b088      	sub	sp, #32
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e2fe      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d075      	beq.n	8003736 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800364a:	4b97      	ldr	r3, [pc, #604]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f003 030c 	and.w	r3, r3, #12
 8003652:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003654:	4b94      	ldr	r3, [pc, #592]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	f003 0303 	and.w	r3, r3, #3
 800365c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	2b0c      	cmp	r3, #12
 8003662:	d102      	bne.n	800366a <HAL_RCC_OscConfig+0x3e>
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	2b03      	cmp	r3, #3
 8003668:	d002      	beq.n	8003670 <HAL_RCC_OscConfig+0x44>
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	2b08      	cmp	r3, #8
 800366e:	d10b      	bne.n	8003688 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003670:	4b8d      	ldr	r3, [pc, #564]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d05b      	beq.n	8003734 <HAL_RCC_OscConfig+0x108>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d157      	bne.n	8003734 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e2d9      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003690:	d106      	bne.n	80036a0 <HAL_RCC_OscConfig+0x74>
 8003692:	4b85      	ldr	r3, [pc, #532]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a84      	ldr	r2, [pc, #528]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800369c:	6013      	str	r3, [r2, #0]
 800369e:	e01d      	b.n	80036dc <HAL_RCC_OscConfig+0xb0>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036a8:	d10c      	bne.n	80036c4 <HAL_RCC_OscConfig+0x98>
 80036aa:	4b7f      	ldr	r3, [pc, #508]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a7e      	ldr	r2, [pc, #504]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80036b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036b4:	6013      	str	r3, [r2, #0]
 80036b6:	4b7c      	ldr	r3, [pc, #496]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a7b      	ldr	r2, [pc, #492]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80036bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	e00b      	b.n	80036dc <HAL_RCC_OscConfig+0xb0>
 80036c4:	4b78      	ldr	r3, [pc, #480]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a77      	ldr	r2, [pc, #476]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80036ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036ce:	6013      	str	r3, [r2, #0]
 80036d0:	4b75      	ldr	r3, [pc, #468]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a74      	ldr	r2, [pc, #464]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80036d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d013      	beq.n	800370c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036e4:	f7fd f932 	bl	800094c <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036ec:	f7fd f92e 	bl	800094c <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b64      	cmp	r3, #100	@ 0x64
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e29e      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036fe:	4b6a      	ldr	r3, [pc, #424]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f0      	beq.n	80036ec <HAL_RCC_OscConfig+0xc0>
 800370a:	e014      	b.n	8003736 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370c:	f7fd f91e 	bl	800094c <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003712:	e008      	b.n	8003726 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003714:	f7fd f91a 	bl	800094c <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b64      	cmp	r3, #100	@ 0x64
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e28a      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003726:	4b60      	ldr	r3, [pc, #384]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1f0      	bne.n	8003714 <HAL_RCC_OscConfig+0xe8>
 8003732:	e000      	b.n	8003736 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003734:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d075      	beq.n	800382e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003742:	4b59      	ldr	r3, [pc, #356]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 030c 	and.w	r3, r3, #12
 800374a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800374c:	4b56      	ldr	r3, [pc, #344]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	2b0c      	cmp	r3, #12
 800375a:	d102      	bne.n	8003762 <HAL_RCC_OscConfig+0x136>
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	2b02      	cmp	r3, #2
 8003760:	d002      	beq.n	8003768 <HAL_RCC_OscConfig+0x13c>
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	2b04      	cmp	r3, #4
 8003766:	d11f      	bne.n	80037a8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003768:	4b4f      	ldr	r3, [pc, #316]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003770:	2b00      	cmp	r3, #0
 8003772:	d005      	beq.n	8003780 <HAL_RCC_OscConfig+0x154>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d101      	bne.n	8003780 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e25d      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003780:	4b49      	ldr	r3, [pc, #292]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	691b      	ldr	r3, [r3, #16]
 800378c:	061b      	lsls	r3, r3, #24
 800378e:	4946      	ldr	r1, [pc, #280]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003790:	4313      	orrs	r3, r2
 8003792:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003794:	4b45      	ldr	r3, [pc, #276]	@ (80038ac <HAL_RCC_OscConfig+0x280>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f7fd f88b 	bl	80008b4 <HAL_InitTick>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d043      	beq.n	800382c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e249      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d023      	beq.n	80037f8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037b0:	4b3d      	ldr	r3, [pc, #244]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a3c      	ldr	r2, [pc, #240]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80037b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037bc:	f7fd f8c6 	bl	800094c <HAL_GetTick>
 80037c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c4:	f7fd f8c2 	bl	800094c <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e232      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037d6:	4b34      	ldr	r3, [pc, #208]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d0f0      	beq.n	80037c4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e2:	4b31      	ldr	r3, [pc, #196]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	061b      	lsls	r3, r3, #24
 80037f0:	492d      	ldr	r1, [pc, #180]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	604b      	str	r3, [r1, #4]
 80037f6:	e01a      	b.n	800382e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037f8:	4b2b      	ldr	r3, [pc, #172]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a2a      	ldr	r2, [pc, #168]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 80037fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003802:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003804:	f7fd f8a2 	bl	800094c <HAL_GetTick>
 8003808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800380c:	f7fd f89e 	bl	800094c <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e20e      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800381e:	4b22      	ldr	r3, [pc, #136]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f0      	bne.n	800380c <HAL_RCC_OscConfig+0x1e0>
 800382a:	e000      	b.n	800382e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800382c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0308 	and.w	r3, r3, #8
 8003836:	2b00      	cmp	r3, #0
 8003838:	d041      	beq.n	80038be <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d01c      	beq.n	800387c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003842:	4b19      	ldr	r3, [pc, #100]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003844:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003848:	4a17      	ldr	r2, [pc, #92]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 800384a:	f043 0301 	orr.w	r3, r3, #1
 800384e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003852:	f7fd f87b 	bl	800094c <HAL_GetTick>
 8003856:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003858:	e008      	b.n	800386c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800385a:	f7fd f877 	bl	800094c <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	2b02      	cmp	r3, #2
 8003866:	d901      	bls.n	800386c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e1e7      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800386c:	4b0e      	ldr	r3, [pc, #56]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 800386e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d0ef      	beq.n	800385a <HAL_RCC_OscConfig+0x22e>
 800387a:	e020      	b.n	80038be <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800387c:	4b0a      	ldr	r3, [pc, #40]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 800387e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003882:	4a09      	ldr	r2, [pc, #36]	@ (80038a8 <HAL_RCC_OscConfig+0x27c>)
 8003884:	f023 0301 	bic.w	r3, r3, #1
 8003888:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800388c:	f7fd f85e 	bl	800094c <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003892:	e00d      	b.n	80038b0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003894:	f7fd f85a 	bl	800094c <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d906      	bls.n	80038b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e1ca      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
 80038a6:	bf00      	nop
 80038a8:	40021000 	.word	0x40021000
 80038ac:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038b0:	4b8c      	ldr	r3, [pc, #560]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 80038b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1ea      	bne.n	8003894 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0304 	and.w	r3, r3, #4
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	f000 80a6 	beq.w	8003a18 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038cc:	2300      	movs	r3, #0
 80038ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038d0:	4b84      	ldr	r3, [pc, #528]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 80038d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d101      	bne.n	80038e0 <HAL_RCC_OscConfig+0x2b4>
 80038dc:	2301      	movs	r3, #1
 80038de:	e000      	b.n	80038e2 <HAL_RCC_OscConfig+0x2b6>
 80038e0:	2300      	movs	r3, #0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d00d      	beq.n	8003902 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038e6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 80038e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ea:	4a7e      	ldr	r2, [pc, #504]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 80038ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80038f2:	4b7c      	ldr	r3, [pc, #496]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 80038f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038fa:	60fb      	str	r3, [r7, #12]
 80038fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80038fe:	2301      	movs	r3, #1
 8003900:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003902:	4b79      	ldr	r3, [pc, #484]	@ (8003ae8 <HAL_RCC_OscConfig+0x4bc>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800390a:	2b00      	cmp	r3, #0
 800390c:	d118      	bne.n	8003940 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800390e:	4b76      	ldr	r3, [pc, #472]	@ (8003ae8 <HAL_RCC_OscConfig+0x4bc>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a75      	ldr	r2, [pc, #468]	@ (8003ae8 <HAL_RCC_OscConfig+0x4bc>)
 8003914:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003918:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800391a:	f7fd f817 	bl	800094c <HAL_GetTick>
 800391e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003920:	e008      	b.n	8003934 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003922:	f7fd f813 	bl	800094c <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	2b02      	cmp	r3, #2
 800392e:	d901      	bls.n	8003934 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003930:	2303      	movs	r3, #3
 8003932:	e183      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003934:	4b6c      	ldr	r3, [pc, #432]	@ (8003ae8 <HAL_RCC_OscConfig+0x4bc>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800393c:	2b00      	cmp	r3, #0
 800393e:	d0f0      	beq.n	8003922 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d108      	bne.n	800395a <HAL_RCC_OscConfig+0x32e>
 8003948:	4b66      	ldr	r3, [pc, #408]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 800394a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800394e:	4a65      	ldr	r2, [pc, #404]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003950:	f043 0301 	orr.w	r3, r3, #1
 8003954:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003958:	e024      	b.n	80039a4 <HAL_RCC_OscConfig+0x378>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	2b05      	cmp	r3, #5
 8003960:	d110      	bne.n	8003984 <HAL_RCC_OscConfig+0x358>
 8003962:	4b60      	ldr	r3, [pc, #384]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003968:	4a5e      	ldr	r2, [pc, #376]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 800396a:	f043 0304 	orr.w	r3, r3, #4
 800396e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003972:	4b5c      	ldr	r3, [pc, #368]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003978:	4a5a      	ldr	r2, [pc, #360]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 800397a:	f043 0301 	orr.w	r3, r3, #1
 800397e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003982:	e00f      	b.n	80039a4 <HAL_RCC_OscConfig+0x378>
 8003984:	4b57      	ldr	r3, [pc, #348]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800398a:	4a56      	ldr	r2, [pc, #344]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 800398c:	f023 0301 	bic.w	r3, r3, #1
 8003990:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003994:	4b53      	ldr	r3, [pc, #332]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800399a:	4a52      	ldr	r2, [pc, #328]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 800399c:	f023 0304 	bic.w	r3, r3, #4
 80039a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d016      	beq.n	80039da <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ac:	f7fc ffce 	bl	800094c <HAL_GetTick>
 80039b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039b2:	e00a      	b.n	80039ca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039b4:	f7fc ffca 	bl	800094c <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e138      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039ca:	4b46      	ldr	r3, [pc, #280]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 80039cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039d0:	f003 0302 	and.w	r3, r3, #2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0ed      	beq.n	80039b4 <HAL_RCC_OscConfig+0x388>
 80039d8:	e015      	b.n	8003a06 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039da:	f7fc ffb7 	bl	800094c <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039e0:	e00a      	b.n	80039f8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039e2:	f7fc ffb3 	bl	800094c <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e121      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039f8:	4b3a      	ldr	r3, [pc, #232]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 80039fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1ed      	bne.n	80039e2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a06:	7ffb      	ldrb	r3, [r7, #31]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d105      	bne.n	8003a18 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a0c:	4b35      	ldr	r3, [pc, #212]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a10:	4a34      	ldr	r2, [pc, #208]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003a12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a16:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0320 	and.w	r3, r3, #32
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d03c      	beq.n	8003a9e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d01c      	beq.n	8003a66 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003a2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a32:	4a2c      	ldr	r2, [pc, #176]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003a34:	f043 0301 	orr.w	r3, r3, #1
 8003a38:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a3c:	f7fc ff86 	bl	800094c <HAL_GetTick>
 8003a40:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003a42:	e008      	b.n	8003a56 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a44:	f7fc ff82 	bl	800094c <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e0f2      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003a56:	4b23      	ldr	r3, [pc, #140]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003a58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0ef      	beq.n	8003a44 <HAL_RCC_OscConfig+0x418>
 8003a64:	e01b      	b.n	8003a9e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003a66:	4b1f      	ldr	r3, [pc, #124]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003a68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a6c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003a6e:	f023 0301 	bic.w	r3, r3, #1
 8003a72:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a76:	f7fc ff69 	bl	800094c <HAL_GetTick>
 8003a7a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a7c:	e008      	b.n	8003a90 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a7e:	f7fc ff65 	bl	800094c <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e0d5      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a90:	4b14      	ldr	r3, [pc, #80]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003a92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1ef      	bne.n	8003a7e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f000 80c9 	beq.w	8003c3a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f003 030c 	and.w	r3, r3, #12
 8003ab0:	2b0c      	cmp	r3, #12
 8003ab2:	f000 8083 	beq.w	8003bbc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	69db      	ldr	r3, [r3, #28]
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d15e      	bne.n	8003b7c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003abe:	4b09      	ldr	r3, [pc, #36]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a08      	ldr	r2, [pc, #32]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b8>)
 8003ac4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aca:	f7fc ff3f 	bl	800094c <HAL_GetTick>
 8003ace:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ad0:	e00c      	b.n	8003aec <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad2:	f7fc ff3b 	bl	800094c <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d905      	bls.n	8003aec <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e0ab      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aec:	4b55      	ldr	r3, [pc, #340]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1ec      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003af8:	4b52      	ldr	r3, [pc, #328]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003afa:	68da      	ldr	r2, [r3, #12]
 8003afc:	4b52      	ldr	r3, [pc, #328]	@ (8003c48 <HAL_RCC_OscConfig+0x61c>)
 8003afe:	4013      	ands	r3, r2
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	6a11      	ldr	r1, [r2, #32]
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b08:	3a01      	subs	r2, #1
 8003b0a:	0112      	lsls	r2, r2, #4
 8003b0c:	4311      	orrs	r1, r2
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003b12:	0212      	lsls	r2, r2, #8
 8003b14:	4311      	orrs	r1, r2
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003b1a:	0852      	lsrs	r2, r2, #1
 8003b1c:	3a01      	subs	r2, #1
 8003b1e:	0552      	lsls	r2, r2, #21
 8003b20:	4311      	orrs	r1, r2
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003b26:	0852      	lsrs	r2, r2, #1
 8003b28:	3a01      	subs	r2, #1
 8003b2a:	0652      	lsls	r2, r2, #25
 8003b2c:	4311      	orrs	r1, r2
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003b32:	06d2      	lsls	r2, r2, #27
 8003b34:	430a      	orrs	r2, r1
 8003b36:	4943      	ldr	r1, [pc, #268]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b3c:	4b41      	ldr	r3, [pc, #260]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a40      	ldr	r2, [pc, #256]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003b42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b46:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b48:	4b3e      	ldr	r3, [pc, #248]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	4a3d      	ldr	r2, [pc, #244]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003b4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b52:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b54:	f7fc fefa 	bl	800094c <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b5c:	f7fc fef6 	bl	800094c <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e066      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b6e:	4b35      	ldr	r3, [pc, #212]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d0f0      	beq.n	8003b5c <HAL_RCC_OscConfig+0x530>
 8003b7a:	e05e      	b.n	8003c3a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b7c:	4b31      	ldr	r3, [pc, #196]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a30      	ldr	r2, [pc, #192]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003b82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b88:	f7fc fee0 	bl	800094c <HAL_GetTick>
 8003b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b8e:	e008      	b.n	8003ba2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b90:	f7fc fedc 	bl	800094c <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e04c      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ba2:	4b28      	ldr	r3, [pc, #160]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d1f0      	bne.n	8003b90 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003bae:	4b25      	ldr	r3, [pc, #148]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003bb0:	68da      	ldr	r2, [r3, #12]
 8003bb2:	4924      	ldr	r1, [pc, #144]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003bb4:	4b25      	ldr	r3, [pc, #148]	@ (8003c4c <HAL_RCC_OscConfig+0x620>)
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	60cb      	str	r3, [r1, #12]
 8003bba:	e03e      	b.n	8003c3a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d101      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e039      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003bc8:	4b1e      	ldr	r3, [pc, #120]	@ (8003c44 <HAL_RCC_OscConfig+0x618>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	f003 0203 	and.w	r2, r3, #3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a1b      	ldr	r3, [r3, #32]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d12c      	bne.n	8003c36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be6:	3b01      	subs	r3, #1
 8003be8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d123      	bne.n	8003c36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d11b      	bne.n	8003c36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c08:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d113      	bne.n	8003c36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c18:	085b      	lsrs	r3, r3, #1
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d109      	bne.n	8003c36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c2c:	085b      	lsrs	r3, r3, #1
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d001      	beq.n	8003c3a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e000      	b.n	8003c3c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3720      	adds	r7, #32
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	40021000 	.word	0x40021000
 8003c48:	019f800c 	.word	0x019f800c
 8003c4c:	feeefffc 	.word	0xfeeefffc

08003c50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d101      	bne.n	8003c68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e11e      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c68:	4b91      	ldr	r3, [pc, #580]	@ (8003eb0 <HAL_RCC_ClockConfig+0x260>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 030f 	and.w	r3, r3, #15
 8003c70:	683a      	ldr	r2, [r7, #0]
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d910      	bls.n	8003c98 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c76:	4b8e      	ldr	r3, [pc, #568]	@ (8003eb0 <HAL_RCC_ClockConfig+0x260>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f023 020f 	bic.w	r2, r3, #15
 8003c7e:	498c      	ldr	r1, [pc, #560]	@ (8003eb0 <HAL_RCC_ClockConfig+0x260>)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c86:	4b8a      	ldr	r3, [pc, #552]	@ (8003eb0 <HAL_RCC_ClockConfig+0x260>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 030f 	and.w	r3, r3, #15
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d001      	beq.n	8003c98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e106      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d073      	beq.n	8003d8c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	2b03      	cmp	r3, #3
 8003caa:	d129      	bne.n	8003d00 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cac:	4b81      	ldr	r3, [pc, #516]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d101      	bne.n	8003cbc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e0f4      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003cbc:	f000 f966 	bl	8003f8c <RCC_GetSysClockFreqFromPLLSource>
 8003cc0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	4a7c      	ldr	r2, [pc, #496]	@ (8003eb8 <HAL_RCC_ClockConfig+0x268>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d93f      	bls.n	8003d4a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003cca:	4b7a      	ldr	r3, [pc, #488]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d009      	beq.n	8003cea <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d033      	beq.n	8003d4a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d12f      	bne.n	8003d4a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003cea:	4b72      	ldr	r3, [pc, #456]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cf2:	4a70      	ldr	r2, [pc, #448]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003cf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cf8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003cfa:	2380      	movs	r3, #128	@ 0x80
 8003cfc:	617b      	str	r3, [r7, #20]
 8003cfe:	e024      	b.n	8003d4a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d107      	bne.n	8003d18 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d08:	4b6a      	ldr	r3, [pc, #424]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d109      	bne.n	8003d28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e0c6      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d18:	4b66      	ldr	r3, [pc, #408]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d101      	bne.n	8003d28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e0be      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003d28:	f000 f8ce 	bl	8003ec8 <HAL_RCC_GetSysClockFreq>
 8003d2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	4a61      	ldr	r2, [pc, #388]	@ (8003eb8 <HAL_RCC_ClockConfig+0x268>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d909      	bls.n	8003d4a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003d36:	4b5f      	ldr	r3, [pc, #380]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d3e:	4a5d      	ldr	r2, [pc, #372]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003d40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d44:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003d46:	2380      	movs	r3, #128	@ 0x80
 8003d48:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d4a:	4b5a      	ldr	r3, [pc, #360]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	f023 0203 	bic.w	r2, r3, #3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	4957      	ldr	r1, [pc, #348]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d5c:	f7fc fdf6 	bl	800094c <HAL_GetTick>
 8003d60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d62:	e00a      	b.n	8003d7a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d64:	f7fc fdf2 	bl	800094c <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e095      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d7a:	4b4e      	ldr	r3, [pc, #312]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f003 020c 	and.w	r2, r3, #12
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d1eb      	bne.n	8003d64 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d023      	beq.n	8003de0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003da4:	4b43      	ldr	r3, [pc, #268]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	4a42      	ldr	r2, [pc, #264]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003daa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003dae:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0308 	and.w	r3, r3, #8
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d007      	beq.n	8003dcc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003dbc:	4b3d      	ldr	r3, [pc, #244]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003dc4:	4a3b      	ldr	r2, [pc, #236]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003dc6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003dca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dcc:	4b39      	ldr	r3, [pc, #228]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	4936      	ldr	r1, [pc, #216]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	608b      	str	r3, [r1, #8]
 8003dde:	e008      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	2b80      	cmp	r3, #128	@ 0x80
 8003de4:	d105      	bne.n	8003df2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003de6:	4b33      	ldr	r3, [pc, #204]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	4a32      	ldr	r2, [pc, #200]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003dec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003df0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003df2:	4b2f      	ldr	r3, [pc, #188]	@ (8003eb0 <HAL_RCC_ClockConfig+0x260>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 030f 	and.w	r3, r3, #15
 8003dfa:	683a      	ldr	r2, [r7, #0]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d21d      	bcs.n	8003e3c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e00:	4b2b      	ldr	r3, [pc, #172]	@ (8003eb0 <HAL_RCC_ClockConfig+0x260>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f023 020f 	bic.w	r2, r3, #15
 8003e08:	4929      	ldr	r1, [pc, #164]	@ (8003eb0 <HAL_RCC_ClockConfig+0x260>)
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e10:	f7fc fd9c 	bl	800094c <HAL_GetTick>
 8003e14:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e16:	e00a      	b.n	8003e2e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e18:	f7fc fd98 	bl	800094c <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e03b      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e2e:	4b20      	ldr	r3, [pc, #128]	@ (8003eb0 <HAL_RCC_ClockConfig+0x260>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 030f 	and.w	r3, r3, #15
 8003e36:	683a      	ldr	r2, [r7, #0]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d1ed      	bne.n	8003e18 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0304 	and.w	r3, r3, #4
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d008      	beq.n	8003e5a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e48:	4b1a      	ldr	r3, [pc, #104]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	4917      	ldr	r1, [pc, #92]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0308 	and.w	r3, r3, #8
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d009      	beq.n	8003e7a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e66:	4b13      	ldr	r3, [pc, #76]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	691b      	ldr	r3, [r3, #16]
 8003e72:	00db      	lsls	r3, r3, #3
 8003e74:	490f      	ldr	r1, [pc, #60]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e7a:	f000 f825 	bl	8003ec8 <HAL_RCC_GetSysClockFreq>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb4 <HAL_RCC_ClockConfig+0x264>)
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	091b      	lsrs	r3, r3, #4
 8003e86:	f003 030f 	and.w	r3, r3, #15
 8003e8a:	490c      	ldr	r1, [pc, #48]	@ (8003ebc <HAL_RCC_ClockConfig+0x26c>)
 8003e8c:	5ccb      	ldrb	r3, [r1, r3]
 8003e8e:	f003 031f 	and.w	r3, r3, #31
 8003e92:	fa22 f303 	lsr.w	r3, r2, r3
 8003e96:	4a0a      	ldr	r2, [pc, #40]	@ (8003ec0 <HAL_RCC_ClockConfig+0x270>)
 8003e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ec4 <HAL_RCC_ClockConfig+0x274>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7fc fd08 	bl	80008b4 <HAL_InitTick>
 8003ea4:	4603      	mov	r3, r0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3718      	adds	r7, #24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	40022000 	.word	0x40022000
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	04c4b400 	.word	0x04c4b400
 8003ebc:	08008efc 	.word	0x08008efc
 8003ec0:	20000000 	.word	0x20000000
 8003ec4:	20000004 	.word	0x20000004

08003ec8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b087      	sub	sp, #28
 8003ecc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003ece:	4b2c      	ldr	r3, [pc, #176]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 030c 	and.w	r3, r3, #12
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	d102      	bne.n	8003ee0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003eda:	4b2a      	ldr	r3, [pc, #168]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003edc:	613b      	str	r3, [r7, #16]
 8003ede:	e047      	b.n	8003f70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003ee0:	4b27      	ldr	r3, [pc, #156]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	f003 030c 	and.w	r3, r3, #12
 8003ee8:	2b08      	cmp	r3, #8
 8003eea:	d102      	bne.n	8003ef2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003eec:	4b26      	ldr	r3, [pc, #152]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003eee:	613b      	str	r3, [r7, #16]
 8003ef0:	e03e      	b.n	8003f70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003ef2:	4b23      	ldr	r3, [pc, #140]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 030c 	and.w	r3, r3, #12
 8003efa:	2b0c      	cmp	r3, #12
 8003efc:	d136      	bne.n	8003f6c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003efe:	4b20      	ldr	r3, [pc, #128]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	f003 0303 	and.w	r3, r3, #3
 8003f06:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f08:	4b1d      	ldr	r3, [pc, #116]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	091b      	lsrs	r3, r3, #4
 8003f0e:	f003 030f 	and.w	r3, r3, #15
 8003f12:	3301      	adds	r3, #1
 8003f14:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2b03      	cmp	r3, #3
 8003f1a:	d10c      	bne.n	8003f36 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f1c:	4a1a      	ldr	r2, [pc, #104]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f24:	4a16      	ldr	r2, [pc, #88]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f26:	68d2      	ldr	r2, [r2, #12]
 8003f28:	0a12      	lsrs	r2, r2, #8
 8003f2a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003f2e:	fb02 f303 	mul.w	r3, r2, r3
 8003f32:	617b      	str	r3, [r7, #20]
      break;
 8003f34:	e00c      	b.n	8003f50 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f36:	4a13      	ldr	r2, [pc, #76]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f3e:	4a10      	ldr	r2, [pc, #64]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f40:	68d2      	ldr	r2, [r2, #12]
 8003f42:	0a12      	lsrs	r2, r2, #8
 8003f44:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003f48:	fb02 f303 	mul.w	r3, r2, r3
 8003f4c:	617b      	str	r3, [r7, #20]
      break;
 8003f4e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f50:	4b0b      	ldr	r3, [pc, #44]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	0e5b      	lsrs	r3, r3, #25
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003f60:	697a      	ldr	r2, [r7, #20]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f68:	613b      	str	r3, [r7, #16]
 8003f6a:	e001      	b.n	8003f70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003f70:	693b      	ldr	r3, [r7, #16]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	371c      	adds	r7, #28
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	40021000 	.word	0x40021000
 8003f84:	00f42400 	.word	0x00f42400
 8003f88:	007a1200 	.word	0x007a1200

08003f8c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b087      	sub	sp, #28
 8003f90:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f92:	4b1e      	ldr	r3, [pc, #120]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f9c:	4b1b      	ldr	r3, [pc, #108]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	091b      	lsrs	r3, r3, #4
 8003fa2:	f003 030f 	and.w	r3, r3, #15
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	d10c      	bne.n	8003fca <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fb0:	4a17      	ldr	r2, [pc, #92]	@ (8004010 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb8:	4a14      	ldr	r2, [pc, #80]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fba:	68d2      	ldr	r2, [r2, #12]
 8003fbc:	0a12      	lsrs	r2, r2, #8
 8003fbe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003fc2:	fb02 f303 	mul.w	r3, r2, r3
 8003fc6:	617b      	str	r3, [r7, #20]
    break;
 8003fc8:	e00c      	b.n	8003fe4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fca:	4a12      	ldr	r2, [pc, #72]	@ (8004014 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd2:	4a0e      	ldr	r2, [pc, #56]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fd4:	68d2      	ldr	r2, [r2, #12]
 8003fd6:	0a12      	lsrs	r2, r2, #8
 8003fd8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003fdc:	fb02 f303 	mul.w	r3, r2, r3
 8003fe0:	617b      	str	r3, [r7, #20]
    break;
 8003fe2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fe4:	4b09      	ldr	r3, [pc, #36]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	0e5b      	lsrs	r3, r3, #25
 8003fea:	f003 0303 	and.w	r3, r3, #3
 8003fee:	3301      	adds	r3, #1
 8003ff0:	005b      	lsls	r3, r3, #1
 8003ff2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ffc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003ffe:	687b      	ldr	r3, [r7, #4]
}
 8004000:	4618      	mov	r0, r3
 8004002:	371c      	adds	r7, #28
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	40021000 	.word	0x40021000
 8004010:	007a1200 	.word	0x007a1200
 8004014:	00f42400 	.word	0x00f42400

08004018 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef const *PeriphClkInit)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004020:	2300      	movs	r3, #0
 8004022:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004024:	2300      	movs	r3, #0
 8004026:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004030:	2b00      	cmp	r3, #0
 8004032:	f000 8098 	beq.w	8004166 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004036:	2300      	movs	r3, #0
 8004038:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800403a:	4b43      	ldr	r3, [pc, #268]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800403c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800403e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10d      	bne.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004046:	4b40      	ldr	r3, [pc, #256]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404a:	4a3f      	ldr	r2, [pc, #252]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800404c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004050:	6593      	str	r3, [r2, #88]	@ 0x58
 8004052:	4b3d      	ldr	r3, [pc, #244]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800405a:	60bb      	str	r3, [r7, #8]
 800405c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800405e:	2301      	movs	r3, #1
 8004060:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004062:	4b3a      	ldr	r3, [pc, #232]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a39      	ldr	r2, [pc, #228]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800406c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800406e:	f7fc fc6d 	bl	800094c <HAL_GetTick>
 8004072:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004074:	e009      	b.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004076:	f7fc fc69 	bl	800094c <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d902      	bls.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	74fb      	strb	r3, [r7, #19]
        break;
 8004088:	e005      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800408a:	4b30      	ldr	r3, [pc, #192]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004092:	2b00      	cmp	r3, #0
 8004094:	d0ef      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004096:	7cfb      	ldrb	r3, [r7, #19]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d159      	bne.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800409c:	4b2a      	ldr	r3, [pc, #168]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800409e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040a6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d01e      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d019      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040b8:	4b23      	ldr	r3, [pc, #140]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040c4:	4b20      	ldr	r3, [pc, #128]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ca:	4a1f      	ldr	r2, [pc, #124]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040da:	4a1b      	ldr	r2, [pc, #108]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040e4:	4a18      	ldr	r2, [pc, #96]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d016      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f6:	f7fc fc29 	bl	800094c <HAL_GetTick>
 80040fa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040fc:	e00b      	b.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040fe:	f7fc fc25 	bl	800094c <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	f241 3288 	movw	r2, #5000	@ 0x1388
 800410c:	4293      	cmp	r3, r2
 800410e:	d902      	bls.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	74fb      	strb	r3, [r7, #19]
            break;
 8004114:	e006      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004116:	4b0c      	ldr	r3, [pc, #48]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b00      	cmp	r3, #0
 8004122:	d0ec      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004124:	7cfb      	ldrb	r3, [r7, #19]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10b      	bne.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800412a:	4b07      	ldr	r3, [pc, #28]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800412c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004130:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004138:	4903      	ldr	r1, [pc, #12]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800413a:	4313      	orrs	r3, r2
 800413c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004140:	e008      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004142:	7cfb      	ldrb	r3, [r7, #19]
 8004144:	74bb      	strb	r3, [r7, #18]
 8004146:	e005      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004148:	40021000 	.word	0x40021000
 800414c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004150:	7cfb      	ldrb	r3, [r7, #19]
 8004152:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004154:	7c7b      	ldrb	r3, [r7, #17]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d105      	bne.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800415a:	4ba7      	ldr	r3, [pc, #668]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800415c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800415e:	4aa6      	ldr	r2, [pc, #664]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004160:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004164:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00a      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004172:	4ba1      	ldr	r3, [pc, #644]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004178:	f023 0203 	bic.w	r2, r3, #3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	499d      	ldr	r1, [pc, #628]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004182:	4313      	orrs	r3, r2
 8004184:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00a      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004194:	4b98      	ldr	r3, [pc, #608]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419a:	f023 020c 	bic.w	r2, r3, #12
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	4995      	ldr	r1, [pc, #596]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0304 	and.w	r3, r3, #4
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00a      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041b6:	4b90      	ldr	r3, [pc, #576]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041bc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	498c      	ldr	r1, [pc, #560]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00a      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80041d8:	4b87      	ldr	r3, [pc, #540]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	4984      	ldr	r1, [pc, #528]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0310 	and.w	r3, r3, #16
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00a      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041fa:	4b7f      	ldr	r3, [pc, #508]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004200:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	695b      	ldr	r3, [r3, #20]
 8004208:	497b      	ldr	r1, [pc, #492]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800420a:	4313      	orrs	r3, r2
 800420c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0320 	and.w	r3, r3, #32
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00a      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800421c:	4b76      	ldr	r3, [pc, #472]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800421e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004222:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	4973      	ldr	r1, [pc, #460]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800422c:	4313      	orrs	r3, r2
 800422e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00a      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800423e:	4b6e      	ldr	r3, [pc, #440]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004244:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	69db      	ldr	r3, [r3, #28]
 800424c:	496a      	ldr	r1, [pc, #424]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800424e:	4313      	orrs	r3, r2
 8004250:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800425c:	2b00      	cmp	r3, #0
 800425e:	d00a      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004260:	4b65      	ldr	r3, [pc, #404]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004266:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	4962      	ldr	r1, [pc, #392]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004270:	4313      	orrs	r3, r2
 8004272:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00a      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004282:	4b5d      	ldr	r3, [pc, #372]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004288:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004290:	4959      	ldr	r1, [pc, #356]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004292:	4313      	orrs	r3, r2
 8004294:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00a      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80042a4:	4b54      	ldr	r3, [pc, #336]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042aa:	f023 0203 	bic.w	r2, r3, #3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b2:	4951      	ldr	r1, [pc, #324]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00a      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042c6:	4b4c      	ldr	r3, [pc, #304]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042cc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d4:	4948      	ldr	r1, [pc, #288]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d015      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042e8:	4b43      	ldr	r3, [pc, #268]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f6:	4940      	ldr	r1, [pc, #256]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042f8:	4313      	orrs	r3, r2
 80042fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004302:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004306:	d105      	bne.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004308:	4b3b      	ldr	r3, [pc, #236]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	4a3a      	ldr	r2, [pc, #232]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800430e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004312:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800431c:	2b00      	cmp	r3, #0
 800431e:	d015      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004320:	4b35      	ldr	r3, [pc, #212]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004326:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800432e:	4932      	ldr	r1, [pc, #200]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004330:	4313      	orrs	r3, r2
 8004332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800433a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800433e:	d105      	bne.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004340:	4b2d      	ldr	r3, [pc, #180]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	4a2c      	ldr	r2, [pc, #176]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004346:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800434a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d015      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004358:	4b27      	ldr	r3, [pc, #156]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800435a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800435e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004366:	4924      	ldr	r1, [pc, #144]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004368:	4313      	orrs	r3, r2
 800436a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004372:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004376:	d105      	bne.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004378:	4b1f      	ldr	r3, [pc, #124]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	4a1e      	ldr	r2, [pc, #120]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800437e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004382:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d015      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004390:	4b19      	ldr	r3, [pc, #100]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004396:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800439e:	4916      	ldr	r1, [pc, #88]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043ae:	d105      	bne.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043b0:	4b11      	ldr	r3, [pc, #68]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	4a10      	ldr	r2, [pc, #64]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043ba:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d019      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043c8:	4b0b      	ldr	r3, [pc, #44]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d6:	4908      	ldr	r1, [pc, #32]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043e6:	d109      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043e8:	4b03      	ldr	r3, [pc, #12]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	4a02      	ldr	r2, [pc, #8]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043f2:	60d3      	str	r3, [r2, #12]
 80043f4:	e002      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80043f6:	bf00      	nop
 80043f8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d015      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004408:	4b29      	ldr	r3, [pc, #164]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800440a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004416:	4926      	ldr	r1, [pc, #152]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004418:	4313      	orrs	r3, r2
 800441a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004422:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004426:	d105      	bne.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004428:	4b21      	ldr	r3, [pc, #132]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	4a20      	ldr	r2, [pc, #128]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800442e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004432:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d015      	beq.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004440:	4b1b      	ldr	r3, [pc, #108]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004446:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800444e:	4918      	ldr	r1, [pc, #96]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004450:	4313      	orrs	r3, r2
 8004452:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800445a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800445e:	d105      	bne.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004460:	4b13      	ldr	r3, [pc, #76]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	4a12      	ldr	r2, [pc, #72]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004466:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800446a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d015      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004478:	4b0d      	ldr	r3, [pc, #52]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800447a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800447e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004486:	490a      	ldr	r1, [pc, #40]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004488:	4313      	orrs	r3, r2
 800448a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004492:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004496:	d105      	bne.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004498:	4b05      	ldr	r3, [pc, #20]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	4a04      	ldr	r2, [pc, #16]	@ (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800449e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80044a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3718      	adds	r7, #24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	40021000 	.word	0x40021000

080044b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80044c4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80044c8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	b29a      	uxth	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr

080044e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80044e2:	b480      	push	{r7}
 80044e4:	b085      	sub	sp, #20
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80044ea:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80044ee:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80044f6:	b29a      	uxth	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	43db      	mvns	r3, r3
 80044fe:	b29b      	uxth	r3, r3
 8004500:	4013      	ands	r3, r2
 8004502:	b29a      	uxth	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	4618      	mov	r0, r3
 800450e:	3714      	adds	r7, #20
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr

08004518 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	1d3b      	adds	r3, r7, #4
 8004522:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2201      	movs	r2, #1
 800452a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	3714      	adds	r7, #20
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004554:	b480      	push	{r7}
 8004556:	b0a7      	sub	sp, #156	@ 0x9c
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800455e:	2300      	movs	r3, #0
 8004560:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	4413      	add	r3, r2
 800456e:	881b      	ldrh	r3, [r3, #0]
 8004570:	b29b      	uxth	r3, r3
 8004572:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8004576:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800457a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	78db      	ldrb	r3, [r3, #3]
 8004582:	2b03      	cmp	r3, #3
 8004584:	d81f      	bhi.n	80045c6 <USB_ActivateEndpoint+0x72>
 8004586:	a201      	add	r2, pc, #4	@ (adr r2, 800458c <USB_ActivateEndpoint+0x38>)
 8004588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800458c:	0800459d 	.word	0x0800459d
 8004590:	080045b9 	.word	0x080045b9
 8004594:	080045cf 	.word	0x080045cf
 8004598:	080045ab 	.word	0x080045ab
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800459c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80045a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80045a4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80045a8:	e012      	b.n	80045d0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80045aa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80045ae:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80045b2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80045b6:	e00b      	b.n	80045d0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80045b8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80045bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80045c0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80045c4:	e004      	b.n	80045d0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80045cc:	e000      	b.n	80045d0 <USB_ActivateEndpoint+0x7c>
      break;
 80045ce:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	441a      	add	r2, r3
 80045da:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80045de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	4413      	add	r3, r2
 80045fc:	881b      	ldrh	r3, [r3, #0]
 80045fe:	b29b      	uxth	r3, r3
 8004600:	b21b      	sxth	r3, r3
 8004602:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004606:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800460a:	b21a      	sxth	r2, r3
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	b21b      	sxth	r3, r3
 8004612:	4313      	orrs	r3, r2
 8004614:	b21b      	sxth	r3, r3
 8004616:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	441a      	add	r2, r3
 8004624:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004628:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800462c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004630:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004634:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004638:	b29b      	uxth	r3, r3
 800463a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	7b1b      	ldrb	r3, [r3, #12]
 8004640:	2b00      	cmp	r3, #0
 8004642:	f040 8180 	bne.w	8004946 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	785b      	ldrb	r3, [r3, #1]
 800464a:	2b00      	cmp	r3, #0
 800464c:	f000 8084 	beq.w	8004758 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	61bb      	str	r3, [r7, #24]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800465a:	b29b      	uxth	r3, r3
 800465c:	461a      	mov	r2, r3
 800465e:	69bb      	ldr	r3, [r7, #24]
 8004660:	4413      	add	r3, r2
 8004662:	61bb      	str	r3, [r7, #24]
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	00da      	lsls	r2, r3, #3
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	4413      	add	r3, r2
 800466e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004672:	617b      	str	r3, [r7, #20]
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	88db      	ldrh	r3, [r3, #6]
 8004678:	085b      	lsrs	r3, r3, #1
 800467a:	b29b      	uxth	r3, r3
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	b29a      	uxth	r2, r3
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	4413      	add	r3, r2
 800468e:	881b      	ldrh	r3, [r3, #0]
 8004690:	827b      	strh	r3, [r7, #18]
 8004692:	8a7b      	ldrh	r3, [r7, #18]
 8004694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004698:	2b00      	cmp	r3, #0
 800469a:	d01b      	beq.n	80046d4 <USB_ActivateEndpoint+0x180>
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	4413      	add	r3, r2
 80046a6:	881b      	ldrh	r3, [r3, #0]
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046b2:	823b      	strh	r3, [r7, #16]
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	441a      	add	r2, r3
 80046be:	8a3b      	ldrh	r3, [r7, #16]
 80046c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046cc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	78db      	ldrb	r3, [r3, #3]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d020      	beq.n	800471e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	4413      	add	r3, r2
 80046e6:	881b      	ldrh	r3, [r3, #0]
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046f2:	81bb      	strh	r3, [r7, #12]
 80046f4:	89bb      	ldrh	r3, [r7, #12]
 80046f6:	f083 0320 	eor.w	r3, r3, #32
 80046fa:	81bb      	strh	r3, [r7, #12]
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	441a      	add	r2, r3
 8004706:	89bb      	ldrh	r3, [r7, #12]
 8004708:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800470c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004710:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004714:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004718:	b29b      	uxth	r3, r3
 800471a:	8013      	strh	r3, [r2, #0]
 800471c:	e3f9      	b.n	8004f12 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	4413      	add	r3, r2
 8004728:	881b      	ldrh	r3, [r3, #0]
 800472a:	b29b      	uxth	r3, r3
 800472c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004730:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004734:	81fb      	strh	r3, [r7, #14]
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	781b      	ldrb	r3, [r3, #0]
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	441a      	add	r2, r3
 8004740:	89fb      	ldrh	r3, [r7, #14]
 8004742:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004746:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800474a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800474e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004752:	b29b      	uxth	r3, r3
 8004754:	8013      	strh	r3, [r2, #0]
 8004756:	e3dc      	b.n	8004f12 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	633b      	str	r3, [r7, #48]	@ 0x30
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004762:	b29b      	uxth	r3, r3
 8004764:	461a      	mov	r2, r3
 8004766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004768:	4413      	add	r3, r2
 800476a:	633b      	str	r3, [r7, #48]	@ 0x30
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	00da      	lsls	r2, r3, #3
 8004772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004774:	4413      	add	r3, r2
 8004776:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800477a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	88db      	ldrh	r3, [r3, #6]
 8004780:	085b      	lsrs	r3, r3, #1
 8004782:	b29b      	uxth	r3, r3
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	b29a      	uxth	r2, r3
 8004788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800478a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004796:	b29b      	uxth	r3, r3
 8004798:	461a      	mov	r2, r3
 800479a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800479c:	4413      	add	r3, r2
 800479e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	00da      	lsls	r2, r3, #3
 80047a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a8:	4413      	add	r3, r2
 80047aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80047ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80047b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b2:	881b      	ldrh	r3, [r3, #0]
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047ba:	b29a      	uxth	r2, r3
 80047bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047be:	801a      	strh	r2, [r3, #0]
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	691b      	ldr	r3, [r3, #16]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10a      	bne.n	80047de <USB_ActivateEndpoint+0x28a>
 80047c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ca:	881b      	ldrh	r3, [r3, #0]
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047da:	801a      	strh	r2, [r3, #0]
 80047dc:	e041      	b.n	8004862 <USB_ActivateEndpoint+0x30e>
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	2b3e      	cmp	r3, #62	@ 0x3e
 80047e4:	d81c      	bhi.n	8004820 <USB_ActivateEndpoint+0x2cc>
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	085b      	lsrs	r3, r3, #1
 80047ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	f003 0301 	and.w	r3, r3, #1
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d004      	beq.n	8004806 <USB_ActivateEndpoint+0x2b2>
 80047fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004800:	3301      	adds	r3, #1
 8004802:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	881b      	ldrh	r3, [r3, #0]
 800480a:	b29a      	uxth	r2, r3
 800480c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004810:	b29b      	uxth	r3, r3
 8004812:	029b      	lsls	r3, r3, #10
 8004814:	b29b      	uxth	r3, r3
 8004816:	4313      	orrs	r3, r2
 8004818:	b29a      	uxth	r2, r3
 800481a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481c:	801a      	strh	r2, [r3, #0]
 800481e:	e020      	b.n	8004862 <USB_ActivateEndpoint+0x30e>
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	691b      	ldr	r3, [r3, #16]
 8004824:	095b      	lsrs	r3, r3, #5
 8004826:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	f003 031f 	and.w	r3, r3, #31
 8004832:	2b00      	cmp	r3, #0
 8004834:	d104      	bne.n	8004840 <USB_ActivateEndpoint+0x2ec>
 8004836:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800483a:	3b01      	subs	r3, #1
 800483c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004842:	881b      	ldrh	r3, [r3, #0]
 8004844:	b29a      	uxth	r2, r3
 8004846:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800484a:	b29b      	uxth	r3, r3
 800484c:	029b      	lsls	r3, r3, #10
 800484e:	b29b      	uxth	r3, r3
 8004850:	4313      	orrs	r3, r2
 8004852:	b29b      	uxth	r3, r3
 8004854:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004858:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800485c:	b29a      	uxth	r2, r3
 800485e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004860:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	4413      	add	r3, r2
 800486c:	881b      	ldrh	r3, [r3, #0]
 800486e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004870:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004872:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d01b      	beq.n	80048b2 <USB_ActivateEndpoint+0x35e>
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4413      	add	r3, r2
 8004884:	881b      	ldrh	r3, [r3, #0]
 8004886:	b29b      	uxth	r3, r3
 8004888:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800488c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004890:	843b      	strh	r3, [r7, #32]
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	441a      	add	r2, r3
 800489c:	8c3b      	ldrh	r3, [r7, #32]
 800489e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80048aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d124      	bne.n	8004904 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	881b      	ldrh	r3, [r3, #0]
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048d0:	83bb      	strh	r3, [r7, #28]
 80048d2:	8bbb      	ldrh	r3, [r7, #28]
 80048d4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80048d8:	83bb      	strh	r3, [r7, #28]
 80048da:	8bbb      	ldrh	r3, [r7, #28]
 80048dc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80048e0:	83bb      	strh	r3, [r7, #28]
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	781b      	ldrb	r3, [r3, #0]
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	441a      	add	r2, r3
 80048ec:	8bbb      	ldrh	r3, [r7, #28]
 80048ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048fe:	b29b      	uxth	r3, r3
 8004900:	8013      	strh	r3, [r2, #0]
 8004902:	e306      	b.n	8004f12 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	881b      	ldrh	r3, [r3, #0]
 8004910:	b29b      	uxth	r3, r3
 8004912:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004916:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800491a:	83fb      	strh	r3, [r7, #30]
 800491c:	8bfb      	ldrh	r3, [r7, #30]
 800491e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004922:	83fb      	strh	r3, [r7, #30]
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	781b      	ldrb	r3, [r3, #0]
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	441a      	add	r2, r3
 800492e:	8bfb      	ldrh	r3, [r7, #30]
 8004930:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004934:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004938:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800493c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004940:	b29b      	uxth	r3, r3
 8004942:	8013      	strh	r3, [r2, #0]
 8004944:	e2e5      	b.n	8004f12 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	78db      	ldrb	r3, [r3, #3]
 800494a:	2b02      	cmp	r3, #2
 800494c:	d11e      	bne.n	800498c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4413      	add	r3, r2
 8004958:	881b      	ldrh	r3, [r3, #0]
 800495a:	b29b      	uxth	r3, r3
 800495c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004960:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004964:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	441a      	add	r2, r3
 8004972:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8004976:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800497a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800497e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004982:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004986:	b29b      	uxth	r3, r3
 8004988:	8013      	strh	r3, [r2, #0]
 800498a:	e01d      	b.n	80049c8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	4413      	add	r3, r2
 8004996:	881b      	ldrh	r3, [r3, #0]
 8004998:	b29b      	uxth	r3, r3
 800499a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800499e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049a2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	441a      	add	r2, r3
 80049b0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80049b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	461a      	mov	r2, r3
 80049d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80049d8:	4413      	add	r3, r2
 80049da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	00da      	lsls	r2, r3, #3
 80049e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80049e4:	4413      	add	r3, r2
 80049e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80049ea:	67bb      	str	r3, [r7, #120]	@ 0x78
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	891b      	ldrh	r3, [r3, #8]
 80049f0:	085b      	lsrs	r3, r3, #1
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	005b      	lsls	r3, r3, #1
 80049f6:	b29a      	uxth	r2, r3
 80049f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80049fa:	801a      	strh	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	461a      	mov	r2, r3
 8004a0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a0c:	4413      	add	r3, r2
 8004a0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	00da      	lsls	r2, r3, #3
 8004a16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a18:	4413      	add	r3, r2
 8004a1a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004a1e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	895b      	ldrh	r3, [r3, #10]
 8004a24:	085b      	lsrs	r3, r3, #1
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a2e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	785b      	ldrb	r3, [r3, #1]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f040 81af 	bne.w	8004d98 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	4413      	add	r3, r2
 8004a44:	881b      	ldrh	r3, [r3, #0]
 8004a46:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8004a4a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8004a4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d01d      	beq.n	8004a92 <USB_ActivateEndpoint+0x53e>
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	4413      	add	r3, r2
 8004a60:	881b      	ldrh	r3, [r3, #0]
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a6c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	441a      	add	r2, r3
 8004a7a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8004a7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a86:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	4413      	add	r3, r2
 8004a9c:	881b      	ldrh	r3, [r3, #0]
 8004a9e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8004aa2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8004aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d01d      	beq.n	8004aea <USB_ActivateEndpoint+0x596>
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	781b      	ldrb	r3, [r3, #0]
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	4413      	add	r3, r2
 8004ab8:	881b      	ldrh	r3, [r3, #0]
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ac0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ac4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	441a      	add	r2, r3
 8004ad2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8004ad6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ada:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ade:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ae2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	785b      	ldrb	r3, [r3, #1]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d16b      	bne.n	8004bca <USB_ActivateEndpoint+0x676>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	461a      	mov	r2, r3
 8004b00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b02:	4413      	add	r3, r2
 8004b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	781b      	ldrb	r3, [r3, #0]
 8004b0a:	00da      	lsls	r2, r3, #3
 8004b0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b0e:	4413      	add	r3, r2
 8004b10:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004b14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b18:	881b      	ldrh	r3, [r3, #0]
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b24:	801a      	strh	r2, [r3, #0]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10a      	bne.n	8004b44 <USB_ActivateEndpoint+0x5f0>
 8004b2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b30:	881b      	ldrh	r3, [r3, #0]
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b40:	801a      	strh	r2, [r3, #0]
 8004b42:	e05d      	b.n	8004c00 <USB_ActivateEndpoint+0x6ac>
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	691b      	ldr	r3, [r3, #16]
 8004b48:	2b3e      	cmp	r3, #62	@ 0x3e
 8004b4a:	d81c      	bhi.n	8004b86 <USB_ActivateEndpoint+0x632>
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	691b      	ldr	r3, [r3, #16]
 8004b50:	085b      	lsrs	r3, r3, #1
 8004b52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	f003 0301 	and.w	r3, r3, #1
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d004      	beq.n	8004b6c <USB_ActivateEndpoint+0x618>
 8004b62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b66:	3301      	adds	r3, #1
 8004b68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004b6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b6e:	881b      	ldrh	r3, [r3, #0]
 8004b70:	b29a      	uxth	r2, r3
 8004b72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	029b      	lsls	r3, r3, #10
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b82:	801a      	strh	r2, [r3, #0]
 8004b84:	e03c      	b.n	8004c00 <USB_ActivateEndpoint+0x6ac>
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	095b      	lsrs	r3, r3, #5
 8004b8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	691b      	ldr	r3, [r3, #16]
 8004b94:	f003 031f 	and.w	r3, r3, #31
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d104      	bne.n	8004ba6 <USB_ActivateEndpoint+0x652>
 8004b9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004ba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ba8:	881b      	ldrh	r3, [r3, #0]
 8004baa:	b29a      	uxth	r2, r3
 8004bac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	029b      	lsls	r3, r3, #10
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bc2:	b29a      	uxth	r2, r3
 8004bc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bc6:	801a      	strh	r2, [r3, #0]
 8004bc8:	e01a      	b.n	8004c00 <USB_ActivateEndpoint+0x6ac>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	785b      	ldrb	r3, [r3, #1]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d116      	bne.n	8004c00 <USB_ActivateEndpoint+0x6ac>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	657b      	str	r3, [r7, #84]	@ 0x54
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	461a      	mov	r2, r3
 8004be0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004be2:	4413      	add	r3, r2
 8004be4:	657b      	str	r3, [r7, #84]	@ 0x54
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	00da      	lsls	r2, r3, #3
 8004bec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bee:	4413      	add	r3, r2
 8004bf0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004bf4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	b29a      	uxth	r2, r3
 8004bfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bfe:	801a      	strh	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	785b      	ldrb	r3, [r3, #1]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d16b      	bne.n	8004ce4 <USB_ActivateEndpoint+0x790>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	461a      	mov	r2, r3
 8004c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c1c:	4413      	add	r3, r2
 8004c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	00da      	lsls	r2, r3, #3
 8004c26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c28:	4413      	add	r3, r2
 8004c2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c32:	881b      	ldrh	r3, [r3, #0]
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c3e:	801a      	strh	r2, [r3, #0]
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d10a      	bne.n	8004c5e <USB_ActivateEndpoint+0x70a>
 8004c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c4a:	881b      	ldrh	r3, [r3, #0]
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c56:	b29a      	uxth	r2, r3
 8004c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c5a:	801a      	strh	r2, [r3, #0]
 8004c5c:	e05b      	b.n	8004d16 <USB_ActivateEndpoint+0x7c2>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	2b3e      	cmp	r3, #62	@ 0x3e
 8004c64:	d81c      	bhi.n	8004ca0 <USB_ActivateEndpoint+0x74c>
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	085b      	lsrs	r3, r3, #1
 8004c6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	f003 0301 	and.w	r3, r3, #1
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d004      	beq.n	8004c86 <USB_ActivateEndpoint+0x732>
 8004c7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004c80:	3301      	adds	r3, #1
 8004c82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c88:	881b      	ldrh	r3, [r3, #0]
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	029b      	lsls	r3, r3, #10
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	4313      	orrs	r3, r2
 8004c98:	b29a      	uxth	r2, r3
 8004c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c9c:	801a      	strh	r2, [r3, #0]
 8004c9e:	e03a      	b.n	8004d16 <USB_ActivateEndpoint+0x7c2>
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	095b      	lsrs	r3, r3, #5
 8004ca6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	f003 031f 	and.w	r3, r3, #31
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d104      	bne.n	8004cc0 <USB_ActivateEndpoint+0x76c>
 8004cb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cc2:	881b      	ldrh	r3, [r3, #0]
 8004cc4:	b29a      	uxth	r2, r3
 8004cc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	029b      	lsls	r3, r3, #10
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cdc:	b29a      	uxth	r2, r3
 8004cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce0:	801a      	strh	r2, [r3, #0]
 8004ce2:	e018      	b.n	8004d16 <USB_ActivateEndpoint+0x7c2>
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	785b      	ldrb	r3, [r3, #1]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d114      	bne.n	8004d16 <USB_ActivateEndpoint+0x7c2>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cf8:	4413      	add	r3, r2
 8004cfa:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	00da      	lsls	r2, r3, #3
 8004d02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d04:	4413      	add	r3, r2
 8004d06:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004d0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	691b      	ldr	r3, [r3, #16]
 8004d10:	b29a      	uxth	r2, r3
 8004d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d14:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	4413      	add	r3, r2
 8004d20:	881b      	ldrh	r3, [r3, #0]
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d2c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004d2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004d30:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004d34:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004d36:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004d38:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004d3c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	441a      	add	r2, r3
 8004d48:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004d4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	4413      	add	r3, r2
 8004d68:	881b      	ldrh	r3, [r3, #0]
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d74:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	441a      	add	r2, r3
 8004d80:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004d82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	8013      	strh	r3, [r2, #0]
 8004d96:	e0bc      	b.n	8004f12 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	781b      	ldrb	r3, [r3, #0]
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	4413      	add	r3, r2
 8004da2:	881b      	ldrh	r3, [r3, #0]
 8004da4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8004da8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004dac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d01d      	beq.n	8004df0 <USB_ActivateEndpoint+0x89c>
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	4413      	add	r3, r2
 8004dbe:	881b      	ldrh	r3, [r3, #0]
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dca:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	441a      	add	r2, r3
 8004dd8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004ddc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004de0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004de4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004de8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8004e00:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8004e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d01d      	beq.n	8004e48 <USB_ActivateEndpoint+0x8f4>
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	4413      	add	r3, r2
 8004e16:	881b      	ldrh	r3, [r3, #0]
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e22:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	441a      	add	r2, r3
 8004e30:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8004e34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e40:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	78db      	ldrb	r3, [r3, #3]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d024      	beq.n	8004e9a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	4413      	add	r3, r2
 8004e5a:	881b      	ldrh	r3, [r3, #0]
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e66:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004e6a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004e6e:	f083 0320 	eor.w	r3, r3, #32
 8004e72:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	441a      	add	r2, r3
 8004e80:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004e84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	8013      	strh	r3, [r2, #0]
 8004e98:	e01d      	b.n	8004ed6 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	781b      	ldrb	r3, [r3, #0]
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	4413      	add	r3, r2
 8004ea4:	881b      	ldrh	r3, [r3, #0]
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004eac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004eb0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	781b      	ldrb	r3, [r3, #0]
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	441a      	add	r2, r3
 8004ebe:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004ec2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ec6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004eca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ece:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	4413      	add	r3, r2
 8004ee0:	881b      	ldrh	r3, [r3, #0]
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ee8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eec:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	781b      	ldrb	r3, [r3, #0]
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	441a      	add	r2, r3
 8004efa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004efe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004f12:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	379c      	adds	r7, #156	@ 0x9c
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop

08004f24 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b08d      	sub	sp, #52	@ 0x34
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	7b1b      	ldrb	r3, [r3, #12]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f040 808e 	bne.w	8005054 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	785b      	ldrb	r3, [r3, #1]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d044      	beq.n	8004fca <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	781b      	ldrb	r3, [r3, #0]
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	4413      	add	r3, r2
 8004f4a:	881b      	ldrh	r3, [r3, #0]
 8004f4c:	81bb      	strh	r3, [r7, #12]
 8004f4e:	89bb      	ldrh	r3, [r7, #12]
 8004f50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d01b      	beq.n	8004f90 <USB_DeactivateEndpoint+0x6c>
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4413      	add	r3, r2
 8004f62:	881b      	ldrh	r3, [r3, #0]
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f6e:	817b      	strh	r3, [r7, #10]
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	781b      	ldrb	r3, [r3, #0]
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	441a      	add	r2, r3
 8004f7a:	897b      	ldrh	r3, [r7, #10]
 8004f7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f88:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	4413      	add	r3, r2
 8004f9a:	881b      	ldrh	r3, [r3, #0]
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fa2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fa6:	813b      	strh	r3, [r7, #8]
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	441a      	add	r2, r3
 8004fb2:	893b      	ldrh	r3, [r7, #8]
 8004fb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	8013      	strh	r3, [r2, #0]
 8004fc8:	e192      	b.n	80052f0 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	4413      	add	r3, r2
 8004fd4:	881b      	ldrh	r3, [r3, #0]
 8004fd6:	827b      	strh	r3, [r7, #18]
 8004fd8:	8a7b      	ldrh	r3, [r7, #18]
 8004fda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d01b      	beq.n	800501a <USB_DeactivateEndpoint+0xf6>
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	781b      	ldrb	r3, [r3, #0]
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4413      	add	r3, r2
 8004fec:	881b      	ldrh	r3, [r3, #0]
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ff4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ff8:	823b      	strh	r3, [r7, #16]
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	441a      	add	r2, r3
 8005004:	8a3b      	ldrh	r3, [r7, #16]
 8005006:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800500a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800500e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005012:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005016:	b29b      	uxth	r3, r3
 8005018:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	4413      	add	r3, r2
 8005024:	881b      	ldrh	r3, [r3, #0]
 8005026:	b29b      	uxth	r3, r3
 8005028:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800502c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005030:	81fb      	strh	r3, [r7, #14]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	441a      	add	r2, r3
 800503c:	89fb      	ldrh	r3, [r7, #14]
 800503e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005042:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005046:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800504a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800504e:	b29b      	uxth	r3, r3
 8005050:	8013      	strh	r3, [r2, #0]
 8005052:	e14d      	b.n	80052f0 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	785b      	ldrb	r3, [r3, #1]
 8005058:	2b00      	cmp	r3, #0
 800505a:	f040 80a5 	bne.w	80051a8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	4413      	add	r3, r2
 8005068:	881b      	ldrh	r3, [r3, #0]
 800506a:	843b      	strh	r3, [r7, #32]
 800506c:	8c3b      	ldrh	r3, [r7, #32]
 800506e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d01b      	beq.n	80050ae <USB_DeactivateEndpoint+0x18a>
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	4413      	add	r3, r2
 8005080:	881b      	ldrh	r3, [r3, #0]
 8005082:	b29b      	uxth	r3, r3
 8005084:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005088:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508c:	83fb      	strh	r3, [r7, #30]
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	441a      	add	r2, r3
 8005098:	8bfb      	ldrh	r3, [r7, #30]
 800509a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800509e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80050a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	4413      	add	r3, r2
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	83bb      	strh	r3, [r7, #28]
 80050bc:	8bbb      	ldrh	r3, [r7, #28]
 80050be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d01b      	beq.n	80050fe <USB_DeactivateEndpoint+0x1da>
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	4413      	add	r3, r2
 80050d0:	881b      	ldrh	r3, [r3, #0]
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050dc:	837b      	strh	r3, [r7, #26]
 80050de:	687a      	ldr	r2, [r7, #4]
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	441a      	add	r2, r3
 80050e8:	8b7b      	ldrh	r3, [r7, #26]
 80050ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050f6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	4413      	add	r3, r2
 8005108:	881b      	ldrh	r3, [r3, #0]
 800510a:	b29b      	uxth	r3, r3
 800510c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005110:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005114:	833b      	strh	r3, [r7, #24]
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	781b      	ldrb	r3, [r3, #0]
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	441a      	add	r2, r3
 8005120:	8b3b      	ldrh	r3, [r7, #24]
 8005122:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005126:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800512a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800512e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005132:	b29b      	uxth	r3, r3
 8005134:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4413      	add	r3, r2
 8005140:	881b      	ldrh	r3, [r3, #0]
 8005142:	b29b      	uxth	r3, r3
 8005144:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005148:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800514c:	82fb      	strh	r3, [r7, #22]
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	441a      	add	r2, r3
 8005158:	8afb      	ldrh	r3, [r7, #22]
 800515a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800515e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005162:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005166:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800516a:	b29b      	uxth	r3, r3
 800516c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	4413      	add	r3, r2
 8005178:	881b      	ldrh	r3, [r3, #0]
 800517a:	b29b      	uxth	r3, r3
 800517c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005180:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005184:	82bb      	strh	r3, [r7, #20]
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	441a      	add	r2, r3
 8005190:	8abb      	ldrh	r3, [r7, #20]
 8005192:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005196:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800519a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800519e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	8013      	strh	r3, [r2, #0]
 80051a6:	e0a3      	b.n	80052f0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	4413      	add	r3, r2
 80051b2:	881b      	ldrh	r3, [r3, #0]
 80051b4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80051b6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80051b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d01b      	beq.n	80051f8 <USB_DeactivateEndpoint+0x2d4>
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	4413      	add	r3, r2
 80051ca:	881b      	ldrh	r3, [r3, #0]
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051d6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	441a      	add	r2, r3
 80051e2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80051e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80051f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	4413      	add	r3, r2
 8005202:	881b      	ldrh	r3, [r3, #0]
 8005204:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005206:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800520c:	2b00      	cmp	r3, #0
 800520e:	d01b      	beq.n	8005248 <USB_DeactivateEndpoint+0x324>
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	4413      	add	r3, r2
 800521a:	881b      	ldrh	r3, [r3, #0]
 800521c:	b29b      	uxth	r3, r3
 800521e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005226:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005228:	687a      	ldr	r2, [r7, #4]
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	441a      	add	r2, r3
 8005232:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005234:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005238:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800523c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005240:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005244:	b29b      	uxth	r3, r3
 8005246:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4413      	add	r3, r2
 8005252:	881b      	ldrh	r3, [r3, #0]
 8005254:	b29b      	uxth	r3, r3
 8005256:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800525a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800525e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	441a      	add	r2, r3
 800526a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800526c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005270:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005274:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005278:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800527c:	b29b      	uxth	r3, r3
 800527e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	881b      	ldrh	r3, [r3, #0]
 800528c:	b29b      	uxth	r3, r3
 800528e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005292:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005296:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	441a      	add	r2, r3
 80052a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80052a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	881b      	ldrh	r3, [r3, #0]
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80052ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ce:	847b      	strh	r3, [r7, #34]	@ 0x22
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	441a      	add	r2, r3
 80052da:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80052dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3734      	adds	r7, #52	@ 0x34
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr

080052fe <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80052fe:	b580      	push	{r7, lr}
 8005300:	b0ac      	sub	sp, #176	@ 0xb0
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
 8005306:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	785b      	ldrb	r3, [r3, #1]
 800530c:	2b01      	cmp	r3, #1
 800530e:	f040 84ca 	bne.w	8005ca6 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	699a      	ldr	r2, [r3, #24]
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	429a      	cmp	r2, r3
 800531c:	d904      	bls.n	8005328 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005326:	e003      	b.n	8005330 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	7b1b      	ldrb	r3, [r3, #12]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d122      	bne.n	800537e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	6959      	ldr	r1, [r3, #20]
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	88da      	ldrh	r2, [r3, #6]
 8005340:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005344:	b29b      	uxth	r3, r3
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 febd 	bl	80060c6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	613b      	str	r3, [r7, #16]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005356:	b29b      	uxth	r3, r3
 8005358:	461a      	mov	r2, r3
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	4413      	add	r3, r2
 800535e:	613b      	str	r3, [r7, #16]
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	781b      	ldrb	r3, [r3, #0]
 8005364:	00da      	lsls	r2, r3, #3
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	4413      	add	r3, r2
 800536a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800536e:	60fb      	str	r3, [r7, #12]
 8005370:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005374:	b29a      	uxth	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	801a      	strh	r2, [r3, #0]
 800537a:	f000 bc6f 	b.w	8005c5c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	78db      	ldrb	r3, [r3, #3]
 8005382:	2b02      	cmp	r3, #2
 8005384:	f040 831e 	bne.w	80059c4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	6a1a      	ldr	r2, [r3, #32]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	691b      	ldr	r3, [r3, #16]
 8005390:	429a      	cmp	r2, r3
 8005392:	f240 82cf 	bls.w	8005934 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	4413      	add	r3, r2
 80053a0:	881b      	ldrh	r3, [r3, #0]
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ac:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	441a      	add	r2, r3
 80053ba:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80053be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053c6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80053ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	6a1a      	ldr	r2, [r3, #32]
 80053d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053da:	1ad2      	subs	r2, r2, r3
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	4413      	add	r3, r2
 80053ea:	881b      	ldrh	r3, [r3, #0]
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f000 814f 	beq.w	8005696 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	785b      	ldrb	r3, [r3, #1]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d16b      	bne.n	80054dc <USB_EPStartXfer+0x1de>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800540e:	b29b      	uxth	r3, r3
 8005410:	461a      	mov	r2, r3
 8005412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005414:	4413      	add	r3, r2
 8005416:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	781b      	ldrb	r3, [r3, #0]
 800541c:	00da      	lsls	r2, r3, #3
 800541e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005420:	4413      	add	r3, r2
 8005422:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005426:	627b      	str	r3, [r7, #36]	@ 0x24
 8005428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542a:	881b      	ldrh	r3, [r3, #0]
 800542c:	b29b      	uxth	r3, r3
 800542e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005432:	b29a      	uxth	r2, r3
 8005434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005436:	801a      	strh	r2, [r3, #0]
 8005438:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800543c:	2b00      	cmp	r3, #0
 800543e:	d10a      	bne.n	8005456 <USB_EPStartXfer+0x158>
 8005440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005442:	881b      	ldrh	r3, [r3, #0]
 8005444:	b29b      	uxth	r3, r3
 8005446:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800544a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800544e:	b29a      	uxth	r2, r3
 8005450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005452:	801a      	strh	r2, [r3, #0]
 8005454:	e05b      	b.n	800550e <USB_EPStartXfer+0x210>
 8005456:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800545a:	2b3e      	cmp	r3, #62	@ 0x3e
 800545c:	d81c      	bhi.n	8005498 <USB_EPStartXfer+0x19a>
 800545e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005462:	085b      	lsrs	r3, r3, #1
 8005464:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005468:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800546c:	f003 0301 	and.w	r3, r3, #1
 8005470:	2b00      	cmp	r3, #0
 8005472:	d004      	beq.n	800547e <USB_EPStartXfer+0x180>
 8005474:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005478:	3301      	adds	r3, #1
 800547a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800547e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005480:	881b      	ldrh	r3, [r3, #0]
 8005482:	b29a      	uxth	r2, r3
 8005484:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005488:	b29b      	uxth	r3, r3
 800548a:	029b      	lsls	r3, r3, #10
 800548c:	b29b      	uxth	r3, r3
 800548e:	4313      	orrs	r3, r2
 8005490:	b29a      	uxth	r2, r3
 8005492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005494:	801a      	strh	r2, [r3, #0]
 8005496:	e03a      	b.n	800550e <USB_EPStartXfer+0x210>
 8005498:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800549c:	095b      	lsrs	r3, r3, #5
 800549e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80054a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054a6:	f003 031f 	and.w	r3, r3, #31
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d104      	bne.n	80054b8 <USB_EPStartXfer+0x1ba>
 80054ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80054b2:	3b01      	subs	r3, #1
 80054b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80054b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ba:	881b      	ldrh	r3, [r3, #0]
 80054bc:	b29a      	uxth	r2, r3
 80054be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	029b      	lsls	r3, r3, #10
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	4313      	orrs	r3, r2
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054d4:	b29a      	uxth	r2, r3
 80054d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d8:	801a      	strh	r2, [r3, #0]
 80054da:	e018      	b.n	800550e <USB_EPStartXfer+0x210>
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	785b      	ldrb	r3, [r3, #1]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d114      	bne.n	800550e <USB_EPStartXfer+0x210>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	461a      	mov	r2, r3
 80054ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f0:	4413      	add	r3, r2
 80054f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	781b      	ldrb	r3, [r3, #0]
 80054f8:	00da      	lsls	r2, r3, #3
 80054fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fc:	4413      	add	r3, r2
 80054fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005502:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005504:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005508:	b29a      	uxth	r2, r3
 800550a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800550c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	895b      	ldrh	r3, [r3, #10]
 8005512:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	6959      	ldr	r1, [r3, #20]
 800551a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800551e:	b29b      	uxth	r3, r3
 8005520:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 fdce 	bl	80060c6 <USB_WritePMA>
            ep->xfer_buff += len;
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	695a      	ldr	r2, [r3, #20]
 800552e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005532:	441a      	add	r2, r3
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	6a1a      	ldr	r2, [r3, #32]
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	429a      	cmp	r2, r3
 8005542:	d907      	bls.n	8005554 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	6a1a      	ldr	r2, [r3, #32]
 8005548:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800554c:	1ad2      	subs	r2, r2, r3
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	621a      	str	r2, [r3, #32]
 8005552:	e006      	b.n	8005562 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	6a1b      	ldr	r3, [r3, #32]
 8005558:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	2200      	movs	r2, #0
 8005560:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	785b      	ldrb	r3, [r3, #1]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d16b      	bne.n	8005642 <USB_EPStartXfer+0x344>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	61bb      	str	r3, [r7, #24]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005574:	b29b      	uxth	r3, r3
 8005576:	461a      	mov	r2, r3
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	4413      	add	r3, r2
 800557c:	61bb      	str	r3, [r7, #24]
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	00da      	lsls	r2, r3, #3
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	4413      	add	r3, r2
 8005588:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800558c:	617b      	str	r3, [r7, #20]
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	881b      	ldrh	r3, [r3, #0]
 8005592:	b29b      	uxth	r3, r3
 8005594:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005598:	b29a      	uxth	r2, r3
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	801a      	strh	r2, [r3, #0]
 800559e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d10a      	bne.n	80055bc <USB_EPStartXfer+0x2be>
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	881b      	ldrh	r3, [r3, #0]
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055b4:	b29a      	uxth	r2, r3
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	801a      	strh	r2, [r3, #0]
 80055ba:	e05d      	b.n	8005678 <USB_EPStartXfer+0x37a>
 80055bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055c0:	2b3e      	cmp	r3, #62	@ 0x3e
 80055c2:	d81c      	bhi.n	80055fe <USB_EPStartXfer+0x300>
 80055c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055c8:	085b      	lsrs	r3, r3, #1
 80055ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80055ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055d2:	f003 0301 	and.w	r3, r3, #1
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d004      	beq.n	80055e4 <USB_EPStartXfer+0x2e6>
 80055da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055de:	3301      	adds	r3, #1
 80055e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	881b      	ldrh	r3, [r3, #0]
 80055e8:	b29a      	uxth	r2, r3
 80055ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	029b      	lsls	r3, r3, #10
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	4313      	orrs	r3, r2
 80055f6:	b29a      	uxth	r2, r3
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	801a      	strh	r2, [r3, #0]
 80055fc:	e03c      	b.n	8005678 <USB_EPStartXfer+0x37a>
 80055fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005602:	095b      	lsrs	r3, r3, #5
 8005604:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005608:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800560c:	f003 031f 	and.w	r3, r3, #31
 8005610:	2b00      	cmp	r3, #0
 8005612:	d104      	bne.n	800561e <USB_EPStartXfer+0x320>
 8005614:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005618:	3b01      	subs	r3, #1
 800561a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	881b      	ldrh	r3, [r3, #0]
 8005622:	b29a      	uxth	r2, r3
 8005624:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005628:	b29b      	uxth	r3, r3
 800562a:	029b      	lsls	r3, r3, #10
 800562c:	b29b      	uxth	r3, r3
 800562e:	4313      	orrs	r3, r2
 8005630:	b29b      	uxth	r3, r3
 8005632:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005636:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800563a:	b29a      	uxth	r2, r3
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	801a      	strh	r2, [r3, #0]
 8005640:	e01a      	b.n	8005678 <USB_EPStartXfer+0x37a>
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	785b      	ldrb	r3, [r3, #1]
 8005646:	2b01      	cmp	r3, #1
 8005648:	d116      	bne.n	8005678 <USB_EPStartXfer+0x37a>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	623b      	str	r3, [r7, #32]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005654:	b29b      	uxth	r3, r3
 8005656:	461a      	mov	r2, r3
 8005658:	6a3b      	ldr	r3, [r7, #32]
 800565a:	4413      	add	r3, r2
 800565c:	623b      	str	r3, [r7, #32]
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	00da      	lsls	r2, r3, #3
 8005664:	6a3b      	ldr	r3, [r7, #32]
 8005666:	4413      	add	r3, r2
 8005668:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800566c:	61fb      	str	r3, [r7, #28]
 800566e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005672:	b29a      	uxth	r2, r3
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	891b      	ldrh	r3, [r3, #8]
 800567c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	6959      	ldr	r1, [r3, #20]
 8005684:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005688:	b29b      	uxth	r3, r3
 800568a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 fd19 	bl	80060c6 <USB_WritePMA>
 8005694:	e2e2      	b.n	8005c5c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	785b      	ldrb	r3, [r3, #1]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d16b      	bne.n	8005776 <USB_EPStartXfer+0x478>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	461a      	mov	r2, r3
 80056ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056ae:	4413      	add	r3, r2
 80056b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	00da      	lsls	r2, r3, #3
 80056b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056ba:	4413      	add	r3, r2
 80056bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80056c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80056c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056c4:	881b      	ldrh	r3, [r3, #0]
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056d0:	801a      	strh	r2, [r3, #0]
 80056d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d10a      	bne.n	80056f0 <USB_EPStartXfer+0x3f2>
 80056da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056dc:	881b      	ldrh	r3, [r3, #0]
 80056de:	b29b      	uxth	r3, r3
 80056e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056e8:	b29a      	uxth	r2, r3
 80056ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056ec:	801a      	strh	r2, [r3, #0]
 80056ee:	e05d      	b.n	80057ac <USB_EPStartXfer+0x4ae>
 80056f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80056f6:	d81c      	bhi.n	8005732 <USB_EPStartXfer+0x434>
 80056f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056fc:	085b      	lsrs	r3, r3, #1
 80056fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005702:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005706:	f003 0301 	and.w	r3, r3, #1
 800570a:	2b00      	cmp	r3, #0
 800570c:	d004      	beq.n	8005718 <USB_EPStartXfer+0x41a>
 800570e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005712:	3301      	adds	r3, #1
 8005714:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005718:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800571a:	881b      	ldrh	r3, [r3, #0]
 800571c:	b29a      	uxth	r2, r3
 800571e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005722:	b29b      	uxth	r3, r3
 8005724:	029b      	lsls	r3, r3, #10
 8005726:	b29b      	uxth	r3, r3
 8005728:	4313      	orrs	r3, r2
 800572a:	b29a      	uxth	r2, r3
 800572c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800572e:	801a      	strh	r2, [r3, #0]
 8005730:	e03c      	b.n	80057ac <USB_EPStartXfer+0x4ae>
 8005732:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005736:	095b      	lsrs	r3, r3, #5
 8005738:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800573c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005740:	f003 031f 	and.w	r3, r3, #31
 8005744:	2b00      	cmp	r3, #0
 8005746:	d104      	bne.n	8005752 <USB_EPStartXfer+0x454>
 8005748:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800574c:	3b01      	subs	r3, #1
 800574e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005752:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005754:	881b      	ldrh	r3, [r3, #0]
 8005756:	b29a      	uxth	r2, r3
 8005758:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800575c:	b29b      	uxth	r3, r3
 800575e:	029b      	lsls	r3, r3, #10
 8005760:	b29b      	uxth	r3, r3
 8005762:	4313      	orrs	r3, r2
 8005764:	b29b      	uxth	r3, r3
 8005766:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800576a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800576e:	b29a      	uxth	r2, r3
 8005770:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005772:	801a      	strh	r2, [r3, #0]
 8005774:	e01a      	b.n	80057ac <USB_EPStartXfer+0x4ae>
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	785b      	ldrb	r3, [r3, #1]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d116      	bne.n	80057ac <USB_EPStartXfer+0x4ae>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	653b      	str	r3, [r7, #80]	@ 0x50
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005788:	b29b      	uxth	r3, r3
 800578a:	461a      	mov	r2, r3
 800578c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800578e:	4413      	add	r3, r2
 8005790:	653b      	str	r3, [r7, #80]	@ 0x50
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	00da      	lsls	r2, r3, #3
 8005798:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800579a:	4413      	add	r3, r2
 800579c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80057a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057a6:	b29a      	uxth	r2, r3
 80057a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057aa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	891b      	ldrh	r3, [r3, #8]
 80057b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	6959      	ldr	r1, [r3, #20]
 80057b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057bc:	b29b      	uxth	r3, r3
 80057be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 fc7f 	bl	80060c6 <USB_WritePMA>
            ep->xfer_buff += len;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	695a      	ldr	r2, [r3, #20]
 80057cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057d0:	441a      	add	r2, r3
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	6a1a      	ldr	r2, [r3, #32]
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d907      	bls.n	80057f2 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	6a1a      	ldr	r2, [r3, #32]
 80057e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057ea:	1ad2      	subs	r2, r2, r3
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	621a      	str	r2, [r3, #32]
 80057f0:	e006      	b.n	8005800 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2200      	movs	r2, #0
 80057fe:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	643b      	str	r3, [r7, #64]	@ 0x40
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	785b      	ldrb	r3, [r3, #1]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d16b      	bne.n	80058e4 <USB_EPStartXfer+0x5e6>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005816:	b29b      	uxth	r3, r3
 8005818:	461a      	mov	r2, r3
 800581a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800581c:	4413      	add	r3, r2
 800581e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	00da      	lsls	r2, r3, #3
 8005826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005828:	4413      	add	r3, r2
 800582a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800582e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005832:	881b      	ldrh	r3, [r3, #0]
 8005834:	b29b      	uxth	r3, r3
 8005836:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800583a:	b29a      	uxth	r2, r3
 800583c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800583e:	801a      	strh	r2, [r3, #0]
 8005840:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10a      	bne.n	800585e <USB_EPStartXfer+0x560>
 8005848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800584a:	881b      	ldrh	r3, [r3, #0]
 800584c:	b29b      	uxth	r3, r3
 800584e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005852:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005856:	b29a      	uxth	r2, r3
 8005858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800585a:	801a      	strh	r2, [r3, #0]
 800585c:	e05b      	b.n	8005916 <USB_EPStartXfer+0x618>
 800585e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005862:	2b3e      	cmp	r3, #62	@ 0x3e
 8005864:	d81c      	bhi.n	80058a0 <USB_EPStartXfer+0x5a2>
 8005866:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800586a:	085b      	lsrs	r3, r3, #1
 800586c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005870:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005874:	f003 0301 	and.w	r3, r3, #1
 8005878:	2b00      	cmp	r3, #0
 800587a:	d004      	beq.n	8005886 <USB_EPStartXfer+0x588>
 800587c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005880:	3301      	adds	r3, #1
 8005882:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005888:	881b      	ldrh	r3, [r3, #0]
 800588a:	b29a      	uxth	r2, r3
 800588c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005890:	b29b      	uxth	r3, r3
 8005892:	029b      	lsls	r3, r3, #10
 8005894:	b29b      	uxth	r3, r3
 8005896:	4313      	orrs	r3, r2
 8005898:	b29a      	uxth	r2, r3
 800589a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800589c:	801a      	strh	r2, [r3, #0]
 800589e:	e03a      	b.n	8005916 <USB_EPStartXfer+0x618>
 80058a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058a4:	095b      	lsrs	r3, r3, #5
 80058a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80058aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058ae:	f003 031f 	and.w	r3, r3, #31
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d104      	bne.n	80058c0 <USB_EPStartXfer+0x5c2>
 80058b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058ba:	3b01      	subs	r3, #1
 80058bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80058c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058c2:	881b      	ldrh	r3, [r3, #0]
 80058c4:	b29a      	uxth	r2, r3
 80058c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	029b      	lsls	r3, r3, #10
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	4313      	orrs	r3, r2
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058dc:	b29a      	uxth	r2, r3
 80058de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058e0:	801a      	strh	r2, [r3, #0]
 80058e2:	e018      	b.n	8005916 <USB_EPStartXfer+0x618>
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	785b      	ldrb	r3, [r3, #1]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d114      	bne.n	8005916 <USB_EPStartXfer+0x618>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	461a      	mov	r2, r3
 80058f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058f8:	4413      	add	r3, r2
 80058fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	781b      	ldrb	r3, [r3, #0]
 8005900:	00da      	lsls	r2, r3, #3
 8005902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005904:	4413      	add	r3, r2
 8005906:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800590a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800590c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005910:	b29a      	uxth	r2, r3
 8005912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005914:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	895b      	ldrh	r3, [r3, #10]
 800591a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	6959      	ldr	r1, [r3, #20]
 8005922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005926:	b29b      	uxth	r3, r3
 8005928:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f000 fbca 	bl	80060c6 <USB_WritePMA>
 8005932:	e193      	b.n	8005c5c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800593c:	687a      	ldr	r2, [r7, #4]
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	4413      	add	r3, r2
 8005946:	881b      	ldrh	r3, [r3, #0]
 8005948:	b29b      	uxth	r3, r3
 800594a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800594e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005952:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	441a      	add	r2, r3
 8005960:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005964:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005968:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800596c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005970:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005974:	b29b      	uxth	r3, r3
 8005976:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005982:	b29b      	uxth	r3, r3
 8005984:	461a      	mov	r2, r3
 8005986:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005988:	4413      	add	r3, r2
 800598a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	781b      	ldrb	r3, [r3, #0]
 8005990:	00da      	lsls	r2, r3, #3
 8005992:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005994:	4413      	add	r3, r2
 8005996:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800599a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800599c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059a0:	b29a      	uxth	r2, r3
 80059a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80059a4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	891b      	ldrh	r3, [r3, #8]
 80059aa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	6959      	ldr	r1, [r3, #20]
 80059b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 fb82 	bl	80060c6 <USB_WritePMA>
 80059c2:	e14b      	b.n	8005c5c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	6a1a      	ldr	r2, [r3, #32]
 80059c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059cc:	1ad2      	subs	r2, r2, r3
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	4413      	add	r3, r2
 80059dc:	881b      	ldrh	r3, [r3, #0]
 80059de:	b29b      	uxth	r3, r3
 80059e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f000 809a 	beq.w	8005b1e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	785b      	ldrb	r3, [r3, #1]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d16b      	bne.n	8005ace <USB_EPStartXfer+0x7d0>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	461a      	mov	r2, r3
 8005a04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a06:	4413      	add	r3, r2
 8005a08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	781b      	ldrb	r3, [r3, #0]
 8005a0e:	00da      	lsls	r2, r3, #3
 8005a10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a12:	4413      	add	r3, r2
 8005a14:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005a18:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a1c:	881b      	ldrh	r3, [r3, #0]
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a28:	801a      	strh	r2, [r3, #0]
 8005a2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d10a      	bne.n	8005a48 <USB_EPStartXfer+0x74a>
 8005a32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a34:	881b      	ldrh	r3, [r3, #0]
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a44:	801a      	strh	r2, [r3, #0]
 8005a46:	e05b      	b.n	8005b00 <USB_EPStartXfer+0x802>
 8005a48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a4c:	2b3e      	cmp	r3, #62	@ 0x3e
 8005a4e:	d81c      	bhi.n	8005a8a <USB_EPStartXfer+0x78c>
 8005a50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a54:	085b      	lsrs	r3, r3, #1
 8005a56:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d004      	beq.n	8005a70 <USB_EPStartXfer+0x772>
 8005a66:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a72:	881b      	ldrh	r3, [r3, #0]
 8005a74:	b29a      	uxth	r2, r3
 8005a76:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	029b      	lsls	r3, r3, #10
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	4313      	orrs	r3, r2
 8005a82:	b29a      	uxth	r2, r3
 8005a84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a86:	801a      	strh	r2, [r3, #0]
 8005a88:	e03a      	b.n	8005b00 <USB_EPStartXfer+0x802>
 8005a8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a8e:	095b      	lsrs	r3, r3, #5
 8005a90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a98:	f003 031f 	and.w	r3, r3, #31
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d104      	bne.n	8005aaa <USB_EPStartXfer+0x7ac>
 8005aa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005aaa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005aac:	881b      	ldrh	r3, [r3, #0]
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	029b      	lsls	r3, r3, #10
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	4313      	orrs	r3, r2
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ac2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ac6:	b29a      	uxth	r2, r3
 8005ac8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005aca:	801a      	strh	r2, [r3, #0]
 8005acc:	e018      	b.n	8005b00 <USB_EPStartXfer+0x802>
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	785b      	ldrb	r3, [r3, #1]
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d114      	bne.n	8005b00 <USB_EPStartXfer+0x802>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	461a      	mov	r2, r3
 8005ae0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ae2:	4413      	add	r3, r2
 8005ae4:	673b      	str	r3, [r7, #112]	@ 0x70
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	781b      	ldrb	r3, [r3, #0]
 8005aea:	00da      	lsls	r2, r3, #3
 8005aec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005aee:	4413      	add	r3, r2
 8005af0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005af4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005af6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005afa:	b29a      	uxth	r2, r3
 8005afc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005afe:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	895b      	ldrh	r3, [r3, #10]
 8005b04:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	6959      	ldr	r1, [r3, #20]
 8005b0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 fad5 	bl	80060c6 <USB_WritePMA>
 8005b1c:	e09e      	b.n	8005c5c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	785b      	ldrb	r3, [r3, #1]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d16b      	bne.n	8005bfe <USB_EPStartXfer+0x900>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	461a      	mov	r2, r3
 8005b34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005b36:	4413      	add	r3, r2
 8005b38:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	781b      	ldrb	r3, [r3, #0]
 8005b3e:	00da      	lsls	r2, r3, #3
 8005b40:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005b42:	4413      	add	r3, r2
 8005b44:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005b48:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b4c:	881b      	ldrh	r3, [r3, #0]
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b54:	b29a      	uxth	r2, r3
 8005b56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b58:	801a      	strh	r2, [r3, #0]
 8005b5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d10a      	bne.n	8005b78 <USB_EPStartXfer+0x87a>
 8005b62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b64:	881b      	ldrh	r3, [r3, #0]
 8005b66:	b29b      	uxth	r3, r3
 8005b68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b70:	b29a      	uxth	r2, r3
 8005b72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b74:	801a      	strh	r2, [r3, #0]
 8005b76:	e063      	b.n	8005c40 <USB_EPStartXfer+0x942>
 8005b78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b7c:	2b3e      	cmp	r3, #62	@ 0x3e
 8005b7e:	d81c      	bhi.n	8005bba <USB_EPStartXfer+0x8bc>
 8005b80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b84:	085b      	lsrs	r3, r3, #1
 8005b86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005b8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b8e:	f003 0301 	and.w	r3, r3, #1
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d004      	beq.n	8005ba0 <USB_EPStartXfer+0x8a2>
 8005b96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005ba0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ba2:	881b      	ldrh	r3, [r3, #0]
 8005ba4:	b29a      	uxth	r2, r3
 8005ba6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	029b      	lsls	r3, r3, #10
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	b29a      	uxth	r2, r3
 8005bb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005bb6:	801a      	strh	r2, [r3, #0]
 8005bb8:	e042      	b.n	8005c40 <USB_EPStartXfer+0x942>
 8005bba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005bbe:	095b      	lsrs	r3, r3, #5
 8005bc0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005bc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005bc8:	f003 031f 	and.w	r3, r3, #31
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d104      	bne.n	8005bda <USB_EPStartXfer+0x8dc>
 8005bd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005bda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005bdc:	881b      	ldrh	r3, [r3, #0]
 8005bde:	b29a      	uxth	r2, r3
 8005be0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	029b      	lsls	r3, r3, #10
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	4313      	orrs	r3, r2
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bf6:	b29a      	uxth	r2, r3
 8005bf8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005bfa:	801a      	strh	r2, [r3, #0]
 8005bfc:	e020      	b.n	8005c40 <USB_EPStartXfer+0x942>
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	785b      	ldrb	r3, [r3, #1]
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d11c      	bne.n	8005c40 <USB_EPStartXfer+0x942>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	461a      	mov	r2, r3
 8005c16:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c1a:	4413      	add	r3, r2
 8005c1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	00da      	lsls	r2, r3, #3
 8005c26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c2a:	4413      	add	r3, r2
 8005c2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005c30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005c38:	b29a      	uxth	r2, r3
 8005c3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005c3e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	891b      	ldrh	r3, [r3, #8]
 8005c44:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	6959      	ldr	r1, [r3, #20]
 8005c4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f000 fa35 	bl	80060c6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	4413      	add	r3, r2
 8005c66:	881b      	ldrh	r3, [r3, #0]
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c72:	817b      	strh	r3, [r7, #10]
 8005c74:	897b      	ldrh	r3, [r7, #10]
 8005c76:	f083 0310 	eor.w	r3, r3, #16
 8005c7a:	817b      	strh	r3, [r7, #10]
 8005c7c:	897b      	ldrh	r3, [r7, #10]
 8005c7e:	f083 0320 	eor.w	r3, r3, #32
 8005c82:	817b      	strh	r3, [r7, #10]
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	009b      	lsls	r3, r3, #2
 8005c8c:	441a      	add	r2, r3
 8005c8e:	897b      	ldrh	r3, [r7, #10]
 8005c90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	8013      	strh	r3, [r2, #0]
 8005ca4:	e0d5      	b.n	8005e52 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	7b1b      	ldrb	r3, [r3, #12]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d156      	bne.n	8005d5c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	699b      	ldr	r3, [r3, #24]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d122      	bne.n	8005cfc <USB_EPStartXfer+0x9fe>
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	78db      	ldrb	r3, [r3, #3]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d11e      	bne.n	8005cfc <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	4413      	add	r3, r2
 8005cc8:	881b      	ldrh	r3, [r3, #0]
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cd4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8005cd8:	687a      	ldr	r2, [r7, #4]
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	781b      	ldrb	r3, [r3, #0]
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	441a      	add	r2, r3
 8005ce2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005ce6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005cea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005cee:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005cf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	8013      	strh	r3, [r2, #0]
 8005cfa:	e01d      	b.n	8005d38 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	4413      	add	r3, r2
 8005d06:	881b      	ldrh	r3, [r3, #0]
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d12:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	441a      	add	r2, r3
 8005d20:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8005d24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	699a      	ldr	r2, [r3, #24]
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	691b      	ldr	r3, [r3, #16]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d907      	bls.n	8005d54 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	699a      	ldr	r2, [r3, #24]
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	691b      	ldr	r3, [r3, #16]
 8005d4c:	1ad2      	subs	r2, r2, r3
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	619a      	str	r2, [r3, #24]
 8005d52:	e054      	b.n	8005dfe <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	2200      	movs	r2, #0
 8005d58:	619a      	str	r2, [r3, #24]
 8005d5a:	e050      	b.n	8005dfe <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	78db      	ldrb	r3, [r3, #3]
 8005d60:	2b02      	cmp	r3, #2
 8005d62:	d142      	bne.n	8005dea <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	69db      	ldr	r3, [r3, #28]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d048      	beq.n	8005dfe <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	781b      	ldrb	r3, [r3, #0]
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	4413      	add	r3, r2
 8005d76:	881b      	ldrh	r3, [r3, #0]
 8005d78:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005d7c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005d80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d005      	beq.n	8005d94 <USB_EPStartXfer+0xa96>
 8005d88:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10b      	bne.n	8005dac <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005d94:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005d98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d12e      	bne.n	8005dfe <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005da0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d128      	bne.n	8005dfe <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	4413      	add	r3, r2
 8005db6:	881b      	ldrh	r3, [r3, #0]
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dc2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	441a      	add	r2, r3
 8005dd0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005dd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005dd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ddc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005de0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	8013      	strh	r3, [r2, #0]
 8005de8:	e009      	b.n	8005dfe <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	78db      	ldrb	r3, [r3, #3]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d103      	bne.n	8005dfa <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2200      	movs	r2, #0
 8005df6:	619a      	str	r2, [r3, #24]
 8005df8:	e001      	b.n	8005dfe <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e02a      	b.n	8005e54 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	781b      	ldrb	r3, [r3, #0]
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	4413      	add	r3, r2
 8005e08:	881b      	ldrh	r3, [r3, #0]
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e14:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005e18:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005e1c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005e20:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005e24:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005e28:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005e2c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	781b      	ldrb	r3, [r3, #0]
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	441a      	add	r2, r3
 8005e3a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005e3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005e52:	2300      	movs	r3, #0
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	37b0      	adds	r7, #176	@ 0xb0
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b085      	sub	sp, #20
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	785b      	ldrb	r3, [r3, #1]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d020      	beq.n	8005eb0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	781b      	ldrb	r3, [r3, #0]
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	4413      	add	r3, r2
 8005e78:	881b      	ldrh	r3, [r3, #0]
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e84:	81bb      	strh	r3, [r7, #12]
 8005e86:	89bb      	ldrh	r3, [r7, #12]
 8005e88:	f083 0310 	eor.w	r3, r3, #16
 8005e8c:	81bb      	strh	r3, [r7, #12]
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	441a      	add	r2, r3
 8005e98:	89bb      	ldrh	r3, [r7, #12]
 8005e9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ea2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ea6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	8013      	strh	r3, [r2, #0]
 8005eae:	e01f      	b.n	8005ef0 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	4413      	add	r3, r2
 8005eba:	881b      	ldrh	r3, [r3, #0]
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ec2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ec6:	81fb      	strh	r3, [r7, #14]
 8005ec8:	89fb      	ldrh	r3, [r7, #14]
 8005eca:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005ece:	81fb      	strh	r3, [r7, #14]
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	781b      	ldrb	r3, [r3, #0]
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	441a      	add	r2, r3
 8005eda:	89fb      	ldrh	r3, [r7, #14]
 8005edc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ee0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ee4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ee8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3714      	adds	r7, #20
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr

08005efe <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005efe:	b480      	push	{r7}
 8005f00:	b087      	sub	sp, #28
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
 8005f06:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	785b      	ldrb	r3, [r3, #1]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d04c      	beq.n	8005faa <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	4413      	add	r3, r2
 8005f1a:	881b      	ldrh	r3, [r3, #0]
 8005f1c:	823b      	strh	r3, [r7, #16]
 8005f1e:	8a3b      	ldrh	r3, [r7, #16]
 8005f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d01b      	beq.n	8005f60 <USB_EPClearStall+0x62>
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	781b      	ldrb	r3, [r3, #0]
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	4413      	add	r3, r2
 8005f32:	881b      	ldrh	r3, [r3, #0]
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f3e:	81fb      	strh	r3, [r7, #14]
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	781b      	ldrb	r3, [r3, #0]
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	441a      	add	r2, r3
 8005f4a:	89fb      	ldrh	r3, [r7, #14]
 8005f4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f58:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	78db      	ldrb	r3, [r3, #3]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d06c      	beq.n	8006042 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	781b      	ldrb	r3, [r3, #0]
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	4413      	add	r3, r2
 8005f72:	881b      	ldrh	r3, [r3, #0]
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f7e:	81bb      	strh	r3, [r7, #12]
 8005f80:	89bb      	ldrh	r3, [r7, #12]
 8005f82:	f083 0320 	eor.w	r3, r3, #32
 8005f86:	81bb      	strh	r3, [r7, #12]
 8005f88:	687a      	ldr	r2, [r7, #4]
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	441a      	add	r2, r3
 8005f92:	89bb      	ldrh	r3, [r7, #12]
 8005f94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	8013      	strh	r3, [r2, #0]
 8005fa8:	e04b      	b.n	8006042 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	4413      	add	r3, r2
 8005fb4:	881b      	ldrh	r3, [r3, #0]
 8005fb6:	82fb      	strh	r3, [r7, #22]
 8005fb8:	8afb      	ldrh	r3, [r7, #22]
 8005fba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d01b      	beq.n	8005ffa <USB_EPClearStall+0xfc>
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	4413      	add	r3, r2
 8005fcc:	881b      	ldrh	r3, [r3, #0]
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fd8:	82bb      	strh	r3, [r7, #20]
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	441a      	add	r2, r3
 8005fe4:	8abb      	ldrh	r3, [r7, #20]
 8005fe6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005ff2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	4413      	add	r3, r2
 8006004:	881b      	ldrh	r3, [r3, #0]
 8006006:	b29b      	uxth	r3, r3
 8006008:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800600c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006010:	827b      	strh	r3, [r7, #18]
 8006012:	8a7b      	ldrh	r3, [r7, #18]
 8006014:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006018:	827b      	strh	r3, [r7, #18]
 800601a:	8a7b      	ldrh	r3, [r7, #18]
 800601c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006020:	827b      	strh	r3, [r7, #18]
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	781b      	ldrb	r3, [r3, #0]
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	441a      	add	r2, r3
 800602c:	8a7b      	ldrh	r3, [r7, #18]
 800602e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006032:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006036:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800603a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800603e:	b29b      	uxth	r3, r3
 8006040:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	371c      	adds	r7, #28
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	460b      	mov	r3, r1
 800605a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800605c:	78fb      	ldrb	r3, [r7, #3]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d103      	bne.n	800606a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2280      	movs	r2, #128	@ 0x80
 8006066:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006086:	b29b      	uxth	r3, r3
 8006088:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800608c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006090:	b29a      	uxth	r2, r3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	370c      	adds	r7, #12
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr

080060a6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80060a6:	b480      	push	{r7}
 80060a8:	b085      	sub	sp, #20
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80060b8:	68fb      	ldr	r3, [r7, #12]
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3714      	adds	r7, #20
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr

080060c6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b08b      	sub	sp, #44	@ 0x2c
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	60f8      	str	r0, [r7, #12]
 80060ce:	60b9      	str	r1, [r7, #8]
 80060d0:	4611      	mov	r1, r2
 80060d2:	461a      	mov	r2, r3
 80060d4:	460b      	mov	r3, r1
 80060d6:	80fb      	strh	r3, [r7, #6]
 80060d8:	4613      	mov	r3, r2
 80060da:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80060dc:	88bb      	ldrh	r3, [r7, #4]
 80060de:	3301      	adds	r3, #1
 80060e0:	085b      	lsrs	r3, r3, #1
 80060e2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80060ec:	88fa      	ldrh	r2, [r7, #6]
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	4413      	add	r3, r2
 80060f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80060f6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80060fc:	e01c      	b.n	8006138 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	781b      	ldrb	r3, [r3, #0]
 8006102:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	3301      	adds	r3, #1
 8006108:	781b      	ldrb	r3, [r3, #0]
 800610a:	b21b      	sxth	r3, r3
 800610c:	021b      	lsls	r3, r3, #8
 800610e:	b21a      	sxth	r2, r3
 8006110:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006114:	4313      	orrs	r3, r2
 8006116:	b21b      	sxth	r3, r3
 8006118:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800611a:	6a3b      	ldr	r3, [r7, #32]
 800611c:	8a7a      	ldrh	r2, [r7, #18]
 800611e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006120:	6a3b      	ldr	r3, [r7, #32]
 8006122:	3302      	adds	r3, #2
 8006124:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8006126:	69fb      	ldr	r3, [r7, #28]
 8006128:	3301      	adds	r3, #1
 800612a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	3301      	adds	r3, #1
 8006130:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006134:	3b01      	subs	r3, #1
 8006136:	627b      	str	r3, [r7, #36]	@ 0x24
 8006138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1df      	bne.n	80060fe <USB_WritePMA+0x38>
  }
}
 800613e:	bf00      	nop
 8006140:	bf00      	nop
 8006142:	372c      	adds	r7, #44	@ 0x2c
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800614c:	b480      	push	{r7}
 800614e:	b08b      	sub	sp, #44	@ 0x2c
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	4611      	mov	r1, r2
 8006158:	461a      	mov	r2, r3
 800615a:	460b      	mov	r3, r1
 800615c:	80fb      	strh	r3, [r7, #6]
 800615e:	4613      	mov	r3, r2
 8006160:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006162:	88bb      	ldrh	r3, [r7, #4]
 8006164:	085b      	lsrs	r3, r3, #1
 8006166:	b29b      	uxth	r3, r3
 8006168:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006172:	88fa      	ldrh	r2, [r7, #6]
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	4413      	add	r3, r2
 8006178:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800617c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800617e:	69bb      	ldr	r3, [r7, #24]
 8006180:	627b      	str	r3, [r7, #36]	@ 0x24
 8006182:	e018      	b.n	80061b6 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006184:	6a3b      	ldr	r3, [r7, #32]
 8006186:	881b      	ldrh	r3, [r3, #0]
 8006188:	b29b      	uxth	r3, r3
 800618a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800618c:	6a3b      	ldr	r3, [r7, #32]
 800618e:	3302      	adds	r3, #2
 8006190:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	b2da      	uxtb	r2, r3
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	3301      	adds	r3, #1
 800619e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	0a1b      	lsrs	r3, r3, #8
 80061a4:	b2da      	uxtb	r2, r3
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	3301      	adds	r3, #1
 80061ae:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80061b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b2:	3b01      	subs	r3, #1
 80061b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80061b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d1e3      	bne.n	8006184 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80061bc:	88bb      	ldrh	r3, [r7, #4]
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d007      	beq.n	80061d8 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80061c8:	6a3b      	ldr	r3, [r7, #32]
 80061ca:	881b      	ldrh	r3, [r3, #0]
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	b2da      	uxtb	r2, r3
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	701a      	strb	r2, [r3, #0]
  }
}
 80061d8:	bf00      	nop
 80061da:	372c      	adds	r7, #44	@ 0x2c
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	460b      	mov	r3, r1
 80061ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80061f0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80061f4:	f002 f8fc 	bl	80083f0 <USBD_static_malloc>
 80061f8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d105      	bne.n	800620c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8006208:	2302      	movs	r3, #2
 800620a:	e066      	b.n	80062da <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	68fa      	ldr	r2, [r7, #12]
 8006210:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	7c1b      	ldrb	r3, [r3, #16]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d119      	bne.n	8006250 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800621c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006220:	2202      	movs	r2, #2
 8006222:	2181      	movs	r1, #129	@ 0x81
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f001 ff8a 	bl	800813e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2201      	movs	r2, #1
 800622e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006230:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006234:	2202      	movs	r2, #2
 8006236:	2101      	movs	r1, #1
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f001 ff80 	bl	800813e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2201      	movs	r2, #1
 8006242:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2210      	movs	r2, #16
 800624a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800624e:	e016      	b.n	800627e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006250:	2340      	movs	r3, #64	@ 0x40
 8006252:	2202      	movs	r2, #2
 8006254:	2181      	movs	r1, #129	@ 0x81
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f001 ff71 	bl	800813e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006262:	2340      	movs	r3, #64	@ 0x40
 8006264:	2202      	movs	r2, #2
 8006266:	2101      	movs	r1, #1
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	f001 ff68 	bl	800813e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2201      	movs	r2, #1
 8006272:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2210      	movs	r2, #16
 800627a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800627e:	2308      	movs	r3, #8
 8006280:	2203      	movs	r2, #3
 8006282:	2182      	movs	r1, #130	@ 0x82
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f001 ff5a 	bl	800813e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2201      	movs	r2, #1
 800628e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2200      	movs	r2, #0
 80062a0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	7c1b      	ldrb	r3, [r3, #16]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d109      	bne.n	80062c8 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80062ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80062be:	2101      	movs	r1, #1
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f002 f82b 	bl	800831c <USBD_LL_PrepareReceive>
 80062c6:	e007      	b.n	80062d8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80062ce:	2340      	movs	r3, #64	@ 0x40
 80062d0:	2101      	movs	r1, #1
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f002 f822 	bl	800831c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}

080062e2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80062e2:	b580      	push	{r7, lr}
 80062e4:	b082      	sub	sp, #8
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]
 80062ea:	460b      	mov	r3, r1
 80062ec:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80062ee:	2181      	movs	r1, #129	@ 0x81
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f001 ff4a 	bl	800818a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80062fc:	2101      	movs	r1, #1
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f001 ff43 	bl	800818a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800630c:	2182      	movs	r1, #130	@ 0x82
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f001 ff3b 	bl	800818a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2200      	movs	r2, #0
 8006318:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800632a:	2b00      	cmp	r3, #0
 800632c:	d00e      	beq.n	800634c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800633e:	4618      	mov	r0, r3
 8006340:	f002 f864 	bl	800840c <USBD_static_free>
    pdev->pClassData = NULL;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3708      	adds	r7, #8
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
	...

08006358 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b086      	sub	sp, #24
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006368:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800636a:	2300      	movs	r3, #0
 800636c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800636e:	2300      	movs	r3, #0
 8006370:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006372:	2300      	movs	r3, #0
 8006374:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d101      	bne.n	8006380 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800637c:	2303      	movs	r3, #3
 800637e:	e0af      	b.n	80064e0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	781b      	ldrb	r3, [r3, #0]
 8006384:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006388:	2b00      	cmp	r3, #0
 800638a:	d03f      	beq.n	800640c <USBD_CDC_Setup+0xb4>
 800638c:	2b20      	cmp	r3, #32
 800638e:	f040 809f 	bne.w	80064d0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	88db      	ldrh	r3, [r3, #6]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d02e      	beq.n	80063f8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	781b      	ldrb	r3, [r3, #0]
 800639e:	b25b      	sxtb	r3, r3
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	da16      	bge.n	80063d2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	683a      	ldr	r2, [r7, #0]
 80063ae:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80063b0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80063b2:	683a      	ldr	r2, [r7, #0]
 80063b4:	88d2      	ldrh	r2, [r2, #6]
 80063b6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	88db      	ldrh	r3, [r3, #6]
 80063bc:	2b07      	cmp	r3, #7
 80063be:	bf28      	it	cs
 80063c0:	2307      	movcs	r3, #7
 80063c2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	89fa      	ldrh	r2, [r7, #14]
 80063c8:	4619      	mov	r1, r3
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f001 facf 	bl	800796e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80063d0:	e085      	b.n	80064de <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	785a      	ldrb	r2, [r3, #1]
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	88db      	ldrh	r3, [r3, #6]
 80063e0:	b2da      	uxtb	r2, r3
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80063e8:	6939      	ldr	r1, [r7, #16]
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	88db      	ldrh	r3, [r3, #6]
 80063ee:	461a      	mov	r2, r3
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f001 fae8 	bl	80079c6 <USBD_CtlPrepareRx>
      break;
 80063f6:	e072      	b.n	80064de <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	683a      	ldr	r2, [r7, #0]
 8006402:	7850      	ldrb	r0, [r2, #1]
 8006404:	2200      	movs	r2, #0
 8006406:	6839      	ldr	r1, [r7, #0]
 8006408:	4798      	blx	r3
      break;
 800640a:	e068      	b.n	80064de <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	785b      	ldrb	r3, [r3, #1]
 8006410:	2b0b      	cmp	r3, #11
 8006412:	d852      	bhi.n	80064ba <USBD_CDC_Setup+0x162>
 8006414:	a201      	add	r2, pc, #4	@ (adr r2, 800641c <USBD_CDC_Setup+0xc4>)
 8006416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800641a:	bf00      	nop
 800641c:	0800644d 	.word	0x0800644d
 8006420:	080064c9 	.word	0x080064c9
 8006424:	080064bb 	.word	0x080064bb
 8006428:	080064bb 	.word	0x080064bb
 800642c:	080064bb 	.word	0x080064bb
 8006430:	080064bb 	.word	0x080064bb
 8006434:	080064bb 	.word	0x080064bb
 8006438:	080064bb 	.word	0x080064bb
 800643c:	080064bb 	.word	0x080064bb
 8006440:	080064bb 	.word	0x080064bb
 8006444:	08006477 	.word	0x08006477
 8006448:	080064a1 	.word	0x080064a1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006452:	b2db      	uxtb	r3, r3
 8006454:	2b03      	cmp	r3, #3
 8006456:	d107      	bne.n	8006468 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006458:	f107 030a 	add.w	r3, r7, #10
 800645c:	2202      	movs	r2, #2
 800645e:	4619      	mov	r1, r3
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f001 fa84 	bl	800796e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006466:	e032      	b.n	80064ce <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006468:	6839      	ldr	r1, [r7, #0]
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f001 fa0e 	bl	800788c <USBD_CtlError>
            ret = USBD_FAIL;
 8006470:	2303      	movs	r3, #3
 8006472:	75fb      	strb	r3, [r7, #23]
          break;
 8006474:	e02b      	b.n	80064ce <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800647c:	b2db      	uxtb	r3, r3
 800647e:	2b03      	cmp	r3, #3
 8006480:	d107      	bne.n	8006492 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006482:	f107 030d 	add.w	r3, r7, #13
 8006486:	2201      	movs	r2, #1
 8006488:	4619      	mov	r1, r3
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f001 fa6f 	bl	800796e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006490:	e01d      	b.n	80064ce <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006492:	6839      	ldr	r1, [r7, #0]
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f001 f9f9 	bl	800788c <USBD_CtlError>
            ret = USBD_FAIL;
 800649a:	2303      	movs	r3, #3
 800649c:	75fb      	strb	r3, [r7, #23]
          break;
 800649e:	e016      	b.n	80064ce <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b03      	cmp	r3, #3
 80064aa:	d00f      	beq.n	80064cc <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80064ac:	6839      	ldr	r1, [r7, #0]
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f001 f9ec 	bl	800788c <USBD_CtlError>
            ret = USBD_FAIL;
 80064b4:	2303      	movs	r3, #3
 80064b6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80064b8:	e008      	b.n	80064cc <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80064ba:	6839      	ldr	r1, [r7, #0]
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f001 f9e5 	bl	800788c <USBD_CtlError>
          ret = USBD_FAIL;
 80064c2:	2303      	movs	r3, #3
 80064c4:	75fb      	strb	r3, [r7, #23]
          break;
 80064c6:	e002      	b.n	80064ce <USBD_CDC_Setup+0x176>
          break;
 80064c8:	bf00      	nop
 80064ca:	e008      	b.n	80064de <USBD_CDC_Setup+0x186>
          break;
 80064cc:	bf00      	nop
      }
      break;
 80064ce:	e006      	b.n	80064de <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80064d0:	6839      	ldr	r1, [r7, #0]
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f001 f9da 	bl	800788c <USBD_CtlError>
      ret = USBD_FAIL;
 80064d8:	2303      	movs	r3, #3
 80064da:	75fb      	strb	r3, [r7, #23]
      break;
 80064dc:	bf00      	nop
  }

  return (uint8_t)ret;
 80064de:	7dfb      	ldrb	r3, [r7, #23]
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3718      	adds	r7, #24
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	460b      	mov	r3, r1
 80064f2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80064fa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006502:	2b00      	cmp	r3, #0
 8006504:	d101      	bne.n	800650a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006506:	2303      	movs	r3, #3
 8006508:	e04f      	b.n	80065aa <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006510:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006512:	78fa      	ldrb	r2, [r7, #3]
 8006514:	6879      	ldr	r1, [r7, #4]
 8006516:	4613      	mov	r3, r2
 8006518:	009b      	lsls	r3, r3, #2
 800651a:	4413      	add	r3, r2
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	440b      	add	r3, r1
 8006520:	3318      	adds	r3, #24
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d029      	beq.n	800657c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006528:	78fa      	ldrb	r2, [r7, #3]
 800652a:	6879      	ldr	r1, [r7, #4]
 800652c:	4613      	mov	r3, r2
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	4413      	add	r3, r2
 8006532:	009b      	lsls	r3, r3, #2
 8006534:	440b      	add	r3, r1
 8006536:	3318      	adds	r3, #24
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	78f9      	ldrb	r1, [r7, #3]
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	460b      	mov	r3, r1
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	440b      	add	r3, r1
 8006544:	00db      	lsls	r3, r3, #3
 8006546:	4403      	add	r3, r0
 8006548:	3320      	adds	r3, #32
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006550:	fb01 f303 	mul.w	r3, r1, r3
 8006554:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006556:	2b00      	cmp	r3, #0
 8006558:	d110      	bne.n	800657c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800655a:	78fa      	ldrb	r2, [r7, #3]
 800655c:	6879      	ldr	r1, [r7, #4]
 800655e:	4613      	mov	r3, r2
 8006560:	009b      	lsls	r3, r3, #2
 8006562:	4413      	add	r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	440b      	add	r3, r1
 8006568:	3318      	adds	r3, #24
 800656a:	2200      	movs	r2, #0
 800656c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800656e:	78f9      	ldrb	r1, [r7, #3]
 8006570:	2300      	movs	r3, #0
 8006572:	2200      	movs	r2, #0
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f001 feb0 	bl	80082da <USBD_LL_Transmit>
 800657a:	e015      	b.n	80065a8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	2200      	movs	r2, #0
 8006580:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d00b      	beq.n	80065a8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	68ba      	ldr	r2, [r7, #8]
 800659a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800659e:	68ba      	ldr	r2, [r7, #8]
 80065a0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80065a4:	78fa      	ldrb	r2, [r7, #3]
 80065a6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3710      	adds	r7, #16
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}

080065b2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80065b2:	b580      	push	{r7, lr}
 80065b4:	b084      	sub	sp, #16
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
 80065ba:	460b      	mov	r3, r1
 80065bc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80065c4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d101      	bne.n	80065d4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e015      	b.n	8006600 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80065d4:	78fb      	ldrb	r3, [r7, #3]
 80065d6:	4619      	mov	r1, r3
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f001 fec0 	bl	800835e <USBD_LL_GetRxDataSize>
 80065de:	4602      	mov	r2, r0
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80065f4:	68fa      	ldr	r2, [r7, #12]
 80065f6:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80065fa:	4611      	mov	r1, r2
 80065fc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80065fe:	2300      	movs	r3, #0
}
 8006600:	4618      	mov	r0, r3
 8006602:	3710      	adds	r7, #16
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006616:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d101      	bne.n	8006622 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800661e:	2303      	movs	r3, #3
 8006620:	e01a      	b.n	8006658 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d014      	beq.n	8006656 <USBD_CDC_EP0_RxReady+0x4e>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006632:	2bff      	cmp	r3, #255	@ 0xff
 8006634:	d00f      	beq.n	8006656 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	68fa      	ldr	r2, [r7, #12]
 8006640:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8006644:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006646:	68fa      	ldr	r2, [r7, #12]
 8006648:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800664c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	22ff      	movs	r2, #255	@ 0xff
 8006652:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006656:	2300      	movs	r3, #0
}
 8006658:	4618      	mov	r0, r3
 800665a:	3710      	adds	r7, #16
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2243      	movs	r2, #67	@ 0x43
 800666c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800666e:	4b03      	ldr	r3, [pc, #12]	@ (800667c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006670:	4618      	mov	r0, r3
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr
 800667c:	20000094 	.word	0x20000094

08006680 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2243      	movs	r2, #67	@ 0x43
 800668c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800668e:	4b03      	ldr	r3, [pc, #12]	@ (800669c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006690:	4618      	mov	r0, r3
 8006692:	370c      	adds	r7, #12
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr
 800669c:	20000050 	.word	0x20000050

080066a0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2243      	movs	r2, #67	@ 0x43
 80066ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80066ae:	4b03      	ldr	r3, [pc, #12]	@ (80066bc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	370c      	adds	r7, #12
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr
 80066bc:	200000d8 	.word	0x200000d8

080066c0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	220a      	movs	r2, #10
 80066cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80066ce:	4b03      	ldr	r3, [pc, #12]	@ (80066dc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr
 80066dc:	2000000c 	.word	0x2000000c

080066e0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d101      	bne.n	80066f4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80066f0:	2303      	movs	r3, #3
 80066f2:	e004      	b.n	80066fe <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	683a      	ldr	r2, [r7, #0]
 80066f8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80066fc:	2300      	movs	r3, #0
}
 80066fe:	4618      	mov	r0, r3
 8006700:	370c      	adds	r7, #12
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr

0800670a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800670a:	b480      	push	{r7}
 800670c:	b087      	sub	sp, #28
 800670e:	af00      	add	r7, sp, #0
 8006710:	60f8      	str	r0, [r7, #12]
 8006712:	60b9      	str	r1, [r7, #8]
 8006714:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800671c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d101      	bne.n	8006728 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006724:	2303      	movs	r3, #3
 8006726:	e008      	b.n	800673a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	68ba      	ldr	r2, [r7, #8]
 800672c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006738:	2300      	movs	r3, #0
}
 800673a:	4618      	mov	r0, r3
 800673c:	371c      	adds	r7, #28
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr

08006746 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006746:	b480      	push	{r7}
 8006748:	b085      	sub	sp, #20
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
 800674e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006756:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d101      	bne.n	8006762 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800675e:	2303      	movs	r3, #3
 8006760:	e004      	b.n	800676c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	683a      	ldr	r2, [r7, #0]
 8006766:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3714      	adds	r7, #20
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006786:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006788:	2301      	movs	r3, #1
 800678a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006792:	2b00      	cmp	r3, #0
 8006794:	d101      	bne.n	800679a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006796:	2303      	movs	r3, #3
 8006798:	e01a      	b.n	80067d0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d114      	bne.n	80067ce <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80067c2:	2181      	movs	r1, #129	@ 0x81
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f001 fd88 	bl	80082da <USBD_LL_Transmit>

    ret = USBD_OK;
 80067ca:	2300      	movs	r3, #0
 80067cc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80067ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3710      	adds	r7, #16
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b084      	sub	sp, #16
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80067e6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d101      	bne.n	80067f6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e016      	b.n	8006824 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	7c1b      	ldrb	r3, [r3, #16]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d109      	bne.n	8006812 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006804:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006808:	2101      	movs	r1, #1
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f001 fd86 	bl	800831c <USBD_LL_PrepareReceive>
 8006810:	e007      	b.n	8006822 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006818:	2340      	movs	r3, #64	@ 0x40
 800681a:	2101      	movs	r1, #1
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f001 fd7d 	bl	800831c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006822:	2300      	movs	r3, #0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3710      	adds	r7, #16
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b086      	sub	sp, #24
 8006830:	af00      	add	r7, sp, #0
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	4613      	mov	r3, r2
 8006838:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d101      	bne.n	8006844 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006840:	2303      	movs	r3, #3
 8006842:	e01f      	b.n	8006884 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2200      	movs	r2, #0
 8006848:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2200      	movs	r2, #0
 8006850:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2200      	movs	r2, #0
 8006858:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d003      	beq.n	800686a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	68ba      	ldr	r2, [r7, #8]
 8006866:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2201      	movs	r2, #1
 800686e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	79fa      	ldrb	r2, [r7, #7]
 8006876:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f001 fbe5 	bl	8008048 <USBD_LL_Init>
 800687e:	4603      	mov	r3, r0
 8006880:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006882:	7dfb      	ldrb	r3, [r7, #23]
}
 8006884:	4618      	mov	r0, r3
 8006886:	3718      	adds	r7, #24
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}

0800688c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006896:	2300      	movs	r3, #0
 8006898:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d101      	bne.n	80068a4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80068a0:	2303      	movs	r3, #3
 80068a2:	e016      	b.n	80068d2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	683a      	ldr	r2, [r7, #0]
 80068a8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00b      	beq.n	80068d0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c0:	f107 020e 	add.w	r2, r7, #14
 80068c4:	4610      	mov	r0, r2
 80068c6:	4798      	blx	r3
 80068c8:	4602      	mov	r2, r0
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80068d0:	2300      	movs	r3, #0
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3710      	adds	r7, #16
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}

080068da <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80068da:	b580      	push	{r7, lr}
 80068dc:	b082      	sub	sp, #8
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f001 fc10 	bl	8008108 <USBD_LL_Start>
 80068e8:	4603      	mov	r3, r0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3708      	adds	r7, #8
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b083      	sub	sp, #12
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	370c      	adds	r7, #12
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b084      	sub	sp, #16
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	460b      	mov	r3, r1
 8006912:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006914:	2303      	movs	r3, #3
 8006916:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800691e:	2b00      	cmp	r3, #0
 8006920:	d009      	beq.n	8006936 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	78fa      	ldrb	r2, [r7, #3]
 800692c:	4611      	mov	r1, r2
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	4798      	blx	r3
 8006932:	4603      	mov	r3, r0
 8006934:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006936:	7bfb      	ldrb	r3, [r7, #15]
}
 8006938:	4618      	mov	r0, r3
 800693a:	3710      	adds	r7, #16
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b082      	sub	sp, #8
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	460b      	mov	r3, r1
 800694a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006952:	2b00      	cmp	r3, #0
 8006954:	d007      	beq.n	8006966 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	78fa      	ldrb	r2, [r7, #3]
 8006960:	4611      	mov	r1, r2
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	4798      	blx	r3
  }

  return USBD_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3708      	adds	r7, #8
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b084      	sub	sp, #16
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006980:	6839      	ldr	r1, [r7, #0]
 8006982:	4618      	mov	r0, r3
 8006984:	f000 ff48 	bl	8007818 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006996:	461a      	mov	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80069a4:	f003 031f 	and.w	r3, r3, #31
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d01a      	beq.n	80069e2 <USBD_LL_SetupStage+0x72>
 80069ac:	2b02      	cmp	r3, #2
 80069ae:	d822      	bhi.n	80069f6 <USBD_LL_SetupStage+0x86>
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d002      	beq.n	80069ba <USBD_LL_SetupStage+0x4a>
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d00a      	beq.n	80069ce <USBD_LL_SetupStage+0x5e>
 80069b8:	e01d      	b.n	80069f6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80069c0:	4619      	mov	r1, r3
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 f9f0 	bl	8006da8 <USBD_StdDevReq>
 80069c8:	4603      	mov	r3, r0
 80069ca:	73fb      	strb	r3, [r7, #15]
      break;
 80069cc:	e020      	b.n	8006a10 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80069d4:	4619      	mov	r1, r3
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f000 fa54 	bl	8006e84 <USBD_StdItfReq>
 80069dc:	4603      	mov	r3, r0
 80069de:	73fb      	strb	r3, [r7, #15]
      break;
 80069e0:	e016      	b.n	8006a10 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80069e8:	4619      	mov	r1, r3
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 fa93 	bl	8006f16 <USBD_StdEPReq>
 80069f0:	4603      	mov	r3, r0
 80069f2:	73fb      	strb	r3, [r7, #15]
      break;
 80069f4:	e00c      	b.n	8006a10 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80069fc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	4619      	mov	r1, r3
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f001 fbdf 	bl	80081c8 <USBD_LL_StallEP>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	73fb      	strb	r3, [r7, #15]
      break;
 8006a0e:	bf00      	nop
  }

  return ret;
 8006a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}

08006a1a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006a1a:	b580      	push	{r7, lr}
 8006a1c:	b086      	sub	sp, #24
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	60f8      	str	r0, [r7, #12]
 8006a22:	460b      	mov	r3, r1
 8006a24:	607a      	str	r2, [r7, #4]
 8006a26:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006a28:	7afb      	ldrb	r3, [r7, #11]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d138      	bne.n	8006aa0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006a34:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006a3c:	2b03      	cmp	r3, #3
 8006a3e:	d14a      	bne.n	8006ad6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	689a      	ldr	r2, [r3, #8]
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d913      	bls.n	8006a74 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	689a      	ldr	r2, [r3, #8]
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	1ad2      	subs	r2, r2, r3
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	68da      	ldr	r2, [r3, #12]
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	4293      	cmp	r3, r2
 8006a64:	bf28      	it	cs
 8006a66:	4613      	movcs	r3, r2
 8006a68:	461a      	mov	r2, r3
 8006a6a:	6879      	ldr	r1, [r7, #4]
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f000 ffc7 	bl	8007a00 <USBD_CtlContinueRx>
 8006a72:	e030      	b.n	8006ad6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	2b03      	cmp	r3, #3
 8006a7e:	d10b      	bne.n	8006a98 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d005      	beq.n	8006a98 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	68f8      	ldr	r0, [r7, #12]
 8006a96:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006a98:	68f8      	ldr	r0, [r7, #12]
 8006a9a:	f000 ffc2 	bl	8007a22 <USBD_CtlSendStatus>
 8006a9e:	e01a      	b.n	8006ad6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	2b03      	cmp	r3, #3
 8006aaa:	d114      	bne.n	8006ad6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ab2:	699b      	ldr	r3, [r3, #24]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d00e      	beq.n	8006ad6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	7afa      	ldrb	r2, [r7, #11]
 8006ac2:	4611      	mov	r1, r2
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	4798      	blx	r3
 8006ac8:	4603      	mov	r3, r0
 8006aca:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006acc:	7dfb      	ldrb	r3, [r7, #23]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d001      	beq.n	8006ad6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8006ad2:	7dfb      	ldrb	r3, [r7, #23]
 8006ad4:	e000      	b.n	8006ad8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8006ad6:	2300      	movs	r3, #0
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3718      	adds	r7, #24
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	460b      	mov	r3, r1
 8006aea:	607a      	str	r2, [r7, #4]
 8006aec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006aee:	7afb      	ldrb	r3, [r7, #11]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d16b      	bne.n	8006bcc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	3314      	adds	r3, #20
 8006af8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006b00:	2b02      	cmp	r3, #2
 8006b02:	d156      	bne.n	8006bb2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	689a      	ldr	r2, [r3, #8]
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d914      	bls.n	8006b3a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	689a      	ldr	r2, [r3, #8]
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	1ad2      	subs	r2, r2, r3
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	461a      	mov	r2, r3
 8006b24:	6879      	ldr	r1, [r7, #4]
 8006b26:	68f8      	ldr	r0, [r7, #12]
 8006b28:	f000 ff3c 	bl	80079a4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	2200      	movs	r2, #0
 8006b30:	2100      	movs	r1, #0
 8006b32:	68f8      	ldr	r0, [r7, #12]
 8006b34:	f001 fbf2 	bl	800831c <USBD_LL_PrepareReceive>
 8006b38:	e03b      	b.n	8006bb2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	68da      	ldr	r2, [r3, #12]
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d11c      	bne.n	8006b80 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	685a      	ldr	r2, [r3, #4]
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d316      	bcc.n	8006b80 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d20f      	bcs.n	8006b80 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006b60:	2200      	movs	r2, #0
 8006b62:	2100      	movs	r1, #0
 8006b64:	68f8      	ldr	r0, [r7, #12]
 8006b66:	f000 ff1d 	bl	80079a4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006b72:	2300      	movs	r3, #0
 8006b74:	2200      	movs	r2, #0
 8006b76:	2100      	movs	r1, #0
 8006b78:	68f8      	ldr	r0, [r7, #12]
 8006b7a:	f001 fbcf 	bl	800831c <USBD_LL_PrepareReceive>
 8006b7e:	e018      	b.n	8006bb2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	2b03      	cmp	r3, #3
 8006b8a:	d10b      	bne.n	8006ba4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d005      	beq.n	8006ba4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	68f8      	ldr	r0, [r7, #12]
 8006ba2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006ba4:	2180      	movs	r1, #128	@ 0x80
 8006ba6:	68f8      	ldr	r0, [r7, #12]
 8006ba8:	f001 fb0e 	bl	80081c8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006bac:	68f8      	ldr	r0, [r7, #12]
 8006bae:	f000 ff4b 	bl	8007a48 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d122      	bne.n	8006c02 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	f7ff fe98 	bl	80068f2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006bca:	e01a      	b.n	8006c02 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	2b03      	cmp	r3, #3
 8006bd6:	d114      	bne.n	8006c02 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006bde:	695b      	ldr	r3, [r3, #20]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d00e      	beq.n	8006c02 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006bea:	695b      	ldr	r3, [r3, #20]
 8006bec:	7afa      	ldrb	r2, [r7, #11]
 8006bee:	4611      	mov	r1, r2
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	4798      	blx	r3
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006bf8:	7dfb      	ldrb	r3, [r7, #23]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d001      	beq.n	8006c02 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8006bfe:	7dfb      	ldrb	r3, [r7, #23]
 8006c00:	e000      	b.n	8006c04 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3718      	adds	r7, #24
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b082      	sub	sp, #8
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d101      	bne.n	8006c40 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	e02f      	b.n	8006ca0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d00f      	beq.n	8006c6a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d009      	beq.n	8006c6a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	6852      	ldr	r2, [r2, #4]
 8006c62:	b2d2      	uxtb	r2, r2
 8006c64:	4611      	mov	r1, r2
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006c6a:	2340      	movs	r3, #64	@ 0x40
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	2100      	movs	r1, #0
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f001 fa64 	bl	800813e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2240      	movs	r2, #64	@ 0x40
 8006c82:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006c86:	2340      	movs	r3, #64	@ 0x40
 8006c88:	2200      	movs	r2, #0
 8006c8a:	2180      	movs	r1, #128	@ 0x80
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f001 fa56 	bl	800813e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2240      	movs	r2, #64	@ 0x40
 8006c9c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8006c9e:	2300      	movs	r3, #0
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3708      	adds	r7, #8
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	78fa      	ldrb	r2, [r7, #3]
 8006cb8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	370c      	adds	r7, #12
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006cd6:	b2da      	uxtb	r2, r3
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2204      	movs	r2, #4
 8006ce2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006ce6:	2300      	movs	r3, #0
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	2b04      	cmp	r3, #4
 8006d06:	d106      	bne.n	8006d16 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006d0e:	b2da      	uxtb	r2, r3
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr

08006d24 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b082      	sub	sp, #8
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d101      	bne.n	8006d3a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8006d36:	2303      	movs	r3, #3
 8006d38:	e012      	b.n	8006d60 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	2b03      	cmp	r3, #3
 8006d44:	d10b      	bne.n	8006d5e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d4c:	69db      	ldr	r3, [r3, #28]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d005      	beq.n	8006d5e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d58:	69db      	ldr	r3, [r3, #28]
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006d5e:	2300      	movs	r3, #0
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3708      	adds	r7, #8
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b087      	sub	sp, #28
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006d86:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006d8a:	021b      	lsls	r3, r3, #8
 8006d8c:	b21a      	sxth	r2, r3
 8006d8e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	b21b      	sxth	r3, r3
 8006d96:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006d98:	89fb      	ldrh	r3, [r7, #14]
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	371c      	adds	r7, #28
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
	...

08006da8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006db2:	2300      	movs	r3, #0
 8006db4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006dbe:	2b40      	cmp	r3, #64	@ 0x40
 8006dc0:	d005      	beq.n	8006dce <USBD_StdDevReq+0x26>
 8006dc2:	2b40      	cmp	r3, #64	@ 0x40
 8006dc4:	d853      	bhi.n	8006e6e <USBD_StdDevReq+0xc6>
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d00b      	beq.n	8006de2 <USBD_StdDevReq+0x3a>
 8006dca:	2b20      	cmp	r3, #32
 8006dcc:	d14f      	bne.n	8006e6e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	6839      	ldr	r1, [r7, #0]
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	4798      	blx	r3
 8006ddc:	4603      	mov	r3, r0
 8006dde:	73fb      	strb	r3, [r7, #15]
      break;
 8006de0:	e04a      	b.n	8006e78 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	785b      	ldrb	r3, [r3, #1]
 8006de6:	2b09      	cmp	r3, #9
 8006de8:	d83b      	bhi.n	8006e62 <USBD_StdDevReq+0xba>
 8006dea:	a201      	add	r2, pc, #4	@ (adr r2, 8006df0 <USBD_StdDevReq+0x48>)
 8006dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df0:	08006e45 	.word	0x08006e45
 8006df4:	08006e59 	.word	0x08006e59
 8006df8:	08006e63 	.word	0x08006e63
 8006dfc:	08006e4f 	.word	0x08006e4f
 8006e00:	08006e63 	.word	0x08006e63
 8006e04:	08006e23 	.word	0x08006e23
 8006e08:	08006e19 	.word	0x08006e19
 8006e0c:	08006e63 	.word	0x08006e63
 8006e10:	08006e3b 	.word	0x08006e3b
 8006e14:	08006e2d 	.word	0x08006e2d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006e18:	6839      	ldr	r1, [r7, #0]
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 f9de 	bl	80071dc <USBD_GetDescriptor>
          break;
 8006e20:	e024      	b.n	8006e6c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006e22:	6839      	ldr	r1, [r7, #0]
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f000 fb6d 	bl	8007504 <USBD_SetAddress>
          break;
 8006e2a:	e01f      	b.n	8006e6c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006e2c:	6839      	ldr	r1, [r7, #0]
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 fbac 	bl	800758c <USBD_SetConfig>
 8006e34:	4603      	mov	r3, r0
 8006e36:	73fb      	strb	r3, [r7, #15]
          break;
 8006e38:	e018      	b.n	8006e6c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006e3a:	6839      	ldr	r1, [r7, #0]
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f000 fc4b 	bl	80076d8 <USBD_GetConfig>
          break;
 8006e42:	e013      	b.n	8006e6c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006e44:	6839      	ldr	r1, [r7, #0]
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 fc7c 	bl	8007744 <USBD_GetStatus>
          break;
 8006e4c:	e00e      	b.n	8006e6c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006e4e:	6839      	ldr	r1, [r7, #0]
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f000 fcab 	bl	80077ac <USBD_SetFeature>
          break;
 8006e56:	e009      	b.n	8006e6c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006e58:	6839      	ldr	r1, [r7, #0]
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fcba 	bl	80077d4 <USBD_ClrFeature>
          break;
 8006e60:	e004      	b.n	8006e6c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8006e62:	6839      	ldr	r1, [r7, #0]
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 fd11 	bl	800788c <USBD_CtlError>
          break;
 8006e6a:	bf00      	nop
      }
      break;
 8006e6c:	e004      	b.n	8006e78 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8006e6e:	6839      	ldr	r1, [r7, #0]
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 fd0b 	bl	800788c <USBD_CtlError>
      break;
 8006e76:	bf00      	nop
  }

  return ret;
 8006e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	bf00      	nop

08006e84 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	781b      	ldrb	r3, [r3, #0]
 8006e96:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006e9a:	2b40      	cmp	r3, #64	@ 0x40
 8006e9c:	d005      	beq.n	8006eaa <USBD_StdItfReq+0x26>
 8006e9e:	2b40      	cmp	r3, #64	@ 0x40
 8006ea0:	d82f      	bhi.n	8006f02 <USBD_StdItfReq+0x7e>
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d001      	beq.n	8006eaa <USBD_StdItfReq+0x26>
 8006ea6:	2b20      	cmp	r3, #32
 8006ea8:	d12b      	bne.n	8006f02 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	3b01      	subs	r3, #1
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d81d      	bhi.n	8006ef4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	889b      	ldrh	r3, [r3, #4]
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d813      	bhi.n	8006eea <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	6839      	ldr	r1, [r7, #0]
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	4798      	blx	r3
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	88db      	ldrh	r3, [r3, #6]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d110      	bne.n	8006efe <USBD_StdItfReq+0x7a>
 8006edc:	7bfb      	ldrb	r3, [r7, #15]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d10d      	bne.n	8006efe <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 fd9d 	bl	8007a22 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006ee8:	e009      	b.n	8006efe <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8006eea:	6839      	ldr	r1, [r7, #0]
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 fccd 	bl	800788c <USBD_CtlError>
          break;
 8006ef2:	e004      	b.n	8006efe <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006ef4:	6839      	ldr	r1, [r7, #0]
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 fcc8 	bl	800788c <USBD_CtlError>
          break;
 8006efc:	e000      	b.n	8006f00 <USBD_StdItfReq+0x7c>
          break;
 8006efe:	bf00      	nop
      }
      break;
 8006f00:	e004      	b.n	8006f0c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8006f02:	6839      	ldr	r1, [r7, #0]
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f000 fcc1 	bl	800788c <USBD_CtlError>
      break;
 8006f0a:	bf00      	nop
  }

  return ret;
 8006f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}

08006f16 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f16:	b580      	push	{r7, lr}
 8006f18:	b084      	sub	sp, #16
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
 8006f1e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006f20:	2300      	movs	r3, #0
 8006f22:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	889b      	ldrh	r3, [r3, #4]
 8006f28:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	781b      	ldrb	r3, [r3, #0]
 8006f2e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006f32:	2b40      	cmp	r3, #64	@ 0x40
 8006f34:	d007      	beq.n	8006f46 <USBD_StdEPReq+0x30>
 8006f36:	2b40      	cmp	r3, #64	@ 0x40
 8006f38:	f200 8145 	bhi.w	80071c6 <USBD_StdEPReq+0x2b0>
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00c      	beq.n	8006f5a <USBD_StdEPReq+0x44>
 8006f40:	2b20      	cmp	r3, #32
 8006f42:	f040 8140 	bne.w	80071c6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	6839      	ldr	r1, [r7, #0]
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	4798      	blx	r3
 8006f54:	4603      	mov	r3, r0
 8006f56:	73fb      	strb	r3, [r7, #15]
      break;
 8006f58:	e13a      	b.n	80071d0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	785b      	ldrb	r3, [r3, #1]
 8006f5e:	2b03      	cmp	r3, #3
 8006f60:	d007      	beq.n	8006f72 <USBD_StdEPReq+0x5c>
 8006f62:	2b03      	cmp	r3, #3
 8006f64:	f300 8129 	bgt.w	80071ba <USBD_StdEPReq+0x2a4>
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d07f      	beq.n	800706c <USBD_StdEPReq+0x156>
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d03c      	beq.n	8006fea <USBD_StdEPReq+0xd4>
 8006f70:	e123      	b.n	80071ba <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d002      	beq.n	8006f84 <USBD_StdEPReq+0x6e>
 8006f7e:	2b03      	cmp	r3, #3
 8006f80:	d016      	beq.n	8006fb0 <USBD_StdEPReq+0x9a>
 8006f82:	e02c      	b.n	8006fde <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006f84:	7bbb      	ldrb	r3, [r7, #14]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d00d      	beq.n	8006fa6 <USBD_StdEPReq+0x90>
 8006f8a:	7bbb      	ldrb	r3, [r7, #14]
 8006f8c:	2b80      	cmp	r3, #128	@ 0x80
 8006f8e:	d00a      	beq.n	8006fa6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006f90:	7bbb      	ldrb	r3, [r7, #14]
 8006f92:	4619      	mov	r1, r3
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f001 f917 	bl	80081c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006f9a:	2180      	movs	r1, #128	@ 0x80
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f001 f913 	bl	80081c8 <USBD_LL_StallEP>
 8006fa2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006fa4:	e020      	b.n	8006fe8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8006fa6:	6839      	ldr	r1, [r7, #0]
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 fc6f 	bl	800788c <USBD_CtlError>
              break;
 8006fae:	e01b      	b.n	8006fe8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	885b      	ldrh	r3, [r3, #2]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d10e      	bne.n	8006fd6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006fb8:	7bbb      	ldrb	r3, [r7, #14]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00b      	beq.n	8006fd6 <USBD_StdEPReq+0xc0>
 8006fbe:	7bbb      	ldrb	r3, [r7, #14]
 8006fc0:	2b80      	cmp	r3, #128	@ 0x80
 8006fc2:	d008      	beq.n	8006fd6 <USBD_StdEPReq+0xc0>
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	88db      	ldrh	r3, [r3, #6]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d104      	bne.n	8006fd6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006fcc:	7bbb      	ldrb	r3, [r7, #14]
 8006fce:	4619      	mov	r1, r3
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f001 f8f9 	bl	80081c8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f000 fd23 	bl	8007a22 <USBD_CtlSendStatus>

              break;
 8006fdc:	e004      	b.n	8006fe8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8006fde:	6839      	ldr	r1, [r7, #0]
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f000 fc53 	bl	800788c <USBD_CtlError>
              break;
 8006fe6:	bf00      	nop
          }
          break;
 8006fe8:	e0ec      	b.n	80071c4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	2b02      	cmp	r3, #2
 8006ff4:	d002      	beq.n	8006ffc <USBD_StdEPReq+0xe6>
 8006ff6:	2b03      	cmp	r3, #3
 8006ff8:	d016      	beq.n	8007028 <USBD_StdEPReq+0x112>
 8006ffa:	e030      	b.n	800705e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ffc:	7bbb      	ldrb	r3, [r7, #14]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d00d      	beq.n	800701e <USBD_StdEPReq+0x108>
 8007002:	7bbb      	ldrb	r3, [r7, #14]
 8007004:	2b80      	cmp	r3, #128	@ 0x80
 8007006:	d00a      	beq.n	800701e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007008:	7bbb      	ldrb	r3, [r7, #14]
 800700a:	4619      	mov	r1, r3
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f001 f8db 	bl	80081c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007012:	2180      	movs	r1, #128	@ 0x80
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f001 f8d7 	bl	80081c8 <USBD_LL_StallEP>
 800701a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800701c:	e025      	b.n	800706a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800701e:	6839      	ldr	r1, [r7, #0]
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 fc33 	bl	800788c <USBD_CtlError>
              break;
 8007026:	e020      	b.n	800706a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	885b      	ldrh	r3, [r3, #2]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d11b      	bne.n	8007068 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007030:	7bbb      	ldrb	r3, [r7, #14]
 8007032:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007036:	2b00      	cmp	r3, #0
 8007038:	d004      	beq.n	8007044 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800703a:	7bbb      	ldrb	r3, [r7, #14]
 800703c:	4619      	mov	r1, r3
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f001 f8e1 	bl	8008206 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 fcec 	bl	8007a22 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	6839      	ldr	r1, [r7, #0]
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	4798      	blx	r3
 8007058:	4603      	mov	r3, r0
 800705a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800705c:	e004      	b.n	8007068 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800705e:	6839      	ldr	r1, [r7, #0]
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f000 fc13 	bl	800788c <USBD_CtlError>
              break;
 8007066:	e000      	b.n	800706a <USBD_StdEPReq+0x154>
              break;
 8007068:	bf00      	nop
          }
          break;
 800706a:	e0ab      	b.n	80071c4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007072:	b2db      	uxtb	r3, r3
 8007074:	2b02      	cmp	r3, #2
 8007076:	d002      	beq.n	800707e <USBD_StdEPReq+0x168>
 8007078:	2b03      	cmp	r3, #3
 800707a:	d032      	beq.n	80070e2 <USBD_StdEPReq+0x1cc>
 800707c:	e097      	b.n	80071ae <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800707e:	7bbb      	ldrb	r3, [r7, #14]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d007      	beq.n	8007094 <USBD_StdEPReq+0x17e>
 8007084:	7bbb      	ldrb	r3, [r7, #14]
 8007086:	2b80      	cmp	r3, #128	@ 0x80
 8007088:	d004      	beq.n	8007094 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800708a:	6839      	ldr	r1, [r7, #0]
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 fbfd 	bl	800788c <USBD_CtlError>
                break;
 8007092:	e091      	b.n	80071b8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007094:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007098:	2b00      	cmp	r3, #0
 800709a:	da0b      	bge.n	80070b4 <USBD_StdEPReq+0x19e>
 800709c:	7bbb      	ldrb	r3, [r7, #14]
 800709e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80070a2:	4613      	mov	r3, r2
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	4413      	add	r3, r2
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	3310      	adds	r3, #16
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	4413      	add	r3, r2
 80070b0:	3304      	adds	r3, #4
 80070b2:	e00b      	b.n	80070cc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80070b4:	7bbb      	ldrb	r3, [r7, #14]
 80070b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80070ba:	4613      	mov	r3, r2
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	4413      	add	r3, r2
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80070c6:	687a      	ldr	r2, [r7, #4]
 80070c8:	4413      	add	r3, r2
 80070ca:	3304      	adds	r3, #4
 80070cc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	2200      	movs	r2, #0
 80070d2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2202      	movs	r2, #2
 80070d8:	4619      	mov	r1, r3
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fc47 	bl	800796e <USBD_CtlSendData>
              break;
 80070e0:	e06a      	b.n	80071b8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80070e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	da11      	bge.n	800710e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80070ea:	7bbb      	ldrb	r3, [r7, #14]
 80070ec:	f003 020f 	and.w	r2, r3, #15
 80070f0:	6879      	ldr	r1, [r7, #4]
 80070f2:	4613      	mov	r3, r2
 80070f4:	009b      	lsls	r3, r3, #2
 80070f6:	4413      	add	r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	440b      	add	r3, r1
 80070fc:	3324      	adds	r3, #36	@ 0x24
 80070fe:	881b      	ldrh	r3, [r3, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d117      	bne.n	8007134 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8007104:	6839      	ldr	r1, [r7, #0]
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 fbc0 	bl	800788c <USBD_CtlError>
                  break;
 800710c:	e054      	b.n	80071b8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800710e:	7bbb      	ldrb	r3, [r7, #14]
 8007110:	f003 020f 	and.w	r2, r3, #15
 8007114:	6879      	ldr	r1, [r7, #4]
 8007116:	4613      	mov	r3, r2
 8007118:	009b      	lsls	r3, r3, #2
 800711a:	4413      	add	r3, r2
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	440b      	add	r3, r1
 8007120:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007124:	881b      	ldrh	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d104      	bne.n	8007134 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800712a:	6839      	ldr	r1, [r7, #0]
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f000 fbad 	bl	800788c <USBD_CtlError>
                  break;
 8007132:	e041      	b.n	80071b8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007134:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007138:	2b00      	cmp	r3, #0
 800713a:	da0b      	bge.n	8007154 <USBD_StdEPReq+0x23e>
 800713c:	7bbb      	ldrb	r3, [r7, #14]
 800713e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007142:	4613      	mov	r3, r2
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	4413      	add	r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	3310      	adds	r3, #16
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	4413      	add	r3, r2
 8007150:	3304      	adds	r3, #4
 8007152:	e00b      	b.n	800716c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007154:	7bbb      	ldrb	r3, [r7, #14]
 8007156:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800715a:	4613      	mov	r3, r2
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	4413      	add	r3, r2
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	4413      	add	r3, r2
 800716a:	3304      	adds	r3, #4
 800716c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800716e:	7bbb      	ldrb	r3, [r7, #14]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d002      	beq.n	800717a <USBD_StdEPReq+0x264>
 8007174:	7bbb      	ldrb	r3, [r7, #14]
 8007176:	2b80      	cmp	r3, #128	@ 0x80
 8007178:	d103      	bne.n	8007182 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	2200      	movs	r2, #0
 800717e:	601a      	str	r2, [r3, #0]
 8007180:	e00e      	b.n	80071a0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007182:	7bbb      	ldrb	r3, [r7, #14]
 8007184:	4619      	mov	r1, r3
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f001 f85c 	bl	8008244 <USBD_LL_IsStallEP>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d003      	beq.n	800719a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	2201      	movs	r2, #1
 8007196:	601a      	str	r2, [r3, #0]
 8007198:	e002      	b.n	80071a0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	2200      	movs	r2, #0
 800719e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	2202      	movs	r2, #2
 80071a4:	4619      	mov	r1, r3
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fbe1 	bl	800796e <USBD_CtlSendData>
              break;
 80071ac:	e004      	b.n	80071b8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80071ae:	6839      	ldr	r1, [r7, #0]
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 fb6b 	bl	800788c <USBD_CtlError>
              break;
 80071b6:	bf00      	nop
          }
          break;
 80071b8:	e004      	b.n	80071c4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80071ba:	6839      	ldr	r1, [r7, #0]
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 fb65 	bl	800788c <USBD_CtlError>
          break;
 80071c2:	bf00      	nop
      }
      break;
 80071c4:	e004      	b.n	80071d0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80071c6:	6839      	ldr	r1, [r7, #0]
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 fb5f 	bl	800788c <USBD_CtlError>
      break;
 80071ce:	bf00      	nop
  }

  return ret;
 80071d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3710      	adds	r7, #16
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
	...

080071dc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b084      	sub	sp, #16
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80071e6:	2300      	movs	r3, #0
 80071e8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80071ea:	2300      	movs	r3, #0
 80071ec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80071ee:	2300      	movs	r3, #0
 80071f0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	885b      	ldrh	r3, [r3, #2]
 80071f6:	0a1b      	lsrs	r3, r3, #8
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	3b01      	subs	r3, #1
 80071fc:	2b0e      	cmp	r3, #14
 80071fe:	f200 8152 	bhi.w	80074a6 <USBD_GetDescriptor+0x2ca>
 8007202:	a201      	add	r2, pc, #4	@ (adr r2, 8007208 <USBD_GetDescriptor+0x2c>)
 8007204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007208:	08007279 	.word	0x08007279
 800720c:	08007291 	.word	0x08007291
 8007210:	080072d1 	.word	0x080072d1
 8007214:	080074a7 	.word	0x080074a7
 8007218:	080074a7 	.word	0x080074a7
 800721c:	08007447 	.word	0x08007447
 8007220:	08007473 	.word	0x08007473
 8007224:	080074a7 	.word	0x080074a7
 8007228:	080074a7 	.word	0x080074a7
 800722c:	080074a7 	.word	0x080074a7
 8007230:	080074a7 	.word	0x080074a7
 8007234:	080074a7 	.word	0x080074a7
 8007238:	080074a7 	.word	0x080074a7
 800723c:	080074a7 	.word	0x080074a7
 8007240:	08007245 	.word	0x08007245
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800724a:	69db      	ldr	r3, [r3, #28]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d00b      	beq.n	8007268 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007256:	69db      	ldr	r3, [r3, #28]
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	7c12      	ldrb	r2, [r2, #16]
 800725c:	f107 0108 	add.w	r1, r7, #8
 8007260:	4610      	mov	r0, r2
 8007262:	4798      	blx	r3
 8007264:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007266:	e126      	b.n	80074b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007268:	6839      	ldr	r1, [r7, #0]
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 fb0e 	bl	800788c <USBD_CtlError>
        err++;
 8007270:	7afb      	ldrb	r3, [r7, #11]
 8007272:	3301      	adds	r3, #1
 8007274:	72fb      	strb	r3, [r7, #11]
      break;
 8007276:	e11e      	b.n	80074b6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	7c12      	ldrb	r2, [r2, #16]
 8007284:	f107 0108 	add.w	r1, r7, #8
 8007288:	4610      	mov	r0, r2
 800728a:	4798      	blx	r3
 800728c:	60f8      	str	r0, [r7, #12]
      break;
 800728e:	e112      	b.n	80074b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	7c1b      	ldrb	r3, [r3, #16]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10d      	bne.n	80072b4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800729e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072a0:	f107 0208 	add.w	r2, r7, #8
 80072a4:	4610      	mov	r0, r2
 80072a6:	4798      	blx	r3
 80072a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	3301      	adds	r3, #1
 80072ae:	2202      	movs	r2, #2
 80072b0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80072b2:	e100      	b.n	80074b6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072bc:	f107 0208 	add.w	r2, r7, #8
 80072c0:	4610      	mov	r0, r2
 80072c2:	4798      	blx	r3
 80072c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	3301      	adds	r3, #1
 80072ca:	2202      	movs	r2, #2
 80072cc:	701a      	strb	r2, [r3, #0]
      break;
 80072ce:	e0f2      	b.n	80074b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	885b      	ldrh	r3, [r3, #2]
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	2b05      	cmp	r3, #5
 80072d8:	f200 80ac 	bhi.w	8007434 <USBD_GetDescriptor+0x258>
 80072dc:	a201      	add	r2, pc, #4	@ (adr r2, 80072e4 <USBD_GetDescriptor+0x108>)
 80072de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072e2:	bf00      	nop
 80072e4:	080072fd 	.word	0x080072fd
 80072e8:	08007331 	.word	0x08007331
 80072ec:	08007365 	.word	0x08007365
 80072f0:	08007399 	.word	0x08007399
 80072f4:	080073cd 	.word	0x080073cd
 80072f8:	08007401 	.word	0x08007401
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d00b      	beq.n	8007320 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	7c12      	ldrb	r2, [r2, #16]
 8007314:	f107 0108 	add.w	r1, r7, #8
 8007318:	4610      	mov	r0, r2
 800731a:	4798      	blx	r3
 800731c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800731e:	e091      	b.n	8007444 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007320:	6839      	ldr	r1, [r7, #0]
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 fab2 	bl	800788c <USBD_CtlError>
            err++;
 8007328:	7afb      	ldrb	r3, [r7, #11]
 800732a:	3301      	adds	r3, #1
 800732c:	72fb      	strb	r3, [r7, #11]
          break;
 800732e:	e089      	b.n	8007444 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d00b      	beq.n	8007354 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	7c12      	ldrb	r2, [r2, #16]
 8007348:	f107 0108 	add.w	r1, r7, #8
 800734c:	4610      	mov	r0, r2
 800734e:	4798      	blx	r3
 8007350:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007352:	e077      	b.n	8007444 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007354:	6839      	ldr	r1, [r7, #0]
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 fa98 	bl	800788c <USBD_CtlError>
            err++;
 800735c:	7afb      	ldrb	r3, [r7, #11]
 800735e:	3301      	adds	r3, #1
 8007360:	72fb      	strb	r3, [r7, #11]
          break;
 8007362:	e06f      	b.n	8007444 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d00b      	beq.n	8007388 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	7c12      	ldrb	r2, [r2, #16]
 800737c:	f107 0108 	add.w	r1, r7, #8
 8007380:	4610      	mov	r0, r2
 8007382:	4798      	blx	r3
 8007384:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007386:	e05d      	b.n	8007444 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007388:	6839      	ldr	r1, [r7, #0]
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fa7e 	bl	800788c <USBD_CtlError>
            err++;
 8007390:	7afb      	ldrb	r3, [r7, #11]
 8007392:	3301      	adds	r3, #1
 8007394:	72fb      	strb	r3, [r7, #11]
          break;
 8007396:	e055      	b.n	8007444 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d00b      	beq.n	80073bc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	7c12      	ldrb	r2, [r2, #16]
 80073b0:	f107 0108 	add.w	r1, r7, #8
 80073b4:	4610      	mov	r0, r2
 80073b6:	4798      	blx	r3
 80073b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80073ba:	e043      	b.n	8007444 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80073bc:	6839      	ldr	r1, [r7, #0]
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 fa64 	bl	800788c <USBD_CtlError>
            err++;
 80073c4:	7afb      	ldrb	r3, [r7, #11]
 80073c6:	3301      	adds	r3, #1
 80073c8:	72fb      	strb	r3, [r7, #11]
          break;
 80073ca:	e03b      	b.n	8007444 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073d2:	695b      	ldr	r3, [r3, #20]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d00b      	beq.n	80073f0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073de:	695b      	ldr	r3, [r3, #20]
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	7c12      	ldrb	r2, [r2, #16]
 80073e4:	f107 0108 	add.w	r1, r7, #8
 80073e8:	4610      	mov	r0, r2
 80073ea:	4798      	blx	r3
 80073ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80073ee:	e029      	b.n	8007444 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80073f0:	6839      	ldr	r1, [r7, #0]
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f000 fa4a 	bl	800788c <USBD_CtlError>
            err++;
 80073f8:	7afb      	ldrb	r3, [r7, #11]
 80073fa:	3301      	adds	r3, #1
 80073fc:	72fb      	strb	r3, [r7, #11]
          break;
 80073fe:	e021      	b.n	8007444 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007406:	699b      	ldr	r3, [r3, #24]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d00b      	beq.n	8007424 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	7c12      	ldrb	r2, [r2, #16]
 8007418:	f107 0108 	add.w	r1, r7, #8
 800741c:	4610      	mov	r0, r2
 800741e:	4798      	blx	r3
 8007420:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007422:	e00f      	b.n	8007444 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007424:	6839      	ldr	r1, [r7, #0]
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 fa30 	bl	800788c <USBD_CtlError>
            err++;
 800742c:	7afb      	ldrb	r3, [r7, #11]
 800742e:	3301      	adds	r3, #1
 8007430:	72fb      	strb	r3, [r7, #11]
          break;
 8007432:	e007      	b.n	8007444 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007434:	6839      	ldr	r1, [r7, #0]
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f000 fa28 	bl	800788c <USBD_CtlError>
          err++;
 800743c:	7afb      	ldrb	r3, [r7, #11]
 800743e:	3301      	adds	r3, #1
 8007440:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8007442:	bf00      	nop
      }
      break;
 8007444:	e037      	b.n	80074b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	7c1b      	ldrb	r3, [r3, #16]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d109      	bne.n	8007462 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007456:	f107 0208 	add.w	r2, r7, #8
 800745a:	4610      	mov	r0, r2
 800745c:	4798      	blx	r3
 800745e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007460:	e029      	b.n	80074b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007462:	6839      	ldr	r1, [r7, #0]
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 fa11 	bl	800788c <USBD_CtlError>
        err++;
 800746a:	7afb      	ldrb	r3, [r7, #11]
 800746c:	3301      	adds	r3, #1
 800746e:	72fb      	strb	r3, [r7, #11]
      break;
 8007470:	e021      	b.n	80074b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	7c1b      	ldrb	r3, [r3, #16]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d10d      	bne.n	8007496 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007482:	f107 0208 	add.w	r2, r7, #8
 8007486:	4610      	mov	r0, r2
 8007488:	4798      	blx	r3
 800748a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	3301      	adds	r3, #1
 8007490:	2207      	movs	r2, #7
 8007492:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007494:	e00f      	b.n	80074b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007496:	6839      	ldr	r1, [r7, #0]
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f000 f9f7 	bl	800788c <USBD_CtlError>
        err++;
 800749e:	7afb      	ldrb	r3, [r7, #11]
 80074a0:	3301      	adds	r3, #1
 80074a2:	72fb      	strb	r3, [r7, #11]
      break;
 80074a4:	e007      	b.n	80074b6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80074a6:	6839      	ldr	r1, [r7, #0]
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f000 f9ef 	bl	800788c <USBD_CtlError>
      err++;
 80074ae:	7afb      	ldrb	r3, [r7, #11]
 80074b0:	3301      	adds	r3, #1
 80074b2:	72fb      	strb	r3, [r7, #11]
      break;
 80074b4:	bf00      	nop
  }

  if (err != 0U)
 80074b6:	7afb      	ldrb	r3, [r7, #11]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d11e      	bne.n	80074fa <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	88db      	ldrh	r3, [r3, #6]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d016      	beq.n	80074f2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80074c4:	893b      	ldrh	r3, [r7, #8]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00e      	beq.n	80074e8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	88da      	ldrh	r2, [r3, #6]
 80074ce:	893b      	ldrh	r3, [r7, #8]
 80074d0:	4293      	cmp	r3, r2
 80074d2:	bf28      	it	cs
 80074d4:	4613      	movcs	r3, r2
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80074da:	893b      	ldrh	r3, [r7, #8]
 80074dc:	461a      	mov	r2, r3
 80074de:	68f9      	ldr	r1, [r7, #12]
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f000 fa44 	bl	800796e <USBD_CtlSendData>
 80074e6:	e009      	b.n	80074fc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80074e8:	6839      	ldr	r1, [r7, #0]
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 f9ce 	bl	800788c <USBD_CtlError>
 80074f0:	e004      	b.n	80074fc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 fa95 	bl	8007a22 <USBD_CtlSendStatus>
 80074f8:	e000      	b.n	80074fc <USBD_GetDescriptor+0x320>
    return;
 80074fa:	bf00      	nop
  }
}
 80074fc:	3710      	adds	r7, #16
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop

08007504 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b084      	sub	sp, #16
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	889b      	ldrh	r3, [r3, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d131      	bne.n	800757a <USBD_SetAddress+0x76>
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	88db      	ldrh	r3, [r3, #6]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d12d      	bne.n	800757a <USBD_SetAddress+0x76>
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	885b      	ldrh	r3, [r3, #2]
 8007522:	2b7f      	cmp	r3, #127	@ 0x7f
 8007524:	d829      	bhi.n	800757a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	885b      	ldrh	r3, [r3, #2]
 800752a:	b2db      	uxtb	r3, r3
 800752c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007530:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007538:	b2db      	uxtb	r3, r3
 800753a:	2b03      	cmp	r3, #3
 800753c:	d104      	bne.n	8007548 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800753e:	6839      	ldr	r1, [r7, #0]
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 f9a3 	bl	800788c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007546:	e01d      	b.n	8007584 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	7bfa      	ldrb	r2, [r7, #15]
 800754c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007550:	7bfb      	ldrb	r3, [r7, #15]
 8007552:	4619      	mov	r1, r3
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f000 fea1 	bl	800829c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 fa61 	bl	8007a22 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007560:	7bfb      	ldrb	r3, [r7, #15]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d004      	beq.n	8007570 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2202      	movs	r2, #2
 800756a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800756e:	e009      	b.n	8007584 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007578:	e004      	b.n	8007584 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800757a:	6839      	ldr	r1, [r7, #0]
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f000 f985 	bl	800788c <USBD_CtlError>
  }
}
 8007582:	bf00      	nop
 8007584:	bf00      	nop
 8007586:	3710      	adds	r7, #16
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007596:	2300      	movs	r3, #0
 8007598:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	885b      	ldrh	r3, [r3, #2]
 800759e:	b2da      	uxtb	r2, r3
 80075a0:	4b4c      	ldr	r3, [pc, #304]	@ (80076d4 <USBD_SetConfig+0x148>)
 80075a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80075a4:	4b4b      	ldr	r3, [pc, #300]	@ (80076d4 <USBD_SetConfig+0x148>)
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d905      	bls.n	80075b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80075ac:	6839      	ldr	r1, [r7, #0]
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 f96c 	bl	800788c <USBD_CtlError>
    return USBD_FAIL;
 80075b4:	2303      	movs	r3, #3
 80075b6:	e088      	b.n	80076ca <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	d002      	beq.n	80075ca <USBD_SetConfig+0x3e>
 80075c4:	2b03      	cmp	r3, #3
 80075c6:	d025      	beq.n	8007614 <USBD_SetConfig+0x88>
 80075c8:	e071      	b.n	80076ae <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80075ca:	4b42      	ldr	r3, [pc, #264]	@ (80076d4 <USBD_SetConfig+0x148>)
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d01c      	beq.n	800760c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80075d2:	4b40      	ldr	r3, [pc, #256]	@ (80076d4 <USBD_SetConfig+0x148>)
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	461a      	mov	r2, r3
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80075dc:	4b3d      	ldr	r3, [pc, #244]	@ (80076d4 <USBD_SetConfig+0x148>)
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	4619      	mov	r1, r3
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f7ff f990 	bl	8006908 <USBD_SetClassConfig>
 80075e8:	4603      	mov	r3, r0
 80075ea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80075ec:	7bfb      	ldrb	r3, [r7, #15]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d004      	beq.n	80075fc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80075f2:	6839      	ldr	r1, [r7, #0]
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 f949 	bl	800788c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80075fa:	e065      	b.n	80076c8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f000 fa10 	bl	8007a22 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2203      	movs	r2, #3
 8007606:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800760a:	e05d      	b.n	80076c8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f000 fa08 	bl	8007a22 <USBD_CtlSendStatus>
      break;
 8007612:	e059      	b.n	80076c8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007614:	4b2f      	ldr	r3, [pc, #188]	@ (80076d4 <USBD_SetConfig+0x148>)
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d112      	bne.n	8007642 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2202      	movs	r2, #2
 8007620:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007624:	4b2b      	ldr	r3, [pc, #172]	@ (80076d4 <USBD_SetConfig+0x148>)
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	461a      	mov	r2, r3
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800762e:	4b29      	ldr	r3, [pc, #164]	@ (80076d4 <USBD_SetConfig+0x148>)
 8007630:	781b      	ldrb	r3, [r3, #0]
 8007632:	4619      	mov	r1, r3
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f7ff f983 	bl	8006940 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 f9f1 	bl	8007a22 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007640:	e042      	b.n	80076c8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8007642:	4b24      	ldr	r3, [pc, #144]	@ (80076d4 <USBD_SetConfig+0x148>)
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	461a      	mov	r2, r3
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	429a      	cmp	r2, r3
 800764e:	d02a      	beq.n	80076a6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	b2db      	uxtb	r3, r3
 8007656:	4619      	mov	r1, r3
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f7ff f971 	bl	8006940 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800765e:	4b1d      	ldr	r3, [pc, #116]	@ (80076d4 <USBD_SetConfig+0x148>)
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	461a      	mov	r2, r3
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007668:	4b1a      	ldr	r3, [pc, #104]	@ (80076d4 <USBD_SetConfig+0x148>)
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	4619      	mov	r1, r3
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f7ff f94a 	bl	8006908 <USBD_SetClassConfig>
 8007674:	4603      	mov	r3, r0
 8007676:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007678:	7bfb      	ldrb	r3, [r7, #15]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d00f      	beq.n	800769e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800767e:	6839      	ldr	r1, [r7, #0]
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 f903 	bl	800788c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	b2db      	uxtb	r3, r3
 800768c:	4619      	mov	r1, r3
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f7ff f956 	bl	8006940 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2202      	movs	r2, #2
 8007698:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800769c:	e014      	b.n	80076c8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 f9bf 	bl	8007a22 <USBD_CtlSendStatus>
      break;
 80076a4:	e010      	b.n	80076c8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 f9bb 	bl	8007a22 <USBD_CtlSendStatus>
      break;
 80076ac:	e00c      	b.n	80076c8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80076ae:	6839      	ldr	r1, [r7, #0]
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f000 f8eb 	bl	800788c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80076b6:	4b07      	ldr	r3, [pc, #28]	@ (80076d4 <USBD_SetConfig+0x148>)
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	4619      	mov	r1, r3
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f7ff f93f 	bl	8006940 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80076c2:	2303      	movs	r3, #3
 80076c4:	73fb      	strb	r3, [r7, #15]
      break;
 80076c6:	bf00      	nop
  }

  return ret;
 80076c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	20000290 	.word	0x20000290

080076d8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b082      	sub	sp, #8
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	88db      	ldrh	r3, [r3, #6]
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d004      	beq.n	80076f4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80076ea:	6839      	ldr	r1, [r7, #0]
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f000 f8cd 	bl	800788c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80076f2:	e023      	b.n	800773c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076fa:	b2db      	uxtb	r3, r3
 80076fc:	2b02      	cmp	r3, #2
 80076fe:	dc02      	bgt.n	8007706 <USBD_GetConfig+0x2e>
 8007700:	2b00      	cmp	r3, #0
 8007702:	dc03      	bgt.n	800770c <USBD_GetConfig+0x34>
 8007704:	e015      	b.n	8007732 <USBD_GetConfig+0x5a>
 8007706:	2b03      	cmp	r3, #3
 8007708:	d00b      	beq.n	8007722 <USBD_GetConfig+0x4a>
 800770a:	e012      	b.n	8007732 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	3308      	adds	r3, #8
 8007716:	2201      	movs	r2, #1
 8007718:	4619      	mov	r1, r3
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 f927 	bl	800796e <USBD_CtlSendData>
        break;
 8007720:	e00c      	b.n	800773c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	3304      	adds	r3, #4
 8007726:	2201      	movs	r2, #1
 8007728:	4619      	mov	r1, r3
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 f91f 	bl	800796e <USBD_CtlSendData>
        break;
 8007730:	e004      	b.n	800773c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007732:	6839      	ldr	r1, [r7, #0]
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f000 f8a9 	bl	800788c <USBD_CtlError>
        break;
 800773a:	bf00      	nop
}
 800773c:	bf00      	nop
 800773e:	3708      	adds	r7, #8
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b082      	sub	sp, #8
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007754:	b2db      	uxtb	r3, r3
 8007756:	3b01      	subs	r3, #1
 8007758:	2b02      	cmp	r3, #2
 800775a:	d81e      	bhi.n	800779a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	88db      	ldrh	r3, [r3, #6]
 8007760:	2b02      	cmp	r3, #2
 8007762:	d004      	beq.n	800776e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007764:	6839      	ldr	r1, [r7, #0]
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 f890 	bl	800788c <USBD_CtlError>
        break;
 800776c:	e01a      	b.n	80077a4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2201      	movs	r2, #1
 8007772:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800777a:	2b00      	cmp	r3, #0
 800777c:	d005      	beq.n	800778a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	f043 0202 	orr.w	r2, r3, #2
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	330c      	adds	r3, #12
 800778e:	2202      	movs	r2, #2
 8007790:	4619      	mov	r1, r3
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f8eb 	bl	800796e <USBD_CtlSendData>
      break;
 8007798:	e004      	b.n	80077a4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800779a:	6839      	ldr	r1, [r7, #0]
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f000 f875 	bl	800788c <USBD_CtlError>
      break;
 80077a2:	bf00      	nop
  }
}
 80077a4:	bf00      	nop
 80077a6:	3708      	adds	r7, #8
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b082      	sub	sp, #8
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	885b      	ldrh	r3, [r3, #2]
 80077ba:	2b01      	cmp	r3, #1
 80077bc:	d106      	bne.n	80077cc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2201      	movs	r2, #1
 80077c2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f92b 	bl	8007a22 <USBD_CtlSendStatus>
  }
}
 80077cc:	bf00      	nop
 80077ce:	3708      	adds	r7, #8
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b082      	sub	sp, #8
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	3b01      	subs	r3, #1
 80077e8:	2b02      	cmp	r3, #2
 80077ea:	d80b      	bhi.n	8007804 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	885b      	ldrh	r3, [r3, #2]
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d10c      	bne.n	800780e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 f910 	bl	8007a22 <USBD_CtlSendStatus>
      }
      break;
 8007802:	e004      	b.n	800780e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007804:	6839      	ldr	r1, [r7, #0]
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 f840 	bl	800788c <USBD_CtlError>
      break;
 800780c:	e000      	b.n	8007810 <USBD_ClrFeature+0x3c>
      break;
 800780e:	bf00      	nop
  }
}
 8007810:	bf00      	nop
 8007812:	3708      	adds	r7, #8
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
 8007820:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	781a      	ldrb	r2, [r3, #0]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	3301      	adds	r3, #1
 8007832:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	781a      	ldrb	r2, [r3, #0]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	3301      	adds	r3, #1
 8007840:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007842:	68f8      	ldr	r0, [r7, #12]
 8007844:	f7ff fa90 	bl	8006d68 <SWAPBYTE>
 8007848:	4603      	mov	r3, r0
 800784a:	461a      	mov	r2, r3
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	3301      	adds	r3, #1
 8007854:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	3301      	adds	r3, #1
 800785a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800785c:	68f8      	ldr	r0, [r7, #12]
 800785e:	f7ff fa83 	bl	8006d68 <SWAPBYTE>
 8007862:	4603      	mov	r3, r0
 8007864:	461a      	mov	r2, r3
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	3301      	adds	r3, #1
 800786e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	3301      	adds	r3, #1
 8007874:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007876:	68f8      	ldr	r0, [r7, #12]
 8007878:	f7ff fa76 	bl	8006d68 <SWAPBYTE>
 800787c:	4603      	mov	r3, r0
 800787e:	461a      	mov	r2, r3
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	80da      	strh	r2, [r3, #6]
}
 8007884:	bf00      	nop
 8007886:	3710      	adds	r7, #16
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b082      	sub	sp, #8
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007896:	2180      	movs	r1, #128	@ 0x80
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 fc95 	bl	80081c8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800789e:	2100      	movs	r1, #0
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 fc91 	bl	80081c8 <USBD_LL_StallEP>
}
 80078a6:	bf00      	nop
 80078a8:	3708      	adds	r7, #8
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80078ae:	b580      	push	{r7, lr}
 80078b0:	b086      	sub	sp, #24
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	60f8      	str	r0, [r7, #12]
 80078b6:	60b9      	str	r1, [r7, #8]
 80078b8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80078ba:	2300      	movs	r3, #0
 80078bc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d036      	beq.n	8007932 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80078c8:	6938      	ldr	r0, [r7, #16]
 80078ca:	f000 f836 	bl	800793a <USBD_GetLen>
 80078ce:	4603      	mov	r3, r0
 80078d0:	3301      	adds	r3, #1
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	005b      	lsls	r3, r3, #1
 80078d6:	b29a      	uxth	r2, r3
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80078dc:	7dfb      	ldrb	r3, [r7, #23]
 80078de:	68ba      	ldr	r2, [r7, #8]
 80078e0:	4413      	add	r3, r2
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	7812      	ldrb	r2, [r2, #0]
 80078e6:	701a      	strb	r2, [r3, #0]
  idx++;
 80078e8:	7dfb      	ldrb	r3, [r7, #23]
 80078ea:	3301      	adds	r3, #1
 80078ec:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80078ee:	7dfb      	ldrb	r3, [r7, #23]
 80078f0:	68ba      	ldr	r2, [r7, #8]
 80078f2:	4413      	add	r3, r2
 80078f4:	2203      	movs	r2, #3
 80078f6:	701a      	strb	r2, [r3, #0]
  idx++;
 80078f8:	7dfb      	ldrb	r3, [r7, #23]
 80078fa:	3301      	adds	r3, #1
 80078fc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80078fe:	e013      	b.n	8007928 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007900:	7dfb      	ldrb	r3, [r7, #23]
 8007902:	68ba      	ldr	r2, [r7, #8]
 8007904:	4413      	add	r3, r2
 8007906:	693a      	ldr	r2, [r7, #16]
 8007908:	7812      	ldrb	r2, [r2, #0]
 800790a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	3301      	adds	r3, #1
 8007910:	613b      	str	r3, [r7, #16]
    idx++;
 8007912:	7dfb      	ldrb	r3, [r7, #23]
 8007914:	3301      	adds	r3, #1
 8007916:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007918:	7dfb      	ldrb	r3, [r7, #23]
 800791a:	68ba      	ldr	r2, [r7, #8]
 800791c:	4413      	add	r3, r2
 800791e:	2200      	movs	r2, #0
 8007920:	701a      	strb	r2, [r3, #0]
    idx++;
 8007922:	7dfb      	ldrb	r3, [r7, #23]
 8007924:	3301      	adds	r3, #1
 8007926:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	781b      	ldrb	r3, [r3, #0]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d1e7      	bne.n	8007900 <USBD_GetString+0x52>
 8007930:	e000      	b.n	8007934 <USBD_GetString+0x86>
    return;
 8007932:	bf00      	nop
  }
}
 8007934:	3718      	adds	r7, #24
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}

0800793a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800793a:	b480      	push	{r7}
 800793c:	b085      	sub	sp, #20
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007942:	2300      	movs	r3, #0
 8007944:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800794a:	e005      	b.n	8007958 <USBD_GetLen+0x1e>
  {
    len++;
 800794c:	7bfb      	ldrb	r3, [r7, #15]
 800794e:	3301      	adds	r3, #1
 8007950:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	3301      	adds	r3, #1
 8007956:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d1f5      	bne.n	800794c <USBD_GetLen+0x12>
  }

  return len;
 8007960:	7bfb      	ldrb	r3, [r7, #15]
}
 8007962:	4618      	mov	r0, r3
 8007964:	3714      	adds	r7, #20
 8007966:	46bd      	mov	sp, r7
 8007968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796c:	4770      	bx	lr

0800796e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800796e:	b580      	push	{r7, lr}
 8007970:	b084      	sub	sp, #16
 8007972:	af00      	add	r7, sp, #0
 8007974:	60f8      	str	r0, [r7, #12]
 8007976:	60b9      	str	r1, [r7, #8]
 8007978:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2202      	movs	r2, #2
 800797e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	68ba      	ldr	r2, [r7, #8]
 8007992:	2100      	movs	r1, #0
 8007994:	68f8      	ldr	r0, [r7, #12]
 8007996:	f000 fca0 	bl	80082da <USBD_LL_Transmit>

  return USBD_OK;
 800799a:	2300      	movs	r3, #0
}
 800799c:	4618      	mov	r0, r3
 800799e:	3710      	adds	r7, #16
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b084      	sub	sp, #16
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	60f8      	str	r0, [r7, #12]
 80079ac:	60b9      	str	r1, [r7, #8]
 80079ae:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	68ba      	ldr	r2, [r7, #8]
 80079b4:	2100      	movs	r1, #0
 80079b6:	68f8      	ldr	r0, [r7, #12]
 80079b8:	f000 fc8f 	bl	80082da <USBD_LL_Transmit>

  return USBD_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3710      	adds	r7, #16
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}

080079c6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80079c6:	b580      	push	{r7, lr}
 80079c8:	b084      	sub	sp, #16
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	60f8      	str	r0, [r7, #12]
 80079ce:	60b9      	str	r1, [r7, #8]
 80079d0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2203      	movs	r2, #3
 80079d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	687a      	ldr	r2, [r7, #4]
 80079e6:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	68ba      	ldr	r2, [r7, #8]
 80079ee:	2100      	movs	r1, #0
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	f000 fc93 	bl	800831c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80079f6:	2300      	movs	r3, #0
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3710      	adds	r7, #16
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}

08007a00 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	60f8      	str	r0, [r7, #12]
 8007a08:	60b9      	str	r1, [r7, #8]
 8007a0a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	68ba      	ldr	r2, [r7, #8]
 8007a10:	2100      	movs	r1, #0
 8007a12:	68f8      	ldr	r0, [r7, #12]
 8007a14:	f000 fc82 	bl	800831c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007a18:	2300      	movs	r3, #0
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3710      	adds	r7, #16
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}

08007a22 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007a22:	b580      	push	{r7, lr}
 8007a24:	b082      	sub	sp, #8
 8007a26:	af00      	add	r7, sp, #0
 8007a28:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2204      	movs	r2, #4
 8007a2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007a32:	2300      	movs	r3, #0
 8007a34:	2200      	movs	r2, #0
 8007a36:	2100      	movs	r1, #0
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f000 fc4e 	bl	80082da <USBD_LL_Transmit>

  return USBD_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3708      	adds	r7, #8
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b082      	sub	sp, #8
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2205      	movs	r2, #5
 8007a54:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007a58:	2300      	movs	r3, #0
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	2100      	movs	r1, #0
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f000 fc5c 	bl	800831c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007a64:	2300      	movs	r3, #0
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3708      	adds	r7, #8
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
	...

08007a70 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8007a74:	2200      	movs	r2, #0
 8007a76:	4912      	ldr	r1, [pc, #72]	@ (8007ac0 <MX_USB_Device_Init+0x50>)
 8007a78:	4812      	ldr	r0, [pc, #72]	@ (8007ac4 <MX_USB_Device_Init+0x54>)
 8007a7a:	f7fe fed7 	bl	800682c <USBD_Init>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d001      	beq.n	8007a88 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8007a84:	f7f8 fdbc 	bl	8000600 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8007a88:	490f      	ldr	r1, [pc, #60]	@ (8007ac8 <MX_USB_Device_Init+0x58>)
 8007a8a:	480e      	ldr	r0, [pc, #56]	@ (8007ac4 <MX_USB_Device_Init+0x54>)
 8007a8c:	f7fe fefe 	bl	800688c <USBD_RegisterClass>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d001      	beq.n	8007a9a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8007a96:	f7f8 fdb3 	bl	8000600 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8007a9a:	490c      	ldr	r1, [pc, #48]	@ (8007acc <MX_USB_Device_Init+0x5c>)
 8007a9c:	4809      	ldr	r0, [pc, #36]	@ (8007ac4 <MX_USB_Device_Init+0x54>)
 8007a9e:	f7fe fe1f 	bl	80066e0 <USBD_CDC_RegisterInterface>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d001      	beq.n	8007aac <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8007aa8:	f7f8 fdaa 	bl	8000600 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8007aac:	4805      	ldr	r0, [pc, #20]	@ (8007ac4 <MX_USB_Device_Init+0x54>)
 8007aae:	f7fe ff14 	bl	80068da <USBD_Start>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d001      	beq.n	8007abc <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8007ab8:	f7f8 fda2 	bl	8000600 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8007abc:	bf00      	nop
 8007abe:	bd80      	pop	{r7, pc}
 8007ac0:	20000130 	.word	0x20000130
 8007ac4:	20000294 	.word	0x20000294
 8007ac8:	20000018 	.word	0x20000018
 8007acc:	2000011c 	.word	0x2000011c

08007ad0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	4905      	ldr	r1, [pc, #20]	@ (8007aec <CDC_Init_FS+0x1c>)
 8007ad8:	4805      	ldr	r0, [pc, #20]	@ (8007af0 <CDC_Init_FS+0x20>)
 8007ada:	f7fe fe16 	bl	800670a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007ade:	4905      	ldr	r1, [pc, #20]	@ (8007af4 <CDC_Init_FS+0x24>)
 8007ae0:	4803      	ldr	r0, [pc, #12]	@ (8007af0 <CDC_Init_FS+0x20>)
 8007ae2:	f7fe fe30 	bl	8006746 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007ae6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	bd80      	pop	{r7, pc}
 8007aec:	20000d64 	.word	0x20000d64
 8007af0:	20000294 	.word	0x20000294
 8007af4:	20000564 	.word	0x20000564

08007af8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007af8:	b480      	push	{r7}
 8007afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007afc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr

08007b08 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b083      	sub	sp, #12
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	4603      	mov	r3, r0
 8007b10:	6039      	str	r1, [r7, #0]
 8007b12:	71fb      	strb	r3, [r7, #7]
 8007b14:	4613      	mov	r3, r2
 8007b16:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007b18:	79fb      	ldrb	r3, [r7, #7]
 8007b1a:	2b23      	cmp	r3, #35	@ 0x23
 8007b1c:	d84a      	bhi.n	8007bb4 <CDC_Control_FS+0xac>
 8007b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b24 <CDC_Control_FS+0x1c>)
 8007b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b24:	08007bb5 	.word	0x08007bb5
 8007b28:	08007bb5 	.word	0x08007bb5
 8007b2c:	08007bb5 	.word	0x08007bb5
 8007b30:	08007bb5 	.word	0x08007bb5
 8007b34:	08007bb5 	.word	0x08007bb5
 8007b38:	08007bb5 	.word	0x08007bb5
 8007b3c:	08007bb5 	.word	0x08007bb5
 8007b40:	08007bb5 	.word	0x08007bb5
 8007b44:	08007bb5 	.word	0x08007bb5
 8007b48:	08007bb5 	.word	0x08007bb5
 8007b4c:	08007bb5 	.word	0x08007bb5
 8007b50:	08007bb5 	.word	0x08007bb5
 8007b54:	08007bb5 	.word	0x08007bb5
 8007b58:	08007bb5 	.word	0x08007bb5
 8007b5c:	08007bb5 	.word	0x08007bb5
 8007b60:	08007bb5 	.word	0x08007bb5
 8007b64:	08007bb5 	.word	0x08007bb5
 8007b68:	08007bb5 	.word	0x08007bb5
 8007b6c:	08007bb5 	.word	0x08007bb5
 8007b70:	08007bb5 	.word	0x08007bb5
 8007b74:	08007bb5 	.word	0x08007bb5
 8007b78:	08007bb5 	.word	0x08007bb5
 8007b7c:	08007bb5 	.word	0x08007bb5
 8007b80:	08007bb5 	.word	0x08007bb5
 8007b84:	08007bb5 	.word	0x08007bb5
 8007b88:	08007bb5 	.word	0x08007bb5
 8007b8c:	08007bb5 	.word	0x08007bb5
 8007b90:	08007bb5 	.word	0x08007bb5
 8007b94:	08007bb5 	.word	0x08007bb5
 8007b98:	08007bb5 	.word	0x08007bb5
 8007b9c:	08007bb5 	.word	0x08007bb5
 8007ba0:	08007bb5 	.word	0x08007bb5
 8007ba4:	08007bb5 	.word	0x08007bb5
 8007ba8:	08007bb5 	.word	0x08007bb5
 8007bac:	08007bb5 	.word	0x08007bb5
 8007bb0:	08007bb5 	.word	0x08007bb5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007bb4:	bf00      	nop
  }

  return (USBD_OK);
 8007bb6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	370c      	adds	r7, #12
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr

08007bc4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b082      	sub	sp, #8
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007bce:	6879      	ldr	r1, [r7, #4]
 8007bd0:	4805      	ldr	r0, [pc, #20]	@ (8007be8 <CDC_Receive_FS+0x24>)
 8007bd2:	f7fe fdb8 	bl	8006746 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007bd6:	4804      	ldr	r0, [pc, #16]	@ (8007be8 <CDC_Receive_FS+0x24>)
 8007bd8:	f7fe fdfe 	bl	80067d8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007bdc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3708      	adds	r7, #8
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	20000294 	.word	0x20000294

08007bec <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007bfc:	4b0d      	ldr	r3, [pc, #52]	@ (8007c34 <CDC_Transmit_FS+0x48>)
 8007bfe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c02:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d001      	beq.n	8007c12 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e00b      	b.n	8007c2a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007c12:	887b      	ldrh	r3, [r7, #2]
 8007c14:	461a      	mov	r2, r3
 8007c16:	6879      	ldr	r1, [r7, #4]
 8007c18:	4806      	ldr	r0, [pc, #24]	@ (8007c34 <CDC_Transmit_FS+0x48>)
 8007c1a:	f7fe fd76 	bl	800670a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007c1e:	4805      	ldr	r0, [pc, #20]	@ (8007c34 <CDC_Transmit_FS+0x48>)
 8007c20:	f7fe fdaa 	bl	8006778 <USBD_CDC_TransmitPacket>
 8007c24:	4603      	mov	r3, r0
 8007c26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	3710      	adds	r7, #16
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}
 8007c32:	bf00      	nop
 8007c34:	20000294 	.word	0x20000294

08007c38 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b087      	sub	sp, #28
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	60f8      	str	r0, [r7, #12]
 8007c40:	60b9      	str	r1, [r7, #8]
 8007c42:	4613      	mov	r3, r2
 8007c44:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007c46:	2300      	movs	r3, #0
 8007c48:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007c4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	371c      	adds	r7, #28
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr
	...

08007c5c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	4603      	mov	r3, r0
 8007c64:	6039      	str	r1, [r7, #0]
 8007c66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	2212      	movs	r2, #18
 8007c6c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8007c6e:	4b03      	ldr	r3, [pc, #12]	@ (8007c7c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	370c      	adds	r7, #12
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr
 8007c7c:	20000150 	.word	0x20000150

08007c80 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	4603      	mov	r3, r0
 8007c88:	6039      	str	r1, [r7, #0]
 8007c8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	2204      	movs	r2, #4
 8007c90:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007c92:	4b03      	ldr	r3, [pc, #12]	@ (8007ca0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	370c      	adds	r7, #12
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr
 8007ca0:	20000164 	.word	0x20000164

08007ca4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	4603      	mov	r3, r0
 8007cac:	6039      	str	r1, [r7, #0]
 8007cae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007cb0:	79fb      	ldrb	r3, [r7, #7]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d105      	bne.n	8007cc2 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8007cb6:	683a      	ldr	r2, [r7, #0]
 8007cb8:	4907      	ldr	r1, [pc, #28]	@ (8007cd8 <USBD_CDC_ProductStrDescriptor+0x34>)
 8007cba:	4808      	ldr	r0, [pc, #32]	@ (8007cdc <USBD_CDC_ProductStrDescriptor+0x38>)
 8007cbc:	f7ff fdf7 	bl	80078ae <USBD_GetString>
 8007cc0:	e004      	b.n	8007ccc <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8007cc2:	683a      	ldr	r2, [r7, #0]
 8007cc4:	4904      	ldr	r1, [pc, #16]	@ (8007cd8 <USBD_CDC_ProductStrDescriptor+0x34>)
 8007cc6:	4805      	ldr	r0, [pc, #20]	@ (8007cdc <USBD_CDC_ProductStrDescriptor+0x38>)
 8007cc8:	f7ff fdf1 	bl	80078ae <USBD_GetString>
  }
  return USBD_StrDesc;
 8007ccc:	4b02      	ldr	r3, [pc, #8]	@ (8007cd8 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3708      	adds	r7, #8
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}
 8007cd6:	bf00      	nop
 8007cd8:	20001564 	.word	0x20001564
 8007cdc:	08008eb4 	.word	0x08008eb4

08007ce0 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b082      	sub	sp, #8
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	6039      	str	r1, [r7, #0]
 8007cea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007cec:	683a      	ldr	r2, [r7, #0]
 8007cee:	4904      	ldr	r1, [pc, #16]	@ (8007d00 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8007cf0:	4804      	ldr	r0, [pc, #16]	@ (8007d04 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8007cf2:	f7ff fddc 	bl	80078ae <USBD_GetString>
  return USBD_StrDesc;
 8007cf6:	4b02      	ldr	r3, [pc, #8]	@ (8007d00 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3708      	adds	r7, #8
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bd80      	pop	{r7, pc}
 8007d00:	20001564 	.word	0x20001564
 8007d04:	08008ecc 	.word	0x08008ecc

08007d08 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	4603      	mov	r3, r0
 8007d10:	6039      	str	r1, [r7, #0]
 8007d12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	221a      	movs	r2, #26
 8007d18:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007d1a:	f000 f843 	bl	8007da4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8007d1e:	4b02      	ldr	r3, [pc, #8]	@ (8007d28 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	3708      	adds	r7, #8
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}
 8007d28:	20000168 	.word	0x20000168

08007d2c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b082      	sub	sp, #8
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	4603      	mov	r3, r0
 8007d34:	6039      	str	r1, [r7, #0]
 8007d36:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007d38:	79fb      	ldrb	r3, [r7, #7]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d105      	bne.n	8007d4a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8007d3e:	683a      	ldr	r2, [r7, #0]
 8007d40:	4907      	ldr	r1, [pc, #28]	@ (8007d60 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8007d42:	4808      	ldr	r0, [pc, #32]	@ (8007d64 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8007d44:	f7ff fdb3 	bl	80078ae <USBD_GetString>
 8007d48:	e004      	b.n	8007d54 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8007d4a:	683a      	ldr	r2, [r7, #0]
 8007d4c:	4904      	ldr	r1, [pc, #16]	@ (8007d60 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8007d4e:	4805      	ldr	r0, [pc, #20]	@ (8007d64 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8007d50:	f7ff fdad 	bl	80078ae <USBD_GetString>
  }
  return USBD_StrDesc;
 8007d54:	4b02      	ldr	r3, [pc, #8]	@ (8007d60 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3708      	adds	r7, #8
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	20001564 	.word	0x20001564
 8007d64:	08008ee0 	.word	0x08008ee0

08007d68 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b082      	sub	sp, #8
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	4603      	mov	r3, r0
 8007d70:	6039      	str	r1, [r7, #0]
 8007d72:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007d74:	79fb      	ldrb	r3, [r7, #7]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d105      	bne.n	8007d86 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8007d7a:	683a      	ldr	r2, [r7, #0]
 8007d7c:	4907      	ldr	r1, [pc, #28]	@ (8007d9c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8007d7e:	4808      	ldr	r0, [pc, #32]	@ (8007da0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8007d80:	f7ff fd95 	bl	80078ae <USBD_GetString>
 8007d84:	e004      	b.n	8007d90 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8007d86:	683a      	ldr	r2, [r7, #0]
 8007d88:	4904      	ldr	r1, [pc, #16]	@ (8007d9c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8007d8a:	4805      	ldr	r0, [pc, #20]	@ (8007da0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8007d8c:	f7ff fd8f 	bl	80078ae <USBD_GetString>
  }
  return USBD_StrDesc;
 8007d90:	4b02      	ldr	r3, [pc, #8]	@ (8007d9c <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3708      	adds	r7, #8
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
 8007d9a:	bf00      	nop
 8007d9c:	20001564 	.word	0x20001564
 8007da0:	08008eec 	.word	0x08008eec

08007da4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007daa:	4b0f      	ldr	r3, [pc, #60]	@ (8007de8 <Get_SerialNum+0x44>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007db0:	4b0e      	ldr	r3, [pc, #56]	@ (8007dec <Get_SerialNum+0x48>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007db6:	4b0e      	ldr	r3, [pc, #56]	@ (8007df0 <Get_SerialNum+0x4c>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007dbc:	68fa      	ldr	r2, [r7, #12]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4413      	add	r3, r2
 8007dc2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d009      	beq.n	8007dde <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007dca:	2208      	movs	r2, #8
 8007dcc:	4909      	ldr	r1, [pc, #36]	@ (8007df4 <Get_SerialNum+0x50>)
 8007dce:	68f8      	ldr	r0, [r7, #12]
 8007dd0:	f000 f814 	bl	8007dfc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007dd4:	2204      	movs	r2, #4
 8007dd6:	4908      	ldr	r1, [pc, #32]	@ (8007df8 <Get_SerialNum+0x54>)
 8007dd8:	68b8      	ldr	r0, [r7, #8]
 8007dda:	f000 f80f 	bl	8007dfc <IntToUnicode>
  }
}
 8007dde:	bf00      	nop
 8007de0:	3710      	adds	r7, #16
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}
 8007de6:	bf00      	nop
 8007de8:	1fff7590 	.word	0x1fff7590
 8007dec:	1fff7594 	.word	0x1fff7594
 8007df0:	1fff7598 	.word	0x1fff7598
 8007df4:	2000016a 	.word	0x2000016a
 8007df8:	2000017a 	.word	0x2000017a

08007dfc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b087      	sub	sp, #28
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	4613      	mov	r3, r2
 8007e08:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007e0e:	2300      	movs	r3, #0
 8007e10:	75fb      	strb	r3, [r7, #23]
 8007e12:	e027      	b.n	8007e64 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	0f1b      	lsrs	r3, r3, #28
 8007e18:	2b09      	cmp	r3, #9
 8007e1a:	d80b      	bhi.n	8007e34 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	0f1b      	lsrs	r3, r3, #28
 8007e20:	b2da      	uxtb	r2, r3
 8007e22:	7dfb      	ldrb	r3, [r7, #23]
 8007e24:	005b      	lsls	r3, r3, #1
 8007e26:	4619      	mov	r1, r3
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	440b      	add	r3, r1
 8007e2c:	3230      	adds	r2, #48	@ 0x30
 8007e2e:	b2d2      	uxtb	r2, r2
 8007e30:	701a      	strb	r2, [r3, #0]
 8007e32:	e00a      	b.n	8007e4a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	0f1b      	lsrs	r3, r3, #28
 8007e38:	b2da      	uxtb	r2, r3
 8007e3a:	7dfb      	ldrb	r3, [r7, #23]
 8007e3c:	005b      	lsls	r3, r3, #1
 8007e3e:	4619      	mov	r1, r3
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	440b      	add	r3, r1
 8007e44:	3237      	adds	r2, #55	@ 0x37
 8007e46:	b2d2      	uxtb	r2, r2
 8007e48:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	011b      	lsls	r3, r3, #4
 8007e4e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007e50:	7dfb      	ldrb	r3, [r7, #23]
 8007e52:	005b      	lsls	r3, r3, #1
 8007e54:	3301      	adds	r3, #1
 8007e56:	68ba      	ldr	r2, [r7, #8]
 8007e58:	4413      	add	r3, r2
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007e5e:	7dfb      	ldrb	r3, [r7, #23]
 8007e60:	3301      	adds	r3, #1
 8007e62:	75fb      	strb	r3, [r7, #23]
 8007e64:	7dfa      	ldrb	r2, [r7, #23]
 8007e66:	79fb      	ldrb	r3, [r7, #7]
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d3d3      	bcc.n	8007e14 <IntToUnicode+0x18>
  }
}
 8007e6c:	bf00      	nop
 8007e6e:	bf00      	nop
 8007e70:	371c      	adds	r7, #28
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr
	...

08007e7c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b098      	sub	sp, #96	@ 0x60
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007e84:	f107 030c 	add.w	r3, r7, #12
 8007e88:	2254      	movs	r2, #84	@ 0x54
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f000 fb2f 	bl	80084f0 <memset>
  if(pcdHandle->Instance==USB)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a15      	ldr	r2, [pc, #84]	@ (8007eec <HAL_PCD_MspInit+0x70>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d123      	bne.n	8007ee4 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8007e9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007ea0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8007ea2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007ea6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007ea8:	f107 030c 	add.w	r3, r7, #12
 8007eac:	4618      	mov	r0, r3
 8007eae:	f7fc f8b3 	bl	8004018 <HAL_RCCEx_PeriphCLKConfig>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d001      	beq.n	8007ebc <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8007eb8:	f7f8 fba2 	bl	8000600 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8007ef0 <HAL_PCD_MspInit+0x74>)
 8007ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ec0:	4a0b      	ldr	r2, [pc, #44]	@ (8007ef0 <HAL_PCD_MspInit+0x74>)
 8007ec2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007ec6:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ec8:	4b09      	ldr	r3, [pc, #36]	@ (8007ef0 <HAL_PCD_MspInit+0x74>)
 8007eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ecc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ed0:	60bb      	str	r3, [r7, #8]
 8007ed2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	2014      	movs	r0, #20
 8007eda:	f7f8 fe40 	bl	8000b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8007ede:	2014      	movs	r0, #20
 8007ee0:	f7f8 fe57 	bl	8000b92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007ee4:	bf00      	nop
 8007ee6:	3760      	adds	r7, #96	@ 0x60
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}
 8007eec:	40005c00 	.word	0x40005c00
 8007ef0:	40021000 	.word	0x40021000

08007ef4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b082      	sub	sp, #8
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8007f08:	4619      	mov	r1, r3
 8007f0a:	4610      	mov	r0, r2
 8007f0c:	f7fe fd30 	bl	8006970 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8007f10:	bf00      	nop
 8007f12:	3708      	adds	r7, #8
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b082      	sub	sp, #8
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	460b      	mov	r3, r1
 8007f22:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8007f2a:	78fa      	ldrb	r2, [r7, #3]
 8007f2c:	6879      	ldr	r1, [r7, #4]
 8007f2e:	4613      	mov	r3, r2
 8007f30:	009b      	lsls	r3, r3, #2
 8007f32:	4413      	add	r3, r2
 8007f34:	00db      	lsls	r3, r3, #3
 8007f36:	440b      	add	r3, r1
 8007f38:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007f3c:	681a      	ldr	r2, [r3, #0]
 8007f3e:	78fb      	ldrb	r3, [r7, #3]
 8007f40:	4619      	mov	r1, r3
 8007f42:	f7fe fd6a 	bl	8006a1a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8007f46:	bf00      	nop
 8007f48:	3708      	adds	r7, #8
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}

08007f4e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f4e:	b580      	push	{r7, lr}
 8007f50:	b082      	sub	sp, #8
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
 8007f56:	460b      	mov	r3, r1
 8007f58:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8007f60:	78fa      	ldrb	r2, [r7, #3]
 8007f62:	6879      	ldr	r1, [r7, #4]
 8007f64:	4613      	mov	r3, r2
 8007f66:	009b      	lsls	r3, r3, #2
 8007f68:	4413      	add	r3, r2
 8007f6a:	00db      	lsls	r3, r3, #3
 8007f6c:	440b      	add	r3, r1
 8007f6e:	3324      	adds	r3, #36	@ 0x24
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	78fb      	ldrb	r3, [r7, #3]
 8007f74:	4619      	mov	r1, r3
 8007f76:	f7fe fdb3 	bl	8006ae0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8007f7a:	bf00      	nop
 8007f7c:	3708      	adds	r7, #8
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}

08007f82 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f82:	b580      	push	{r7, lr}
 8007f84:	b082      	sub	sp, #8
 8007f86:	af00      	add	r7, sp, #0
 8007f88:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007f90:	4618      	mov	r0, r3
 8007f92:	f7fe fec7 	bl	8006d24 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8007f96:	bf00      	nop
 8007f98:	3708      	adds	r7, #8
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}

08007f9e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f9e:	b580      	push	{r7, lr}
 8007fa0:	b084      	sub	sp, #16
 8007fa2:	af00      	add	r7, sp, #0
 8007fa4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	795b      	ldrb	r3, [r3, #5]
 8007fae:	2b02      	cmp	r3, #2
 8007fb0:	d001      	beq.n	8007fb6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007fb2:	f7f8 fb25 	bl	8000600 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007fbc:	7bfa      	ldrb	r2, [r7, #15]
 8007fbe:	4611      	mov	r1, r2
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f7fe fe71 	bl	8006ca8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f7fe fe1d 	bl	8006c0c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8007fd2:	bf00      	nop
 8007fd4:	3710      	adds	r7, #16
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
	...

08007fdc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b082      	sub	sp, #8
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007fea:	4618      	mov	r0, r3
 8007fec:	f7fe fe6c 	bl	8006cc8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	7a5b      	ldrb	r3, [r3, #9]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d005      	beq.n	8008004 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007ff8:	4b04      	ldr	r3, [pc, #16]	@ (800800c <HAL_PCD_SuspendCallback+0x30>)
 8007ffa:	691b      	ldr	r3, [r3, #16]
 8007ffc:	4a03      	ldr	r2, [pc, #12]	@ (800800c <HAL_PCD_SuspendCallback+0x30>)
 8007ffe:	f043 0306 	orr.w	r3, r3, #6
 8008002:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8008004:	bf00      	nop
 8008006:	3708      	adds	r7, #8
 8008008:	46bd      	mov	sp, r7
 800800a:	bd80      	pop	{r7, pc}
 800800c:	e000ed00 	.word	0xe000ed00

08008010 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b082      	sub	sp, #8
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	7a5b      	ldrb	r3, [r3, #9]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d007      	beq.n	8008030 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008020:	4b08      	ldr	r3, [pc, #32]	@ (8008044 <HAL_PCD_ResumeCallback+0x34>)
 8008022:	691b      	ldr	r3, [r3, #16]
 8008024:	4a07      	ldr	r2, [pc, #28]	@ (8008044 <HAL_PCD_ResumeCallback+0x34>)
 8008026:	f023 0306 	bic.w	r3, r3, #6
 800802a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800802c:	f000 f9f8 	bl	8008420 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008036:	4618      	mov	r0, r3
 8008038:	f7fe fe5c 	bl	8006cf4 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800803c:	bf00      	nop
 800803e:	3708      	adds	r7, #8
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}
 8008044:	e000ed00 	.word	0xe000ed00

08008048 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8008050:	4a2b      	ldr	r2, [pc, #172]	@ (8008100 <USBD_LL_Init+0xb8>)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	4a29      	ldr	r2, [pc, #164]	@ (8008100 <USBD_LL_Init+0xb8>)
 800805c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8008060:	4b27      	ldr	r3, [pc, #156]	@ (8008100 <USBD_LL_Init+0xb8>)
 8008062:	4a28      	ldr	r2, [pc, #160]	@ (8008104 <USBD_LL_Init+0xbc>)
 8008064:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008066:	4b26      	ldr	r3, [pc, #152]	@ (8008100 <USBD_LL_Init+0xb8>)
 8008068:	2208      	movs	r2, #8
 800806a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800806c:	4b24      	ldr	r3, [pc, #144]	@ (8008100 <USBD_LL_Init+0xb8>)
 800806e:	2202      	movs	r2, #2
 8008070:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008072:	4b23      	ldr	r3, [pc, #140]	@ (8008100 <USBD_LL_Init+0xb8>)
 8008074:	2202      	movs	r2, #2
 8008076:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8008078:	4b21      	ldr	r3, [pc, #132]	@ (8008100 <USBD_LL_Init+0xb8>)
 800807a:	2200      	movs	r2, #0
 800807c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800807e:	4b20      	ldr	r3, [pc, #128]	@ (8008100 <USBD_LL_Init+0xb8>)
 8008080:	2200      	movs	r2, #0
 8008082:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008084:	4b1e      	ldr	r3, [pc, #120]	@ (8008100 <USBD_LL_Init+0xb8>)
 8008086:	2200      	movs	r2, #0
 8008088:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800808a:	4b1d      	ldr	r3, [pc, #116]	@ (8008100 <USBD_LL_Init+0xb8>)
 800808c:	2200      	movs	r2, #0
 800808e:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008090:	481b      	ldr	r0, [pc, #108]	@ (8008100 <USBD_LL_Init+0xb8>)
 8008092:	f7f9 fccf 	bl	8001a34 <HAL_PCD_Init>
 8008096:	4603      	mov	r3, r0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d001      	beq.n	80080a0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800809c:	f7f8 fab0 	bl	8000600 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80080a6:	2318      	movs	r3, #24
 80080a8:	2200      	movs	r2, #0
 80080aa:	2100      	movs	r1, #0
 80080ac:	f7fb f99d 	bl	80033ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80080b6:	2358      	movs	r3, #88	@ 0x58
 80080b8:	2200      	movs	r2, #0
 80080ba:	2180      	movs	r1, #128	@ 0x80
 80080bc:	f7fb f995 	bl	80033ea <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80080c6:	23c0      	movs	r3, #192	@ 0xc0
 80080c8:	2200      	movs	r2, #0
 80080ca:	2181      	movs	r1, #129	@ 0x81
 80080cc:	f7fb f98d 	bl	80033ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80080d6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80080da:	2200      	movs	r2, #0
 80080dc:	2101      	movs	r1, #1
 80080de:	f7fb f984 	bl	80033ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80080e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80080ec:	2200      	movs	r2, #0
 80080ee:	2182      	movs	r1, #130	@ 0x82
 80080f0:	f7fb f97b 	bl	80033ea <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80080f4:	2300      	movs	r3, #0
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3708      	adds	r7, #8
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	20001764 	.word	0x20001764
 8008104:	40005c00 	.word	0x40005c00

08008108 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b084      	sub	sp, #16
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008110:	2300      	movs	r3, #0
 8008112:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008114:	2300      	movs	r3, #0
 8008116:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800811e:	4618      	mov	r0, r3
 8008120:	f7f9 fd56 	bl	8001bd0 <HAL_PCD_Start>
 8008124:	4603      	mov	r3, r0
 8008126:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008128:	7bfb      	ldrb	r3, [r7, #15]
 800812a:	4618      	mov	r0, r3
 800812c:	f000 f97e 	bl	800842c <USBD_Get_USB_Status>
 8008130:	4603      	mov	r3, r0
 8008132:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008134:	7bbb      	ldrb	r3, [r7, #14]
}
 8008136:	4618      	mov	r0, r3
 8008138:	3710      	adds	r7, #16
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}

0800813e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800813e:	b580      	push	{r7, lr}
 8008140:	b084      	sub	sp, #16
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
 8008146:	4608      	mov	r0, r1
 8008148:	4611      	mov	r1, r2
 800814a:	461a      	mov	r2, r3
 800814c:	4603      	mov	r3, r0
 800814e:	70fb      	strb	r3, [r7, #3]
 8008150:	460b      	mov	r3, r1
 8008152:	70bb      	strb	r3, [r7, #2]
 8008154:	4613      	mov	r3, r2
 8008156:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008158:	2300      	movs	r3, #0
 800815a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800815c:	2300      	movs	r3, #0
 800815e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8008166:	78bb      	ldrb	r3, [r7, #2]
 8008168:	883a      	ldrh	r2, [r7, #0]
 800816a:	78f9      	ldrb	r1, [r7, #3]
 800816c:	f7f9 fe9d 	bl	8001eaa <HAL_PCD_EP_Open>
 8008170:	4603      	mov	r3, r0
 8008172:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008174:	7bfb      	ldrb	r3, [r7, #15]
 8008176:	4618      	mov	r0, r3
 8008178:	f000 f958 	bl	800842c <USBD_Get_USB_Status>
 800817c:	4603      	mov	r3, r0
 800817e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008180:	7bbb      	ldrb	r3, [r7, #14]
}
 8008182:	4618      	mov	r0, r3
 8008184:	3710      	adds	r7, #16
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}

0800818a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800818a:	b580      	push	{r7, lr}
 800818c:	b084      	sub	sp, #16
 800818e:	af00      	add	r7, sp, #0
 8008190:	6078      	str	r0, [r7, #4]
 8008192:	460b      	mov	r3, r1
 8008194:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008196:	2300      	movs	r3, #0
 8008198:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800819a:	2300      	movs	r3, #0
 800819c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80081a4:	78fa      	ldrb	r2, [r7, #3]
 80081a6:	4611      	mov	r1, r2
 80081a8:	4618      	mov	r0, r3
 80081aa:	f7f9 fedd 	bl	8001f68 <HAL_PCD_EP_Close>
 80081ae:	4603      	mov	r3, r0
 80081b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80081b2:	7bfb      	ldrb	r3, [r7, #15]
 80081b4:	4618      	mov	r0, r3
 80081b6:	f000 f939 	bl	800842c <USBD_Get_USB_Status>
 80081ba:	4603      	mov	r3, r0
 80081bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80081be:	7bbb      	ldrb	r3, [r7, #14]
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3710      	adds	r7, #16
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b084      	sub	sp, #16
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	460b      	mov	r3, r1
 80081d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081d4:	2300      	movs	r3, #0
 80081d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80081d8:	2300      	movs	r3, #0
 80081da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80081e2:	78fa      	ldrb	r2, [r7, #3]
 80081e4:	4611      	mov	r1, r2
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7f9 ff86 	bl	80020f8 <HAL_PCD_EP_SetStall>
 80081ec:	4603      	mov	r3, r0
 80081ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80081f0:	7bfb      	ldrb	r3, [r7, #15]
 80081f2:	4618      	mov	r0, r3
 80081f4:	f000 f91a 	bl	800842c <USBD_Get_USB_Status>
 80081f8:	4603      	mov	r3, r0
 80081fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80081fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3710      	adds	r7, #16
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}

08008206 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008206:	b580      	push	{r7, lr}
 8008208:	b084      	sub	sp, #16
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
 800820e:	460b      	mov	r3, r1
 8008210:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008212:	2300      	movs	r3, #0
 8008214:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008216:	2300      	movs	r3, #0
 8008218:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008220:	78fa      	ldrb	r2, [r7, #3]
 8008222:	4611      	mov	r1, r2
 8008224:	4618      	mov	r0, r3
 8008226:	f7f9 ffb9 	bl	800219c <HAL_PCD_EP_ClrStall>
 800822a:	4603      	mov	r3, r0
 800822c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800822e:	7bfb      	ldrb	r3, [r7, #15]
 8008230:	4618      	mov	r0, r3
 8008232:	f000 f8fb 	bl	800842c <USBD_Get_USB_Status>
 8008236:	4603      	mov	r3, r0
 8008238:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800823a:	7bbb      	ldrb	r3, [r7, #14]
}
 800823c:	4618      	mov	r0, r3
 800823e:	3710      	adds	r7, #16
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008244:	b480      	push	{r7}
 8008246:	b085      	sub	sp, #20
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	460b      	mov	r3, r1
 800824e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008256:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008258:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800825c:	2b00      	cmp	r3, #0
 800825e:	da0b      	bge.n	8008278 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008260:	78fb      	ldrb	r3, [r7, #3]
 8008262:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008266:	68f9      	ldr	r1, [r7, #12]
 8008268:	4613      	mov	r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	4413      	add	r3, r2
 800826e:	00db      	lsls	r3, r3, #3
 8008270:	440b      	add	r3, r1
 8008272:	3312      	adds	r3, #18
 8008274:	781b      	ldrb	r3, [r3, #0]
 8008276:	e00b      	b.n	8008290 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008278:	78fb      	ldrb	r3, [r7, #3]
 800827a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800827e:	68f9      	ldr	r1, [r7, #12]
 8008280:	4613      	mov	r3, r2
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	4413      	add	r3, r2
 8008286:	00db      	lsls	r3, r3, #3
 8008288:	440b      	add	r3, r1
 800828a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800828e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008290:	4618      	mov	r0, r3
 8008292:	3714      	adds	r7, #20
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr

0800829c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b084      	sub	sp, #16
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	460b      	mov	r3, r1
 80082a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082a8:	2300      	movs	r3, #0
 80082aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80082ac:	2300      	movs	r3, #0
 80082ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80082b6:	78fa      	ldrb	r2, [r7, #3]
 80082b8:	4611      	mov	r1, r2
 80082ba:	4618      	mov	r0, r3
 80082bc:	f7f9 fdd1 	bl	8001e62 <HAL_PCD_SetAddress>
 80082c0:	4603      	mov	r3, r0
 80082c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80082c4:	7bfb      	ldrb	r3, [r7, #15]
 80082c6:	4618      	mov	r0, r3
 80082c8:	f000 f8b0 	bl	800842c <USBD_Get_USB_Status>
 80082cc:	4603      	mov	r3, r0
 80082ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80082d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3710      	adds	r7, #16
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}

080082da <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80082da:	b580      	push	{r7, lr}
 80082dc:	b086      	sub	sp, #24
 80082de:	af00      	add	r7, sp, #0
 80082e0:	60f8      	str	r0, [r7, #12]
 80082e2:	607a      	str	r2, [r7, #4]
 80082e4:	603b      	str	r3, [r7, #0]
 80082e6:	460b      	mov	r3, r1
 80082e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082ea:	2300      	movs	r3, #0
 80082ec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80082ee:	2300      	movs	r3, #0
 80082f0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80082f8:	7af9      	ldrb	r1, [r7, #11]
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	687a      	ldr	r2, [r7, #4]
 80082fe:	f7f9 fec4 	bl	800208a <HAL_PCD_EP_Transmit>
 8008302:	4603      	mov	r3, r0
 8008304:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008306:	7dfb      	ldrb	r3, [r7, #23]
 8008308:	4618      	mov	r0, r3
 800830a:	f000 f88f 	bl	800842c <USBD_Get_USB_Status>
 800830e:	4603      	mov	r3, r0
 8008310:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008312:	7dbb      	ldrb	r3, [r7, #22]
}
 8008314:	4618      	mov	r0, r3
 8008316:	3718      	adds	r7, #24
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b086      	sub	sp, #24
 8008320:	af00      	add	r7, sp, #0
 8008322:	60f8      	str	r0, [r7, #12]
 8008324:	607a      	str	r2, [r7, #4]
 8008326:	603b      	str	r3, [r7, #0]
 8008328:	460b      	mov	r3, r1
 800832a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800832c:	2300      	movs	r3, #0
 800832e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008330:	2300      	movs	r3, #0
 8008332:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800833a:	7af9      	ldrb	r1, [r7, #11]
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	f7f9 fe5a 	bl	8001ff8 <HAL_PCD_EP_Receive>
 8008344:	4603      	mov	r3, r0
 8008346:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008348:	7dfb      	ldrb	r3, [r7, #23]
 800834a:	4618      	mov	r0, r3
 800834c:	f000 f86e 	bl	800842c <USBD_Get_USB_Status>
 8008350:	4603      	mov	r3, r0
 8008352:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008354:	7dbb      	ldrb	r3, [r7, #22]
}
 8008356:	4618      	mov	r0, r3
 8008358:	3718      	adds	r7, #24
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}

0800835e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800835e:	b580      	push	{r7, lr}
 8008360:	b082      	sub	sp, #8
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
 8008366:	460b      	mov	r3, r1
 8008368:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008370:	78fa      	ldrb	r2, [r7, #3]
 8008372:	4611      	mov	r1, r2
 8008374:	4618      	mov	r0, r3
 8008376:	f7f9 fe70 	bl	800205a <HAL_PCD_EP_GetRxCount>
 800837a:	4603      	mov	r3, r0
}
 800837c:	4618      	mov	r0, r3
 800837e:	3708      	adds	r7, #8
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}

08008384 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b082      	sub	sp, #8
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	460b      	mov	r3, r1
 800838e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8008390:	78fb      	ldrb	r3, [r7, #3]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d002      	beq.n	800839c <HAL_PCDEx_LPM_Callback+0x18>
 8008396:	2b01      	cmp	r3, #1
 8008398:	d013      	beq.n	80083c2 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800839a:	e023      	b.n	80083e4 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	7a5b      	ldrb	r3, [r3, #9]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d007      	beq.n	80083b4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80083a4:	f000 f83c 	bl	8008420 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80083a8:	4b10      	ldr	r3, [pc, #64]	@ (80083ec <HAL_PCDEx_LPM_Callback+0x68>)
 80083aa:	691b      	ldr	r3, [r3, #16]
 80083ac:	4a0f      	ldr	r2, [pc, #60]	@ (80083ec <HAL_PCDEx_LPM_Callback+0x68>)
 80083ae:	f023 0306 	bic.w	r3, r3, #6
 80083b2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80083ba:	4618      	mov	r0, r3
 80083bc:	f7fe fc9a 	bl	8006cf4 <USBD_LL_Resume>
    break;
 80083c0:	e010      	b.n	80083e4 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80083c8:	4618      	mov	r0, r3
 80083ca:	f7fe fc7d 	bl	8006cc8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	7a5b      	ldrb	r3, [r3, #9]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d005      	beq.n	80083e2 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80083d6:	4b05      	ldr	r3, [pc, #20]	@ (80083ec <HAL_PCDEx_LPM_Callback+0x68>)
 80083d8:	691b      	ldr	r3, [r3, #16]
 80083da:	4a04      	ldr	r2, [pc, #16]	@ (80083ec <HAL_PCDEx_LPM_Callback+0x68>)
 80083dc:	f043 0306 	orr.w	r3, r3, #6
 80083e0:	6113      	str	r3, [r2, #16]
    break;
 80083e2:	bf00      	nop
}
 80083e4:	bf00      	nop
 80083e6:	3708      	adds	r7, #8
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}
 80083ec:	e000ed00 	.word	0xe000ed00

080083f0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80083f8:	4b03      	ldr	r3, [pc, #12]	@ (8008408 <USBD_static_malloc+0x18>)
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	370c      	adds	r7, #12
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr
 8008406:	bf00      	nop
 8008408:	20001a40 	.word	0x20001a40

0800840c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800840c:	b480      	push	{r7}
 800840e:	b083      	sub	sp, #12
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]

}
 8008414:	bf00      	nop
 8008416:	370c      	adds	r7, #12
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr

08008420 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8008424:	f7f8 f820 	bl	8000468 <SystemClock_Config>
}
 8008428:	bf00      	nop
 800842a:	bd80      	pop	{r7, pc}

0800842c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800842c:	b480      	push	{r7}
 800842e:	b085      	sub	sp, #20
 8008430:	af00      	add	r7, sp, #0
 8008432:	4603      	mov	r3, r0
 8008434:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008436:	2300      	movs	r3, #0
 8008438:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800843a:	79fb      	ldrb	r3, [r7, #7]
 800843c:	2b03      	cmp	r3, #3
 800843e:	d817      	bhi.n	8008470 <USBD_Get_USB_Status+0x44>
 8008440:	a201      	add	r2, pc, #4	@ (adr r2, 8008448 <USBD_Get_USB_Status+0x1c>)
 8008442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008446:	bf00      	nop
 8008448:	08008459 	.word	0x08008459
 800844c:	0800845f 	.word	0x0800845f
 8008450:	08008465 	.word	0x08008465
 8008454:	0800846b 	.word	0x0800846b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008458:	2300      	movs	r3, #0
 800845a:	73fb      	strb	r3, [r7, #15]
    break;
 800845c:	e00b      	b.n	8008476 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800845e:	2303      	movs	r3, #3
 8008460:	73fb      	strb	r3, [r7, #15]
    break;
 8008462:	e008      	b.n	8008476 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008464:	2301      	movs	r3, #1
 8008466:	73fb      	strb	r3, [r7, #15]
    break;
 8008468:	e005      	b.n	8008476 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800846a:	2303      	movs	r3, #3
 800846c:	73fb      	strb	r3, [r7, #15]
    break;
 800846e:	e002      	b.n	8008476 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008470:	2303      	movs	r3, #3
 8008472:	73fb      	strb	r3, [r7, #15]
    break;
 8008474:	bf00      	nop
  }
  return usb_status;
 8008476:	7bfb      	ldrb	r3, [r7, #15]
}
 8008478:	4618      	mov	r0, r3
 800847a:	3714      	adds	r7, #20
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr

08008484 <sniprintf>:
 8008484:	b40c      	push	{r2, r3}
 8008486:	b530      	push	{r4, r5, lr}
 8008488:	4b18      	ldr	r3, [pc, #96]	@ (80084ec <sniprintf+0x68>)
 800848a:	1e0c      	subs	r4, r1, #0
 800848c:	681d      	ldr	r5, [r3, #0]
 800848e:	b09d      	sub	sp, #116	@ 0x74
 8008490:	da08      	bge.n	80084a4 <sniprintf+0x20>
 8008492:	238b      	movs	r3, #139	@ 0x8b
 8008494:	602b      	str	r3, [r5, #0]
 8008496:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800849a:	b01d      	add	sp, #116	@ 0x74
 800849c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80084a0:	b002      	add	sp, #8
 80084a2:	4770      	bx	lr
 80084a4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80084a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80084ac:	f04f 0300 	mov.w	r3, #0
 80084b0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80084b2:	bf14      	ite	ne
 80084b4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80084b8:	4623      	moveq	r3, r4
 80084ba:	9304      	str	r3, [sp, #16]
 80084bc:	9307      	str	r3, [sp, #28]
 80084be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80084c2:	9002      	str	r0, [sp, #8]
 80084c4:	9006      	str	r0, [sp, #24]
 80084c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80084ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80084cc:	ab21      	add	r3, sp, #132	@ 0x84
 80084ce:	a902      	add	r1, sp, #8
 80084d0:	4628      	mov	r0, r5
 80084d2:	9301      	str	r3, [sp, #4]
 80084d4:	f000 f89c 	bl	8008610 <_svfiprintf_r>
 80084d8:	1c43      	adds	r3, r0, #1
 80084da:	bfbc      	itt	lt
 80084dc:	238b      	movlt	r3, #139	@ 0x8b
 80084de:	602b      	strlt	r3, [r5, #0]
 80084e0:	2c00      	cmp	r4, #0
 80084e2:	d0da      	beq.n	800849a <sniprintf+0x16>
 80084e4:	9b02      	ldr	r3, [sp, #8]
 80084e6:	2200      	movs	r2, #0
 80084e8:	701a      	strb	r2, [r3, #0]
 80084ea:	e7d6      	b.n	800849a <sniprintf+0x16>
 80084ec:	20000184 	.word	0x20000184

080084f0 <memset>:
 80084f0:	4402      	add	r2, r0
 80084f2:	4603      	mov	r3, r0
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d100      	bne.n	80084fa <memset+0xa>
 80084f8:	4770      	bx	lr
 80084fa:	f803 1b01 	strb.w	r1, [r3], #1
 80084fe:	e7f9      	b.n	80084f4 <memset+0x4>

08008500 <__errno>:
 8008500:	4b01      	ldr	r3, [pc, #4]	@ (8008508 <__errno+0x8>)
 8008502:	6818      	ldr	r0, [r3, #0]
 8008504:	4770      	bx	lr
 8008506:	bf00      	nop
 8008508:	20000184 	.word	0x20000184

0800850c <__libc_init_array>:
 800850c:	b570      	push	{r4, r5, r6, lr}
 800850e:	4d0d      	ldr	r5, [pc, #52]	@ (8008544 <__libc_init_array+0x38>)
 8008510:	4c0d      	ldr	r4, [pc, #52]	@ (8008548 <__libc_init_array+0x3c>)
 8008512:	1b64      	subs	r4, r4, r5
 8008514:	10a4      	asrs	r4, r4, #2
 8008516:	2600      	movs	r6, #0
 8008518:	42a6      	cmp	r6, r4
 800851a:	d109      	bne.n	8008530 <__libc_init_array+0x24>
 800851c:	4d0b      	ldr	r5, [pc, #44]	@ (800854c <__libc_init_array+0x40>)
 800851e:	4c0c      	ldr	r4, [pc, #48]	@ (8008550 <__libc_init_array+0x44>)
 8008520:	f000 fc64 	bl	8008dec <_init>
 8008524:	1b64      	subs	r4, r4, r5
 8008526:	10a4      	asrs	r4, r4, #2
 8008528:	2600      	movs	r6, #0
 800852a:	42a6      	cmp	r6, r4
 800852c:	d105      	bne.n	800853a <__libc_init_array+0x2e>
 800852e:	bd70      	pop	{r4, r5, r6, pc}
 8008530:	f855 3b04 	ldr.w	r3, [r5], #4
 8008534:	4798      	blx	r3
 8008536:	3601      	adds	r6, #1
 8008538:	e7ee      	b.n	8008518 <__libc_init_array+0xc>
 800853a:	f855 3b04 	ldr.w	r3, [r5], #4
 800853e:	4798      	blx	r3
 8008540:	3601      	adds	r6, #1
 8008542:	e7f2      	b.n	800852a <__libc_init_array+0x1e>
 8008544:	08008f58 	.word	0x08008f58
 8008548:	08008f58 	.word	0x08008f58
 800854c:	08008f58 	.word	0x08008f58
 8008550:	08008f5c 	.word	0x08008f5c

08008554 <__retarget_lock_acquire_recursive>:
 8008554:	4770      	bx	lr

08008556 <__retarget_lock_release_recursive>:
 8008556:	4770      	bx	lr

08008558 <__ssputs_r>:
 8008558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800855c:	688e      	ldr	r6, [r1, #8]
 800855e:	461f      	mov	r7, r3
 8008560:	42be      	cmp	r6, r7
 8008562:	680b      	ldr	r3, [r1, #0]
 8008564:	4682      	mov	sl, r0
 8008566:	460c      	mov	r4, r1
 8008568:	4690      	mov	r8, r2
 800856a:	d82d      	bhi.n	80085c8 <__ssputs_r+0x70>
 800856c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008570:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008574:	d026      	beq.n	80085c4 <__ssputs_r+0x6c>
 8008576:	6965      	ldr	r5, [r4, #20]
 8008578:	6909      	ldr	r1, [r1, #16]
 800857a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800857e:	eba3 0901 	sub.w	r9, r3, r1
 8008582:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008586:	1c7b      	adds	r3, r7, #1
 8008588:	444b      	add	r3, r9
 800858a:	106d      	asrs	r5, r5, #1
 800858c:	429d      	cmp	r5, r3
 800858e:	bf38      	it	cc
 8008590:	461d      	movcc	r5, r3
 8008592:	0553      	lsls	r3, r2, #21
 8008594:	d527      	bpl.n	80085e6 <__ssputs_r+0x8e>
 8008596:	4629      	mov	r1, r5
 8008598:	f000 f958 	bl	800884c <_malloc_r>
 800859c:	4606      	mov	r6, r0
 800859e:	b360      	cbz	r0, 80085fa <__ssputs_r+0xa2>
 80085a0:	6921      	ldr	r1, [r4, #16]
 80085a2:	464a      	mov	r2, r9
 80085a4:	f000 fbc2 	bl	8008d2c <memcpy>
 80085a8:	89a3      	ldrh	r3, [r4, #12]
 80085aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80085ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085b2:	81a3      	strh	r3, [r4, #12]
 80085b4:	6126      	str	r6, [r4, #16]
 80085b6:	6165      	str	r5, [r4, #20]
 80085b8:	444e      	add	r6, r9
 80085ba:	eba5 0509 	sub.w	r5, r5, r9
 80085be:	6026      	str	r6, [r4, #0]
 80085c0:	60a5      	str	r5, [r4, #8]
 80085c2:	463e      	mov	r6, r7
 80085c4:	42be      	cmp	r6, r7
 80085c6:	d900      	bls.n	80085ca <__ssputs_r+0x72>
 80085c8:	463e      	mov	r6, r7
 80085ca:	6820      	ldr	r0, [r4, #0]
 80085cc:	4632      	mov	r2, r6
 80085ce:	4641      	mov	r1, r8
 80085d0:	f000 fb82 	bl	8008cd8 <memmove>
 80085d4:	68a3      	ldr	r3, [r4, #8]
 80085d6:	1b9b      	subs	r3, r3, r6
 80085d8:	60a3      	str	r3, [r4, #8]
 80085da:	6823      	ldr	r3, [r4, #0]
 80085dc:	4433      	add	r3, r6
 80085de:	6023      	str	r3, [r4, #0]
 80085e0:	2000      	movs	r0, #0
 80085e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085e6:	462a      	mov	r2, r5
 80085e8:	f000 fb48 	bl	8008c7c <_realloc_r>
 80085ec:	4606      	mov	r6, r0
 80085ee:	2800      	cmp	r0, #0
 80085f0:	d1e0      	bne.n	80085b4 <__ssputs_r+0x5c>
 80085f2:	6921      	ldr	r1, [r4, #16]
 80085f4:	4650      	mov	r0, sl
 80085f6:	f000 fba7 	bl	8008d48 <_free_r>
 80085fa:	230c      	movs	r3, #12
 80085fc:	f8ca 3000 	str.w	r3, [sl]
 8008600:	89a3      	ldrh	r3, [r4, #12]
 8008602:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008606:	81a3      	strh	r3, [r4, #12]
 8008608:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800860c:	e7e9      	b.n	80085e2 <__ssputs_r+0x8a>
	...

08008610 <_svfiprintf_r>:
 8008610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008614:	4698      	mov	r8, r3
 8008616:	898b      	ldrh	r3, [r1, #12]
 8008618:	061b      	lsls	r3, r3, #24
 800861a:	b09d      	sub	sp, #116	@ 0x74
 800861c:	4607      	mov	r7, r0
 800861e:	460d      	mov	r5, r1
 8008620:	4614      	mov	r4, r2
 8008622:	d510      	bpl.n	8008646 <_svfiprintf_r+0x36>
 8008624:	690b      	ldr	r3, [r1, #16]
 8008626:	b973      	cbnz	r3, 8008646 <_svfiprintf_r+0x36>
 8008628:	2140      	movs	r1, #64	@ 0x40
 800862a:	f000 f90f 	bl	800884c <_malloc_r>
 800862e:	6028      	str	r0, [r5, #0]
 8008630:	6128      	str	r0, [r5, #16]
 8008632:	b930      	cbnz	r0, 8008642 <_svfiprintf_r+0x32>
 8008634:	230c      	movs	r3, #12
 8008636:	603b      	str	r3, [r7, #0]
 8008638:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800863c:	b01d      	add	sp, #116	@ 0x74
 800863e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008642:	2340      	movs	r3, #64	@ 0x40
 8008644:	616b      	str	r3, [r5, #20]
 8008646:	2300      	movs	r3, #0
 8008648:	9309      	str	r3, [sp, #36]	@ 0x24
 800864a:	2320      	movs	r3, #32
 800864c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008650:	f8cd 800c 	str.w	r8, [sp, #12]
 8008654:	2330      	movs	r3, #48	@ 0x30
 8008656:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80087f4 <_svfiprintf_r+0x1e4>
 800865a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800865e:	f04f 0901 	mov.w	r9, #1
 8008662:	4623      	mov	r3, r4
 8008664:	469a      	mov	sl, r3
 8008666:	f813 2b01 	ldrb.w	r2, [r3], #1
 800866a:	b10a      	cbz	r2, 8008670 <_svfiprintf_r+0x60>
 800866c:	2a25      	cmp	r2, #37	@ 0x25
 800866e:	d1f9      	bne.n	8008664 <_svfiprintf_r+0x54>
 8008670:	ebba 0b04 	subs.w	fp, sl, r4
 8008674:	d00b      	beq.n	800868e <_svfiprintf_r+0x7e>
 8008676:	465b      	mov	r3, fp
 8008678:	4622      	mov	r2, r4
 800867a:	4629      	mov	r1, r5
 800867c:	4638      	mov	r0, r7
 800867e:	f7ff ff6b 	bl	8008558 <__ssputs_r>
 8008682:	3001      	adds	r0, #1
 8008684:	f000 80a7 	beq.w	80087d6 <_svfiprintf_r+0x1c6>
 8008688:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800868a:	445a      	add	r2, fp
 800868c:	9209      	str	r2, [sp, #36]	@ 0x24
 800868e:	f89a 3000 	ldrb.w	r3, [sl]
 8008692:	2b00      	cmp	r3, #0
 8008694:	f000 809f 	beq.w	80087d6 <_svfiprintf_r+0x1c6>
 8008698:	2300      	movs	r3, #0
 800869a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800869e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086a2:	f10a 0a01 	add.w	sl, sl, #1
 80086a6:	9304      	str	r3, [sp, #16]
 80086a8:	9307      	str	r3, [sp, #28]
 80086aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80086ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80086b0:	4654      	mov	r4, sl
 80086b2:	2205      	movs	r2, #5
 80086b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086b8:	484e      	ldr	r0, [pc, #312]	@ (80087f4 <_svfiprintf_r+0x1e4>)
 80086ba:	f7f7 fdb1 	bl	8000220 <memchr>
 80086be:	9a04      	ldr	r2, [sp, #16]
 80086c0:	b9d8      	cbnz	r0, 80086fa <_svfiprintf_r+0xea>
 80086c2:	06d0      	lsls	r0, r2, #27
 80086c4:	bf44      	itt	mi
 80086c6:	2320      	movmi	r3, #32
 80086c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086cc:	0711      	lsls	r1, r2, #28
 80086ce:	bf44      	itt	mi
 80086d0:	232b      	movmi	r3, #43	@ 0x2b
 80086d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086d6:	f89a 3000 	ldrb.w	r3, [sl]
 80086da:	2b2a      	cmp	r3, #42	@ 0x2a
 80086dc:	d015      	beq.n	800870a <_svfiprintf_r+0xfa>
 80086de:	9a07      	ldr	r2, [sp, #28]
 80086e0:	4654      	mov	r4, sl
 80086e2:	2000      	movs	r0, #0
 80086e4:	f04f 0c0a 	mov.w	ip, #10
 80086e8:	4621      	mov	r1, r4
 80086ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086ee:	3b30      	subs	r3, #48	@ 0x30
 80086f0:	2b09      	cmp	r3, #9
 80086f2:	d94b      	bls.n	800878c <_svfiprintf_r+0x17c>
 80086f4:	b1b0      	cbz	r0, 8008724 <_svfiprintf_r+0x114>
 80086f6:	9207      	str	r2, [sp, #28]
 80086f8:	e014      	b.n	8008724 <_svfiprintf_r+0x114>
 80086fa:	eba0 0308 	sub.w	r3, r0, r8
 80086fe:	fa09 f303 	lsl.w	r3, r9, r3
 8008702:	4313      	orrs	r3, r2
 8008704:	9304      	str	r3, [sp, #16]
 8008706:	46a2      	mov	sl, r4
 8008708:	e7d2      	b.n	80086b0 <_svfiprintf_r+0xa0>
 800870a:	9b03      	ldr	r3, [sp, #12]
 800870c:	1d19      	adds	r1, r3, #4
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	9103      	str	r1, [sp, #12]
 8008712:	2b00      	cmp	r3, #0
 8008714:	bfbb      	ittet	lt
 8008716:	425b      	neglt	r3, r3
 8008718:	f042 0202 	orrlt.w	r2, r2, #2
 800871c:	9307      	strge	r3, [sp, #28]
 800871e:	9307      	strlt	r3, [sp, #28]
 8008720:	bfb8      	it	lt
 8008722:	9204      	strlt	r2, [sp, #16]
 8008724:	7823      	ldrb	r3, [r4, #0]
 8008726:	2b2e      	cmp	r3, #46	@ 0x2e
 8008728:	d10a      	bne.n	8008740 <_svfiprintf_r+0x130>
 800872a:	7863      	ldrb	r3, [r4, #1]
 800872c:	2b2a      	cmp	r3, #42	@ 0x2a
 800872e:	d132      	bne.n	8008796 <_svfiprintf_r+0x186>
 8008730:	9b03      	ldr	r3, [sp, #12]
 8008732:	1d1a      	adds	r2, r3, #4
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	9203      	str	r2, [sp, #12]
 8008738:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800873c:	3402      	adds	r4, #2
 800873e:	9305      	str	r3, [sp, #20]
 8008740:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008804 <_svfiprintf_r+0x1f4>
 8008744:	7821      	ldrb	r1, [r4, #0]
 8008746:	2203      	movs	r2, #3
 8008748:	4650      	mov	r0, sl
 800874a:	f7f7 fd69 	bl	8000220 <memchr>
 800874e:	b138      	cbz	r0, 8008760 <_svfiprintf_r+0x150>
 8008750:	9b04      	ldr	r3, [sp, #16]
 8008752:	eba0 000a 	sub.w	r0, r0, sl
 8008756:	2240      	movs	r2, #64	@ 0x40
 8008758:	4082      	lsls	r2, r0
 800875a:	4313      	orrs	r3, r2
 800875c:	3401      	adds	r4, #1
 800875e:	9304      	str	r3, [sp, #16]
 8008760:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008764:	4824      	ldr	r0, [pc, #144]	@ (80087f8 <_svfiprintf_r+0x1e8>)
 8008766:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800876a:	2206      	movs	r2, #6
 800876c:	f7f7 fd58 	bl	8000220 <memchr>
 8008770:	2800      	cmp	r0, #0
 8008772:	d036      	beq.n	80087e2 <_svfiprintf_r+0x1d2>
 8008774:	4b21      	ldr	r3, [pc, #132]	@ (80087fc <_svfiprintf_r+0x1ec>)
 8008776:	bb1b      	cbnz	r3, 80087c0 <_svfiprintf_r+0x1b0>
 8008778:	9b03      	ldr	r3, [sp, #12]
 800877a:	3307      	adds	r3, #7
 800877c:	f023 0307 	bic.w	r3, r3, #7
 8008780:	3308      	adds	r3, #8
 8008782:	9303      	str	r3, [sp, #12]
 8008784:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008786:	4433      	add	r3, r6
 8008788:	9309      	str	r3, [sp, #36]	@ 0x24
 800878a:	e76a      	b.n	8008662 <_svfiprintf_r+0x52>
 800878c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008790:	460c      	mov	r4, r1
 8008792:	2001      	movs	r0, #1
 8008794:	e7a8      	b.n	80086e8 <_svfiprintf_r+0xd8>
 8008796:	2300      	movs	r3, #0
 8008798:	3401      	adds	r4, #1
 800879a:	9305      	str	r3, [sp, #20]
 800879c:	4619      	mov	r1, r3
 800879e:	f04f 0c0a 	mov.w	ip, #10
 80087a2:	4620      	mov	r0, r4
 80087a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087a8:	3a30      	subs	r2, #48	@ 0x30
 80087aa:	2a09      	cmp	r2, #9
 80087ac:	d903      	bls.n	80087b6 <_svfiprintf_r+0x1a6>
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d0c6      	beq.n	8008740 <_svfiprintf_r+0x130>
 80087b2:	9105      	str	r1, [sp, #20]
 80087b4:	e7c4      	b.n	8008740 <_svfiprintf_r+0x130>
 80087b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80087ba:	4604      	mov	r4, r0
 80087bc:	2301      	movs	r3, #1
 80087be:	e7f0      	b.n	80087a2 <_svfiprintf_r+0x192>
 80087c0:	ab03      	add	r3, sp, #12
 80087c2:	9300      	str	r3, [sp, #0]
 80087c4:	462a      	mov	r2, r5
 80087c6:	4b0e      	ldr	r3, [pc, #56]	@ (8008800 <_svfiprintf_r+0x1f0>)
 80087c8:	a904      	add	r1, sp, #16
 80087ca:	4638      	mov	r0, r7
 80087cc:	f3af 8000 	nop.w
 80087d0:	1c42      	adds	r2, r0, #1
 80087d2:	4606      	mov	r6, r0
 80087d4:	d1d6      	bne.n	8008784 <_svfiprintf_r+0x174>
 80087d6:	89ab      	ldrh	r3, [r5, #12]
 80087d8:	065b      	lsls	r3, r3, #25
 80087da:	f53f af2d 	bmi.w	8008638 <_svfiprintf_r+0x28>
 80087de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087e0:	e72c      	b.n	800863c <_svfiprintf_r+0x2c>
 80087e2:	ab03      	add	r3, sp, #12
 80087e4:	9300      	str	r3, [sp, #0]
 80087e6:	462a      	mov	r2, r5
 80087e8:	4b05      	ldr	r3, [pc, #20]	@ (8008800 <_svfiprintf_r+0x1f0>)
 80087ea:	a904      	add	r1, sp, #16
 80087ec:	4638      	mov	r0, r7
 80087ee:	f000 f91b 	bl	8008a28 <_printf_i>
 80087f2:	e7ed      	b.n	80087d0 <_svfiprintf_r+0x1c0>
 80087f4:	08008f1c 	.word	0x08008f1c
 80087f8:	08008f26 	.word	0x08008f26
 80087fc:	00000000 	.word	0x00000000
 8008800:	08008559 	.word	0x08008559
 8008804:	08008f22 	.word	0x08008f22

08008808 <sbrk_aligned>:
 8008808:	b570      	push	{r4, r5, r6, lr}
 800880a:	4e0f      	ldr	r6, [pc, #60]	@ (8008848 <sbrk_aligned+0x40>)
 800880c:	460c      	mov	r4, r1
 800880e:	6831      	ldr	r1, [r6, #0]
 8008810:	4605      	mov	r5, r0
 8008812:	b911      	cbnz	r1, 800881a <sbrk_aligned+0x12>
 8008814:	f000 fa7a 	bl	8008d0c <_sbrk_r>
 8008818:	6030      	str	r0, [r6, #0]
 800881a:	4621      	mov	r1, r4
 800881c:	4628      	mov	r0, r5
 800881e:	f000 fa75 	bl	8008d0c <_sbrk_r>
 8008822:	1c43      	adds	r3, r0, #1
 8008824:	d103      	bne.n	800882e <sbrk_aligned+0x26>
 8008826:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800882a:	4620      	mov	r0, r4
 800882c:	bd70      	pop	{r4, r5, r6, pc}
 800882e:	1cc4      	adds	r4, r0, #3
 8008830:	f024 0403 	bic.w	r4, r4, #3
 8008834:	42a0      	cmp	r0, r4
 8008836:	d0f8      	beq.n	800882a <sbrk_aligned+0x22>
 8008838:	1a21      	subs	r1, r4, r0
 800883a:	4628      	mov	r0, r5
 800883c:	f000 fa66 	bl	8008d0c <_sbrk_r>
 8008840:	3001      	adds	r0, #1
 8008842:	d1f2      	bne.n	800882a <sbrk_aligned+0x22>
 8008844:	e7ef      	b.n	8008826 <sbrk_aligned+0x1e>
 8008846:	bf00      	nop
 8008848:	20001d9c 	.word	0x20001d9c

0800884c <_malloc_r>:
 800884c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008850:	1ccd      	adds	r5, r1, #3
 8008852:	f025 0503 	bic.w	r5, r5, #3
 8008856:	3508      	adds	r5, #8
 8008858:	2d0c      	cmp	r5, #12
 800885a:	bf38      	it	cc
 800885c:	250c      	movcc	r5, #12
 800885e:	2d00      	cmp	r5, #0
 8008860:	4606      	mov	r6, r0
 8008862:	db01      	blt.n	8008868 <_malloc_r+0x1c>
 8008864:	42a9      	cmp	r1, r5
 8008866:	d904      	bls.n	8008872 <_malloc_r+0x26>
 8008868:	230c      	movs	r3, #12
 800886a:	6033      	str	r3, [r6, #0]
 800886c:	2000      	movs	r0, #0
 800886e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008872:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008948 <_malloc_r+0xfc>
 8008876:	f000 f9f5 	bl	8008c64 <__malloc_lock>
 800887a:	f8d8 3000 	ldr.w	r3, [r8]
 800887e:	461c      	mov	r4, r3
 8008880:	bb44      	cbnz	r4, 80088d4 <_malloc_r+0x88>
 8008882:	4629      	mov	r1, r5
 8008884:	4630      	mov	r0, r6
 8008886:	f7ff ffbf 	bl	8008808 <sbrk_aligned>
 800888a:	1c43      	adds	r3, r0, #1
 800888c:	4604      	mov	r4, r0
 800888e:	d158      	bne.n	8008942 <_malloc_r+0xf6>
 8008890:	f8d8 4000 	ldr.w	r4, [r8]
 8008894:	4627      	mov	r7, r4
 8008896:	2f00      	cmp	r7, #0
 8008898:	d143      	bne.n	8008922 <_malloc_r+0xd6>
 800889a:	2c00      	cmp	r4, #0
 800889c:	d04b      	beq.n	8008936 <_malloc_r+0xea>
 800889e:	6823      	ldr	r3, [r4, #0]
 80088a0:	4639      	mov	r1, r7
 80088a2:	4630      	mov	r0, r6
 80088a4:	eb04 0903 	add.w	r9, r4, r3
 80088a8:	f000 fa30 	bl	8008d0c <_sbrk_r>
 80088ac:	4581      	cmp	r9, r0
 80088ae:	d142      	bne.n	8008936 <_malloc_r+0xea>
 80088b0:	6821      	ldr	r1, [r4, #0]
 80088b2:	1a6d      	subs	r5, r5, r1
 80088b4:	4629      	mov	r1, r5
 80088b6:	4630      	mov	r0, r6
 80088b8:	f7ff ffa6 	bl	8008808 <sbrk_aligned>
 80088bc:	3001      	adds	r0, #1
 80088be:	d03a      	beq.n	8008936 <_malloc_r+0xea>
 80088c0:	6823      	ldr	r3, [r4, #0]
 80088c2:	442b      	add	r3, r5
 80088c4:	6023      	str	r3, [r4, #0]
 80088c6:	f8d8 3000 	ldr.w	r3, [r8]
 80088ca:	685a      	ldr	r2, [r3, #4]
 80088cc:	bb62      	cbnz	r2, 8008928 <_malloc_r+0xdc>
 80088ce:	f8c8 7000 	str.w	r7, [r8]
 80088d2:	e00f      	b.n	80088f4 <_malloc_r+0xa8>
 80088d4:	6822      	ldr	r2, [r4, #0]
 80088d6:	1b52      	subs	r2, r2, r5
 80088d8:	d420      	bmi.n	800891c <_malloc_r+0xd0>
 80088da:	2a0b      	cmp	r2, #11
 80088dc:	d917      	bls.n	800890e <_malloc_r+0xc2>
 80088de:	1961      	adds	r1, r4, r5
 80088e0:	42a3      	cmp	r3, r4
 80088e2:	6025      	str	r5, [r4, #0]
 80088e4:	bf18      	it	ne
 80088e6:	6059      	strne	r1, [r3, #4]
 80088e8:	6863      	ldr	r3, [r4, #4]
 80088ea:	bf08      	it	eq
 80088ec:	f8c8 1000 	streq.w	r1, [r8]
 80088f0:	5162      	str	r2, [r4, r5]
 80088f2:	604b      	str	r3, [r1, #4]
 80088f4:	4630      	mov	r0, r6
 80088f6:	f000 f9bb 	bl	8008c70 <__malloc_unlock>
 80088fa:	f104 000b 	add.w	r0, r4, #11
 80088fe:	1d23      	adds	r3, r4, #4
 8008900:	f020 0007 	bic.w	r0, r0, #7
 8008904:	1ac2      	subs	r2, r0, r3
 8008906:	bf1c      	itt	ne
 8008908:	1a1b      	subne	r3, r3, r0
 800890a:	50a3      	strne	r3, [r4, r2]
 800890c:	e7af      	b.n	800886e <_malloc_r+0x22>
 800890e:	6862      	ldr	r2, [r4, #4]
 8008910:	42a3      	cmp	r3, r4
 8008912:	bf0c      	ite	eq
 8008914:	f8c8 2000 	streq.w	r2, [r8]
 8008918:	605a      	strne	r2, [r3, #4]
 800891a:	e7eb      	b.n	80088f4 <_malloc_r+0xa8>
 800891c:	4623      	mov	r3, r4
 800891e:	6864      	ldr	r4, [r4, #4]
 8008920:	e7ae      	b.n	8008880 <_malloc_r+0x34>
 8008922:	463c      	mov	r4, r7
 8008924:	687f      	ldr	r7, [r7, #4]
 8008926:	e7b6      	b.n	8008896 <_malloc_r+0x4a>
 8008928:	461a      	mov	r2, r3
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	42a3      	cmp	r3, r4
 800892e:	d1fb      	bne.n	8008928 <_malloc_r+0xdc>
 8008930:	2300      	movs	r3, #0
 8008932:	6053      	str	r3, [r2, #4]
 8008934:	e7de      	b.n	80088f4 <_malloc_r+0xa8>
 8008936:	230c      	movs	r3, #12
 8008938:	6033      	str	r3, [r6, #0]
 800893a:	4630      	mov	r0, r6
 800893c:	f000 f998 	bl	8008c70 <__malloc_unlock>
 8008940:	e794      	b.n	800886c <_malloc_r+0x20>
 8008942:	6005      	str	r5, [r0, #0]
 8008944:	e7d6      	b.n	80088f4 <_malloc_r+0xa8>
 8008946:	bf00      	nop
 8008948:	20001da0 	.word	0x20001da0

0800894c <_printf_common>:
 800894c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008950:	4616      	mov	r6, r2
 8008952:	4698      	mov	r8, r3
 8008954:	688a      	ldr	r2, [r1, #8]
 8008956:	690b      	ldr	r3, [r1, #16]
 8008958:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800895c:	4293      	cmp	r3, r2
 800895e:	bfb8      	it	lt
 8008960:	4613      	movlt	r3, r2
 8008962:	6033      	str	r3, [r6, #0]
 8008964:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008968:	4607      	mov	r7, r0
 800896a:	460c      	mov	r4, r1
 800896c:	b10a      	cbz	r2, 8008972 <_printf_common+0x26>
 800896e:	3301      	adds	r3, #1
 8008970:	6033      	str	r3, [r6, #0]
 8008972:	6823      	ldr	r3, [r4, #0]
 8008974:	0699      	lsls	r1, r3, #26
 8008976:	bf42      	ittt	mi
 8008978:	6833      	ldrmi	r3, [r6, #0]
 800897a:	3302      	addmi	r3, #2
 800897c:	6033      	strmi	r3, [r6, #0]
 800897e:	6825      	ldr	r5, [r4, #0]
 8008980:	f015 0506 	ands.w	r5, r5, #6
 8008984:	d106      	bne.n	8008994 <_printf_common+0x48>
 8008986:	f104 0a19 	add.w	sl, r4, #25
 800898a:	68e3      	ldr	r3, [r4, #12]
 800898c:	6832      	ldr	r2, [r6, #0]
 800898e:	1a9b      	subs	r3, r3, r2
 8008990:	42ab      	cmp	r3, r5
 8008992:	dc26      	bgt.n	80089e2 <_printf_common+0x96>
 8008994:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008998:	6822      	ldr	r2, [r4, #0]
 800899a:	3b00      	subs	r3, #0
 800899c:	bf18      	it	ne
 800899e:	2301      	movne	r3, #1
 80089a0:	0692      	lsls	r2, r2, #26
 80089a2:	d42b      	bmi.n	80089fc <_printf_common+0xb0>
 80089a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80089a8:	4641      	mov	r1, r8
 80089aa:	4638      	mov	r0, r7
 80089ac:	47c8      	blx	r9
 80089ae:	3001      	adds	r0, #1
 80089b0:	d01e      	beq.n	80089f0 <_printf_common+0xa4>
 80089b2:	6823      	ldr	r3, [r4, #0]
 80089b4:	6922      	ldr	r2, [r4, #16]
 80089b6:	f003 0306 	and.w	r3, r3, #6
 80089ba:	2b04      	cmp	r3, #4
 80089bc:	bf02      	ittt	eq
 80089be:	68e5      	ldreq	r5, [r4, #12]
 80089c0:	6833      	ldreq	r3, [r6, #0]
 80089c2:	1aed      	subeq	r5, r5, r3
 80089c4:	68a3      	ldr	r3, [r4, #8]
 80089c6:	bf0c      	ite	eq
 80089c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089cc:	2500      	movne	r5, #0
 80089ce:	4293      	cmp	r3, r2
 80089d0:	bfc4      	itt	gt
 80089d2:	1a9b      	subgt	r3, r3, r2
 80089d4:	18ed      	addgt	r5, r5, r3
 80089d6:	2600      	movs	r6, #0
 80089d8:	341a      	adds	r4, #26
 80089da:	42b5      	cmp	r5, r6
 80089dc:	d11a      	bne.n	8008a14 <_printf_common+0xc8>
 80089de:	2000      	movs	r0, #0
 80089e0:	e008      	b.n	80089f4 <_printf_common+0xa8>
 80089e2:	2301      	movs	r3, #1
 80089e4:	4652      	mov	r2, sl
 80089e6:	4641      	mov	r1, r8
 80089e8:	4638      	mov	r0, r7
 80089ea:	47c8      	blx	r9
 80089ec:	3001      	adds	r0, #1
 80089ee:	d103      	bne.n	80089f8 <_printf_common+0xac>
 80089f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80089f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089f8:	3501      	adds	r5, #1
 80089fa:	e7c6      	b.n	800898a <_printf_common+0x3e>
 80089fc:	18e1      	adds	r1, r4, r3
 80089fe:	1c5a      	adds	r2, r3, #1
 8008a00:	2030      	movs	r0, #48	@ 0x30
 8008a02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a06:	4422      	add	r2, r4
 8008a08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a10:	3302      	adds	r3, #2
 8008a12:	e7c7      	b.n	80089a4 <_printf_common+0x58>
 8008a14:	2301      	movs	r3, #1
 8008a16:	4622      	mov	r2, r4
 8008a18:	4641      	mov	r1, r8
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	47c8      	blx	r9
 8008a1e:	3001      	adds	r0, #1
 8008a20:	d0e6      	beq.n	80089f0 <_printf_common+0xa4>
 8008a22:	3601      	adds	r6, #1
 8008a24:	e7d9      	b.n	80089da <_printf_common+0x8e>
	...

08008a28 <_printf_i>:
 8008a28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a2c:	7e0f      	ldrb	r7, [r1, #24]
 8008a2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008a30:	2f78      	cmp	r7, #120	@ 0x78
 8008a32:	4691      	mov	r9, r2
 8008a34:	4680      	mov	r8, r0
 8008a36:	460c      	mov	r4, r1
 8008a38:	469a      	mov	sl, r3
 8008a3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008a3e:	d807      	bhi.n	8008a50 <_printf_i+0x28>
 8008a40:	2f62      	cmp	r7, #98	@ 0x62
 8008a42:	d80a      	bhi.n	8008a5a <_printf_i+0x32>
 8008a44:	2f00      	cmp	r7, #0
 8008a46:	f000 80d1 	beq.w	8008bec <_printf_i+0x1c4>
 8008a4a:	2f58      	cmp	r7, #88	@ 0x58
 8008a4c:	f000 80b8 	beq.w	8008bc0 <_printf_i+0x198>
 8008a50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a58:	e03a      	b.n	8008ad0 <_printf_i+0xa8>
 8008a5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a5e:	2b15      	cmp	r3, #21
 8008a60:	d8f6      	bhi.n	8008a50 <_printf_i+0x28>
 8008a62:	a101      	add	r1, pc, #4	@ (adr r1, 8008a68 <_printf_i+0x40>)
 8008a64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a68:	08008ac1 	.word	0x08008ac1
 8008a6c:	08008ad5 	.word	0x08008ad5
 8008a70:	08008a51 	.word	0x08008a51
 8008a74:	08008a51 	.word	0x08008a51
 8008a78:	08008a51 	.word	0x08008a51
 8008a7c:	08008a51 	.word	0x08008a51
 8008a80:	08008ad5 	.word	0x08008ad5
 8008a84:	08008a51 	.word	0x08008a51
 8008a88:	08008a51 	.word	0x08008a51
 8008a8c:	08008a51 	.word	0x08008a51
 8008a90:	08008a51 	.word	0x08008a51
 8008a94:	08008bd3 	.word	0x08008bd3
 8008a98:	08008aff 	.word	0x08008aff
 8008a9c:	08008b8d 	.word	0x08008b8d
 8008aa0:	08008a51 	.word	0x08008a51
 8008aa4:	08008a51 	.word	0x08008a51
 8008aa8:	08008bf5 	.word	0x08008bf5
 8008aac:	08008a51 	.word	0x08008a51
 8008ab0:	08008aff 	.word	0x08008aff
 8008ab4:	08008a51 	.word	0x08008a51
 8008ab8:	08008a51 	.word	0x08008a51
 8008abc:	08008b95 	.word	0x08008b95
 8008ac0:	6833      	ldr	r3, [r6, #0]
 8008ac2:	1d1a      	adds	r2, r3, #4
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	6032      	str	r2, [r6, #0]
 8008ac8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008acc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	e09c      	b.n	8008c0e <_printf_i+0x1e6>
 8008ad4:	6833      	ldr	r3, [r6, #0]
 8008ad6:	6820      	ldr	r0, [r4, #0]
 8008ad8:	1d19      	adds	r1, r3, #4
 8008ada:	6031      	str	r1, [r6, #0]
 8008adc:	0606      	lsls	r6, r0, #24
 8008ade:	d501      	bpl.n	8008ae4 <_printf_i+0xbc>
 8008ae0:	681d      	ldr	r5, [r3, #0]
 8008ae2:	e003      	b.n	8008aec <_printf_i+0xc4>
 8008ae4:	0645      	lsls	r5, r0, #25
 8008ae6:	d5fb      	bpl.n	8008ae0 <_printf_i+0xb8>
 8008ae8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008aec:	2d00      	cmp	r5, #0
 8008aee:	da03      	bge.n	8008af8 <_printf_i+0xd0>
 8008af0:	232d      	movs	r3, #45	@ 0x2d
 8008af2:	426d      	negs	r5, r5
 8008af4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008af8:	4858      	ldr	r0, [pc, #352]	@ (8008c5c <_printf_i+0x234>)
 8008afa:	230a      	movs	r3, #10
 8008afc:	e011      	b.n	8008b22 <_printf_i+0xfa>
 8008afe:	6821      	ldr	r1, [r4, #0]
 8008b00:	6833      	ldr	r3, [r6, #0]
 8008b02:	0608      	lsls	r0, r1, #24
 8008b04:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b08:	d402      	bmi.n	8008b10 <_printf_i+0xe8>
 8008b0a:	0649      	lsls	r1, r1, #25
 8008b0c:	bf48      	it	mi
 8008b0e:	b2ad      	uxthmi	r5, r5
 8008b10:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b12:	4852      	ldr	r0, [pc, #328]	@ (8008c5c <_printf_i+0x234>)
 8008b14:	6033      	str	r3, [r6, #0]
 8008b16:	bf14      	ite	ne
 8008b18:	230a      	movne	r3, #10
 8008b1a:	2308      	moveq	r3, #8
 8008b1c:	2100      	movs	r1, #0
 8008b1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008b22:	6866      	ldr	r6, [r4, #4]
 8008b24:	60a6      	str	r6, [r4, #8]
 8008b26:	2e00      	cmp	r6, #0
 8008b28:	db05      	blt.n	8008b36 <_printf_i+0x10e>
 8008b2a:	6821      	ldr	r1, [r4, #0]
 8008b2c:	432e      	orrs	r6, r5
 8008b2e:	f021 0104 	bic.w	r1, r1, #4
 8008b32:	6021      	str	r1, [r4, #0]
 8008b34:	d04b      	beq.n	8008bce <_printf_i+0x1a6>
 8008b36:	4616      	mov	r6, r2
 8008b38:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b3c:	fb03 5711 	mls	r7, r3, r1, r5
 8008b40:	5dc7      	ldrb	r7, [r0, r7]
 8008b42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b46:	462f      	mov	r7, r5
 8008b48:	42bb      	cmp	r3, r7
 8008b4a:	460d      	mov	r5, r1
 8008b4c:	d9f4      	bls.n	8008b38 <_printf_i+0x110>
 8008b4e:	2b08      	cmp	r3, #8
 8008b50:	d10b      	bne.n	8008b6a <_printf_i+0x142>
 8008b52:	6823      	ldr	r3, [r4, #0]
 8008b54:	07df      	lsls	r7, r3, #31
 8008b56:	d508      	bpl.n	8008b6a <_printf_i+0x142>
 8008b58:	6923      	ldr	r3, [r4, #16]
 8008b5a:	6861      	ldr	r1, [r4, #4]
 8008b5c:	4299      	cmp	r1, r3
 8008b5e:	bfde      	ittt	le
 8008b60:	2330      	movle	r3, #48	@ 0x30
 8008b62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b66:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008b6a:	1b92      	subs	r2, r2, r6
 8008b6c:	6122      	str	r2, [r4, #16]
 8008b6e:	f8cd a000 	str.w	sl, [sp]
 8008b72:	464b      	mov	r3, r9
 8008b74:	aa03      	add	r2, sp, #12
 8008b76:	4621      	mov	r1, r4
 8008b78:	4640      	mov	r0, r8
 8008b7a:	f7ff fee7 	bl	800894c <_printf_common>
 8008b7e:	3001      	adds	r0, #1
 8008b80:	d14a      	bne.n	8008c18 <_printf_i+0x1f0>
 8008b82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008b86:	b004      	add	sp, #16
 8008b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b8c:	6823      	ldr	r3, [r4, #0]
 8008b8e:	f043 0320 	orr.w	r3, r3, #32
 8008b92:	6023      	str	r3, [r4, #0]
 8008b94:	4832      	ldr	r0, [pc, #200]	@ (8008c60 <_printf_i+0x238>)
 8008b96:	2778      	movs	r7, #120	@ 0x78
 8008b98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008b9c:	6823      	ldr	r3, [r4, #0]
 8008b9e:	6831      	ldr	r1, [r6, #0]
 8008ba0:	061f      	lsls	r7, r3, #24
 8008ba2:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ba6:	d402      	bmi.n	8008bae <_printf_i+0x186>
 8008ba8:	065f      	lsls	r7, r3, #25
 8008baa:	bf48      	it	mi
 8008bac:	b2ad      	uxthmi	r5, r5
 8008bae:	6031      	str	r1, [r6, #0]
 8008bb0:	07d9      	lsls	r1, r3, #31
 8008bb2:	bf44      	itt	mi
 8008bb4:	f043 0320 	orrmi.w	r3, r3, #32
 8008bb8:	6023      	strmi	r3, [r4, #0]
 8008bba:	b11d      	cbz	r5, 8008bc4 <_printf_i+0x19c>
 8008bbc:	2310      	movs	r3, #16
 8008bbe:	e7ad      	b.n	8008b1c <_printf_i+0xf4>
 8008bc0:	4826      	ldr	r0, [pc, #152]	@ (8008c5c <_printf_i+0x234>)
 8008bc2:	e7e9      	b.n	8008b98 <_printf_i+0x170>
 8008bc4:	6823      	ldr	r3, [r4, #0]
 8008bc6:	f023 0320 	bic.w	r3, r3, #32
 8008bca:	6023      	str	r3, [r4, #0]
 8008bcc:	e7f6      	b.n	8008bbc <_printf_i+0x194>
 8008bce:	4616      	mov	r6, r2
 8008bd0:	e7bd      	b.n	8008b4e <_printf_i+0x126>
 8008bd2:	6833      	ldr	r3, [r6, #0]
 8008bd4:	6825      	ldr	r5, [r4, #0]
 8008bd6:	6961      	ldr	r1, [r4, #20]
 8008bd8:	1d18      	adds	r0, r3, #4
 8008bda:	6030      	str	r0, [r6, #0]
 8008bdc:	062e      	lsls	r6, r5, #24
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	d501      	bpl.n	8008be6 <_printf_i+0x1be>
 8008be2:	6019      	str	r1, [r3, #0]
 8008be4:	e002      	b.n	8008bec <_printf_i+0x1c4>
 8008be6:	0668      	lsls	r0, r5, #25
 8008be8:	d5fb      	bpl.n	8008be2 <_printf_i+0x1ba>
 8008bea:	8019      	strh	r1, [r3, #0]
 8008bec:	2300      	movs	r3, #0
 8008bee:	6123      	str	r3, [r4, #16]
 8008bf0:	4616      	mov	r6, r2
 8008bf2:	e7bc      	b.n	8008b6e <_printf_i+0x146>
 8008bf4:	6833      	ldr	r3, [r6, #0]
 8008bf6:	1d1a      	adds	r2, r3, #4
 8008bf8:	6032      	str	r2, [r6, #0]
 8008bfa:	681e      	ldr	r6, [r3, #0]
 8008bfc:	6862      	ldr	r2, [r4, #4]
 8008bfe:	2100      	movs	r1, #0
 8008c00:	4630      	mov	r0, r6
 8008c02:	f7f7 fb0d 	bl	8000220 <memchr>
 8008c06:	b108      	cbz	r0, 8008c0c <_printf_i+0x1e4>
 8008c08:	1b80      	subs	r0, r0, r6
 8008c0a:	6060      	str	r0, [r4, #4]
 8008c0c:	6863      	ldr	r3, [r4, #4]
 8008c0e:	6123      	str	r3, [r4, #16]
 8008c10:	2300      	movs	r3, #0
 8008c12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c16:	e7aa      	b.n	8008b6e <_printf_i+0x146>
 8008c18:	6923      	ldr	r3, [r4, #16]
 8008c1a:	4632      	mov	r2, r6
 8008c1c:	4649      	mov	r1, r9
 8008c1e:	4640      	mov	r0, r8
 8008c20:	47d0      	blx	sl
 8008c22:	3001      	adds	r0, #1
 8008c24:	d0ad      	beq.n	8008b82 <_printf_i+0x15a>
 8008c26:	6823      	ldr	r3, [r4, #0]
 8008c28:	079b      	lsls	r3, r3, #30
 8008c2a:	d413      	bmi.n	8008c54 <_printf_i+0x22c>
 8008c2c:	68e0      	ldr	r0, [r4, #12]
 8008c2e:	9b03      	ldr	r3, [sp, #12]
 8008c30:	4298      	cmp	r0, r3
 8008c32:	bfb8      	it	lt
 8008c34:	4618      	movlt	r0, r3
 8008c36:	e7a6      	b.n	8008b86 <_printf_i+0x15e>
 8008c38:	2301      	movs	r3, #1
 8008c3a:	4632      	mov	r2, r6
 8008c3c:	4649      	mov	r1, r9
 8008c3e:	4640      	mov	r0, r8
 8008c40:	47d0      	blx	sl
 8008c42:	3001      	adds	r0, #1
 8008c44:	d09d      	beq.n	8008b82 <_printf_i+0x15a>
 8008c46:	3501      	adds	r5, #1
 8008c48:	68e3      	ldr	r3, [r4, #12]
 8008c4a:	9903      	ldr	r1, [sp, #12]
 8008c4c:	1a5b      	subs	r3, r3, r1
 8008c4e:	42ab      	cmp	r3, r5
 8008c50:	dcf2      	bgt.n	8008c38 <_printf_i+0x210>
 8008c52:	e7eb      	b.n	8008c2c <_printf_i+0x204>
 8008c54:	2500      	movs	r5, #0
 8008c56:	f104 0619 	add.w	r6, r4, #25
 8008c5a:	e7f5      	b.n	8008c48 <_printf_i+0x220>
 8008c5c:	08008f2d 	.word	0x08008f2d
 8008c60:	08008f3e 	.word	0x08008f3e

08008c64 <__malloc_lock>:
 8008c64:	4801      	ldr	r0, [pc, #4]	@ (8008c6c <__malloc_lock+0x8>)
 8008c66:	f7ff bc75 	b.w	8008554 <__retarget_lock_acquire_recursive>
 8008c6a:	bf00      	nop
 8008c6c:	20001d98 	.word	0x20001d98

08008c70 <__malloc_unlock>:
 8008c70:	4801      	ldr	r0, [pc, #4]	@ (8008c78 <__malloc_unlock+0x8>)
 8008c72:	f7ff bc70 	b.w	8008556 <__retarget_lock_release_recursive>
 8008c76:	bf00      	nop
 8008c78:	20001d98 	.word	0x20001d98

08008c7c <_realloc_r>:
 8008c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c80:	4607      	mov	r7, r0
 8008c82:	4614      	mov	r4, r2
 8008c84:	460d      	mov	r5, r1
 8008c86:	b921      	cbnz	r1, 8008c92 <_realloc_r+0x16>
 8008c88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c8c:	4611      	mov	r1, r2
 8008c8e:	f7ff bddd 	b.w	800884c <_malloc_r>
 8008c92:	b92a      	cbnz	r2, 8008ca0 <_realloc_r+0x24>
 8008c94:	f000 f858 	bl	8008d48 <_free_r>
 8008c98:	4625      	mov	r5, r4
 8008c9a:	4628      	mov	r0, r5
 8008c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ca0:	f000 f89c 	bl	8008ddc <_malloc_usable_size_r>
 8008ca4:	4284      	cmp	r4, r0
 8008ca6:	4606      	mov	r6, r0
 8008ca8:	d802      	bhi.n	8008cb0 <_realloc_r+0x34>
 8008caa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008cae:	d8f4      	bhi.n	8008c9a <_realloc_r+0x1e>
 8008cb0:	4621      	mov	r1, r4
 8008cb2:	4638      	mov	r0, r7
 8008cb4:	f7ff fdca 	bl	800884c <_malloc_r>
 8008cb8:	4680      	mov	r8, r0
 8008cba:	b908      	cbnz	r0, 8008cc0 <_realloc_r+0x44>
 8008cbc:	4645      	mov	r5, r8
 8008cbe:	e7ec      	b.n	8008c9a <_realloc_r+0x1e>
 8008cc0:	42b4      	cmp	r4, r6
 8008cc2:	4622      	mov	r2, r4
 8008cc4:	4629      	mov	r1, r5
 8008cc6:	bf28      	it	cs
 8008cc8:	4632      	movcs	r2, r6
 8008cca:	f000 f82f 	bl	8008d2c <memcpy>
 8008cce:	4629      	mov	r1, r5
 8008cd0:	4638      	mov	r0, r7
 8008cd2:	f000 f839 	bl	8008d48 <_free_r>
 8008cd6:	e7f1      	b.n	8008cbc <_realloc_r+0x40>

08008cd8 <memmove>:
 8008cd8:	4288      	cmp	r0, r1
 8008cda:	b510      	push	{r4, lr}
 8008cdc:	eb01 0402 	add.w	r4, r1, r2
 8008ce0:	d902      	bls.n	8008ce8 <memmove+0x10>
 8008ce2:	4284      	cmp	r4, r0
 8008ce4:	4623      	mov	r3, r4
 8008ce6:	d807      	bhi.n	8008cf8 <memmove+0x20>
 8008ce8:	1e43      	subs	r3, r0, #1
 8008cea:	42a1      	cmp	r1, r4
 8008cec:	d008      	beq.n	8008d00 <memmove+0x28>
 8008cee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008cf2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008cf6:	e7f8      	b.n	8008cea <memmove+0x12>
 8008cf8:	4402      	add	r2, r0
 8008cfa:	4601      	mov	r1, r0
 8008cfc:	428a      	cmp	r2, r1
 8008cfe:	d100      	bne.n	8008d02 <memmove+0x2a>
 8008d00:	bd10      	pop	{r4, pc}
 8008d02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d0a:	e7f7      	b.n	8008cfc <memmove+0x24>

08008d0c <_sbrk_r>:
 8008d0c:	b538      	push	{r3, r4, r5, lr}
 8008d0e:	4d06      	ldr	r5, [pc, #24]	@ (8008d28 <_sbrk_r+0x1c>)
 8008d10:	2300      	movs	r3, #0
 8008d12:	4604      	mov	r4, r0
 8008d14:	4608      	mov	r0, r1
 8008d16:	602b      	str	r3, [r5, #0]
 8008d18:	f7f7 fd42 	bl	80007a0 <_sbrk>
 8008d1c:	1c43      	adds	r3, r0, #1
 8008d1e:	d102      	bne.n	8008d26 <_sbrk_r+0x1a>
 8008d20:	682b      	ldr	r3, [r5, #0]
 8008d22:	b103      	cbz	r3, 8008d26 <_sbrk_r+0x1a>
 8008d24:	6023      	str	r3, [r4, #0]
 8008d26:	bd38      	pop	{r3, r4, r5, pc}
 8008d28:	20001da4 	.word	0x20001da4

08008d2c <memcpy>:
 8008d2c:	440a      	add	r2, r1
 8008d2e:	4291      	cmp	r1, r2
 8008d30:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008d34:	d100      	bne.n	8008d38 <memcpy+0xc>
 8008d36:	4770      	bx	lr
 8008d38:	b510      	push	{r4, lr}
 8008d3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d42:	4291      	cmp	r1, r2
 8008d44:	d1f9      	bne.n	8008d3a <memcpy+0xe>
 8008d46:	bd10      	pop	{r4, pc}

08008d48 <_free_r>:
 8008d48:	b538      	push	{r3, r4, r5, lr}
 8008d4a:	4605      	mov	r5, r0
 8008d4c:	2900      	cmp	r1, #0
 8008d4e:	d041      	beq.n	8008dd4 <_free_r+0x8c>
 8008d50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d54:	1f0c      	subs	r4, r1, #4
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	bfb8      	it	lt
 8008d5a:	18e4      	addlt	r4, r4, r3
 8008d5c:	f7ff ff82 	bl	8008c64 <__malloc_lock>
 8008d60:	4a1d      	ldr	r2, [pc, #116]	@ (8008dd8 <_free_r+0x90>)
 8008d62:	6813      	ldr	r3, [r2, #0]
 8008d64:	b933      	cbnz	r3, 8008d74 <_free_r+0x2c>
 8008d66:	6063      	str	r3, [r4, #4]
 8008d68:	6014      	str	r4, [r2, #0]
 8008d6a:	4628      	mov	r0, r5
 8008d6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d70:	f7ff bf7e 	b.w	8008c70 <__malloc_unlock>
 8008d74:	42a3      	cmp	r3, r4
 8008d76:	d908      	bls.n	8008d8a <_free_r+0x42>
 8008d78:	6820      	ldr	r0, [r4, #0]
 8008d7a:	1821      	adds	r1, r4, r0
 8008d7c:	428b      	cmp	r3, r1
 8008d7e:	bf01      	itttt	eq
 8008d80:	6819      	ldreq	r1, [r3, #0]
 8008d82:	685b      	ldreq	r3, [r3, #4]
 8008d84:	1809      	addeq	r1, r1, r0
 8008d86:	6021      	streq	r1, [r4, #0]
 8008d88:	e7ed      	b.n	8008d66 <_free_r+0x1e>
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	685b      	ldr	r3, [r3, #4]
 8008d8e:	b10b      	cbz	r3, 8008d94 <_free_r+0x4c>
 8008d90:	42a3      	cmp	r3, r4
 8008d92:	d9fa      	bls.n	8008d8a <_free_r+0x42>
 8008d94:	6811      	ldr	r1, [r2, #0]
 8008d96:	1850      	adds	r0, r2, r1
 8008d98:	42a0      	cmp	r0, r4
 8008d9a:	d10b      	bne.n	8008db4 <_free_r+0x6c>
 8008d9c:	6820      	ldr	r0, [r4, #0]
 8008d9e:	4401      	add	r1, r0
 8008da0:	1850      	adds	r0, r2, r1
 8008da2:	4283      	cmp	r3, r0
 8008da4:	6011      	str	r1, [r2, #0]
 8008da6:	d1e0      	bne.n	8008d6a <_free_r+0x22>
 8008da8:	6818      	ldr	r0, [r3, #0]
 8008daa:	685b      	ldr	r3, [r3, #4]
 8008dac:	6053      	str	r3, [r2, #4]
 8008dae:	4408      	add	r0, r1
 8008db0:	6010      	str	r0, [r2, #0]
 8008db2:	e7da      	b.n	8008d6a <_free_r+0x22>
 8008db4:	d902      	bls.n	8008dbc <_free_r+0x74>
 8008db6:	230c      	movs	r3, #12
 8008db8:	602b      	str	r3, [r5, #0]
 8008dba:	e7d6      	b.n	8008d6a <_free_r+0x22>
 8008dbc:	6820      	ldr	r0, [r4, #0]
 8008dbe:	1821      	adds	r1, r4, r0
 8008dc0:	428b      	cmp	r3, r1
 8008dc2:	bf04      	itt	eq
 8008dc4:	6819      	ldreq	r1, [r3, #0]
 8008dc6:	685b      	ldreq	r3, [r3, #4]
 8008dc8:	6063      	str	r3, [r4, #4]
 8008dca:	bf04      	itt	eq
 8008dcc:	1809      	addeq	r1, r1, r0
 8008dce:	6021      	streq	r1, [r4, #0]
 8008dd0:	6054      	str	r4, [r2, #4]
 8008dd2:	e7ca      	b.n	8008d6a <_free_r+0x22>
 8008dd4:	bd38      	pop	{r3, r4, r5, pc}
 8008dd6:	bf00      	nop
 8008dd8:	20001da0 	.word	0x20001da0

08008ddc <_malloc_usable_size_r>:
 8008ddc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008de0:	1f18      	subs	r0, r3, #4
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	bfbc      	itt	lt
 8008de6:	580b      	ldrlt	r3, [r1, r0]
 8008de8:	18c0      	addlt	r0, r0, r3
 8008dea:	4770      	bx	lr

08008dec <_init>:
 8008dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dee:	bf00      	nop
 8008df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008df2:	bc08      	pop	{r3}
 8008df4:	469e      	mov	lr, r3
 8008df6:	4770      	bx	lr

08008df8 <_fini>:
 8008df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dfa:	bf00      	nop
 8008dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dfe:	bc08      	pop	{r3}
 8008e00:	469e      	mov	lr, r3
 8008e02:	4770      	bx	lr
