<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z010clg400-1" LaunchTime="1628693274">
  <File Type="BITSTR-BMM" Name="Lab2I2Cphase1summer2021ZMJ_bd.bmm"/>
  <File Type="ROUTE-PWR" Name="Lab2I2Cphase1summer2021ZMJ_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Lab2I2Cphase1summer2021ZMJ.tcl"/>
  <File Type="OPT-DCP" Name="Lab2I2Cphase1summer2021ZMJ_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="Lab2I2Cphase1summer2021ZMJ_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Lab2I2Cphase1summer2021ZMJ_reports.tcl"/>
  <File Type="OPT-DRC" Name="Lab2I2Cphase1summer2021ZMJ_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Lab2I2Cphase1summer2021ZMJ.hwdef"/>
  <File Type="PWROPT-DCP" Name="Lab2I2Cphase1summer2021ZMJ_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="Lab2I2Cphase1summer2021ZMJ_placed.dcp"/>
  <File Type="PLACE-IO" Name="Lab2I2Cphase1summer2021ZMJ_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Lab2I2Cphase1summer2021ZMJ_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Lab2I2Cphase1summer2021ZMJ_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Lab2I2Cphase1summer2021ZMJ_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Lab2I2Cphase1summer2021ZMJ_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="Lab2I2Cphase1summer2021ZMJ.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Lab2I2Cphase1summer2021ZMJ_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="Lab2I2Cphase1summer2021ZMJ.bin"/>
  <File Type="PHYSOPT-DCP" Name="Lab2I2Cphase1summer2021ZMJ_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="Lab2I2Cphase1summer2021ZMJ.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="Lab2I2Cphase1summer2021ZMJ_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Lab2I2Cphase1summer2021ZMJ_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Lab2I2Cphase1summer2021ZMJ_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Lab2I2Cphase1summer2021ZMJ_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Lab2I2Cphase1summer2021ZMJ_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="Lab2I2Cphase1summer2021ZMJ.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="Lab2I2Cphase1summer2021ZMJ_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="Lab2I2Cphase1summer2021ZMJ.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Lab2I2Cphase1summer2021ZMJ_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Lab2I2Cphase1summer2021ZMJ_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="Lab2I2Cphase1summer2021ZMJ.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Lab2I2Cphase1summer2021ZMJ_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Lab2I2Cphase1summer2021ZMJ_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Lab2I2Cphase1summer2021ZMJ_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Lab2I2Cphase1summer2021ZMJ_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Lab2I2Cphase1summer2021ZMJ_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Lab2I2Cphase1summer2021ZMJ_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Lab2I2Cphase1summer2021ZMJ_timing_summary_routed.rpx"/>
  <File Type="RDI-RDI" Name="Lab2I2Cphase1summer2021ZMJ.vdi"/>
  <File Type="ROUTE-CLK" Name="Lab2I2Cphase1summer2021ZMJ_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="Lab2I2Cphase1summer2021ZMJ_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Lab2I2Cphase1summer2021ZMJ_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Lab2I2Cphase1summer2021ZMJ_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Lab2I2Cphase1summer2021ZMJ_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Lab2I2Cphase1summer2021ZMJ_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="Lab2I2Cphase1summer2021ZMJ.bit"/>
  <File Type="BITSTR-RBT" Name="Lab2I2Cphase1summer2021ZMJ.rbt"/>
  <File Type="BITSTR-NKY" Name="Lab2I2Cphase1summer2021ZMJ.nky"/>
  <File Type="BG-DRC" Name="Lab2I2Cphase1summer2021ZMJ.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/ClockedNegativeOneShot.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/ClockedNegativeOneShot.v"/>
        <Attr Name="ImportTime" Val="1602826805"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/ClockedPositiveOneShot.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/ClockedPositiveOneShot.v"/>
        <Attr Name="ImportTime" Val="1602826815"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/DelayTimeReset.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/DelayTimeReset.v"/>
        <Attr Name="ImportTime" Val="1606333865"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/I2C_BaudRateGenerator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/I2C_BaudRateGenerator.v"/>
        <Attr Name="ImportTime" Val="1606280561"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/I2C_Controller_phase1_temp.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/I2C_Controller_phase1_temp.v"/>
        <Attr Name="ImportTime" Val="1628628986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/I2C_DataUnit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/I2C_DataUnit.v"/>
        <Attr Name="ImportTime" Val="1606280477"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/I2C_SDAmodule_temp.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/I2C_SDAmodule_temp.v"/>
        <Attr Name="ImportTime" Val="1606334477"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/I2C_ShiftRegister.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/I2C_ShiftRegister.v"/>
        <Attr Name="ImportTime" Val="1606280705"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/Lab2I2Cphase1summer2021JJS.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/Lab2I2Cphase1summer2021JJS.v"/>
        <Attr Name="ImportTime" Val="1628628608"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/I2C_SDAmodule.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/I2C_SDAmodule.v"/>
        <Attr Name="ImportTime" Val="1606333571"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/I2C_BaudRateGenerator_tb.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/I2C_BaudRateGenerator_tb.v"/>
        <Attr Name="ImportTime" Val="1606330794"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/I2C_Controller_phase1_tb.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/I2C_Controller_phase1_tb.v"/>
        <Attr Name="ImportTime" Val="1606331888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/I2C_DataUnit_tb.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/I2C_DataUnit_tb.v"/>
        <Attr Name="ImportTime" Val="1606280503"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/I2C_SDAmodule_tb.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/I2C_SDAmodule_tb.v"/>
        <Attr Name="ImportTime" Val="1606331265"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/I2C_ShiftRegister_tb.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/I2C_ShiftRegister_tb.v"/>
        <Attr Name="ImportTime" Val="1606330986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2summer2021phase1files/Lab2I2Cphase1summer2021JJS_tb.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Xilinx/Projects/lab2summer2021phase1files/lab2summer2021phase1files/Lab2I2Cphase1summer2021JJS_tb.v"/>
        <Attr Name="ImportTime" Val="1628627408"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Lab2I2Cphase1summer2021ZMJ"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/lab2_1_xdc.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2/lab2.srcs/constrs_1/new/lab2_1_xdc.xdc"/>
        <Attr Name="ImportTime" Val="1628691345"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/lab2_1_xdc.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
