<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file fpgasdr_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Mon Apr 06 13:42:51 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGASDR_impl1.twr -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "osc_clk" 88.670000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  69.459MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" (0 errors)</A></LI>            18 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_DV_40  (from osc_clk +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              14.269ns  (60.5% logic, 39.5% route), 35 logic levels.

 Constraint Details:

     14.269ns physical path delay SLICE_2431 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 3.119ns

 Physical Path Details:

      Data path SLICE_2431 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2D.CLK to      R22C2D.Q0 SLICE_2431 (from osc_clk)
ROUTE         4     1.101      R22C2D.Q0 to      R21C2A.B0 o_Rx_DV
CTOF_DEL    ---     0.495      R21C2A.B0 to      R21C2A.F0 SLICE_2475
ROUTE         4     0.790      R21C2A.F0 to      R21C4C.C0 n8257
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 SLICE_2449
ROUTE         5     0.648      R21C4C.F0 to      R21C5B.D1 n12533
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 SLICE_2387
ROUTE        49     1.051      R21C5B.F1 to      R22C5A.A0 n2563
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 SLICE_2411
ROUTE         1     2.045      R22C5A.F0 to      R18C2D.C0 n2358
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO SLICE_84
ROUTE         1     0.000     R18C2D.FCO to     R18C3A.FCI n10981
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO SLICE_83
ROUTE         1     0.000     R18C3A.FCO to     R18C3B.FCI n10982
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO SLICE_82
ROUTE         1     0.000     R18C3B.FCO to     R18C3C.FCI n10983
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO SLICE_81
ROUTE         1     0.000     R18C3C.FCO to     R18C3D.FCI n10984
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO SLICE_80
ROUTE         1     0.000     R18C3D.FCO to     R18C4A.FCI n10985
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO SLICE_79
ROUTE         1     0.000     R18C4A.FCO to     R18C4B.FCI n10986
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO SLICE_78
ROUTE         1     0.000     R18C4B.FCO to     R18C4C.FCI n10987
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO SLICE_77
ROUTE         1     0.000     R18C4C.FCO to     R18C4D.FCI n10988
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO SLICE_76
ROUTE         1     0.000     R18C4D.FCO to     R18C5A.FCI n10989
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO SLICE_75
ROUTE         1     0.000     R18C5A.FCO to     R18C5B.FCI n10990
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO SLICE_74
ROUTE         1     0.000     R18C5B.FCO to     R18C5C.FCI n10991
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO SLICE_73
ROUTE         1     0.000     R18C5C.FCO to     R18C5D.FCI n10992
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO SLICE_72
ROUTE         1     0.000     R18C5D.FCO to     R18C6A.FCI n10993
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO SLICE_71
ROUTE         1     0.000     R18C6A.FCO to     R18C6B.FCI n10994
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO SLICE_70
ROUTE         1     0.000     R18C6B.FCO to     R18C6C.FCI n10995
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO SLICE_69
ROUTE         1     0.000     R18C6C.FCO to     R18C6D.FCI n10996
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO SLICE_68
ROUTE         1     0.000     R18C6D.FCO to     R18C7A.FCI n10997
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO SLICE_67
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI n10998
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO SLICE_66
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI n10999
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO SLICE_65
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI n11000
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO SLICE_64
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI n11001
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO SLICE_63
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI n11002
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO SLICE_62
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI n11003
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO SLICE_61
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI n11004
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO SLICE_60
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI n11005
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO SLICE_59
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI n11006
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO SLICE_58
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI n11007
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO SLICE_57
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI n11008
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO SLICE_56
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI n11009
FCITOF1_DE  ---     0.643    R18C10A.FCI to     R18C10A.F1 SLICE_55
ROUTE         1     0.000     R18C10A.F1 to    R18C10A.DI1 n2817 (to osc_clk)
                  --------
                   14.269   (60.5% logic, 39.5% route), 35 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R22C2D.CLK osc_clk
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to    R18C10A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.083ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_Byte_i5  (from osc_clk +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              14.233ns  (60.7% logic, 39.3% route), 35 logic levels.

 Constraint Details:

     14.233ns physical path delay SLICE_2289 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 3.083ns

 Physical Path Details:

      Data path SLICE_2289 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2C.CLK to      R22C2C.Q0 SLICE_2289 (from osc_clk)
ROUTE         4     1.065      R22C2C.Q0 to      R21C2A.A0 o_Rx_Byte_5
CTOF_DEL    ---     0.495      R21C2A.A0 to      R21C2A.F0 SLICE_2475
ROUTE         4     0.790      R21C2A.F0 to      R21C4C.C0 n8257
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 SLICE_2449
ROUTE         5     0.648      R21C4C.F0 to      R21C5B.D1 n12533
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 SLICE_2387
ROUTE        49     1.051      R21C5B.F1 to      R22C5A.A0 n2563
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 SLICE_2411
ROUTE         1     2.045      R22C5A.F0 to      R18C2D.C0 n2358
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO SLICE_84
ROUTE         1     0.000     R18C2D.FCO to     R18C3A.FCI n10981
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO SLICE_83
ROUTE         1     0.000     R18C3A.FCO to     R18C3B.FCI n10982
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO SLICE_82
ROUTE         1     0.000     R18C3B.FCO to     R18C3C.FCI n10983
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO SLICE_81
ROUTE         1     0.000     R18C3C.FCO to     R18C3D.FCI n10984
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO SLICE_80
ROUTE         1     0.000     R18C3D.FCO to     R18C4A.FCI n10985
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO SLICE_79
ROUTE         1     0.000     R18C4A.FCO to     R18C4B.FCI n10986
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO SLICE_78
ROUTE         1     0.000     R18C4B.FCO to     R18C4C.FCI n10987
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO SLICE_77
ROUTE         1     0.000     R18C4C.FCO to     R18C4D.FCI n10988
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO SLICE_76
ROUTE         1     0.000     R18C4D.FCO to     R18C5A.FCI n10989
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO SLICE_75
ROUTE         1     0.000     R18C5A.FCO to     R18C5B.FCI n10990
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO SLICE_74
ROUTE         1     0.000     R18C5B.FCO to     R18C5C.FCI n10991
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO SLICE_73
ROUTE         1     0.000     R18C5C.FCO to     R18C5D.FCI n10992
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO SLICE_72
ROUTE         1     0.000     R18C5D.FCO to     R18C6A.FCI n10993
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO SLICE_71
ROUTE         1     0.000     R18C6A.FCO to     R18C6B.FCI n10994
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO SLICE_70
ROUTE         1     0.000     R18C6B.FCO to     R18C6C.FCI n10995
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO SLICE_69
ROUTE         1     0.000     R18C6C.FCO to     R18C6D.FCI n10996
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO SLICE_68
ROUTE         1     0.000     R18C6D.FCO to     R18C7A.FCI n10997
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO SLICE_67
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI n10998
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO SLICE_66
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI n10999
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO SLICE_65
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI n11000
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO SLICE_64
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI n11001
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO SLICE_63
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI n11002
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO SLICE_62
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI n11003
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO SLICE_61
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI n11004
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO SLICE_60
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI n11005
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO SLICE_59
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI n11006
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO SLICE_58
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI n11007
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO SLICE_57
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI n11008
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO SLICE_56
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI n11009
FCITOF1_DE  ---     0.643    R18C10A.FCI to     R18C10A.F1 SLICE_55
ROUTE         1     0.000     R18C10A.F1 to    R18C10A.DI1 n2817 (to osc_clk)
                  --------
                   14.233   (60.7% logic, 39.3% route), 35 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R22C2C.CLK osc_clk
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to    R18C10A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.061ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_DV_40  (from osc_clk +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i62  (to osc_clk +)

   Delay:              14.211ns  (60.3% logic, 39.7% route), 35 logic levels.

 Constraint Details:

     14.211ns physical path delay SLICE_2431 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 3.061ns

 Physical Path Details:

      Data path SLICE_2431 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2D.CLK to      R22C2D.Q0 SLICE_2431 (from osc_clk)
ROUTE         4     1.101      R22C2D.Q0 to      R21C2A.B0 o_Rx_DV
CTOF_DEL    ---     0.495      R21C2A.B0 to      R21C2A.F0 SLICE_2475
ROUTE         4     0.790      R21C2A.F0 to      R21C4C.C0 n8257
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 SLICE_2449
ROUTE         5     0.648      R21C4C.F0 to      R21C5B.D1 n12533
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 SLICE_2387
ROUTE        49     1.051      R21C5B.F1 to      R22C5A.A0 n2563
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 SLICE_2411
ROUTE         1     2.045      R22C5A.F0 to      R18C2D.C0 n2358
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO SLICE_84
ROUTE         1     0.000     R18C2D.FCO to     R18C3A.FCI n10981
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO SLICE_83
ROUTE         1     0.000     R18C3A.FCO to     R18C3B.FCI n10982
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO SLICE_82
ROUTE         1     0.000     R18C3B.FCO to     R18C3C.FCI n10983
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO SLICE_81
ROUTE         1     0.000     R18C3C.FCO to     R18C3D.FCI n10984
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO SLICE_80
ROUTE         1     0.000     R18C3D.FCO to     R18C4A.FCI n10985
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO SLICE_79
ROUTE         1     0.000     R18C4A.FCO to     R18C4B.FCI n10986
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO SLICE_78
ROUTE         1     0.000     R18C4B.FCO to     R18C4C.FCI n10987
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO SLICE_77
ROUTE         1     0.000     R18C4C.FCO to     R18C4D.FCI n10988
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO SLICE_76
ROUTE         1     0.000     R18C4D.FCO to     R18C5A.FCI n10989
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO SLICE_75
ROUTE         1     0.000     R18C5A.FCO to     R18C5B.FCI n10990
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO SLICE_74
ROUTE         1     0.000     R18C5B.FCO to     R18C5C.FCI n10991
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO SLICE_73
ROUTE         1     0.000     R18C5C.FCO to     R18C5D.FCI n10992
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO SLICE_72
ROUTE         1     0.000     R18C5D.FCO to     R18C6A.FCI n10993
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO SLICE_71
ROUTE         1     0.000     R18C6A.FCO to     R18C6B.FCI n10994
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO SLICE_70
ROUTE         1     0.000     R18C6B.FCO to     R18C6C.FCI n10995
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO SLICE_69
ROUTE         1     0.000     R18C6C.FCO to     R18C6D.FCI n10996
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO SLICE_68
ROUTE         1     0.000     R18C6D.FCO to     R18C7A.FCI n10997
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO SLICE_67
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI n10998
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO SLICE_66
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI n10999
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO SLICE_65
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI n11000
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO SLICE_64
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI n11001
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO SLICE_63
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI n11002
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO SLICE_62
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI n11003
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO SLICE_61
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI n11004
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO SLICE_60
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI n11005
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO SLICE_59
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI n11006
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO SLICE_58
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI n11007
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO SLICE_57
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI n11008
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO SLICE_56
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI n11009
FCITOF0_DE  ---     0.585    R18C10A.FCI to     R18C10A.F0 SLICE_55
ROUTE         1     0.000     R18C10A.F0 to    R18C10A.DI0 n2818 (to osc_clk)
                  --------
                   14.211   (60.3% logic, 39.7% route), 35 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R22C2D.CLK osc_clk
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to    R18C10A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.025ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_Byte_i5  (from osc_clk +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i62  (to osc_clk +)

   Delay:              14.175ns  (60.5% logic, 39.5% route), 35 logic levels.

 Constraint Details:

     14.175ns physical path delay SLICE_2289 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 3.025ns

 Physical Path Details:

      Data path SLICE_2289 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2C.CLK to      R22C2C.Q0 SLICE_2289 (from osc_clk)
ROUTE         4     1.065      R22C2C.Q0 to      R21C2A.A0 o_Rx_Byte_5
CTOF_DEL    ---     0.495      R21C2A.A0 to      R21C2A.F0 SLICE_2475
ROUTE         4     0.790      R21C2A.F0 to      R21C4C.C0 n8257
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 SLICE_2449
ROUTE         5     0.648      R21C4C.F0 to      R21C5B.D1 n12533
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 SLICE_2387
ROUTE        49     1.051      R21C5B.F1 to      R22C5A.A0 n2563
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 SLICE_2411
ROUTE         1     2.045      R22C5A.F0 to      R18C2D.C0 n2358
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO SLICE_84
ROUTE         1     0.000     R18C2D.FCO to     R18C3A.FCI n10981
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO SLICE_83
ROUTE         1     0.000     R18C3A.FCO to     R18C3B.FCI n10982
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO SLICE_82
ROUTE         1     0.000     R18C3B.FCO to     R18C3C.FCI n10983
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO SLICE_81
ROUTE         1     0.000     R18C3C.FCO to     R18C3D.FCI n10984
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO SLICE_80
ROUTE         1     0.000     R18C3D.FCO to     R18C4A.FCI n10985
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO SLICE_79
ROUTE         1     0.000     R18C4A.FCO to     R18C4B.FCI n10986
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO SLICE_78
ROUTE         1     0.000     R18C4B.FCO to     R18C4C.FCI n10987
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO SLICE_77
ROUTE         1     0.000     R18C4C.FCO to     R18C4D.FCI n10988
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO SLICE_76
ROUTE         1     0.000     R18C4D.FCO to     R18C5A.FCI n10989
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO SLICE_75
ROUTE         1     0.000     R18C5A.FCO to     R18C5B.FCI n10990
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO SLICE_74
ROUTE         1     0.000     R18C5B.FCO to     R18C5C.FCI n10991
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO SLICE_73
ROUTE         1     0.000     R18C5C.FCO to     R18C5D.FCI n10992
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO SLICE_72
ROUTE         1     0.000     R18C5D.FCO to     R18C6A.FCI n10993
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO SLICE_71
ROUTE         1     0.000     R18C6A.FCO to     R18C6B.FCI n10994
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO SLICE_70
ROUTE         1     0.000     R18C6B.FCO to     R18C6C.FCI n10995
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO SLICE_69
ROUTE         1     0.000     R18C6C.FCO to     R18C6D.FCI n10996
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO SLICE_68
ROUTE         1     0.000     R18C6D.FCO to     R18C7A.FCI n10997
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO SLICE_67
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI n10998
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO SLICE_66
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI n10999
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO SLICE_65
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI n11000
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO SLICE_64
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI n11001
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO SLICE_63
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI n11002
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO SLICE_62
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI n11003
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO SLICE_61
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI n11004
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO SLICE_60
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI n11005
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO SLICE_59
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI n11006
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO SLICE_58
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI n11007
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO SLICE_57
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI n11008
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO SLICE_56
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI n11009
FCITOF0_DE  ---     0.585    R18C10A.FCI to     R18C10A.F0 SLICE_55
ROUTE         1     0.000     R18C10A.F0 to    R18C10A.DI0 n2818 (to osc_clk)
                  --------
                   14.175   (60.5% logic, 39.5% route), 35 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R22C2C.CLK osc_clk
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to    R18C10A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.019ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_DV_40  (from osc_clk +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              14.169ns  (62.3% logic, 37.7% route), 37 logic levels.

 Constraint Details:

     14.169ns physical path delay SLICE_2431 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 3.019ns

 Physical Path Details:

      Data path SLICE_2431 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2D.CLK to      R22C2D.Q0 SLICE_2431 (from osc_clk)
ROUTE         4     1.101      R22C2D.Q0 to      R21C2A.B0 o_Rx_DV
CTOF_DEL    ---     0.495      R21C2A.B0 to      R21C2A.F0 SLICE_2475
ROUTE         4     0.790      R21C2A.F0 to      R21C4C.C0 n8257
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 SLICE_2449
ROUTE         5     0.769      R21C4C.F0 to      R21C5C.C1 n12533
CTOF_DEL    ---     0.495      R21C5C.C1 to      R21C5C.F1 SLICE_2389
ROUTE        52     1.102      R21C5C.F1 to      R21C3D.A0 n13056
CTOF_DEL    ---     0.495      R21C3D.A0 to      R21C3D.F0 SLICE_2414
ROUTE         1     1.583      R21C3D.F0 to      R18C2B.C1 n2361
C1TOFCO_DE  ---     0.889      R18C2B.C1 to     R18C2B.FCO SLICE_86
ROUTE         1     0.000     R18C2B.FCO to     R18C2C.FCI n10979
FCITOFCO_D  ---     0.162     R18C2C.FCI to     R18C2C.FCO SLICE_85
ROUTE         1     0.000     R18C2C.FCO to     R18C2D.FCI n10980
FCITOFCO_D  ---     0.162     R18C2D.FCI to     R18C2D.FCO SLICE_84
ROUTE         1     0.000     R18C2D.FCO to     R18C3A.FCI n10981
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO SLICE_83
ROUTE         1     0.000     R18C3A.FCO to     R18C3B.FCI n10982
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO SLICE_82
ROUTE         1     0.000     R18C3B.FCO to     R18C3C.FCI n10983
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO SLICE_81
ROUTE         1     0.000     R18C3C.FCO to     R18C3D.FCI n10984
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO SLICE_80
ROUTE         1     0.000     R18C3D.FCO to     R18C4A.FCI n10985
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO SLICE_79
ROUTE         1     0.000     R18C4A.FCO to     R18C4B.FCI n10986
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO SLICE_78
ROUTE         1     0.000     R18C4B.FCO to     R18C4C.FCI n10987
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO SLICE_77
ROUTE         1     0.000     R18C4C.FCO to     R18C4D.FCI n10988
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO SLICE_76
ROUTE         1     0.000     R18C4D.FCO to     R18C5A.FCI n10989
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO SLICE_75
ROUTE         1     0.000     R18C5A.FCO to     R18C5B.FCI n10990
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO SLICE_74
ROUTE         1     0.000     R18C5B.FCO to     R18C5C.FCI n10991
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO SLICE_73
ROUTE         1     0.000     R18C5C.FCO to     R18C5D.FCI n10992
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO SLICE_72
ROUTE         1     0.000     R18C5D.FCO to     R18C6A.FCI n10993
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO SLICE_71
ROUTE         1     0.000     R18C6A.FCO to     R18C6B.FCI n10994
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO SLICE_70
ROUTE         1     0.000     R18C6B.FCO to     R18C6C.FCI n10995
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO SLICE_69
ROUTE         1     0.000     R18C6C.FCO to     R18C6D.FCI n10996
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO SLICE_68
ROUTE         1     0.000     R18C6D.FCO to     R18C7A.FCI n10997
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO SLICE_67
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI n10998
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO SLICE_66
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI n10999
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO SLICE_65
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI n11000
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO SLICE_64
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI n11001
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO SLICE_63
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI n11002
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO SLICE_62
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI n11003
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO SLICE_61
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI n11004
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO SLICE_60
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI n11005
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO SLICE_59
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI n11006
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO SLICE_58
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI n11007
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO SLICE_57
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI n11008
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO SLICE_56
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI n11009
FCITOF1_DE  ---     0.643    R18C10A.FCI to     R18C10A.F1 SLICE_55
ROUTE         1     0.000     R18C10A.F1 to    R18C10A.DI1 n2817 (to osc_clk)
                  --------
                   14.169   (62.3% logic, 37.7% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R22C2D.CLK osc_clk
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to    R18C10A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.983ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_Byte_i5  (from osc_clk +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              14.133ns  (62.4% logic, 37.6% route), 37 logic levels.

 Constraint Details:

     14.133ns physical path delay SLICE_2289 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 2.983ns

 Physical Path Details:

      Data path SLICE_2289 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2C.CLK to      R22C2C.Q0 SLICE_2289 (from osc_clk)
ROUTE         4     1.065      R22C2C.Q0 to      R21C2A.A0 o_Rx_Byte_5
CTOF_DEL    ---     0.495      R21C2A.A0 to      R21C2A.F0 SLICE_2475
ROUTE         4     0.790      R21C2A.F0 to      R21C4C.C0 n8257
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 SLICE_2449
ROUTE         5     0.769      R21C4C.F0 to      R21C5C.C1 n12533
CTOF_DEL    ---     0.495      R21C5C.C1 to      R21C5C.F1 SLICE_2389
ROUTE        52     1.102      R21C5C.F1 to      R21C3D.A0 n13056
CTOF_DEL    ---     0.495      R21C3D.A0 to      R21C3D.F0 SLICE_2414
ROUTE         1     1.583      R21C3D.F0 to      R18C2B.C1 n2361
C1TOFCO_DE  ---     0.889      R18C2B.C1 to     R18C2B.FCO SLICE_86
ROUTE         1     0.000     R18C2B.FCO to     R18C2C.FCI n10979
FCITOFCO_D  ---     0.162     R18C2C.FCI to     R18C2C.FCO SLICE_85
ROUTE         1     0.000     R18C2C.FCO to     R18C2D.FCI n10980
FCITOFCO_D  ---     0.162     R18C2D.FCI to     R18C2D.FCO SLICE_84
ROUTE         1     0.000     R18C2D.FCO to     R18C3A.FCI n10981
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO SLICE_83
ROUTE         1     0.000     R18C3A.FCO to     R18C3B.FCI n10982
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO SLICE_82
ROUTE         1     0.000     R18C3B.FCO to     R18C3C.FCI n10983
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO SLICE_81
ROUTE         1     0.000     R18C3C.FCO to     R18C3D.FCI n10984
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO SLICE_80
ROUTE         1     0.000     R18C3D.FCO to     R18C4A.FCI n10985
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO SLICE_79
ROUTE         1     0.000     R18C4A.FCO to     R18C4B.FCI n10986
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO SLICE_78
ROUTE         1     0.000     R18C4B.FCO to     R18C4C.FCI n10987
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO SLICE_77
ROUTE         1     0.000     R18C4C.FCO to     R18C4D.FCI n10988
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO SLICE_76
ROUTE         1     0.000     R18C4D.FCO to     R18C5A.FCI n10989
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO SLICE_75
ROUTE         1     0.000     R18C5A.FCO to     R18C5B.FCI n10990
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO SLICE_74
ROUTE         1     0.000     R18C5B.FCO to     R18C5C.FCI n10991
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO SLICE_73
ROUTE         1     0.000     R18C5C.FCO to     R18C5D.FCI n10992
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO SLICE_72
ROUTE         1     0.000     R18C5D.FCO to     R18C6A.FCI n10993
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO SLICE_71
ROUTE         1     0.000     R18C6A.FCO to     R18C6B.FCI n10994
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO SLICE_70
ROUTE         1     0.000     R18C6B.FCO to     R18C6C.FCI n10995
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO SLICE_69
ROUTE         1     0.000     R18C6C.FCO to     R18C6D.FCI n10996
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO SLICE_68
ROUTE         1     0.000     R18C6D.FCO to     R18C7A.FCI n10997
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO SLICE_67
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI n10998
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO SLICE_66
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI n10999
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO SLICE_65
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI n11000
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO SLICE_64
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI n11001
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO SLICE_63
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI n11002
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO SLICE_62
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI n11003
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO SLICE_61
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI n11004
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO SLICE_60
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI n11005
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO SLICE_59
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI n11006
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO SLICE_58
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI n11007
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO SLICE_57
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI n11008
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO SLICE_56
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI n11009
FCITOF1_DE  ---     0.643    R18C10A.FCI to     R18C10A.F1 SLICE_55
ROUTE         1     0.000     R18C10A.F1 to    R18C10A.DI1 n2817 (to osc_clk)
                  --------
                   14.133   (62.4% logic, 37.6% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R22C2C.CLK osc_clk
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to    R18C10A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.961ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_DV_40  (from osc_clk +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i62  (to osc_clk +)

   Delay:              14.111ns  (62.1% logic, 37.9% route), 37 logic levels.

 Constraint Details:

     14.111ns physical path delay SLICE_2431 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 2.961ns

 Physical Path Details:

      Data path SLICE_2431 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2D.CLK to      R22C2D.Q0 SLICE_2431 (from osc_clk)
ROUTE         4     1.101      R22C2D.Q0 to      R21C2A.B0 o_Rx_DV
CTOF_DEL    ---     0.495      R21C2A.B0 to      R21C2A.F0 SLICE_2475
ROUTE         4     0.790      R21C2A.F0 to      R21C4C.C0 n8257
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 SLICE_2449
ROUTE         5     0.769      R21C4C.F0 to      R21C5C.C1 n12533
CTOF_DEL    ---     0.495      R21C5C.C1 to      R21C5C.F1 SLICE_2389
ROUTE        52     1.102      R21C5C.F1 to      R21C3D.A0 n13056
CTOF_DEL    ---     0.495      R21C3D.A0 to      R21C3D.F0 SLICE_2414
ROUTE         1     1.583      R21C3D.F0 to      R18C2B.C1 n2361
C1TOFCO_DE  ---     0.889      R18C2B.C1 to     R18C2B.FCO SLICE_86
ROUTE         1     0.000     R18C2B.FCO to     R18C2C.FCI n10979
FCITOFCO_D  ---     0.162     R18C2C.FCI to     R18C2C.FCO SLICE_85
ROUTE         1     0.000     R18C2C.FCO to     R18C2D.FCI n10980
FCITOFCO_D  ---     0.162     R18C2D.FCI to     R18C2D.FCO SLICE_84
ROUTE         1     0.000     R18C2D.FCO to     R18C3A.FCI n10981
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO SLICE_83
ROUTE         1     0.000     R18C3A.FCO to     R18C3B.FCI n10982
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO SLICE_82
ROUTE         1     0.000     R18C3B.FCO to     R18C3C.FCI n10983
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO SLICE_81
ROUTE         1     0.000     R18C3C.FCO to     R18C3D.FCI n10984
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO SLICE_80
ROUTE         1     0.000     R18C3D.FCO to     R18C4A.FCI n10985
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO SLICE_79
ROUTE         1     0.000     R18C4A.FCO to     R18C4B.FCI n10986
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO SLICE_78
ROUTE         1     0.000     R18C4B.FCO to     R18C4C.FCI n10987
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO SLICE_77
ROUTE         1     0.000     R18C4C.FCO to     R18C4D.FCI n10988
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO SLICE_76
ROUTE         1     0.000     R18C4D.FCO to     R18C5A.FCI n10989
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO SLICE_75
ROUTE         1     0.000     R18C5A.FCO to     R18C5B.FCI n10990
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO SLICE_74
ROUTE         1     0.000     R18C5B.FCO to     R18C5C.FCI n10991
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO SLICE_73
ROUTE         1     0.000     R18C5C.FCO to     R18C5D.FCI n10992
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO SLICE_72
ROUTE         1     0.000     R18C5D.FCO to     R18C6A.FCI n10993
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO SLICE_71
ROUTE         1     0.000     R18C6A.FCO to     R18C6B.FCI n10994
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO SLICE_70
ROUTE         1     0.000     R18C6B.FCO to     R18C6C.FCI n10995
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO SLICE_69
ROUTE         1     0.000     R18C6C.FCO to     R18C6D.FCI n10996
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO SLICE_68
ROUTE         1     0.000     R18C6D.FCO to     R18C7A.FCI n10997
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO SLICE_67
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI n10998
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO SLICE_66
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI n10999
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO SLICE_65
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI n11000
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO SLICE_64
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI n11001
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO SLICE_63
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI n11002
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO SLICE_62
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI n11003
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO SLICE_61
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI n11004
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO SLICE_60
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI n11005
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO SLICE_59
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI n11006
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO SLICE_58
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI n11007
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO SLICE_57
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI n11008
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO SLICE_56
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI n11009
FCITOF0_DE  ---     0.585    R18C10A.FCI to     R18C10A.F0 SLICE_55
ROUTE         1     0.000     R18C10A.F0 to    R18C10A.DI0 n2818 (to osc_clk)
                  --------
                   14.111   (62.1% logic, 37.9% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R22C2D.CLK osc_clk
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to    R18C10A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_DV_40  (from osc_clk +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i61  (to osc_clk +)

   Delay:              14.107ns  (60.1% logic, 39.9% route), 34 logic levels.

 Constraint Details:

     14.107ns physical path delay SLICE_2431 to SLICE_56 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 2.957ns

 Physical Path Details:

      Data path SLICE_2431 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2D.CLK to      R22C2D.Q0 SLICE_2431 (from osc_clk)
ROUTE         4     1.101      R22C2D.Q0 to      R21C2A.B0 o_Rx_DV
CTOF_DEL    ---     0.495      R21C2A.B0 to      R21C2A.F0 SLICE_2475
ROUTE         4     0.790      R21C2A.F0 to      R21C4C.C0 n8257
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 SLICE_2449
ROUTE         5     0.648      R21C4C.F0 to      R21C5B.D1 n12533
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 SLICE_2387
ROUTE        49     1.051      R21C5B.F1 to      R22C5A.A0 n2563
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 SLICE_2411
ROUTE         1     2.045      R22C5A.F0 to      R18C2D.C0 n2358
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO SLICE_84
ROUTE         1     0.000     R18C2D.FCO to     R18C3A.FCI n10981
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO SLICE_83
ROUTE         1     0.000     R18C3A.FCO to     R18C3B.FCI n10982
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO SLICE_82
ROUTE         1     0.000     R18C3B.FCO to     R18C3C.FCI n10983
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO SLICE_81
ROUTE         1     0.000     R18C3C.FCO to     R18C3D.FCI n10984
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO SLICE_80
ROUTE         1     0.000     R18C3D.FCO to     R18C4A.FCI n10985
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO SLICE_79
ROUTE         1     0.000     R18C4A.FCO to     R18C4B.FCI n10986
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO SLICE_78
ROUTE         1     0.000     R18C4B.FCO to     R18C4C.FCI n10987
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO SLICE_77
ROUTE         1     0.000     R18C4C.FCO to     R18C4D.FCI n10988
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO SLICE_76
ROUTE         1     0.000     R18C4D.FCO to     R18C5A.FCI n10989
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO SLICE_75
ROUTE         1     0.000     R18C5A.FCO to     R18C5B.FCI n10990
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO SLICE_74
ROUTE         1     0.000     R18C5B.FCO to     R18C5C.FCI n10991
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO SLICE_73
ROUTE         1     0.000     R18C5C.FCO to     R18C5D.FCI n10992
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO SLICE_72
ROUTE         1     0.000     R18C5D.FCO to     R18C6A.FCI n10993
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO SLICE_71
ROUTE         1     0.000     R18C6A.FCO to     R18C6B.FCI n10994
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO SLICE_70
ROUTE         1     0.000     R18C6B.FCO to     R18C6C.FCI n10995
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO SLICE_69
ROUTE         1     0.000     R18C6C.FCO to     R18C6D.FCI n10996
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO SLICE_68
ROUTE         1     0.000     R18C6D.FCO to     R18C7A.FCI n10997
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO SLICE_67
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI n10998
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO SLICE_66
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI n10999
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO SLICE_65
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI n11000
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO SLICE_64
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI n11001
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO SLICE_63
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI n11002
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO SLICE_62
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI n11003
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO SLICE_61
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI n11004
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO SLICE_60
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI n11005
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO SLICE_59
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI n11006
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO SLICE_58
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI n11007
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO SLICE_57
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI n11008
FCITOF1_DE  ---     0.643     R18C9D.FCI to      R18C9D.F1 SLICE_56
ROUTE         1     0.000      R18C9D.F1 to     R18C9D.DI1 n2819 (to osc_clk)
                  --------
                   14.107   (60.1% logic, 39.9% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R22C2D.CLK osc_clk
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R18C9D.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.925ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_Byte_i5  (from osc_clk +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i62  (to osc_clk +)

   Delay:              14.075ns  (62.3% logic, 37.7% route), 37 logic levels.

 Constraint Details:

     14.075ns physical path delay SLICE_2289 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 2.925ns

 Physical Path Details:

      Data path SLICE_2289 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2C.CLK to      R22C2C.Q0 SLICE_2289 (from osc_clk)
ROUTE         4     1.065      R22C2C.Q0 to      R21C2A.A0 o_Rx_Byte_5
CTOF_DEL    ---     0.495      R21C2A.A0 to      R21C2A.F0 SLICE_2475
ROUTE         4     0.790      R21C2A.F0 to      R21C4C.C0 n8257
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 SLICE_2449
ROUTE         5     0.769      R21C4C.F0 to      R21C5C.C1 n12533
CTOF_DEL    ---     0.495      R21C5C.C1 to      R21C5C.F1 SLICE_2389
ROUTE        52     1.102      R21C5C.F1 to      R21C3D.A0 n13056
CTOF_DEL    ---     0.495      R21C3D.A0 to      R21C3D.F0 SLICE_2414
ROUTE         1     1.583      R21C3D.F0 to      R18C2B.C1 n2361
C1TOFCO_DE  ---     0.889      R18C2B.C1 to     R18C2B.FCO SLICE_86
ROUTE         1     0.000     R18C2B.FCO to     R18C2C.FCI n10979
FCITOFCO_D  ---     0.162     R18C2C.FCI to     R18C2C.FCO SLICE_85
ROUTE         1     0.000     R18C2C.FCO to     R18C2D.FCI n10980
FCITOFCO_D  ---     0.162     R18C2D.FCI to     R18C2D.FCO SLICE_84
ROUTE         1     0.000     R18C2D.FCO to     R18C3A.FCI n10981
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO SLICE_83
ROUTE         1     0.000     R18C3A.FCO to     R18C3B.FCI n10982
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO SLICE_82
ROUTE         1     0.000     R18C3B.FCO to     R18C3C.FCI n10983
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO SLICE_81
ROUTE         1     0.000     R18C3C.FCO to     R18C3D.FCI n10984
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO SLICE_80
ROUTE         1     0.000     R18C3D.FCO to     R18C4A.FCI n10985
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO SLICE_79
ROUTE         1     0.000     R18C4A.FCO to     R18C4B.FCI n10986
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO SLICE_78
ROUTE         1     0.000     R18C4B.FCO to     R18C4C.FCI n10987
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO SLICE_77
ROUTE         1     0.000     R18C4C.FCO to     R18C4D.FCI n10988
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO SLICE_76
ROUTE         1     0.000     R18C4D.FCO to     R18C5A.FCI n10989
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO SLICE_75
ROUTE         1     0.000     R18C5A.FCO to     R18C5B.FCI n10990
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO SLICE_74
ROUTE         1     0.000     R18C5B.FCO to     R18C5C.FCI n10991
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO SLICE_73
ROUTE         1     0.000     R18C5C.FCO to     R18C5D.FCI n10992
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO SLICE_72
ROUTE         1     0.000     R18C5D.FCO to     R18C6A.FCI n10993
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO SLICE_71
ROUTE         1     0.000     R18C6A.FCO to     R18C6B.FCI n10994
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO SLICE_70
ROUTE         1     0.000     R18C6B.FCO to     R18C6C.FCI n10995
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO SLICE_69
ROUTE         1     0.000     R18C6C.FCO to     R18C6D.FCI n10996
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO SLICE_68
ROUTE         1     0.000     R18C6D.FCO to     R18C7A.FCI n10997
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO SLICE_67
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI n10998
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO SLICE_66
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI n10999
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO SLICE_65
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI n11000
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO SLICE_64
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI n11001
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO SLICE_63
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI n11002
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO SLICE_62
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI n11003
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO SLICE_61
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI n11004
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO SLICE_60
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI n11005
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO SLICE_59
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI n11006
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO SLICE_58
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI n11007
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO SLICE_57
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI n11008
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO SLICE_56
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI n11009
FCITOF0_DE  ---     0.585    R18C10A.FCI to     R18C10A.F0 SLICE_55
ROUTE         1     0.000     R18C10A.F0 to    R18C10A.DI0 n2818 (to osc_clk)
                  --------
                   14.075   (62.3% logic, 37.7% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R22C2C.CLK osc_clk
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to    R18C10A.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.921ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_Byte_i5  (from osc_clk +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i61  (to osc_clk +)

   Delay:              14.071ns  (60.2% logic, 39.8% route), 34 logic levels.

 Constraint Details:

     14.071ns physical path delay SLICE_2289 to SLICE_56 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 2.921ns

 Physical Path Details:

      Data path SLICE_2289 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2C.CLK to      R22C2C.Q0 SLICE_2289 (from osc_clk)
ROUTE         4     1.065      R22C2C.Q0 to      R21C2A.A0 o_Rx_Byte_5
CTOF_DEL    ---     0.495      R21C2A.A0 to      R21C2A.F0 SLICE_2475
ROUTE         4     0.790      R21C2A.F0 to      R21C4C.C0 n8257
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 SLICE_2449
ROUTE         5     0.648      R21C4C.F0 to      R21C5B.D1 n12533
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 SLICE_2387
ROUTE        49     1.051      R21C5B.F1 to      R22C5A.A0 n2563
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 SLICE_2411
ROUTE         1     2.045      R22C5A.F0 to      R18C2D.C0 n2358
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO SLICE_84
ROUTE         1     0.000     R18C2D.FCO to     R18C3A.FCI n10981
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO SLICE_83
ROUTE         1     0.000     R18C3A.FCO to     R18C3B.FCI n10982
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO SLICE_82
ROUTE         1     0.000     R18C3B.FCO to     R18C3C.FCI n10983
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO SLICE_81
ROUTE         1     0.000     R18C3C.FCO to     R18C3D.FCI n10984
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO SLICE_80
ROUTE         1     0.000     R18C3D.FCO to     R18C4A.FCI n10985
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO SLICE_79
ROUTE         1     0.000     R18C4A.FCO to     R18C4B.FCI n10986
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO SLICE_78
ROUTE         1     0.000     R18C4B.FCO to     R18C4C.FCI n10987
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO SLICE_77
ROUTE         1     0.000     R18C4C.FCO to     R18C4D.FCI n10988
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO SLICE_76
ROUTE         1     0.000     R18C4D.FCO to     R18C5A.FCI n10989
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO SLICE_75
ROUTE         1     0.000     R18C5A.FCO to     R18C5B.FCI n10990
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO SLICE_74
ROUTE         1     0.000     R18C5B.FCO to     R18C5C.FCI n10991
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO SLICE_73
ROUTE         1     0.000     R18C5C.FCO to     R18C5D.FCI n10992
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO SLICE_72
ROUTE         1     0.000     R18C5D.FCO to     R18C6A.FCI n10993
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO SLICE_71
ROUTE         1     0.000     R18C6A.FCO to     R18C6B.FCI n10994
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO SLICE_70
ROUTE         1     0.000     R18C6B.FCO to     R18C6C.FCI n10995
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO SLICE_69
ROUTE         1     0.000     R18C6C.FCO to     R18C6D.FCI n10996
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO SLICE_68
ROUTE         1     0.000     R18C6D.FCO to     R18C7A.FCI n10997
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO SLICE_67
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI n10998
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO SLICE_66
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI n10999
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO SLICE_65
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI n11000
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO SLICE_64
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI n11001
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO SLICE_63
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI n11002
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO SLICE_62
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI n11003
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO SLICE_61
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI n11004
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO SLICE_60
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI n11005
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO SLICE_59
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI n11006
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO SLICE_58
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI n11007
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO SLICE_57
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI n11008
FCITOF1_DE  ---     0.643     R18C9D.FCI to      R18C9D.F1 SLICE_56
ROUTE         1     0.000      R18C9D.F1 to     R18C9D.DI1 n2819 (to osc_clk)
                  --------
                   14.071   (60.2% logic, 39.8% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R22C2C.CLK osc_clk
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R18C9D.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  69.459MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.014ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutN4

   Data Path Delay:    10.787ns  (40.7% logic, 59.3% route), 3 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
     10.787ns delay PWM1/SLICE_6 to PWMOutN4 (totaling 14.986ns) meets
     20.000ns offset OSCH_inst to PWMOutN4 by 5.014ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R3C14B.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutN4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     4.716      R3C14B.Q1 to     R25C35A.D0 PWMOutP4_c
CTOF_DEL    ---     0.495     R25C35A.D0 to     R25C35A.F0 SLICE_2496
ROUTE         4     1.676     R25C35A.F0 to       71.PADDO PWMOutN4_c
DOPAD_DEL   ---     3.448       71.PADDO to         71.PAD PWMOutN4
                  --------
                   10.787   (40.7% logic, 59.3% route), 3 logic levels.


Passed:  The following path meets requirements by 5.014ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutN3

   Data Path Delay:    10.787ns  (40.7% logic, 59.3% route), 3 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
     10.787ns delay PWM1/SLICE_6 to PWMOutN3 (totaling 14.986ns) meets
     20.000ns offset OSCH_inst to PWMOutN3 by 5.014ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R3C14B.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutN3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     4.716      R3C14B.Q1 to     R25C35A.D0 PWMOutP4_c
CTOF_DEL    ---     0.495     R25C35A.D0 to     R25C35A.F0 SLICE_2496
ROUTE         4     1.676     R25C35A.F0 to       70.PADDO PWMOutN4_c
DOPAD_DEL   ---     3.448       70.PADDO to         70.PAD PWMOutN3
                  --------
                   10.787   (40.7% logic, 59.3% route), 3 logic levels.


Passed:  The following path meets requirements by 5.096ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_Rx_Byte_i1  (from osc_clk +)
   Destination:    Port       Pad            MYLED[6]

   Data Path Delay:    10.743ns  (30.2% logic, 69.8% route), 2 logic levels.

   Clock Path Delay:    4.161ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.161ns delay OSCH_inst to SLICE_2465 and
     10.743ns delay SLICE_2465 to MYLED[6] (totaling 14.904ns) meets
     20.000ns offset OSCH_inst to MYLED[6] by 5.096ns

 Physical Path Details:

      Clock path OSCH_inst to SLICE_2465:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161        OSC.OSC to     R21C2D.CLK osc_clk
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      Data path SLICE_2465 to MYLED[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q0 SLICE_2465 (from osc_clk)
ROUTE        11     7.494      R21C2D.Q0 to      106.PADDO MYLED_c_6
DOPAD_DEL   ---     2.797      106.PADDO to        106.PAD MYLED[6]
                  --------
                   10.743   (30.2% logic, 69.8% route), 2 logic levels.


Passed:  The following path meets requirements by 5.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutN2

   Data Path Delay:     9.943ns  (44.2% logic, 55.8% route), 3 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      9.943ns delay PWM1/SLICE_6 to PWMOutN2 (totaling 14.142ns) meets
     20.000ns offset OSCH_inst to PWMOutN2 by 5.858ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R3C14B.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutN2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     4.716      R3C14B.Q1 to     R25C35A.D0 PWMOutP4_c
CTOF_DEL    ---     0.495     R25C35A.D0 to     R25C35A.F0 SLICE_2496
ROUTE         4     0.832     R25C35A.F0 to       67.PADDO PWMOutN4_c
DOPAD_DEL   ---     3.448       67.PADDO to         67.PAD PWMOutN2
                  --------
                    9.943   (44.2% logic, 55.8% route), 3 logic levels.


Passed:  The following path meets requirements by 5.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutN1

   Data Path Delay:     9.943ns  (44.2% logic, 55.8% route), 3 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      9.943ns delay PWM1/SLICE_6 to PWMOutN1 (totaling 14.142ns) meets
     20.000ns offset OSCH_inst to PWMOutN1 by 5.858ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R3C14B.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutN1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     4.716      R3C14B.Q1 to     R25C35A.D0 PWMOutP4_c
CTOF_DEL    ---     0.495     R25C35A.D0 to     R25C35A.F0 SLICE_2496
ROUTE         4     0.832     R25C35A.F0 to       65.PADDO PWMOutN4_c
DOPAD_DEL   ---     3.448       65.PADDO to         65.PAD PWMOutN1
                  --------
                    9.943   (44.2% logic, 55.8% route), 3 logic levels.


Passed:  The following path meets requirements by 6.583ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutP4

   Data Path Delay:     9.218ns  (42.3% logic, 57.7% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      9.218ns delay PWM1/SLICE_6 to PWMOutP4 (totaling 13.417ns) meets
     20.000ns offset OSCH_inst to PWMOutP4 by 6.583ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R3C14B.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutP4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     5.318      R3C14B.Q1 to       69.PADDO PWMOutP4_c
DOPAD_DEL   ---     3.448       69.PADDO to         69.PAD PWMOutP4
                  --------
                    9.218   (42.3% logic, 57.7% route), 2 logic levels.


Passed:  The following path meets requirements by 6.583ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutP3

   Data Path Delay:     9.218ns  (42.3% logic, 57.7% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      9.218ns delay PWM1/SLICE_6 to PWMOutP3 (totaling 13.417ns) meets
     20.000ns offset OSCH_inst to PWMOutP3 by 6.583ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R3C14B.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutP3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     5.318      R3C14B.Q1 to       68.PADDO PWMOutP4_c
DOPAD_DEL   ---     3.448       68.PADDO to         68.PAD PWMOutP3
                  --------
                    9.218   (42.3% logic, 57.7% route), 2 logic levels.


Passed:  The following path meets requirements by 7.082ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutP2

   Data Path Delay:     8.719ns  (44.7% logic, 55.3% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      8.719ns delay PWM1/SLICE_6 to PWMOutP2 (totaling 12.918ns) meets
     20.000ns offset OSCH_inst to PWMOutP2 by 7.082ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R3C14B.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutP2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     4.819      R3C14B.Q1 to       62.PADDO PWMOutP4_c
DOPAD_DEL   ---     3.448       62.PADDO to         62.PAD PWMOutP2
                  --------
                    8.719   (44.7% logic, 55.3% route), 2 logic levels.


Passed:  The following path meets requirements by 7.082ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutP1

   Data Path Delay:     8.719ns  (44.7% logic, 55.3% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      8.719ns delay PWM1/SLICE_6 to PWMOutP1 (totaling 12.918ns) meets
     20.000ns offset OSCH_inst to PWMOutP1 by 7.082ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R3C14B.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutP1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     4.819      R3C14B.Q1 to       61.PADDO PWMOutP4_c
DOPAD_DEL   ---     3.448       61.PADDO to         61.PAD PWMOutP1
                  --------
                    8.719   (44.7% logic, 55.3% route), 2 logic levels.


Passed:  The following path meets requirements by 8.111ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOut

   Data Path Delay:     7.690ns  (50.7% logic, 49.3% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      7.690ns delay PWM1/SLICE_6 to PWMOut (totaling 11.889ns) meets
     20.000ns offset OSCH_inst to PWMOut by 8.111ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199        OSC.OSC to     R3C14B.CLK osc_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     3.790      R3C14B.Q1 to       43.PADDO PWMOutP4_c
DOPAD_DEL   ---     3.448       43.PADDO to         43.PAD PWMOut
                  --------
                    7.690   (50.7% logic, 49.3% route), 2 logic levels.

Report:   14.986ns is the minimum offset for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |   88.670 MHz|   69.459 MHz|  35 *
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |    20.000 ns|    14.986 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11003">n11003</a>                                  |       1|    3194|     77.98%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11004">n11004</a>                                  |       1|    3142|     76.71%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11001">n11001</a>                                  |       1|    3074|     75.05%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11002">n11002</a>                                  |       1|    3073|     75.02%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11005">n11005</a>                                  |       1|    3038|     74.17%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11000">n11000</a>                                  |       1|    3004|     73.34%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11006">n11006</a>                                  |       1|    2912|     71.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10999">n10999</a>                                  |       1|    2806|     68.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11007">n11007</a>                                  |       1|    2697|     65.84%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10998">n10998</a>                                  |       1|    2679|     65.41%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10997">n10997</a>                                  |       1|    2639|     64.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10996">n10996</a>                                  |       1|    2569|     62.72%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10995">n10995</a>                                  |       1|    2457|     59.99%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10994">n10994</a>                                  |       1|    2411|     58.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10993">n10993</a>                                  |       1|    2363|     57.69%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10992">n10992</a>                                  |       1|    2213|     54.03%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11008">n11008</a>                                  |       1|    2173|     53.05%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10991">n10991</a>                                  |       1|    2125|     51.88%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10990">n10990</a>                                  |       1|    2066|     50.44%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10989">n10989</a>                                  |       1|    1921|     46.90%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10988">n10988</a>                                  |       1|    1823|     44.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10987">n10987</a>                                  |       1|    1747|     42.65%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10986">n10986</a>                                  |       1|    1647|     40.21%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10985">n10985</a>                                  |       1|    1467|     35.82%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10984">n10984</a>                                  |       1|    1342|     32.76%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11009">n11009</a>                                  |       1|    1273|     31.08%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10810">n10810</a>                                  |       1|    1233|     30.10%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10811">n10811</a>                                  |       1|    1215|     29.66%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10983">n10983</a>                                  |       1|    1194|     29.15%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10812">n10812</a>                                  |       1|    1151|     28.10%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10813">n10813</a>                                  |       1|    1130|     27.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10814">n10814</a>                                  |       1|    1098|     26.81%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8257">n8257</a>                                   |       4|    1065|     26.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10815">n10815</a>                                  |       1|    1049|     25.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10816">n10816</a>                                  |       1|     990|     24.17%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10809">n10809</a>                                  |       1|     987|     24.10%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n12533">n12533</a>                                  |       5|     964|     23.54%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10817">n10817</a>                                  |       1|     942|     23.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10818">n10818</a>                                  |       1|     871|     21.26%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10982">n10982</a>                                  |       1|     851|     20.78%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10819">n10819</a>                                  |       1|     738|     18.02%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10820">n10820</a>                                  |       1|     720|     17.58%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10821">n10821</a>                                  |       1|     695|     16.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10981">n10981</a>                                  |       1|     674|     16.46%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2817">n2817</a>                                   |       1|     672|     16.41%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10808">n10808</a>                                  |       1|     639|     15.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11023">n11023</a>                                  |       1|     634|     15.48%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11021">n11021</a>                                  |       1|     628|     15.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11020">n11020</a>                                  |       1|     623|     15.21%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11022">n11022</a>                                  |       1|     620|     15.14%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11024">n11024</a>                                  |       1|     612|     14.94%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2818">n2818</a>                                   |       1|     601|     14.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10822">n10822</a>                                  |       1|     594|     14.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11019">n11019</a>                                  |       1|     592|     14.45%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10823">n10823</a>                                  |       1|     589|     14.38%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11025">n11025</a>                                  |       1|     584|     14.26%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11026">n11026</a>                                  |       1|     579|     14.14%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11027">n11027</a>                                  |       1|     533|     13.01%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10824">n10824</a>                                  |       1|     521|     12.72%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11028">n11028</a>                                  |       1|     502|     12.26%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11029">n11029</a>                                  |       1|     501|     12.23%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10825">n10825</a>                                  |       1|     494|     12.06%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2819">n2819</a>                                   |       1|     483|     11.79%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11030">n11030</a>                                  |       1|     475|     11.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11031">n11031</a>                                  |       1|     469|     11.45%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11032">n11032</a>                                  |       1|     464|     11.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11033">n11033</a>                                  |       1|     463|     11.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2820">n2820</a>                                   |       1|     435|     10.62%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2563">n2563</a>                                   |      49|     425|     10.38%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n13056">n13056</a>                                  |      52|     418|     10.21%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n11034">n11034</a>                                  |       1|     412|     10.06%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1   Loads: 29
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: OSCH_inst.OSC   Loads: 1367
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2197.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2197.Q0   Loads: 153
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4096  Score: 7336209
Cumulative negative slack: 7336209

Constraints cover 1466977 paths, 1 nets, and 16496 connections (99.99% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Mon Apr 06 13:42:52 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGASDR_impl1.twr -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "osc_clk" 88.670000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" (0 errors)</A></LI>            18 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i53  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i53  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2167 to CIC1Sin/SLICE_2130 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2167 to CIC1Sin/SLICE_2130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C38B.CLK to     R12C38B.Q1 CIC1Sin/SLICE_2167 (from osc_clk)
ROUTE         3     0.154     R12C38B.Q1 to     R12C38D.M1 CIC1Sin/d_tmp_53 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_2167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R12C38B.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_2130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R12C38D.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i2  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i2  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1893 to CIC1Cos/SLICE_1856 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1893 to CIC1Cos/SLICE_1856:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17A.CLK to     R22C17A.Q0 CIC1Cos/SLICE_1893 (from osc_clk)
ROUTE         2     0.154     R22C17A.Q0 to     R22C17C.M0 CIC1Cos/d_tmp_2 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_1893:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425        OSC.OSC to    R22C17A.CLK osc_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_1856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425        OSC.OSC to    R22C17C.CLK osc_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i35  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i35  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1909 to CIC1Cos/SLICE_1872 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1909 to CIC1Cos/SLICE_1872:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C23B.CLK to     R22C23B.Q1 CIC1Cos/SLICE_1909 (from osc_clk)
ROUTE         2     0.154     R22C23B.Q1 to     R22C23D.M1 CIC1Cos/d_tmp_35 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_1909:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425        OSC.OSC to    R22C23B.CLK osc_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_1872:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425        OSC.OSC to    R22C23D.CLK osc_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i32  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i32  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2157 to CIC1Sin/SLICE_2120 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2157 to CIC1Sin/SLICE_2120:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C30C.CLK to     R11C30C.Q0 CIC1Sin/SLICE_2157 (from osc_clk)
ROUTE         2     0.154     R11C30C.Q0 to     R11C30D.M0 CIC1Sin/d_tmp_32 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_2157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R11C30C.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_2120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R11C30D.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i34  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i34  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1909 to CIC1Cos/SLICE_1872 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1909 to CIC1Cos/SLICE_1872:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C23B.CLK to     R22C23B.Q0 CIC1Cos/SLICE_1909 (from osc_clk)
ROUTE         2     0.154     R22C23B.Q0 to     R22C23D.M0 CIC1Cos/d_tmp_34 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_1909:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425        OSC.OSC to    R22C23B.CLK osc_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_1872:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425        OSC.OSC to    R22C23D.CLK osc_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i12  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i12  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1898 to CIC1Cos/SLICE_1861 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1898 to CIC1Cos/SLICE_1861:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C19B.CLK to     R23C19B.Q0 CIC1Cos/SLICE_1898 (from osc_clk)
ROUTE         2     0.154     R23C19B.Q0 to     R23C19D.M0 CIC1Cos/d_tmp_12 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_1898:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425        OSC.OSC to    R23C19B.CLK osc_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_1861:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425        OSC.OSC to    R23C19D.CLK osc_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i7  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i7  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2144 to CIC1Sin/SLICE_2107 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2144 to CIC1Sin/SLICE_2107:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C27B.CLK to     R11C27B.Q0 CIC1Sin/SLICE_2144 (from osc_clk)
ROUTE         2     0.154     R11C27B.Q0 to     R11C27A.M0 CIC1Sin/d_tmp_7 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_2144:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R11C27B.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_2107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R11C27A.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR1_13  (from osc_clk +)
   Destination:    FF         Data in        Mixer1/RFInR_14  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay Mixer1/SLICE_2223 to Mixer1/SLICE_2223 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path Mixer1/SLICE_2223 to Mixer1/SLICE_2223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C24A.CLK to      R2C24A.Q1 Mixer1/SLICE_2223 (from osc_clk)
ROUTE         2     0.154      R2C24A.Q1 to      R2C24A.M0 DiffOut_c (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to Mixer1/SLICE_2223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to     R2C24A.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to Mixer1/SLICE_2223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to     R2C24A.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i33  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i33  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2157 to CIC1Sin/SLICE_2120 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2157 to CIC1Sin/SLICE_2120:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C30C.CLK to     R11C30C.Q1 CIC1Sin/SLICE_2157 (from osc_clk)
ROUTE         2     0.154     R11C30C.Q1 to     R11C30D.M1 CIC1Sin/d_tmp_33 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_2157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R11C30C.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_2120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R11C30D.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i52  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i52  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2167 to CIC1Sin/SLICE_2130 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2167 to CIC1Sin/SLICE_2130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C38B.CLK to     R12C38B.Q0 CIC1Sin/SLICE_2167 (from osc_clk)
ROUTE         3     0.154     R12C38B.Q0 to     R12C38D.M0 CIC1Sin/d_tmp_52 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_2167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R12C38B.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_2130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443        OSC.OSC to    R12C38D.CLK osc_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.722ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR1_13  (from osc_clk +)
   Destination:    Port       Pad            DiffOut

   Data Path Delay:     1.531ns  (79.5% logic, 20.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to Mixer1/SLICE_2223 and
      1.531ns delay Mixer1/SLICE_2223 to DiffOut (totaling 2.722ns) meets
      0.000ns hold offset OSCH_inst to DiffOut by 2.722ns

 Physical Path Details:

      Clock path OSCH_inst to Mixer1/SLICE_2223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to     R2C24A.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path Mixer1/SLICE_2223 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C24A.CLK to      R2C24A.Q1 Mixer1/SLICE_2223 (from osc_clk)
ROUTE         2     0.314      R2C24A.Q1 to      122.PADDO DiffOut_c
DOPAD_DEL   ---     1.084      122.PADDO to        122.PAD DiffOut
                  --------
                    1.531   (79.5% logic, 20.5% route), 2 logic levels.


Passed:  The following path meets requirements by 2.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i6  (from osc_clk +)
   Destination:    Port       Pad            MYLED[0]

   Data Path Delay:     1.649ns  (65.9% logic, 34.1% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2218 and
      1.649ns delay CIC1Sin/SLICE_2218 to MYLED[0] (totaling 2.840ns) meets
      0.000ns hold offset OSCH_inst to MYLED[0] by 2.840ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to     R8C28D.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2218 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C28D.CLK to      R8C28D.Q0 CIC1Sin/SLICE_2218 (from osc_clk)
ROUTE         2     0.563      R8C28D.Q0 to       97.PADDO MYLED_c_0
DOPAD_DEL   ---     0.953       97.PADDO to         97.PAD MYLED[0]
                  --------
                    1.649   (65.9% logic, 34.1% route), 2 logic levels.


Passed:  The following path meets requirements by 2.875ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i8  (from osc_clk +)
   Destination:    Port       Pad            MYLED[2]

   Data Path Delay:     1.684ns  (64.5% logic, 35.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2219 and
      1.684ns delay CIC1Sin/SLICE_2219 to MYLED[2] (totaling 2.875ns) meets
      0.000ns hold offset OSCH_inst to MYLED[2] by 2.875ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to     R8C29D.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2219 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C29D.CLK to      R8C29D.Q0 CIC1Sin/SLICE_2219 (from osc_clk)
ROUTE         2     0.598      R8C29D.Q0 to       99.PADDO MYLED_c_2
DOPAD_DEL   ---     0.953       99.PADDO to         99.PAD MYLED[2]
                  --------
                    1.684   (64.5% logic, 35.5% route), 2 logic levels.


Passed:  The following path meets requirements by 2.940ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i7  (from osc_clk +)
   Destination:    Port       Pad            MYLED[1]

   Data Path Delay:     1.749ns  (62.1% logic, 37.9% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2218 and
      1.749ns delay CIC1Sin/SLICE_2218 to MYLED[1] (totaling 2.940ns) meets
      0.000ns hold offset OSCH_inst to MYLED[1] by 2.940ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to     R8C28D.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2218 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C28D.CLK to      R8C28D.Q1 CIC1Sin/SLICE_2218 (from osc_clk)
ROUTE         2     0.663      R8C28D.Q1 to       98.PADDO MYLED_c_1
DOPAD_DEL   ---     0.953       98.PADDO to         98.PAD MYLED[1]
                  --------
                    1.749   (62.1% logic, 37.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.956ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i9  (from osc_clk +)
   Destination:    Port       Pad            MYLED[3]

   Data Path Delay:     1.765ns  (61.5% logic, 38.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2219 and
      1.765ns delay CIC1Sin/SLICE_2219 to MYLED[3] (totaling 2.956ns) meets
      0.000ns hold offset OSCH_inst to MYLED[3] by 2.956ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to     R8C29D.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2219 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C29D.CLK to      R8C29D.Q1 CIC1Sin/SLICE_2219 (from osc_clk)
ROUTE         2     0.679      R8C29D.Q1 to      100.PADDO MYLED_c_3
DOPAD_DEL   ---     0.953      100.PADDO to        100.PAD MYLED[3]
                  --------
                    1.765   (61.5% logic, 38.5% route), 2 logic levels.


Passed:  The following path meets requirements by 2.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i10  (from osc_clk +)
   Destination:    Port       Pad            MYLED[4]

   Data Path Delay:     1.795ns  (60.5% logic, 39.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2220 and
      1.795ns delay CIC1Sin/SLICE_2220 to MYLED[4] (totaling 2.986ns) meets
      0.000ns hold offset OSCH_inst to MYLED[4] by 2.986ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to     R8C29B.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2220 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C29B.CLK to      R8C29B.Q0 CIC1Sin/SLICE_2220 (from osc_clk)
ROUTE         2     0.709      R8C29B.Q0 to      104.PADDO MYLED_c_4
DOPAD_DEL   ---     0.953      104.PADDO to        104.PAD MYLED[4]
                  --------
                    1.795   (60.5% logic, 39.5% route), 2 logic levels.


Passed:  The following path meets requirements by 2.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i11  (from osc_clk +)
   Destination:    Port       Pad            MYLED[5]

   Data Path Delay:     1.795ns  (60.5% logic, 39.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2221 and
      1.795ns delay CIC1Sin/SLICE_2221 to MYLED[5] (totaling 2.986ns) meets
      0.000ns hold offset OSCH_inst to MYLED[5] by 2.986ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to     R8C29A.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2221 to MYLED[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C29A.CLK to      R8C29A.Q0 CIC1Sin/SLICE_2221 (from osc_clk)
ROUTE         2     0.709      R8C29A.Q0 to      105.PADDO MYLED_c_5
DOPAD_DEL   ---     0.953      105.PADDO to        105.PAD MYLED[5]
                  --------
                    1.795   (60.5% logic, 39.5% route), 2 logic levels.


Passed:  The following path meets requirements by 3.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i63  (from osc_clk +)
   Destination:    Port       Pad            sinGen

   Data Path Delay:     2.082ns  (63.3% logic, 36.7% route), 3 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to ncoGen/SLICE_725 and
      2.082ns delay ncoGen/SLICE_725 to sinGen (totaling 3.273ns) meets
      0.000ns hold offset OSCH_inst to sinGen by 3.273ns

 Physical Path Details:

      Clock path OSCH_inst to ncoGen/SLICE_725:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to    R12C10D.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path ncoGen/SLICE_725 to sinGen:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C10D.CLK to     R12C10D.Q1 ncoGen/SLICE_725 (from osc_clk)
ROUTE         3     0.452     R12C10D.Q1 to      R2C10B.A0 phase_accum_63
CTOF_DEL    ---     0.101      R2C10B.A0 to      R2C10B.F0 ncoGen/SLICE_2510
ROUTE         1     0.312      R2C10B.F0 to      142.PADDO sinGen_c
DOPAD_DEL   ---     1.084      142.PADDO to        142.PAD sinGen
                  --------
                    2.082   (63.3% logic, 36.7% route), 3 logic levels.


Passed:  The following path meets requirements by 3.415ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOut

   Data Path Delay:     2.224ns  (54.7% logic, 45.3% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to PWM1/SLICE_6 and
      2.224ns delay PWM1/SLICE_6 to PWMOut (totaling 3.415ns) meets
      0.000ns hold offset OSCH_inst to PWMOut by 3.415ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to     R3C14B.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C14B.CLK to      R3C14B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     1.007      R3C14B.Q1 to       43.PADDO PWMOutP4_c
DOPAD_DEL   ---     1.084       43.PADDO to         43.PAD PWMOut
                  --------
                    2.224   (54.7% logic, 45.3% route), 2 logic levels.


Passed:  The following path meets requirements by 3.706ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutP1

   Data Path Delay:     2.515ns  (48.4% logic, 51.6% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to PWM1/SLICE_6 and
      2.515ns delay PWM1/SLICE_6 to PWMOutP1 (totaling 3.706ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP1 by 3.706ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191        OSC.OSC to     R3C14B.CLK osc_clk
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutP1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C14B.CLK to      R3C14B.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6     1.298      R3C14B.Q1 to       61.PADDO PWMOutP4_c
DOPAD_DEL   ---     1.084       61.PADDO to         61.PAD PWMOutP1
                  --------
                    2.515   (48.4% logic, 51.6% route), 2 logic levels.

Report:    2.722ns is the maximum offset for this preference.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |     0.000 ns|     2.722 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1   Loads: 29
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: OSCH_inst.OSC   Loads: 1367
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2197.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2197.Q0   Loads: 153
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1466977 paths, 1 nets, and 16496 connections (99.99% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 7336209 (setup), 0 (hold)
Cumulative negative slack: 7336209 (7336209+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
