
module sevenseg4dig(input logic clk,

	input logic reset,

	output logic [6:0] disp);

	logic [3:0] d;
	counter conta(clk,reset,d);
	
	sevenseg dwxi d(clk, reset, nextq, q);

	adder inc(q, 12'b000000000001, nextq);

end module