0.6
2017.4
Dec 15 2017
21:07:18
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/glbl.v,1553535845,verilog,,,,glbl,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/display_test.vhd,1553535845,vhdl,,,,display_test,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd,1553615961,vhdl,,,,main_tb,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_fft_module.vhd,1553535845,vhdl,,,,tb_fft_ip,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/window_tb.vhd,1553535845,vhdl,,,,window_tb,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/istft_window.vhd,1553535845,vhdl,,,,istft_window_rom,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/stft_window.vhd,1553535845,vhdl,,,,stft_window_rom,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/clk_generator/clk_generator_sim_netlist.vhdl,1553535845,vhdl,,,,clk_generator;clk_generator_clk_generator_clk_wiz,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/ram_memo/ram_memo_sim_netlist.vhdl,1553614731,vhdl,,,,\ram_memo_blk_mem_gen_prim_width__parameterized0\;\ram_memo_blk_mem_gen_prim_width__parameterized1\;\ram_memo_blk_mem_gen_prim_width__parameterized2\;\ram_memo_blk_mem_gen_prim_width__parameterized3\;\ram_memo_blk_mem_gen_prim_width__parameterized4\;\ram_memo_blk_mem_gen_prim_width__parameterized5\;\ram_memo_blk_mem_gen_prim_width__parameterized6\;\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\;\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\;\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\;\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\;\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\;\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\;\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\;ram_memo;ram_memo_bindec;ram_memo_blk_mem_gen_generic_cstr;ram_memo_blk_mem_gen_mux;ram_memo_blk_mem_gen_prim_width;ram_memo_blk_mem_gen_prim_wrapper;ram_memo_blk_mem_gen_top;ram_memo_blk_mem_gen_v8_4_1;ram_memo_blk_mem_gen_v8_4_1_synth,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/ram_memory/ram_memory_sim_netlist.vhdl,1553535846,vhdl,,,,\ram_memory_blk_mem_gen_prim_width__parameterized0\;\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\;ram_memory;ram_memory_blk_mem_gen_generic_cstr;ram_memory_blk_mem_gen_prim_width;ram_memory_blk_mem_gen_prim_wrapper;ram_memory_blk_mem_gen_top;ram_memory_blk_mem_gen_v8_4_1;ram_memory_blk_mem_gen_v8_4_1_synth,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd,1553535846,vhdl,,,,display_counter,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd,1553543087,vhdl,,,,display_interface,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/fsm_global.vhd,1553535846,vhdl,,,,fsm_global,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd,1553624691,vhdl,,,,master_controller,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd,1553614765,vhdl,,,,memo_controller,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/project_trunk.vhd,1553548794,vhdl,D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd,,,project_trunk,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd,1553617679,vhdl,,,,sampling,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd,1553543096,vhdl,,,,shift_register,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/window_controller.vhd,1553535846,vhdl,,,,window_controller,,,,,,,,
