// Seed: 3208747746
module module_0;
  assign id_1 = id_1;
  always
    case (1)
      1: id_1 <= id_1;
      id_1:
      if (1) $display(1 - 1 << 1'd0, 1'd0, id_1, id_1, 1, id_1 || 1, 1);
      else
        #1
          if (1)
            #1 begin : LABEL_0
              id_1 = id_1;
              @(id_1)
              fork
                id_1 <= 1;
                id_1 = 1'b0;
                if (id_1)
                  if (id_1) $display(id_1, id_1, 1'd0, 1, 1);
                  else if (1) $display(id_1, 1);
              join_any
            end
    endcase
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri id_3, id_4, id_5, id_6, id_7 = 1'b0, id_8, id_9, id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_11;
  wire id_12, id_13;
endmodule
