#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan  9 19:40:32 2021
# Process ID: 182740
# Current directory: /home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.runs/synth_1
# Command line: vivado -log Computer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Computer.tcl
# Log file: /home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.runs/synth_1/Computer.vds
# Journal file: /home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Computer.tcl -notrace
Command: synth_design -top Computer -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 182790
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2306.113 ; gain = 0.000 ; free physical = 291 ; free virtual = 71068
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Computer' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/Computer.vhd:43]
INFO: [Synth 8-3491] module 'CPU' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/CPU.vhd:26' bound to instance 'processor' of component 'CPU' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/Computer.vhd:154]
INFO: [Synth 8-638] synthesizing module 'CPU' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/CPU.vhd:35]
INFO: [Synth 8-3491] module 'ControlUnit' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ControlUnit.vhd:26' bound to instance 'cu' of component 'ControlUnit' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/CPU.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ControlUnit.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ControlUnit.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (1#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ControlUnit.vhd:49]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'ProgramCounter' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ProgramCounter.vhd:34' bound to instance 'pc' of component 'ProgramCounter' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/CPU.vhd:172]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ProgramCounter.vhd:45]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ProgramCounter.vhd:45]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'IndexRegister' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/IndexRegister.vhd:33' bound to instance 'ip' of component 'IndexRegister' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/CPU.vhd:184]
INFO: [Synth 8-638] synthesizing module 'IndexRegister' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/IndexRegister.vhd:44]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IndexRegister' (3#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/IndexRegister.vhd:44]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'StackPointer' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/StackPointer.vhd:34' bound to instance 'sp' of component 'StackPointer' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/CPU.vhd:196]
INFO: [Synth 8-638] synthesizing module 'StackPointer' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/StackPointer.vhd:45]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StackPointer' (4#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/StackPointer.vhd:45]
	Parameter addr_width bound to: 3 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RegisterBank' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RegisterBank.vhd:34' bound to instance 'registers' of component 'RegisterBank' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/CPU.vhd:208]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RegisterBank.vhd:49]
	Parameter addr_width bound to: 3 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter data_width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'PIPORegister' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:34' bound to instance 'reg_op' of component 'PIPORegister' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RegisterBank.vhd:77]
INFO: [Synth 8-638] synthesizing module 'PIPORegister' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:44]
	Parameter data_width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIPORegister' (5#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:44]
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'PIPORegister' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:34' bound to instance 'reg_instr_reg' of component 'PIPORegister' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RegisterBank.vhd:82]
INFO: [Synth 8-638] synthesizing module 'PIPORegister__parameterized1' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:44]
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIPORegister__parameterized1' (5#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:44]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'PIPORegister' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:34' bound to instance 'reg_instr_addr' of component 'PIPORegister' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RegisterBank.vhd:87]
INFO: [Synth 8-638] synthesizing module 'PIPORegister__parameterized3' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:44]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIPORegister__parameterized3' (5#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:44]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'PIPORegister' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:34' bound to instance 'reg_x' of component 'PIPORegister' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RegisterBank.vhd:92]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'PIPORegister' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:34' bound to instance 'reg_y' of component 'PIPORegister' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RegisterBank.vhd:96]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'PIPORegister' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:34' bound to instance 'reg_mem' of component 'PIPORegister' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RegisterBank.vhd:100]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'PIPORegister' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:34' bound to instance 'reg_hi' of component 'PIPORegister' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RegisterBank.vhd:105]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'PIPORegister' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/PIPORegister.vhd:34' bound to instance 'reg_lo' of component 'PIPORegister' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RegisterBank.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (6#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RegisterBank.vhd:49]
	Parameter code_width bound to: 5 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ALU' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ALU.vhd:28' bound to instance 'aluInst' of component 'ALU' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/CPU.vhd:223]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ALU.vhd:39]
	Parameter code_width bound to: 5 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ALU.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CPU' (8#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/CPU.vhd:35]
	Parameter AddrSize bound to: 7 - type: integer 
	Parameter DataSize bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ROM' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ROM.vhd:29' bound to instance 'readOnlyMem' of component 'ROM' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/Computer.vhd:165]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ROM.vhd:37]
	Parameter AddrSize bound to: 7 - type: integer 
	Parameter DataSize bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM' (9#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ROM.vhd:37]
	Parameter AddrSize bound to: 7 - type: integer 
	Parameter DataSize bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RAM.vhd:34' bound to instance 'writeMem' of component 'RAM' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/Computer.vhd:175]
INFO: [Synth 8-638] synthesizing module 'RAM' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RAM.vhd:44]
	Parameter AddrSize bound to: 7 - type: integer 
	Parameter DataSize bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM' (10#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/RAM.vhd:44]
INFO: [Synth 8-3491] module 'SixteenBitDisplay' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/SixteenBitDisplay.vhd:34' bound to instance 'sseg' of component 'SixteenBitDisplay' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/Computer.vhd:186]
INFO: [Synth 8-638] synthesizing module 'SixteenBitDisplay' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/SixteenBitDisplay.vhd:42]
INFO: [Synth 8-3491] module 'SixteenToFourMux' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/SixteenToFourMux.vhd:34' bound to instance 'mux' of component 'SixteenToFourMux' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/SixteenBitDisplay.vhd:98]
INFO: [Synth 8-638] synthesizing module 'SixteenToFourMux' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/SixteenToFourMux.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'SixteenToFourMux' (11#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/SixteenToFourMux.vhd:40]
INFO: [Synth 8-3491] module 'HexToSseg' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/HexToSseg.vhd:33' bound to instance 'hexToSsegComp' of component 'HexToSseg' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/SixteenBitDisplay.vhd:101]
INFO: [Synth 8-638] synthesizing module 'HexToSseg' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/HexToSseg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'HexToSseg' (12#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/HexToSseg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'SixteenBitDisplay' (13#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/SixteenBitDisplay.vhd:42]
	Parameter N bound to: 27 - type: integer 
	Parameter M bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'ModMCounter' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ModMCounter.vhd:33' bound to instance 'modMillionCounter' of component 'ModMCounter' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/Computer.vhd:196]
INFO: [Synth 8-638] synthesizing module 'ModMCounter' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ModMCounter.vhd:43]
	Parameter N bound to: 27 - type: integer 
	Parameter M bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ModMCounter' (14#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ModMCounter.vhd:43]
INFO: [Synth 8-3491] module 'IO' declared at '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/IO.vhd:34' bound to instance 'io_reg' of component 'IO' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/Computer.vhd:211]
INFO: [Synth 8-638] synthesizing module 'IO' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/IO.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'IO' (15#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/IO.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Computer' (16#1) [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/Computer.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2306.113 ; gain = 0.000 ; free physical = 1012 ; free virtual = 71789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2306.113 ; gain = 0.000 ; free physical = 1072 ; free virtual = 71849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2306.113 ; gain = 0.000 ; free physical = 1072 ; free virtual = 71849
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2306.113 ; gain = 0.000 ; free physical = 1065 ; free virtual = 71842
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/constrs_1/new/computer_xdc.xdc]
Finished Parsing XDC File [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/constrs_1/new/computer_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/constrs_1/new/computer_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Computer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Computer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.055 ; gain = 0.000 ; free physical = 975 ; free virtual = 71752
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.055 ; gain = 0.000 ; free physical = 975 ; free virtual = 71752
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 1045 ; free virtual = 71822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 1045 ; free virtual = 71822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 1045 ; free virtual = 71822
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ControlUnit'
INFO: [Synth 8-802] inferred FSM for state register 'd_reg_reg' in module 'SixteenBitDisplay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    halt |                              000 |                              000
                    init |                              001 |                              001
                 read_pc |                              010 |                              010
             instr_fetch |                              011 |                              011
            instr_decode |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'logical_bool_reg' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ALU.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ALU.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'mul_temp_reg' [/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.srcs/sources_1/new/ALU.vhd:162]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      d0 |                             0001 |                               00
                      d1 |                             0010 |                               01
                      d2 |                             0100 |                               10
                      d3 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'd_reg_reg' using encoding 'one-hot' in module 'SixteenBitDisplay'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 1034 ; free virtual = 71812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	  23 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	  29 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  29 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 26    
	   4 Input    3 Bit        Muxes := 11    
	  11 Input    3 Bit        Muxes := 1     
	  29 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 39    
	  29 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 11    
	   5 Input    1 Bit        Muxes := 13    
	  23 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 1011 ; free virtual = 71793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | p_0_out    | 128x8         | LUT            | 
|Computer    | p_0_out    | 128x8         | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------+-----------+----------------------+----------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------+-----------+----------------------+----------------+
|Computer    | writeMem/memory_reg | Implied   | 128 x 8              | RAM128X1S x 8	 | 
+------------+---------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 927 ; free virtual = 71709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 926 ; free virtual = 71708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------+-----------+----------------------+----------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------+-----------+----------------------+----------------+
|Computer    | writeMem/memory_reg | Implied   | 128 x 8              | RAM128X1S x 8	 | 
+------------+---------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 924 ; free virtual = 71706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 925 ; free virtual = 71707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 925 ; free virtual = 71707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 925 ; free virtual = 71707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 925 ; free virtual = 71707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 925 ; free virtual = 71707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 925 ; free virtual = 71707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    39|
|3     |LUT1      |     6|
|4     |LUT2      |    82|
|5     |LUT3      |    39|
|6     |LUT4      |   105|
|7     |LUT5      |    66|
|8     |LUT6      |   245|
|9     |MUXF7     |     8|
|10    |RAM128X1S |     8|
|11    |FDCE      |   153|
|12    |FDPE      |     1|
|13    |FDRE      |    17|
|14    |LD        |    25|
|15    |IBUF      |     2|
|16    |OBUF      |    23|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 925 ; free virtual = 71707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2370.055 ; gain = 0.000 ; free physical = 977 ; free virtual = 71759
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2370.055 ; gain = 63.941 ; free physical = 977 ; free virtual = 71759
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2370.055 ; gain = 0.000 ; free physical = 1064 ; free virtual = 71846
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.055 ; gain = 0.000 ; free physical = 1011 ; free virtual = 71793
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 25 instances
  RAM128X1S => RAM128X1S (inverted pins: WCLK) (MUXF7, RAMS64E(x2)): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2370.055 ; gain = 64.031 ; free physical = 1151 ; free virtual = 71933
INFO: [Common 17-1381] The checkpoint '/home/kent/source/vhdl/Computer8Bit/src/computer/Computer8Bit.runs/synth_1/Computer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Computer_utilization_synth.rpt -pb Computer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  9 19:41:13 2021...
