
---------- Begin Simulation Statistics ----------
final_tick                               170671665000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163555                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716856                       # Number of bytes of host memory used
host_op_rate                                   163882                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   611.41                       # Real time elapsed on the host
host_tick_rate                              279142321                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170672                       # Number of seconds simulated
sim_ticks                                170671665000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.570500                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104079                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113155                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635481                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              493                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389753                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66018                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.706717                       # CPI: cycles per instruction
system.cpu.discardedOps                        196960                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42627935                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485134                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033541                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        37388406                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585920                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        170671665                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133283259                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       270044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        548399                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          630                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1010692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          529                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2021764                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            531                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109771                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       191218                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78819                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168591                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168591                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109771                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       826761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 826761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30053120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30053120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            278362                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  278362    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              278362                       # Request fanout histogram
system.membus.respLayer1.occupancy         1513665500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1313271000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            617937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1099282                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1856                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          180104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           393137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          393137                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1984                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615953                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3027014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3032838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       245760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    122697856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              122943616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          270552                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12237952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1281626                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000909                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030188                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1280463     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1161      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1281626                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3841604000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3027274995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5952000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               731462                       # number of demand (read+write) hits
system.l2.demand_hits::total                   732707                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1245                       # number of overall hits
system.l2.overall_hits::.cpu.data              731462                       # number of overall hits
system.l2.overall_hits::total                  732707                       # number of overall hits
system.l2.demand_misses::.cpu.inst                739                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             277628                       # number of demand (read+write) misses
system.l2.demand_misses::total                 278367                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               739                       # number of overall misses
system.l2.overall_misses::.cpu.data            277628                       # number of overall misses
system.l2.overall_misses::total                278367                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     74000000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29548856000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29622856000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     74000000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29548856000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29622856000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1984                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1009090                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1011074                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1984                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1009090                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1011074                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.372480                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.275127                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.275318                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.372480                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.275127                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.275318                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100135.317997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106433.270419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106416.550812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100135.317997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106433.270419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106416.550812                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              191218                       # number of writebacks
system.l2.writebacks::total                    191218                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        277623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            278362                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       277623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           278362                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59220000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23995515000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24054735000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59220000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23995515000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24054735000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.372480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.275122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.275313                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.372480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.275122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.275313                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80135.317997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86432.013918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86415.297347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80135.317997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86432.013918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86415.297347                       # average overall mshr miss latency
system.l2.replacements                         270552                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       908064                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           908064                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       908064                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       908064                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1759                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1759                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1759                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1759                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            224546                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                224546                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168591                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168591                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18349484000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18349484000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        393137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            393137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.428835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.428835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108840.234651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108840.234651                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14977664000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14977664000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.428835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.428835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88840.234651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88840.234651                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     74000000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74000000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.372480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.372480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100135.317997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100135.317997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59220000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59220000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.372480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.372480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80135.317997                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80135.317997                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        506916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            506916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109037                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109037                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11199372000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11199372000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       615953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.177022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.177022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102711.666682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102711.666682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9017851000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9017851000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.177014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.177014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82708.296647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82708.296647                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8088.148561                       # Cycle average of tags in use
system.l2.tags.total_refs                     2021113                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    278744                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.250786                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.245191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.157162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8023.746208                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987323                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16447816                       # Number of tag accesses
system.l2.tags.data_accesses                 16447816                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          47296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17767872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17815168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        47296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12237952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12237952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          277623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              278362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       191218                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             191218                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            277117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         104105576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104382693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       277117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           277117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       71704650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             71704650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       71704650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           277117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        104105576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            176087343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    191218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026416032250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11217                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11217                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              778423                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             180214                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      278362                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     191218                       # Number of write requests accepted
system.mem_ctrls.readBursts                    278362                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   191218                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    657                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11936                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4524772250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1388525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9731741000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16293.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35043.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146456                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   97430                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                278362                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               191218                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  224236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       225007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.368722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.435039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   191.278243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       171552     76.24%     76.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28087     12.48%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6019      2.68%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1967      0.87%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9310      4.14%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          755      0.34%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          579      0.26%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          519      0.23%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6219      2.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       225007                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.755460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.189328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.925090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11099     98.95%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           59      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      0.11%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.05%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.25%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11217                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.044664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.012185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.054955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5475     48.81%     48.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              272      2.42%     51.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4984     44.43%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              467      4.16%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.16%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11217                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17773120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   42048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12236160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17815168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12237952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       104.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  170671600000                       # Total gap between requests
system.mem_ctrls.avgGap                     363455.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        47296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17725824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12236160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 277116.884047507250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 103859208.264007970691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 71694150.285579040647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       277623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       191218                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21260500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9710480500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4136291917500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28769.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34977.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21631289.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            798873180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            424603575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           988490160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          496573380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13472294160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42113790510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30073674720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        88368299685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.767842                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77746964750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5698940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  87225760250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            807691080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            429297990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           994323540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          501438420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13472294160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42234861930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29971719840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        88411626960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.021705                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77489955750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5698940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  87482769250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    170671665000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10196537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10196537                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10196537                       # number of overall hits
system.cpu.icache.overall_hits::total        10196537                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1984                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1984                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1984                       # number of overall misses
system.cpu.icache.overall_misses::total          1984                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    110116000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110116000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    110116000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110116000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198521                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198521                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198521                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198521                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000195                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000195                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55502.016129                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55502.016129                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55502.016129                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55502.016129                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1856                       # number of writebacks
system.cpu.icache.writebacks::total              1856                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1984                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1984                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1984                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1984                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106148000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106148000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106148000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106148000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000195                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000195                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000195                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000195                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53502.016129                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53502.016129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53502.016129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53502.016129                       # average overall mshr miss latency
system.cpu.icache.replacements                   1856                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10196537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10196537                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1984                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1984                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110116000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110116000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55502.016129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55502.016129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1984                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1984                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106148000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106148000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53502.016129                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53502.016129                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.988107                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1984                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5140.383569                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.988107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999907                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999907                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40796068                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40796068                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51113413                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51113413                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51113849                       # number of overall hits
system.cpu.dcache.overall_hits::total        51113849                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1053957                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1053957                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1061931                       # number of overall misses
system.cpu.dcache.overall_misses::total       1061931                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  50779492000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  50779492000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  50779492000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  50779492000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52167370                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52167370                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52175780                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52175780                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020203                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020203                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020353                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020353                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48179.851740                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48179.851740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47818.071042                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47818.071042                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        94426                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3914                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.125192                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       908064                       # number of writebacks
system.cpu.dcache.writebacks::total            908064                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52840                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52840                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1001117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1001117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1009086                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1009086                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  47188050000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47188050000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  47970894000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  47970894000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019190                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019190                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019340                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019340                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47135.399758                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47135.399758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47538.955054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47538.955054                       # average overall mshr miss latency
system.cpu.dcache.replacements                1008834                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40581201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40581201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       607990                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        607990                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24141842000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24141842000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41189191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41189191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014761                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014761                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39707.630060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39707.630060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       607980                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       607980                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22924919000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22924919000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37706.699234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37706.699234                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10532212                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10532212                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       445967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       445967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26637650000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26637650000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59730.092137                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59730.092137                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52830                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52830                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       393137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       393137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24263131000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24263131000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61716.732335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61716.732335                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          436                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           436                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7974                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7974                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.948157                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.948157                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7969                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7969                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    782844000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    782844000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.947562                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.947562                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98236.165140                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98236.165140                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       664000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       664000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       166000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       166000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       656000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       656000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       164000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       164000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.578027                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52123011                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1009090                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.653481                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.578027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209712514                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209712514                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170671665000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
