--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab_final.twx lab_final.ncd -o lab_final.twr lab_final.pcf
-ucf lab_final.ucf

Design file:              lab_final.ncd
Physical constraint file: lab_final.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock AorD to Pad
------------+------------+----------------------------------+--------+
            | clk (edge) |                                  | Clock  |
Destination |   to PAD   |Internal Clock(s)                 | Phase  |
------------+------------+----------------------------------+--------+
A_shiftO<0> |   10.983(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<1> |   11.366(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<2> |   11.032(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<3> |   12.187(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<4> |   11.363(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<5> |   12.037(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<6> |   11.948(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<7> |   11.517(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
------------+------------+----------------------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CLK_1       |    9.208(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock IRorDR to Pad
------------+------------+----------------------------------+--------+
            | clk (edge) |                                  | Clock  |
Destination |   to PAD   |Internal Clock(s)                 | Phase  |
------------+------------+----------------------------------+--------+
A_shiftO<0> |    9.623(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<1> |   10.006(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<2> |    9.672(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<3> |   10.827(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<4> |   10.003(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<5> |   10.677(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<6> |   10.588(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<7> |   10.157(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
------------+------------+----------------------------------+--------+

Clock RunMode to Pad
------------+------------+----------------------------------+--------+
            | clk (edge) |                                  | Clock  |
Destination |   to PAD   |Internal Clock(s)                 | Phase  |
------------+------------+----------------------------------+--------+
A_shiftO<0> |   10.350(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<1> |   10.733(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<2> |   10.399(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<3> |   11.554(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<4> |   10.730(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<5> |   11.404(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<6> |   11.315(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<7> |   10.884(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
------------+------------+----------------------------------+--------+

Clock btn_writeData to Pad
------------+------------+----------------------------------+--------+
            | clk (edge) |                                  | Clock  |
Destination |   to PAD   |Internal Clock(s)                 | Phase  |
------------+------------+----------------------------------+--------+
A_shiftO<0> |    9.522(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<1> |    9.905(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<2> |    9.571(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<3> |   10.726(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<4> |    9.902(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<5> |   10.576(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<6> |   10.487(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
A_shiftO<7> |   10.056(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_348|   0.000|
------------+------------+----------------------------------+--------+

Clock to Setup on destination clock AorD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    8.524|    1.698|         |         |
EN_D_Memory    |    8.524|    1.708|         |         |
EN_I_Memory    |    8.524|    2.578|         |         |
IRorDR         |    3.983|    0.678|         |         |
RunMode        |    8.524|    1.496|         |         |
WCLK_shiftReg  |    3.625|         |         |         |
btn_writeData  |    8.524|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   12.591|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_D_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    3.591|    2.083|         |         |
EN_D_Memory    |    3.591|    2.149|         |         |
EN_I_Memory    |    3.591|    3.019|         |         |
RunMode        |    3.591|    1.937|         |         |
WCLK_shiftReg  |    3.532|         |         |         |
btn_writeData  |    3.591|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_I_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    8.524|    1.461|         |         |
EN_D_Memory    |    8.524|    1.527|         |         |
EN_I_Memory    |    8.524|    2.397|         |         |
IRorDR         |    3.561|         |         |         |
RunMode        |    8.524|    1.315|         |         |
WCLK_shiftReg  |    3.532|         |         |         |
btn_writeData  |    8.524|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IRorDR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    3.983|    2.786|         |         |
IRorDR         |    3.983|    1.766|         |         |
RunMode        |    3.983|    2.524|         |         |
WCLK_shiftReg  |    3.625|         |         |         |
btn_writeData  |    3.983|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RunMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    3.983|    2.204|         |         |
EN_D_Memory    |    3.591|    1.685|         |         |
EN_I_Memory    |    3.591|    2.555|         |         |
IRorDR         |    3.983|    1.184|         |         |
RunMode        |    3.983|    1.942|         |         |
WCLK_shiftReg  |    3.625|         |         |         |
btn_writeData  |    3.983|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock WCLK_shiftReg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    5.604|    3.635|         |         |
EN_D_Memory    |    5.604|    3.472|         |         |
EN_I_Memory    |    5.604|    4.342|         |         |
IRorDR         |    4.374|    2.615|         |         |
RunMode        |    5.604|    3.373|         |         |
btn_writeData  |    5.604|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn_writeData
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    8.524|    2.867|         |         |
EN_D_Memory    |    8.524|    2.469|         |         |
EN_I_Memory    |    8.524|    3.339|         |         |
IRorDR         |    3.983|    1.847|         |         |
RunMode        |    8.524|    2.605|         |         |
WCLK_shiftReg  |    3.625|         |         |         |
btn_writeData  |    8.524|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+--------------------+---------+
Source Pad     |Destination Pad     |  Delay  |
---------------+--------------------+---------+
EN_D_Memory    |EnableDataLED       |    6.186|
EN_I_Memory    |EnableInstructionLED|    6.636|
RunMode        |RunModeLED          |    6.445|
SWITCH_SPeed   |CLK_1               |    7.728|
---------------+--------------------+---------+


Analysis completed Tue May 08 15:19:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



