<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › clock-exynos5.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-exynos5.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2012 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * Clock support for EXYNOS5 SoCs</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>

<span class="cp">#include &lt;plat/cpu-freq.h&gt;</span>
<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/pll.h&gt;</span>
<span class="cp">#include &lt;plat/s5p-clock.h&gt;</span>
<span class="cp">#include &lt;plat/clock-clksrc.h&gt;</span>
<span class="cp">#include &lt;plat/pm.h&gt;</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>
<span class="cp">#include &lt;mach/sysmmu.h&gt;</span>

<span class="cp">#include &quot;common.h&quot;</span>

<span class="cp">#ifdef CONFIG_PM_SLEEP</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">sleep_save</span> <span class="n">exynos5_clock_save</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_TOP</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_GSCL</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_DISP1_0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_FSYS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_MAUDIO</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_PERIC0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_PERIC1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_GSCL</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_DISP1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_MFC</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_G3D</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_GEN</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_FSYS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_PERIC</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_PERIS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_BLOCK</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_TOP0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_TOP1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_GSCL</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_DISP1_0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_GEN</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_MAUDIO</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_FSYS0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_FSYS1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_FSYS2</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_FSYS3</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_PERIC0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_PERIC1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_PERIC2</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_PERIC3</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_PERIC4</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKDIV_PERIC5</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_SCLK_DIV_ISP</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_TOP0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_TOP1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_TOP2</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_TOP3</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_GSCL</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_DISP1_0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MAUDIO</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_FSYS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_PERIC0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_PERIC1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_SCLK_SRC_ISP</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_EPLL_CON0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_EPLL_CON1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_EPLL_CON2</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_VPLL_CON0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_VPLL_CON1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS5_VPLL_CON2</span><span class="p">),</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos5_clk_sclk_dptxphy</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_dptx&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos5_clk_sclk_hdmi24m</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_hdmi24m&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">24000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos5_clk_sclk_hdmi27m</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_hdmi27m&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">27000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos5_clk_sclk_hdmiphy</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_hdmiphy&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos5_clk_sclk_usbphy</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_usbphy&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clksrc_mask_top_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_TOP</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clksrc_mask_disp1_0_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_DISP1_0</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clksrc_mask_fsys_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_FSYS</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clksrc_mask_gscl_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_GSCL</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clksrc_mask_peric0_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKSRC_MASK_PERIC0</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_acp_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_ACP</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_core_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_CORE</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_disp1_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_DISP1</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_fsys_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_FSYS</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_block_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_BLOCK</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_gen_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_GEN</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_gps_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_GPS</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_mfc_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_MFC</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_peric_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_PERIC</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_peris_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_PERIS</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_gscl_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_GSCL</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_isp0_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_ISP0</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clk_ip_isp1_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS5_CLKGATE_IP_ISP1</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Core list of CMU_CPU side */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_mout_apll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_apll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_apll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_CPU</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_apll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_apll&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_apll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_CPU0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_mout_bpll_fout</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_bpll_fout&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_bpll_fout</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_PLL_DIV2_SEL</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clk_src_bpll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_bpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_bpll_fout</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clk_src_bpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos5_clk_src_bpll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clk_src_bpll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_mout_bpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_bpll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_src_bpll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_CDREX</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clk_src_bpll_user_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_mpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_bpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clk_src_bpll_user</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos5_clk_src_bpll_user_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clk_src_bpll_user_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_mout_bpll_user</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_bpll_user&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_src_bpll_user</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_mout_cpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_cpll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_cpll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_mout_epll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_epll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_epll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_mout_mpll_fout</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_mpll_fout&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_mpll_fout</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_PLL_DIV2_SEL</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clk_src_mpll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_mpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll_fout</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clk_src_mpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos5_clk_src_mpll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clk_src_mpll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_mout_mpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_mpll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_src_mpll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_CORE1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos_clkset_vpllsrc_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_vpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_hdmi27m</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clkset_vpllsrc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos_clkset_vpllsrc_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos_clkset_vpllsrc_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_vpllsrc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpll_src&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_top_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_vpllsrc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clkset_sclk_vpll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_vpllsrc</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_vpll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clkset_sclk_vpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos5_clkset_sclk_vpll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clkset_sclk_vpll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_vpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_vpll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_sclk_vpll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_pixel</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_pixel&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_vpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_DISP1_0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clkset_sclk_hdmi_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_pixel</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_hdmiphy</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clkset_sclk_hdmi</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos5_clkset_sclk_hdmi_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clkset_sclk_hdmi_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_hdmi</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_hdmi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_disp1_0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_sclk_hdmi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_DISP1_0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">exynos5_sclk_tv</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_pixel</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_hdmi</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clk_src_mpll_user_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_mpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clk_src_mpll_user</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos5_clk_src_mpll_user_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clk_src_mpll_user_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_mout_mpll_user</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_mpll_user&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_src_mpll_user</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clkset_mout_cpu_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_apll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clkset_mout_cpu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos5_clkset_mout_cpu_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clkset_mout_cpu_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_mout_cpu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_cpu&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_mout_cpu</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_CPU</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_dout_armclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_armclk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_cpu</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_CPU0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_dout_arm2clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_arm2clk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_dout_armclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_CPU0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos5_clk_armclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;armclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_dout_arm2clk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Core list of CMU_CDREX side */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clkset_cdrex_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_bpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clkset_cdrex</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos5_clkset_cdrex_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clkset_cdrex_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_cdrex</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clk_cdrex&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_cdrex</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_CDREX</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_CDREX</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_aclk_acp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_acp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_ACP</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_pclk_acp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pclk_acp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_acp</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_ACP</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Core list of CMU_TOP side */</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clkset_aclk_top_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll_user</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_bpll_user</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clkset_aclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos5_clkset_aclk_top_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clkset_aclk_top_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_aclk_400</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_400&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_aclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clkset_aclk_333_166_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_cpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll_user</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clkset_aclk_333_166</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos5_clkset_aclk_333_166_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clkset_aclk_333_166_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_aclk_333</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_333&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_aclk_333_166</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_aclk_166</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_166&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_aclk_333_166</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_aclk_266</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_266&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll_user</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_aclk_200</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_200&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_aclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_aclk_66_pre</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_66_pre&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll_user</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_TOP1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_aclk_66</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_66&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66_pre</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos5_init_clocks_off</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timers&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rtc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peris_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;watchdog&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peris_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_200</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_200</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_200</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_200</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dwmci&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_200</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sata&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;ahci&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sata_phy&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sata_phy_i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mfc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mfc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_mfc_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hdmi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-hdmi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_disp1_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mixer&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mixer&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_disp1_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;jpeg&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_gen_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dsim0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_disp1_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pcm&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-pcm.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pcm&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-pcm.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spdif&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-spdif&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ac97&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-ac97&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usbhost&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span> <span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usbotg&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gps&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_gps_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;nfcon&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iop&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">)),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;core_iop&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_core_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcu_iop&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.4&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.5&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.6&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.7&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-hdmiphy-i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">mfc_l</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_mfc_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">mfc_r</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_mfc_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">tv</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_disp1_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">)</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">jpeg</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_gen_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">rot</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_gen_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">gsc0</span><span class="p">,</span> <span class="mi">5</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_gscl_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">gsc1</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_gscl_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">gsc2</span><span class="p">,</span> <span class="mi">7</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_gscl_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">gsc3</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_gscl_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">isp</span><span class="p">,</span> <span class="mi">9</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_isp0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x3F</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">isp</span><span class="p">,</span> <span class="mi">9</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_isp1_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0xF</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">camif0</span><span class="p">,</span> <span class="mi">12</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_gscl_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">camif1</span><span class="p">,</span> <span class="mi">13</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_gscl_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="mi">2</span><span class="n">d</span><span class="p">,</span> <span class="mi">14</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_ip_acp_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos5_init_clocks_on</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.4&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.5&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_peric_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos5_clk_pdma0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;dma-pl330.0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos5_clk_pdma1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;dma-pl330.1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_fsys_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos5_clk_mdma1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;dma-pl330.2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_ip_gen_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clkset_group_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_ext_xtal_mux</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_hdmi24m</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_dptxphy</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_usbphy</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_hdmiphy</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll_user</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_vpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_cpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos5_clkset_group</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos5_clkset_group_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clkset_group_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Possible clock sources for aclk_266_gscl_sub Mux */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_gscl_266_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_ext_xtal_mux</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_aclk_266</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_gscl_266</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_gscl_266_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_gscl_266_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_dout_mmc0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_mmc0&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_FSYS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_FSYS1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_dout_mmc1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_mmc1&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_FSYS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_FSYS1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_dout_mmc2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_mmc2&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_FSYS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_FSYS2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_dout_mmc3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_mmc3&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_FSYS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_FSYS2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_dout_mmc4</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_mmc4&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_FSYS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_FSYS3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_uart0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uclk1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4210-uart.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_peric0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_PERIC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_PERIC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_uart1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uclk1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4210-uart.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_peric0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_PERIC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_PERIC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_uart2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uclk1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4210-uart.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_peric0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_PERIC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_PERIC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_uart3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uclk1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4210-uart.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_peric0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_PERIC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_PERIC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_mmc0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_dout_mmc0</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_FSYS1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_mmc1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_dout_mmc1</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_FSYS1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_mmc2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_dout_mmc2</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_FSYS2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clk_sclk_mmc3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_dout_mmc3</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_FSYS2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos5_clksrcs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_dwmci&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_dout_mmc4</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_fsys_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_FSYS3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_fimd&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3cfb.1&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_disp1_0_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_DISP1_0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_DISP1_0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_266_gscl&quot;</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_gscl_266</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_g3d&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;mali-t604.0&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clk_block_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_aclk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_gscl_wrap&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mipi-csis.0&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_gscl_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_GSCL</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_GSCL</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_gscl_wrap&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mipi-csis.1&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_gscl_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_GSCL</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_GSCL</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_cam0&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_gscl_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_GSCL</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_GSCL</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_cam1&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos5_clksrc_mask_gscl_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKSRC_GSCL</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_GSCL</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_jpeg&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mout_cpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS5_CLKDIV_GEN</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Clock initialization code */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">exynos5_sysclks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_mout_apll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_apll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_mout_bpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_mout_bpll_fout</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_mout_bpll_user</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_mout_cpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_mout_epll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll_fout</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_mout_mpll_user</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_vpllsrc</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_vpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_mout_cpu</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_dout_armclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_dout_arm2clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_cdrex</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_aclk_400</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_aclk_333</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_aclk_266</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_aclk_200</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_aclk_166</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66_pre</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_dout_mmc0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_dout_mmc1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_dout_mmc2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_dout_mmc3</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_dout_mmc4</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_aclk_acp</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_pclk_acp</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clk_cdev</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_pdma0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_pdma1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_mdma1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">exynos5_clksrc_cdev</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_uart0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_uart1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_uart2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_uart3</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_mmc0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_mmc1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_mmc2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_mmc3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">exynos5_clk_lookup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4210-uart.0&quot;</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_uart0</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4210-uart.1&quot;</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_uart1</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4210-uart.2&quot;</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_uart2</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4210-uart.3&quot;</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_uart3</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4-sdhci.0&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_mmc0</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4-sdhci.1&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_mmc1</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4-sdhci.2&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_mmc2</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4-sdhci.3&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos5_clk_sclk_mmc3</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;dma-pl330.0&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos5_clk_pdma0</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;dma-pl330.1&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos5_clk_pdma1</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;dma-pl330.2&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos5_clk_mdma1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">exynos5_epll_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos5_clks</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_hdmi27m</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_sclk_hdmiphy</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_fout_bpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_fout_bpll_div2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_fout_cpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_fout_mpll_div2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos5_clk_armclk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">epll_div</span><span class="p">[][</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">192000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">180000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span>  <span class="mi">73728000</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">73</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">47710</span> <span class="p">},</span>
	<span class="p">{</span>  <span class="mi">67737600</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">90</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">20762</span> <span class="p">},</span>
	<span class="p">{</span>  <span class="mi">49152000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">9961</span> <span class="p">},</span>
	<span class="p">{</span>  <span class="mi">45158400</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">10381</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">180633600</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">10381</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_epll_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">epll_con</span><span class="p">,</span> <span class="n">epll_con_k</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">epll_rate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">locktime</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lockcnt</span><span class="p">;</span>

	<span class="cm">/* Return if nothing changed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">==</span> <span class="n">rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
		<span class="n">epll_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">epll_rate</span> <span class="o">=</span> <span class="n">clk_ext_xtal_mux</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">epll_rate</span> <span class="o">!=</span> <span class="mi">24000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Invalid Clock : recommended clock is 24MHz.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">epll_con</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_EPLL_CON0</span><span class="p">);</span>
	<span class="n">epll_con</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span> <span class="o">|</span> \
			<span class="n">PLL46XX_MDIV_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_MDIV_SHIFT</span> <span class="o">|</span>   \
			<span class="n">PLL46XX_PDIV_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_PDIV_SHIFT</span> <span class="o">|</span> \
			<span class="n">PLL46XX_SDIV_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_SDIV_SHIFT</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">epll_div</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">epll_con_k</span> <span class="o">=</span> <span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">epll_con</span> <span class="o">|=</span> <span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">;</span>
			<span class="n">epll_con</span> <span class="o">|=</span> <span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_MDIV_SHIFT</span><span class="p">;</span>
			<span class="n">epll_con</span> <span class="o">|=</span> <span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_PDIV_SHIFT</span><span class="p">;</span>
			<span class="n">epll_con</span> <span class="o">|=</span> <span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_SDIV_SHIFT</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">epll_div</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: Invalid Clock EPLL Frequency</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">epll_rate</span> <span class="o">/=</span> <span class="mi">1000000</span><span class="p">;</span>

	<span class="cm">/* 3000 max_cycls : specification data */</span>
	<span class="n">locktime</span> <span class="o">=</span> <span class="mi">3000</span> <span class="o">/</span> <span class="n">epll_rate</span> <span class="o">*</span> <span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">lockcnt</span> <span class="o">=</span> <span class="n">locktime</span> <span class="o">*</span> <span class="mi">10000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">10000</span> <span class="o">/</span> <span class="n">epll_rate</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">lockcnt</span><span class="p">,</span> <span class="n">EXYNOS5_EPLL_LOCK</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">epll_con</span><span class="p">,</span> <span class="n">EXYNOS5_EPLL_CON0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">epll_con_k</span><span class="p">,</span> <span class="n">EXYNOS5_EPLL_CON1</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_EPLL_CON0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS5_EPLLCON0_LOCKED_SHIFT</span><span class="p">));</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">exynos5_epll_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">exynos5_epll_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">exynos5_epll_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">xtal_rate</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">exynos5_fout_apll_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_get_pll35xx</span><span class="p">(</span><span class="n">xtal_rate</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_APLL_CON0</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">exynos5_fout_apll_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">exynos5_fout_apll_get_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos5_clock_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s3c_pm_do_save</span><span class="p">(</span><span class="n">exynos5_clock_save</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clock_save</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos5_clock_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s3c_pm_do_restore_core</span><span class="p">(</span><span class="n">exynos5_clock_save</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clock_save</span><span class="p">));</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define exynos5_clock_suspend NULL</span>
<span class="cp">#define exynos5_clock_resume NULL</span>
<span class="cp">#endif</span>

<span class="k">struct</span> <span class="n">syscore_ops</span> <span class="n">exynos5_clock_syscore_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">exynos5_clock_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">exynos5_clock_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init_or_cpufreq</span> <span class="nf">exynos5_setup_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">xtal_clk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">apll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bpll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cpll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mpll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">epll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vpll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vpllsrc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">xtal</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">armclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mout_cdrex</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">aclk_400</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">aclk_333</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">aclk_266</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">aclk_200</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">aclk_166</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">aclk_66</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s: registering clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">xtal_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;xtal&quot;</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">));</span>

	<span class="n">xtal</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">);</span>

	<span class="n">xtal_rate</span> <span class="o">=</span> <span class="n">xtal</span><span class="p">;</span>

	<span class="n">clk_put</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s: xtal is %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">xtal</span><span class="p">);</span>

	<span class="n">apll</span> <span class="o">=</span> <span class="n">s5p_get_pll35xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_APLL_CON0</span><span class="p">));</span>
	<span class="n">bpll</span> <span class="o">=</span> <span class="n">s5p_get_pll35xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_BPLL_CON0</span><span class="p">));</span>
	<span class="n">cpll</span> <span class="o">=</span> <span class="n">s5p_get_pll35xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_CPLL_CON0</span><span class="p">));</span>
	<span class="n">mpll</span> <span class="o">=</span> <span class="n">s5p_get_pll35xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_MPLL_CON0</span><span class="p">));</span>
	<span class="n">epll</span> <span class="o">=</span> <span class="n">s5p_get_pll36xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_EPLL_CON0</span><span class="p">),</span>
			<span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_EPLL_CON1</span><span class="p">));</span>

	<span class="n">vpllsrc</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_vpllsrc</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">vpll</span> <span class="o">=</span> <span class="n">s5p_get_pll36xx</span><span class="p">(</span><span class="n">vpllsrc</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_VPLL_CON0</span><span class="p">),</span>
			<span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_VPLL_CON1</span><span class="p">));</span>

	<span class="n">clk_fout_apll</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_fout_apll_ops</span><span class="p">;</span>
	<span class="n">clk_fout_bpll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">bpll</span><span class="p">;</span>
	<span class="n">clk_fout_bpll_div2</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">bpll</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">clk_fout_cpll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">cpll</span><span class="p">;</span>
	<span class="n">clk_fout_mpll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">mpll</span><span class="p">;</span>
	<span class="n">clk_fout_mpll_div2</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">mpll</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">clk_fout_epll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">epll</span><span class="p">;</span>
	<span class="n">clk_fout_vpll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">vpll</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;EXYNOS5: PLL settings, A=%ld, B=%ld, C=%ld</span><span class="se">\n</span><span class="s">&quot;</span>
			<span class="s">&quot;M=%ld, E=%ld V=%ld&quot;</span><span class="p">,</span>
			<span class="n">apll</span><span class="p">,</span> <span class="n">bpll</span><span class="p">,</span> <span class="n">cpll</span><span class="p">,</span> <span class="n">mpll</span><span class="p">,</span> <span class="n">epll</span><span class="p">,</span> <span class="n">vpll</span><span class="p">);</span>

	<span class="n">armclk</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_armclk</span><span class="p">);</span>
	<span class="n">mout_cdrex</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_cdrex</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">aclk_400</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_aclk_400</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">aclk_333</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_aclk_333</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">aclk_266</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_aclk_266</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">aclk_200</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_aclk_200</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">aclk_166</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_aclk_166</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">aclk_66</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_aclk_66</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;EXYNOS5: ARMCLK=%ld, CDREX=%ld, ACLK400=%ld</span><span class="se">\n</span><span class="s">&quot;</span>
			<span class="s">&quot;ACLK333=%ld, ACLK266=%ld, ACLK200=%ld</span><span class="se">\n</span><span class="s">&quot;</span>
			<span class="s">&quot;ACLK166=%ld, ACLK66=%ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">armclk</span><span class="p">,</span> <span class="n">mout_cdrex</span><span class="p">,</span> <span class="n">aclk_400</span><span class="p">,</span>
			<span class="n">aclk_333</span><span class="p">,</span> <span class="n">aclk_266</span><span class="p">,</span> <span class="n">aclk_200</span><span class="p">,</span>
			<span class="n">aclk_166</span><span class="p">,</span> <span class="n">aclk_66</span><span class="p">);</span>


	<span class="n">clk_fout_epll</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos5_epll_ops</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_set_parent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_fout_epll</span><span class="p">))</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Unable to set parent %s of clock %s.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">clk_fout_epll</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="n">exynos5_clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>

	<span class="n">clk_set_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_sclk_apll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span> <span class="mi">100000000</span><span class="p">);</span>
	<span class="n">clk_set_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_aclk_266</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span> <span class="mi">300000000</span><span class="p">);</span>

	<span class="n">clk_set_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_aclk_acp</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span> <span class="mi">267000000</span><span class="p">);</span>
	<span class="n">clk_set_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clk_pclk_acp</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span> <span class="mi">134000000</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clksrcs</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_set_clksrc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clksrcs</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="nb">true</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">exynos5_register_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="n">exynos5_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clks</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_sysclks</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">exynos5_sysclks</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_sclk_tv</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">exynos5_sclk_tv</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clksrc_cdev</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">exynos5_clksrc_cdev</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">exynos5_clksrcs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clksrcs</span><span class="p">));</span>
	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">exynos5_init_clocks_on</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_init_clocks_on</span><span class="p">));</span>

	<span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="n">exynos5_clk_cdev</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clk_cdev</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clk_cdev</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_disable_clocks</span><span class="p">(</span><span class="n">exynos5_clk_cdev</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">exynos5_init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_init_clocks_off</span><span class="p">));</span>
	<span class="n">s3c_disable_clocks</span><span class="p">(</span><span class="n">exynos5_init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_init_clocks_off</span><span class="p">));</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">exynos5_clk_lookup</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_clk_lookup</span><span class="p">));</span>

	<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos5_clock_syscore_ops</span><span class="p">);</span>
	<span class="n">s3c_pwmclk_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
