// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.1 (Debug Build)
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        kernel_val_0_0_read,
        kernel_val_0_1_read,
        kernel_val_0_2_read,
        kernel_val_1_0_read,
        kernel_val_1_1_read,
        kernel_val_1_2_read,
        kernel_val_2_0_read,
        kernel_val_2_1_read,
        kernel_val_2_2_read,
        rows,
        cols
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [7:0] kernel_val_0_0_read;
input  [7:0] kernel_val_0_1_read;
input  [7:0] kernel_val_0_2_read;
input  [7:0] kernel_val_1_0_read;
input  [7:0] kernel_val_1_1_read;
input  [7:0] kernel_val_1_2_read;
input  [7:0] kernel_val_2_0_read;
input  [7:0] kernel_val_2_1_read;
input  [7:0] kernel_val_2_2_read;
input  [11:0] rows;
input  [11:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg   [2:0] ap_CS_fsm = 3'b000;
reg   [11:0] t_V_4_reg_772;
wire   [7:0] k_buf_0_val_1_q1;
reg   [7:0] reg_982;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_9_reg_3220;
reg   [0:0] brmerge_reg_3258;
reg   [0:0] or_cond45_reg_3216;
reg   [0:0] tmp_108_reg_3229;
reg   [0:0] tmp_72_reg_3262;
reg   [0:0] tmp_183_1_reg_3301;
reg   [0:0] tmp_183_2_reg_3336;
reg    ap_sig_bdd_102;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_3220_pp0_it7;
reg   [0:0] brmerge2_reg_3297;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3297_pp0_it7;
reg    ap_sig_bdd_131;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_3220_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3258_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_108_reg_3229_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_72_reg_3262_pp0_it1;
reg   [0:0] or_cond5_reg_3371;
reg   [0:0] or_cond6_reg_3375;
wire   [7:0] k_buf_0_val_2_q1;
reg   [7:0] reg_988;
wire   [7:0] k_buf_0_val_0_q1;
reg   [7:0] reg_994;
wire   [7:0] k_buf_1_val_1_q1;
reg   [7:0] reg_998;
reg   [0:0] ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1;
reg   [0:0] or_cond5_1_reg_3444;
reg   [0:0] or_cond6_1_reg_3448;
wire   [7:0] k_buf_2_val_1_q1;
reg   [7:0] reg_1004;
reg   [0:0] ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1;
reg   [0:0] or_cond5_2_reg_3517;
reg   [0:0] or_cond6_2_reg_3521;
wire   [1:0] p_rec5_fu_1015_p2;
wire   [1:0] p_rec6_fu_1027_p2;
wire   [1:0] p_rec_fu_1039_p2;
wire   [12:0] rows_cast_fu_1045_p1;
reg   [12:0] rows_cast_reg_2960;
wire   [0:0] exitcond7_fu_1033_p2;
wire   [13:0] heightloop_cast59_cast_fu_1054_p1;
reg   [13:0] heightloop_cast59_cast_reg_2967;
wire   [12:0] cols_cast_fu_1058_p1;
reg   [12:0] cols_cast_reg_2974;
wire   [12:0] widthloop_fu_1061_p2;
reg   [12:0] widthloop_reg_2979;
wire   [12:0] ref_fu_1067_p2;
reg   [12:0] ref_reg_2985;
wire   [13:0] cols_cast1_fu_1073_p1;
reg   [13:0] cols_cast1_reg_2994;
wire   [12:0] tmp_s_fu_1076_p2;
reg   [12:0] tmp_s_reg_3004;
wire   [12:0] tmp_7_fu_1085_p2;
reg   [12:0] tmp_7_reg_3015;
wire   [1:0] tmp_99_fu_1091_p1;
reg   [1:0] tmp_99_reg_3022;
wire   [0:0] tmp_225_2_fu_1095_p2;
reg   [0:0] tmp_225_2_reg_3027;
wire   [0:0] tmp_225_2_0_1_not_fu_1100_p2;
reg   [0:0] tmp_225_2_0_1_not_reg_3034;
wire   [0:0] tmp_225_2_0_2_not_fu_1105_p2;
reg   [0:0] tmp_225_2_0_2_not_reg_3041;
wire   [0:0] tmp_225_2_1_0_not_fu_1110_p2;
reg   [0:0] tmp_225_2_1_0_not_reg_3048;
wire   [0:0] tmp_225_2_1_1_not_fu_1115_p2;
reg   [0:0] tmp_225_2_1_1_not_reg_3055;
wire   [0:0] tmp_225_2_1_2_not_fu_1120_p2;
reg   [0:0] tmp_225_2_1_2_not_reg_3062;
wire   [0:0] tmp_225_2_2_0_not_fu_1125_p2;
reg   [0:0] tmp_225_2_2_0_not_reg_3069;
wire   [0:0] tmp_225_2_2_1_not_fu_1130_p2;
reg   [0:0] tmp_225_2_2_1_not_reg_3076;
wire   [0:0] tmp_225_2_2_2_not_fu_1135_p2;
reg   [0:0] tmp_225_2_2_2_not_reg_3083;
wire   [1:0] tmp_63_fu_1140_p2;
reg   [1:0] tmp_63_reg_3090;
wire   [11:0] i_V_fu_1159_p2;
reg   [11:0] i_V_reg_3106;
wire   [0:0] ult_fu_1165_p2;
reg   [0:0] ult_reg_3111;
wire   [0:0] tmp_8_fu_1154_p2;
wire   [0:0] tmp_170_not_fu_1180_p2;
reg   [0:0] tmp_170_not_reg_3116;
wire   [0:0] icmp6_fu_1196_p2;
reg   [0:0] icmp6_reg_3122;
wire   [1:0] tmp_67_fu_1235_p3;
reg   [1:0] tmp_67_reg_3128;
wire   [1:0] tmp_103_fu_1242_p1;
reg   [1:0] tmp_103_reg_3137;
wire   [1:0] tmp_105_fu_1280_p1;
reg   [1:0] tmp_105_reg_3143;
wire   [1:0] tmp_107_fu_1318_p1;
reg   [1:0] tmp_107_reg_3149;
wire   [0:0] tmp_68_fu_1322_p2;
reg   [0:0] tmp_68_reg_3154;
wire   [0:0] slt_fu_1328_p2;
reg   [0:0] slt_reg_3159;
wire   [0:0] tmp_176_2_fu_1333_p2;
reg   [0:0] tmp_176_2_reg_3164;
wire   [0:0] rev11_fu_1338_p2;
reg   [0:0] rev11_reg_3169;
wire   [0:0] or_cond_fu_1343_p2;
reg   [0:0] or_cond_reg_3174;
wire   [0:0] sel_tmp_fu_1351_p2;
reg   [0:0] sel_tmp_reg_3179;
wire   [0:0] sel_tmp4_fu_1355_p2;
reg   [0:0] sel_tmp4_reg_3186;
wire   [0:0] sel_tmp7_fu_1365_p2;
reg   [0:0] sel_tmp7_reg_3193;
wire   [0:0] sel_tmp9_fu_1369_p2;
reg   [0:0] sel_tmp9_reg_3200;
wire   [1:0] locy_0_2_t_fu_1375_p2;
reg   [1:0] locy_0_2_t_reg_3207;
wire   [0:0] or_cond31_2_fu_1384_p2;
reg   [0:0] or_cond31_2_reg_3211;
wire   [0:0] or_cond45_fu_1394_p2;
wire   [0:0] tmp_9_fu_1403_p2;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_3220_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_3220_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_3220_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_3220_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_3220_pp0_it6;
wire   [11:0] j_V_fu_1408_p2;
wire   [0:0] tmp_108_fu_1445_p3;
reg   [0:0] ap_reg_ppstg_tmp_108_reg_3229_pp0_it2;
wire   [12:0] x_fu_1460_p3;
reg   [12:0] x_reg_3233;
wire   [0:0] brmerge_fu_1468_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3258_pp0_it2;
wire   [0:0] tmp_72_fu_1472_p2;
reg   [0:0] ap_reg_ppstg_tmp_72_reg_3262_pp0_it2;
wire   [0:0] slt7_fu_1477_p2;
reg   [0:0] slt7_reg_3266;
reg   [10:0] k_buf_0_val_2_addr_7_reg_3271;
wire   [0:0] tmp_74_fu_1489_p2;
reg   [0:0] tmp_74_reg_3277;
wire   [1:0] tmp_187_0_t_fu_1498_p2;
reg   [1:0] tmp_187_0_t_reg_3281;
reg   [10:0] k_buf_0_val_1_addr_8_reg_3285;
reg   [10:0] k_buf_0_val_0_addr_6_reg_3291;
wire   [0:0] brmerge2_fu_1524_p2;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3297_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3297_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3297_pp0_it3;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3297_pp0_it4;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3297_pp0_it5;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3297_pp0_it6;
wire   [0:0] tmp_183_1_fu_1530_p2;
reg   [0:0] ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2;
wire   [0:0] slt8_fu_1535_p2;
reg   [0:0] slt8_reg_3305;
reg   [10:0] k_buf_1_val_2_addr_7_reg_3310;
wire   [0:0] tmp_185_1_fu_1547_p2;
reg   [0:0] tmp_185_1_reg_3316;
wire   [1:0] tmp_187_1_t_fu_1556_p2;
reg   [1:0] tmp_187_1_t_reg_3320;
reg   [10:0] k_buf_1_val_1_addr_8_reg_3324;
reg   [10:0] k_buf_1_val_0_addr_6_reg_3330;
wire   [0:0] tmp_183_2_fu_1561_p2;
reg   [0:0] ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2;
wire   [0:0] slt9_fu_1566_p2;
reg   [0:0] slt9_reg_3340;
reg   [10:0] k_buf_2_val_2_addr_7_reg_3345;
wire   [0:0] tmp_185_2_fu_1578_p2;
reg   [0:0] tmp_185_2_reg_3351;
wire   [1:0] tmp_187_2_t_fu_1587_p2;
reg   [1:0] tmp_187_2_t_reg_3355;
reg   [10:0] k_buf_2_val_1_addr_8_reg_3359;
reg   [10:0] k_buf_2_val_0_addr_6_reg_3365;
wire   [0:0] or_cond5_fu_1601_p2;
reg   [0:0] ap_reg_ppstg_or_cond5_reg_3371_pp0_it2;
wire   [0:0] or_cond6_fu_1611_p2;
reg   [0:0] ap_reg_ppstg_or_cond6_reg_3375_pp0_it2;
wire   [1:0] tmp_211_0_t_fu_1625_p2;
reg   [1:0] tmp_211_0_t_reg_3389;
reg   [1:0] ap_reg_ppstg_tmp_211_0_t_reg_3389_pp0_it2;
wire   [1:0] tmp_206_0_t_fu_1633_p2;
reg   [1:0] tmp_206_0_t_reg_3393;
reg   [1:0] ap_reg_ppstg_tmp_206_0_t_reg_3393_pp0_it2;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] Toppixel_reg_3397;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] temp_104_reg_3402;
reg   [7:0] ap_reg_ppstg_temp_104_reg_3402_pp0_it2;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] temp_105_reg_3408;
reg   [7:0] ap_reg_ppstg_temp_105_reg_3408_pp0_it2;
wire   [0:0] or_cond5_1_fu_1674_p2;
reg   [0:0] ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2;
wire   [0:0] or_cond6_1_fu_1684_p2;
reg   [0:0] ap_reg_ppstg_or_cond6_1_reg_3448_pp0_it2;
wire   [1:0] tmp_211_1_t_fu_1698_p2;
reg   [1:0] tmp_211_1_t_reg_3462;
reg   [1:0] ap_reg_ppstg_tmp_211_1_t_reg_3462_pp0_it2;
wire   [1:0] tmp_206_1_t_fu_1706_p2;
reg   [1:0] tmp_206_1_t_reg_3466;
reg   [1:0] ap_reg_ppstg_tmp_206_1_t_reg_3466_pp0_it2;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] Toppixel_5_reg_3470;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] temp_reg_3475;
reg   [7:0] ap_reg_ppstg_temp_reg_3475_pp0_it2;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] temp_106_reg_3481;
reg   [7:0] ap_reg_ppstg_temp_106_reg_3481_pp0_it2;
wire   [0:0] or_cond5_2_fu_1747_p2;
reg   [0:0] ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2;
wire   [0:0] or_cond6_2_fu_1757_p2;
reg   [0:0] ap_reg_ppstg_or_cond6_2_reg_3521_pp0_it2;
wire   [1:0] tmp_211_2_t_fu_1771_p2;
reg   [1:0] tmp_211_2_t_reg_3535;
reg   [1:0] ap_reg_ppstg_tmp_211_2_t_reg_3535_pp0_it2;
wire   [1:0] tmp_206_2_t_fu_1779_p2;
reg   [1:0] tmp_206_2_t_reg_3539;
reg   [1:0] ap_reg_ppstg_tmp_206_2_t_reg_3539_pp0_it2;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] Toppixel_6_reg_3543;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] temp_107_reg_3548;
reg   [7:0] ap_reg_ppstg_temp_107_reg_3548_pp0_it2;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] temp_108_reg_3554;
reg   [7:0] ap_reg_ppstg_temp_108_reg_3554_pp0_it2;
reg   [7:0] src_kernel_win_0_val_2_1_11_reg_3590;
reg   [7:0] src_kernel_win_1_val_2_1_11_reg_3595;
reg   [7:0] src_kernel_win_2_val_2_1_11_reg_3600;
wire   [7:0] src_kernel_win_0_val_2_1_12_fu_1853_p3;
reg   [7:0] src_kernel_win_0_val_2_1_12_reg_3605;
wire   [0:0] tmp_226_0_0_1_fu_1861_p2;
reg   [0:0] tmp_226_0_0_1_reg_3610;
wire   [7:0] k_buf_1_val_2_q1;
reg   [7:0] src_kernel_win_1_val_1_0_18_reg_3615;
wire   [7:0] k_buf_1_val_0_q1;
reg   [7:0] src_kernel_win_1_val_0_0_24_reg_3620;
wire   [7:0] src_kernel_win_1_val_0_0_1_fu_1887_p3;
reg   [7:0] src_kernel_win_1_val_0_0_1_reg_3625;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_1901_p3;
reg   [7:0] src_kernel_win_1_val_1_0_2_reg_3630;
wire   [7:0] src_kernel_win_1_val_2_1_12_fu_1932_p3;
reg   [7:0] src_kernel_win_1_val_2_1_12_reg_3635;
wire   [0:0] tmp_226_1_0_1_fu_1940_p2;
reg   [0:0] tmp_226_1_0_1_reg_3640;
wire   [7:0] k_buf_2_val_2_q1;
reg   [7:0] src_kernel_win_2_val_1_0_18_reg_3645;
wire   [7:0] k_buf_2_val_0_q1;
reg   [7:0] src_kernel_win_2_val_0_0_23_reg_3650;
wire   [7:0] src_kernel_win_2_val_0_0_1_fu_1970_p3;
reg   [7:0] src_kernel_win_2_val_0_0_1_reg_3655;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_1984_p3;
reg   [7:0] src_kernel_win_2_val_1_0_2_reg_3660;
wire   [7:0] src_kernel_win_2_val_2_1_12_fu_2015_p3;
reg   [7:0] src_kernel_win_2_val_2_1_12_reg_3665;
wire   [0:0] tmp_226_2_0_1_fu_2023_p2;
reg   [0:0] tmp_226_2_0_1_reg_3670;
reg   [7:0] src_kernel_win_0_val_0_1_11_reg_3675;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3675_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3675_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3675_pp0_it6;
reg   [7:0] src_kernel_win_0_val_1_1_11_reg_3682;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3682_pp0_it4;
reg   [7:0] src_kernel_win_1_val_0_1_11_reg_3689;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3689_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3689_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3689_pp0_it6;
reg   [7:0] src_kernel_win_1_val_1_1_11_reg_3696;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3696_pp0_it4;
reg   [7:0] src_kernel_win_2_val_0_1_11_reg_3703;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3703_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3703_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3703_pp0_it6;
reg   [7:0] src_kernel_win_2_val_1_1_11_reg_3710;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3710_pp0_it4;
reg   [7:0] src_kernel_win_0_val_2_0_load_reg_3717;
wire   [7:0] src_kernel_win_0_val_2_1_13_fu_2137_p3;
reg   [7:0] src_kernel_win_0_val_2_1_13_reg_3722;
wire   [0:0] or_cond20_fu_2149_p2;
reg   [0:0] or_cond20_reg_3727;
reg   [7:0] src_kernel_win_1_val_2_0_load_reg_3732;
wire   [7:0] src_kernel_win_1_val_2_1_13_fu_2182_p3;
reg   [7:0] src_kernel_win_1_val_2_1_13_reg_3737;
wire   [0:0] or_cond29_fu_2194_p2;
reg   [0:0] or_cond29_reg_3742;
reg   [7:0] src_kernel_win_2_val_2_0_load_reg_3747;
wire   [7:0] src_kernel_win_2_val_2_1_13_fu_2223_p3;
reg   [7:0] src_kernel_win_2_val_2_1_13_reg_3752;
wire   [0:0] or_cond38_fu_2235_p2;
reg   [0:0] or_cond38_reg_3757;
reg   [7:0] src_kernel_win_0_val_0_0_load_reg_3762;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3762_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3762_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3762_pp0_it7;
reg   [7:0] src_kernel_win_0_val_1_0_load_reg_3768;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3768_pp0_it5;
wire   [7:0] src_kernel_win_0_val_1_1_12_fu_2265_p3;
reg   [7:0] src_kernel_win_0_val_1_1_12_reg_3774;
reg   [7:0] src_kernel_win_1_val_0_0_load_reg_3780;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3780_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3780_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3780_pp0_it7;
reg   [7:0] src_kernel_win_1_val_1_0_load_reg_3786;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3786_pp0_it5;
wire   [7:0] src_kernel_win_1_val_1_1_12_fu_2298_p3;
reg   [7:0] src_kernel_win_1_val_1_1_12_reg_3792;
reg   [7:0] src_kernel_win_2_val_0_0_load_reg_3798;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3798_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3798_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3798_pp0_it7;
reg   [7:0] src_kernel_win_2_val_1_0_load_reg_3804;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3804_pp0_it5;
wire   [7:0] src_kernel_win_2_val_1_1_12_fu_2331_p3;
reg   [7:0] src_kernel_win_2_val_1_1_12_reg_3810;
wire   [7:0] src_kernel_win_0_val_1_1_13_fu_2360_p3;
reg   [7:0] src_kernel_win_0_val_1_1_13_reg_3816;
wire   [0:0] tmp_226_0_1_2_fu_2366_p2;
reg   [0:0] tmp_226_0_1_2_reg_3821;
wire   [7:0] src_kernel_win_1_val_1_1_13_fu_2380_p3;
reg   [7:0] src_kernel_win_1_val_1_1_13_reg_3826;
wire   [0:0] tmp_226_1_1_2_fu_2386_p2;
reg   [0:0] tmp_226_1_1_2_reg_3831;
wire   [7:0] src_kernel_win_2_val_1_1_13_fu_2400_p3;
reg   [7:0] src_kernel_win_2_val_1_1_13_reg_3836;
wire   [0:0] tmp_226_2_1_2_fu_2406_p2;
reg   [0:0] tmp_226_2_1_2_reg_3841;
reg   [7:0] src_kernel_win_0_val_0_1_load_reg_3846;
wire   [7:0] src_kernel_win_0_val_1_0_29_fu_2418_p3;
reg   [7:0] src_kernel_win_0_val_1_0_29_reg_3851;
wire   [0:0] or_cond24_fu_2430_p2;
reg   [0:0] or_cond24_reg_3856;
reg   [7:0] src_kernel_win_1_val_0_1_load_reg_3861;
wire   [7:0] src_kernel_win_1_val_1_0_20_fu_2442_p3;
reg   [7:0] src_kernel_win_1_val_1_0_20_reg_3866;
wire   [0:0] or_cond33_fu_2454_p2;
reg   [0:0] or_cond33_reg_3871;
reg   [7:0] src_kernel_win_2_val_0_1_load_reg_3876;
wire   [7:0] src_kernel_win_2_val_1_0_20_fu_2466_p3;
reg   [7:0] src_kernel_win_2_val_1_0_20_reg_3881;
wire   [0:0] or_cond42_fu_2478_p2;
reg   [0:0] or_cond42_reg_3886;
wire   [7:0] src_kernel_win_0_val_0_1_13_fu_2510_p3;
reg   [7:0] src_kernel_win_0_val_0_1_13_reg_3891;
wire   [7:0] src_kernel_win_1_val_0_1_13_fu_2532_p3;
reg   [7:0] src_kernel_win_1_val_0_1_13_reg_3897;
wire   [7:0] src_kernel_win_2_val_0_1_13_fu_2554_p3;
reg   [7:0] src_kernel_win_2_val_0_1_13_reg_3903;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
reg   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
reg   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
reg   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
reg   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
reg   [1:0] p_0202_rec_reg_728;
wire   [0:0] exitcond9_fu_1009_p2;
reg   [1:0] p_0206_rec_reg_739;
wire   [0:0] exitcond8_fu_1021_p2;
reg   [1:0] p_0210_rec_reg_750;
reg   [11:0] t_V_reg_761;
wire   [63:0] tmp_73_fu_1482_p1;
wire   [63:0] tmp_184_1_fu_1540_p1;
wire   [63:0] tmp_184_2_fu_1571_p1;
wire   [63:0] tmp_78_fu_1617_p1;
wire   [63:0] tmp_75_fu_1653_p1;
wire   [63:0] tmp_71_fu_1659_p1;
wire   [63:0] tmp_197_1_fu_1690_p1;
wire   [63:0] tmp_189_1_fu_1726_p1;
wire   [63:0] tmp_177_1_fu_1732_p1;
wire   [63:0] tmp_197_2_fu_1763_p1;
wire   [63:0] tmp_189_2_fu_1799_p1;
wire   [63:0] tmp_177_2_fu_1805_p1;
reg   [7:0] right_border_buf_0_val_0_0_fu_176;
reg   [7:0] right_border_buf_0_val_0_1_fu_180;
reg   [7:0] right_border_buf_0_val_0_2_fu_184;
reg   [7:0] right_border_buf_1_val_0_0_fu_188;
reg   [7:0] right_border_buf_1_val_0_1_fu_192;
reg   [7:0] right_border_buf_1_val_0_2_fu_196;
reg   [7:0] right_border_buf_2_val_0_0_fu_200;
reg   [7:0] right_border_buf_2_val_0_1_fu_204;
reg   [7:0] right_border_buf_2_val_0_2_fu_208;
reg   [7:0] src_kernel_win_0_val_0_0_fu_224;
wire   [7:0] src_kernel_win_0_val_0_0_1_fu_2107_p3;
reg   [7:0] src_kernel_win_0_val_0_1_fu_228;
reg   [7:0] src_kernel_win_2_val_1_0_14_fu_232;
reg   [7:0] src_kernel_win_0_val_1_0_fu_236;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_2122_p3;
reg   [7:0] src_kernel_win_0_val_1_1_fu_240;
reg   [7:0] src_kernel_win_2_val_0_0_20_fu_244;
reg   [7:0] src_kernel_win_0_val_2_0_fu_248;
reg   [7:0] src_kernel_win_0_val_2_1_fu_252;
reg   [7:0] src_kernel_win_1_val_1_0_14_fu_256;
reg   [7:0] src_kernel_win_1_val_0_0_fu_260;
reg   [7:0] src_kernel_win_1_val_0_1_fu_264;
reg   [7:0] src_kernel_win_1_val_0_0_21_fu_268;
reg   [7:0] src_kernel_win_1_val_2_0_fu_272;
reg   [7:0] src_kernel_win_1_val_1_0_fu_276;
reg   [7:0] src_kernel_win_1_val_1_1_fu_280;
reg   [7:0] src_kernel_win_0_val_1_0_20_fu_284;
reg   [7:0] src_kernel_win_1_val_2_1_fu_288;
reg   [7:0] src_kernel_win_0_val_0_0_21_fu_292;
reg   [7:0] src_kernel_win_2_val_0_0_fu_296;
reg   [7:0] src_kernel_win_2_val_0_1_fu_300;
reg   [7:0] src_kernel_win_2_val_2_1_fu_304;
reg   [7:0] src_kernel_win_2_val_2_0_fu_308;
reg   [7:0] src_kernel_win_2_val_1_0_fu_312;
reg   [7:0] src_kernel_win_2_val_1_1_fu_316;
wire   [12:0] heightloop_fu_1048_p2;
wire   [1:0] tmp_96_fu_1082_p1;
wire   [13:0] tmp8_cast_fu_1150_p1;
wire   [12:0] tmp8_cast1_fu_1146_p1;
wire   [12:0] ImagLoc_y_fu_1170_p2;
wire   [11:0] tr6_fu_1186_p4;
wire   [0:0] tmp_102_fu_1212_p3;
wire   [0:0] tmp_65_fu_1207_p2;
wire   [12:0] p_assign_s_fu_1220_p3;
wire   [0:0] tmp_64_fu_1202_p2;
wire   [12:0] tmp_66_fu_1227_p3;
wire   [12:0] ImagLoc_y_5_fu_1246_p2;
wire   [0:0] tmp_104_fu_1257_p3;
wire   [0:0] tmp_182_0_1_fu_1252_p2;
wire   [12:0] p_assign_14_fu_1265_p3;
wire   [12:0] tmp_215_0_1_v_fu_1272_p3;
wire   [12:0] ImagLoc_y_1_fu_1284_p2;
wire   [0:0] tmp_106_fu_1295_p3;
wire   [0:0] tmp_182_0_2_fu_1290_p2;
wire   [12:0] p_assign_15_fu_1303_p3;
wire   [12:0] tmp_215_0_2_v_fu_1310_p3;
wire   [13:0] tmp_176_2_fu_1333_p0;
wire   [1:0] locy_0_0_t_fu_1347_p2;
wire   [1:0] locy_0_1_t_fu_1361_p2;
wire   [0:0] rev_fu_1379_p2;
wire   [0:0] brmerge33_2_fu_1389_p2;
wire   [12:0] tmp_155_cast1_fu_1399_p1;
wire   [10:0] tr_fu_1414_p4;
wire   [12:0] ImagLoc_x_fu_1430_p2;
wire   [0:0] tmp_70_fu_1440_p2;
wire   [12:0] p_assign_16_fu_1453_p3;
wire   [13:0] tmp_72_fu_1472_p0;
wire   [13:0] ImagLoc_x_0_0_cast2_fu_1436_p1;
wire   [13:0] slt7_fu_1477_p0;
wire   [1:0] tmp_109_fu_1494_p1;
wire   [0:0] ult3_fu_1503_p2;
wire   [0:0] icmp_fu_1424_p2;
wire   [0:0] rev13_fu_1508_p2;
wire   [0:0] tmp44_fu_1519_p2;
wire   [0:0] tmp43_fu_1514_p2;
wire   [13:0] tmp_183_1_fu_1530_p0;
wire   [13:0] slt8_fu_1535_p0;
wire   [1:0] tmp_113_fu_1552_p1;
wire   [13:0] tmp_183_2_fu_1561_p0;
wire   [13:0] slt9_fu_1566_p0;
wire   [1:0] tmp_117_fu_1583_p1;
wire   [0:0] rev12_fu_1592_p2;
wire   [0:0] tmp_76_fu_1597_p2;
wire   [0:0] tmp_77_fu_1607_p2;
wire   [1:0] tmp_112_fu_1622_p1;
wire   [1:0] tmp_110_fu_1630_p1;
wire   [0:0] rev14_fu_1665_p2;
wire   [0:0] tmp_190_1_fu_1670_p2;
wire   [0:0] tmp_192_1_fu_1680_p2;
wire   [1:0] tmp_116_fu_1695_p1;
wire   [1:0] tmp_114_fu_1703_p1;
wire   [0:0] rev15_fu_1738_p2;
wire   [0:0] tmp_190_2_fu_1743_p2;
wire   [0:0] tmp_192_2_fu_1753_p2;
wire   [1:0] tmp_120_fu_1768_p1;
wire   [1:0] tmp_118_fu_1776_p1;
wire   [0:0] tmp_79_fu_1842_p2;
wire   [0:0] or_cond18_fu_1848_p2;
wire   [7:0] sel_tmp15_fu_1880_p3;
wire   [7:0] sel_tmp20_fu_1894_p3;
wire   [0:0] tmp_226_1_fu_1921_p2;
wire   [0:0] or_cond27_fu_1927_p2;
wire   [7:0] sel_tmp27_fu_1963_p3;
wire   [7:0] sel_tmp29_fu_1977_p3;
wire   [0:0] tmp_226_2_fu_2004_p2;
wire   [0:0] or_cond36_fu_2010_p2;
wire   [7:0] sel_tmp3_fu_2100_p3;
wire   [7:0] sel_tmp8_fu_2115_p3;
wire   [0:0] or_cond19_fu_2133_p2;
wire   [0:0] tmp_226_0_0_2_fu_2143_p2;
wire   [0:0] or_cond28_fu_2178_p2;
wire   [0:0] tmp_226_1_0_2_fu_2188_p2;
wire   [0:0] or_cond37_fu_2219_p2;
wire   [0:0] tmp_226_2_0_2_fu_2229_p2;
wire   [7:0] src_kernel_win_0_val_2_0_13_fu_2249_p3;
wire   [0:0] tmp_226_0_1_fu_2254_p2;
wire   [0:0] or_cond21_fu_2260_p2;
wire   [7:0] src_kernel_win_1_val_2_0_13_fu_2282_p3;
wire   [0:0] tmp_226_1_1_fu_2287_p2;
wire   [0:0] or_cond30_fu_2293_p2;
wire   [7:0] src_kernel_win_2_val_2_0_13_fu_2315_p3;
wire   [0:0] tmp_226_2_1_fu_2320_p2;
wire   [0:0] or_cond39_fu_2326_p2;
wire   [0:0] tmp_226_0_1_1_fu_2351_p2;
wire   [0:0] or_cond22_fu_2355_p2;
wire   [0:0] tmp_226_1_1_1_fu_2371_p2;
wire   [0:0] or_cond31_fu_2375_p2;
wire   [0:0] tmp_226_2_1_1_fu_2391_p2;
wire   [0:0] or_cond40_fu_2395_p2;
wire   [0:0] or_cond23_fu_2414_p2;
wire   [0:0] tmp_226_0_2_fu_2424_p2;
wire   [0:0] or_cond32_fu_2438_p2;
wire   [0:0] tmp_226_1_2_fu_2448_p2;
wire   [0:0] or_cond41_fu_2462_p2;
wire   [0:0] tmp_226_2_2_fu_2472_p2;
wire   [7:0] src_kernel_win_0_val_0_1_12_fu_2495_p3;
wire   [0:0] tmp_226_0_2_1_fu_2500_p2;
wire   [0:0] or_cond25_fu_2505_p2;
wire   [7:0] src_kernel_win_1_val_0_1_12_fu_2517_p3;
wire   [0:0] tmp_226_1_2_1_fu_2522_p2;
wire   [0:0] or_cond34_fu_2527_p2;
wire   [7:0] src_kernel_win_2_val_0_1_12_fu_2539_p3;
wire   [0:0] tmp_226_2_2_1_fu_2544_p2;
wire   [0:0] or_cond43_fu_2549_p2;
wire   [0:0] tmp_226_0_2_2_fu_2561_p2;
wire   [0:0] or_cond26_fu_2565_p2;
wire   [0:0] tmp_226_1_2_2_fu_2577_p2;
wire   [0:0] or_cond35_fu_2581_p2;
wire   [0:0] tmp_226_2_2_2_fu_2593_p2;
wire   [0:0] or_cond44_fu_2597_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_2348;
reg    ap_sig_bdd_2351;
reg    ap_sig_bdd_2346;
reg    ap_sig_bdd_2356;
reg    ap_sig_bdd_2358;
reg    ap_sig_bdd_2362;
reg    ap_sig_bdd_2364;
reg    ap_sig_bdd_2368;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_st4_fsm_3 = 3'b11;
parameter    ap_ST_st5_fsm_4 = 3'b100;
parameter    ap_ST_st6_fsm_5 = 3'b101;
parameter    ap_ST_pp0_stg0_fsm_6 = 3'b110;
parameter    ap_ST_st16_fsm_7 = 3'b111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv13_1FFE = 13'b1111111111110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_true = 1'b1;


filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 ),
    .q1( k_buf_0_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 ),
    .q1( k_buf_0_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 ),
    .q1( k_buf_0_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 ),
    .q1( k_buf_1_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 ),
    .q1( k_buf_1_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 ),
    .q1( k_buf_1_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 ),
    .q1( k_buf_2_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 ),
    .q1( k_buf_2_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 ),
    .q1( k_buf_2_val_2_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_9_fu_1403_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        Toppixel_5_reg_3470 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        Toppixel_6_reg_3543 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        Toppixel_reg_3397 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge2_reg_3297_pp0_it1 <= brmerge2_reg_3297;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge2_reg_3297_pp0_it2 <= ap_reg_ppstg_brmerge2_reg_3297_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge2_reg_3297_pp0_it3 <= ap_reg_ppstg_brmerge2_reg_3297_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge2_reg_3297_pp0_it4 <= ap_reg_ppstg_brmerge2_reg_3297_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge2_reg_3297_pp0_it5 <= ap_reg_ppstg_brmerge2_reg_3297_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge2_reg_3297_pp0_it6 <= ap_reg_ppstg_brmerge2_reg_3297_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge2_reg_3297_pp0_it7 <= ap_reg_ppstg_brmerge2_reg_3297_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge_reg_3258_pp0_it1 <= brmerge_reg_3258;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge_reg_3258_pp0_it2 <= ap_reg_ppstg_brmerge_reg_3258_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2 <= or_cond5_1_reg_3444;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2 <= or_cond5_2_reg_3517;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond5_reg_3371_pp0_it2 <= or_cond5_reg_3371;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond6_1_reg_3448_pp0_it2 <= or_cond6_1_reg_3448;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond6_2_reg_3521_pp0_it2 <= or_cond6_2_reg_3521;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond6_reg_3375_pp0_it2 <= or_cond6_reg_3375;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3762_pp0_it5 <= src_kernel_win_0_val_0_0_load_reg_3762;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3762_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3762_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3762_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3762_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3675_pp0_it4 <= src_kernel_win_0_val_0_1_11_reg_3675;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3675_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3675_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3675_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3675_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3768_pp0_it5 <= src_kernel_win_0_val_1_0_load_reg_3768;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3682_pp0_it4 <= src_kernel_win_0_val_1_1_11_reg_3682;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3780_pp0_it5 <= src_kernel_win_1_val_0_0_load_reg_3780;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3780_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3780_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3780_pp0_it7 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3780_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3689_pp0_it4 <= src_kernel_win_1_val_0_1_11_reg_3689;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3689_pp0_it5 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3689_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3689_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3689_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3786_pp0_it5 <= src_kernel_win_1_val_1_0_load_reg_3786;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3696_pp0_it4 <= src_kernel_win_1_val_1_1_11_reg_3696;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3798_pp0_it5 <= src_kernel_win_2_val_0_0_load_reg_3798;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3798_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3798_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3798_pp0_it7 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3798_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3703_pp0_it4 <= src_kernel_win_2_val_0_1_11_reg_3703;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3703_pp0_it5 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3703_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3703_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3703_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3804_pp0_it5 <= src_kernel_win_2_val_1_0_load_reg_3804;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3710_pp0_it4 <= src_kernel_win_2_val_1_1_11_reg_3710;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_104_reg_3402_pp0_it2 <= temp_104_reg_3402;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_105_reg_3408_pp0_it2 <= temp_105_reg_3408;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_106_reg_3481_pp0_it2 <= temp_106_reg_3481;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_107_reg_3548_pp0_it2 <= temp_107_reg_3548;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_108_reg_3554_pp0_it2 <= temp_108_reg_3554;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_reg_3475_pp0_it2 <= temp_reg_3475;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_108_reg_3229_pp0_it1 <= tmp_108_reg_3229;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_108_reg_3229_pp0_it2 <= ap_reg_ppstg_tmp_108_reg_3229_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1 <= tmp_183_1_reg_3301;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2 <= ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1 <= tmp_183_2_reg_3336;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2 <= ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_206_0_t_reg_3393_pp0_it2 <= tmp_206_0_t_reg_3393;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_206_1_t_reg_3466_pp0_it2 <= tmp_206_1_t_reg_3466;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_206_2_t_reg_3539_pp0_it2 <= tmp_206_2_t_reg_3539;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_211_0_t_reg_3389_pp0_it2 <= tmp_211_0_t_reg_3389;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_211_1_t_reg_3462_pp0_it2 <= tmp_211_1_t_reg_3462;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_211_2_t_reg_3535_pp0_it2 <= tmp_211_2_t_reg_3535;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_72_reg_3262_pp0_it1 <= tmp_72_reg_3262;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_72_reg_3262_pp0_it2 <= ap_reg_ppstg_tmp_72_reg_3262_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_9_reg_3220_pp0_it1 <= tmp_9_reg_3220;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_9_reg_3220_pp0_it2 <= ap_reg_ppstg_tmp_9_reg_3220_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_9_reg_3220_pp0_it3 <= ap_reg_ppstg_tmp_9_reg_3220_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_9_reg_3220_pp0_it4 <= ap_reg_ppstg_tmp_9_reg_3220_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_9_reg_3220_pp0_it5 <= ap_reg_ppstg_tmp_9_reg_3220_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_9_reg_3220_pp0_it6 <= ap_reg_ppstg_tmp_9_reg_3220_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_9_reg_3220_pp0_it7 <= ap_reg_ppstg_tmp_9_reg_3220_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2))) begin
        brmerge2_reg_3297 <= brmerge2_fu_1524_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2))) begin
        brmerge_reg_3258 <= brmerge_fu_1468_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        cols_cast1_reg_2994[0] <= cols_cast1_fu_1073_p1[0];
        cols_cast1_reg_2994[1] <= cols_cast1_fu_1073_p1[1];
        cols_cast1_reg_2994[2] <= cols_cast1_fu_1073_p1[2];
        cols_cast1_reg_2994[3] <= cols_cast1_fu_1073_p1[3];
        cols_cast1_reg_2994[4] <= cols_cast1_fu_1073_p1[4];
        cols_cast1_reg_2994[5] <= cols_cast1_fu_1073_p1[5];
        cols_cast1_reg_2994[6] <= cols_cast1_fu_1073_p1[6];
        cols_cast1_reg_2994[7] <= cols_cast1_fu_1073_p1[7];
        cols_cast1_reg_2994[8] <= cols_cast1_fu_1073_p1[8];
        cols_cast1_reg_2994[9] <= cols_cast1_fu_1073_p1[9];
        cols_cast1_reg_2994[10] <= cols_cast1_fu_1073_p1[10];
        cols_cast1_reg_2994[11] <= cols_cast1_fu_1073_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        cols_cast_reg_2974[0] <= cols_cast_fu_1058_p1[0];
        cols_cast_reg_2974[1] <= cols_cast_fu_1058_p1[1];
        cols_cast_reg_2974[2] <= cols_cast_fu_1058_p1[2];
        cols_cast_reg_2974[3] <= cols_cast_fu_1058_p1[3];
        cols_cast_reg_2974[4] <= cols_cast_fu_1058_p1[4];
        cols_cast_reg_2974[5] <= cols_cast_fu_1058_p1[5];
        cols_cast_reg_2974[6] <= cols_cast_fu_1058_p1[6];
        cols_cast_reg_2974[7] <= cols_cast_fu_1058_p1[7];
        cols_cast_reg_2974[8] <= cols_cast_fu_1058_p1[8];
        cols_cast_reg_2974[9] <= cols_cast_fu_1058_p1[9];
        cols_cast_reg_2974[10] <= cols_cast_fu_1058_p1[10];
        cols_cast_reg_2974[11] <= cols_cast_fu_1058_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        heightloop_cast59_cast_reg_2967[0] <= heightloop_cast59_cast_fu_1054_p1[0];
        heightloop_cast59_cast_reg_2967[1] <= heightloop_cast59_cast_fu_1054_p1[1];
        heightloop_cast59_cast_reg_2967[2] <= heightloop_cast59_cast_fu_1054_p1[2];
        heightloop_cast59_cast_reg_2967[3] <= heightloop_cast59_cast_fu_1054_p1[3];
        heightloop_cast59_cast_reg_2967[4] <= heightloop_cast59_cast_fu_1054_p1[4];
        heightloop_cast59_cast_reg_2967[5] <= heightloop_cast59_cast_fu_1054_p1[5];
        heightloop_cast59_cast_reg_2967[6] <= heightloop_cast59_cast_fu_1054_p1[6];
        heightloop_cast59_cast_reg_2967[7] <= heightloop_cast59_cast_fu_1054_p1[7];
        heightloop_cast59_cast_reg_2967[8] <= heightloop_cast59_cast_fu_1054_p1[8];
        heightloop_cast59_cast_reg_2967[9] <= heightloop_cast59_cast_fu_1054_p1[9];
        heightloop_cast59_cast_reg_2967[10] <= heightloop_cast59_cast_fu_1054_p1[10];
        heightloop_cast59_cast_reg_2967[11] <= heightloop_cast59_cast_fu_1054_p1[11];
        heightloop_cast59_cast_reg_2967[12] <= heightloop_cast59_cast_fu_1054_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_V_reg_3106 <= i_V_fu_1159_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_8_fu_1154_p2))) begin
        icmp6_reg_3122 <= icmp6_fu_1196_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_72_fu_1472_p2))) begin
        k_buf_0_val_0_addr_6_reg_3291 <= tmp_73_fu_1482_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_72_fu_1472_p2))) begin
        k_buf_0_val_1_addr_8_reg_3285 <= tmp_73_fu_1482_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_72_fu_1472_p2))) begin
        k_buf_0_val_2_addr_7_reg_3271 <= tmp_73_fu_1482_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_1_fu_1530_p2))) begin
        k_buf_1_val_0_addr_6_reg_3330 <= tmp_184_1_fu_1540_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_1_fu_1530_p2))) begin
        k_buf_1_val_1_addr_8_reg_3324 <= tmp_184_1_fu_1540_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_1_fu_1530_p2))) begin
        k_buf_1_val_2_addr_7_reg_3310 <= tmp_184_1_fu_1540_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_2_fu_1561_p2))) begin
        k_buf_2_val_0_addr_6_reg_3365 <= tmp_184_2_fu_1571_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_2_fu_1561_p2))) begin
        k_buf_2_val_1_addr_8_reg_3359 <= tmp_184_2_fu_1571_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_2_fu_1561_p2))) begin
        k_buf_2_val_2_addr_7_reg_3345 <= tmp_184_2_fu_1571_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        locy_0_2_t_reg_3207 <= locy_0_2_t_fu_1375_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it2))) begin
        or_cond20_reg_3727 <= or_cond20_fu_2149_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it5))) begin
        or_cond24_reg_3856 <= or_cond24_fu_2430_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it2))) begin
        or_cond29_reg_3742 <= or_cond29_fu_2194_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond31_2_reg_3211 <= or_cond31_2_fu_1384_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it5))) begin
        or_cond33_reg_3871 <= or_cond33_fu_2454_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it2))) begin
        or_cond38_reg_3757 <= or_cond38_fu_2235_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it5))) begin
        or_cond42_reg_3886 <= or_cond42_fu_2478_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond45_reg_3216 <= or_cond45_fu_1394_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        or_cond5_1_reg_3444 <= or_cond5_1_fu_1674_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        or_cond5_2_reg_3517 <= or_cond5_2_fu_1747_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        or_cond5_reg_3371 <= or_cond5_fu_1601_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_1_fu_1674_p2))) begin
        or_cond6_1_reg_3448 <= or_cond6_1_fu_1684_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_2_fu_1747_p2))) begin
        or_cond6_2_reg_3521 <= or_cond6_2_fu_1757_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_fu_1601_p2))) begin
        or_cond6_reg_3375 <= or_cond6_fu_1611_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond_reg_3174 <= or_cond_fu_1343_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_0202_rec_reg_728 <= ap_const_lv2_0;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_1009_p2))) begin
        p_0202_rec_reg_728 <= p_rec5_fu_1015_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond9_fu_1009_p2))) begin
        p_0206_rec_reg_739 <= ap_const_lv2_0;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_1021_p2))) begin
        p_0206_rec_reg_739 <= p_rec6_fu_1027_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_1021_p2))) begin
        p_0210_rec_reg_750 <= ap_const_lv2_0;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        p_0210_rec_reg_750 <= p_rec_fu_1039_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        ref_reg_2985 <= ref_fu_1067_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1) & (ap_const_lv1_0 == or_cond5_2_reg_3517) & ~(ap_const_lv1_0 == or_cond6_2_reg_3521)))) begin
        reg_1004 <= k_buf_2_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it1) & (ap_const_lv1_0 == or_cond5_reg_3371) & ~(ap_const_lv1_0 == or_cond6_reg_3375)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1)))) begin
        reg_982 <= k_buf_0_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it1) & (ap_const_lv1_0 == or_cond5_reg_3371) & ~(ap_const_lv1_0 == or_cond6_reg_3375)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1)))) begin
        reg_988 <= k_buf_0_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1)))) begin
        reg_994 <= k_buf_0_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1) & (ap_const_lv1_0 == or_cond5_1_reg_3444) & ~(ap_const_lv1_0 == or_cond6_1_reg_3448)))) begin
        reg_998 <= k_buf_1_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        rev11_reg_3169 <= rev11_fu_1338_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_74_reg_3277) & (tmp_187_0_t_reg_3281 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_176 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_74_reg_3277) & (tmp_187_0_t_reg_3281 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_180 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_74_reg_3277) & ~(tmp_187_0_t_reg_3281 == ap_const_lv2_1) & ~(tmp_187_0_t_reg_3281 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_184 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_185_1_reg_3316) & (tmp_187_1_t_reg_3320 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_188 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_185_1_reg_3316) & (tmp_187_1_t_reg_3320 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_192 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_185_1_reg_3316) & ~(tmp_187_1_t_reg_3320 == ap_const_lv2_1) & ~(tmp_187_1_t_reg_3320 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_196 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_185_2_reg_3351) & (tmp_187_2_t_reg_3355 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_200 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_185_2_reg_3351) & (tmp_187_2_t_reg_3355 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_204 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_185_2_reg_3351) & ~(tmp_187_2_t_reg_3355 == ap_const_lv2_1) & ~(tmp_187_2_t_reg_3355 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_208 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        rows_cast_reg_2960[0] <= rows_cast_fu_1045_p1[0];
        rows_cast_reg_2960[1] <= rows_cast_fu_1045_p1[1];
        rows_cast_reg_2960[2] <= rows_cast_fu_1045_p1[2];
        rows_cast_reg_2960[3] <= rows_cast_fu_1045_p1[3];
        rows_cast_reg_2960[4] <= rows_cast_fu_1045_p1[4];
        rows_cast_reg_2960[5] <= rows_cast_fu_1045_p1[5];
        rows_cast_reg_2960[6] <= rows_cast_fu_1045_p1[6];
        rows_cast_reg_2960[7] <= rows_cast_fu_1045_p1[7];
        rows_cast_reg_2960[8] <= rows_cast_fu_1045_p1[8];
        rows_cast_reg_2960[9] <= rows_cast_fu_1045_p1[9];
        rows_cast_reg_2960[10] <= rows_cast_fu_1045_p1[10];
        rows_cast_reg_2960[11] <= rows_cast_fu_1045_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp4_reg_3186 <= sel_tmp4_fu_1355_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp7_reg_3193 <= sel_tmp7_fu_1365_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp9_reg_3200 <= sel_tmp9_fu_1369_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp_reg_3179 <= sel_tmp_fu_1351_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & (ap_const_lv1_0 == tmp_72_fu_1472_p2))) begin
        slt7_reg_3266 <= slt7_fu_1477_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & (ap_const_lv1_0 == tmp_183_1_fu_1530_p2))) begin
        slt8_reg_3305 <= slt8_fu_1535_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & (ap_const_lv1_0 == tmp_183_2_fu_1561_p2))) begin
        slt9_reg_3340 <= slt9_fu_1566_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_8_fu_1154_p2))) begin
        slt_reg_3159 <= slt_fu_1328_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_21_fu_292 <= reg_982;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2))) begin
        src_kernel_win_0_val_0_0_21_fu_292 <= ap_reg_ppstg_temp_105_reg_3408_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_224 <= src_kernel_win_0_val_0_0_1_fu_2107_p3;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2))) begin
        src_kernel_win_0_val_0_0_fu_224 <= reg_994;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2))) begin
        src_kernel_win_0_val_0_0_fu_224 <= ap_reg_ppstg_temp_105_reg_3408_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & (ap_reg_ppstg_tmp_206_0_t_reg_3393_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & (ap_reg_ppstg_tmp_206_0_t_reg_3393_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & ~(ap_reg_ppstg_tmp_206_0_t_reg_3393_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_0_t_reg_3393_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_224 <= src_kernel_win_0_val_0_0_21_fu_292;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3375_pp0_it2) & (ap_reg_ppstg_tmp_211_0_t_reg_3389_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3375_pp0_it2) & (ap_reg_ppstg_tmp_211_0_t_reg_3389_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3375_pp0_it2) & ~(ap_reg_ppstg_tmp_211_0_t_reg_3389_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_0_t_reg_3389_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_224 <= reg_982;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it3))) begin
        src_kernel_win_0_val_0_0_load_reg_3762 <= src_kernel_win_0_val_0_0_fu_224;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_0_val_0_1_11_reg_3675 <= src_kernel_win_0_val_0_0_fu_224;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it6))) begin
        src_kernel_win_0_val_0_1_13_reg_3891 <= src_kernel_win_0_val_0_1_13_fu_2510_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5))) begin
        src_kernel_win_0_val_0_1_fu_228 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3675_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it5))) begin
        src_kernel_win_0_val_0_1_load_reg_3846 <= src_kernel_win_0_val_0_1_fu_228;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_20_fu_284 <= reg_988;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2))) begin
        src_kernel_win_0_val_1_0_20_fu_284 <= ap_reg_ppstg_temp_104_reg_3402_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it5))) begin
        src_kernel_win_0_val_1_0_29_reg_3851 <= src_kernel_win_0_val_1_0_29_fu_2418_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_236 <= src_kernel_win_0_val_1_0_2_fu_2122_p3;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2))) begin
        src_kernel_win_0_val_1_0_fu_236 <= reg_982;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2))) begin
        src_kernel_win_0_val_1_0_fu_236 <= ap_reg_ppstg_temp_104_reg_3402_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & (ap_reg_ppstg_tmp_206_0_t_reg_3393_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & (ap_reg_ppstg_tmp_206_0_t_reg_3393_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & ~(ap_reg_ppstg_tmp_206_0_t_reg_3393_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_0_t_reg_3393_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_236 <= src_kernel_win_0_val_1_0_20_fu_284;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3375_pp0_it2) & (ap_reg_ppstg_tmp_211_0_t_reg_3389_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3375_pp0_it2) & (ap_reg_ppstg_tmp_211_0_t_reg_3389_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3371_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3375_pp0_it2) & ~(ap_reg_ppstg_tmp_211_0_t_reg_3389_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_0_t_reg_3389_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_236 <= reg_988;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it3))) begin
        src_kernel_win_0_val_1_0_load_reg_3768 <= src_kernel_win_0_val_1_0_fu_236;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_0_val_1_1_11_reg_3682 <= src_kernel_win_0_val_1_0_fu_236;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it3))) begin
        src_kernel_win_0_val_1_1_12_reg_3774 <= src_kernel_win_0_val_1_1_12_fu_2265_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it4))) begin
        src_kernel_win_0_val_1_1_13_reg_3816 <= src_kernel_win_0_val_1_1_13_fu_2360_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3))) begin
        src_kernel_win_0_val_1_1_fu_240 <= src_kernel_win_0_val_1_1_11_reg_3682;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_0_fu_248 <= k_buf_0_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_0_fu_248 <= k_buf_0_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_248 <= k_buf_0_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it1))) begin
        src_kernel_win_0_val_2_0_fu_248 <= Toppixel_reg_3397;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it1) & (ap_const_lv1_0 == or_cond5_reg_3371) & ~(ap_const_lv1_0 == or_cond6_reg_3375) & ~(tmp_211_0_t_reg_3389 == ap_const_lv2_1) & ~(tmp_211_0_t_reg_3389 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it1) & ~(ap_const_lv1_0 == or_cond5_reg_3371) & ~(tmp_206_0_t_reg_3393 == ap_const_lv2_1) & ~(tmp_206_0_t_reg_3393 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_248 <= right_border_buf_0_val_0_2_fu_184;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it1) & (ap_const_lv1_0 == or_cond5_reg_3371) & ~(ap_const_lv1_0 == or_cond6_reg_3375) & (tmp_211_0_t_reg_3389 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it1) & ~(ap_const_lv1_0 == or_cond5_reg_3371) & (tmp_206_0_t_reg_3393 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_248 <= right_border_buf_0_val_0_0_fu_176;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it1) & (ap_const_lv1_0 == or_cond5_reg_3371) & ~(ap_const_lv1_0 == or_cond6_reg_3375) & (tmp_211_0_t_reg_3389 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_3262_pp0_it1) & ~(ap_const_lv1_0 == or_cond5_reg_3371) & (tmp_206_0_t_reg_3393 == ap_const_lv2_1)))) begin
        src_kernel_win_0_val_2_0_fu_248 <= right_border_buf_0_val_0_1_fu_180;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it2))) begin
        src_kernel_win_0_val_2_0_load_reg_3717 <= src_kernel_win_0_val_2_0_fu_248;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_0_val_2_1_11_reg_3590 <= src_kernel_win_0_val_2_0_fu_248;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it1))) begin
        src_kernel_win_0_val_2_1_12_reg_3605 <= src_kernel_win_0_val_2_1_12_fu_1853_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it2))) begin
        src_kernel_win_0_val_2_1_13_reg_3722 <= src_kernel_win_0_val_2_1_13_fu_2137_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1))) begin
        src_kernel_win_0_val_2_1_fu_252 <= src_kernel_win_0_val_2_0_fu_248;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1))) begin
        src_kernel_win_1_val_0_0_1_reg_3625 <= src_kernel_win_1_val_0_0_1_fu_1887_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_21_fu_268 <= reg_998;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2))) begin
        src_kernel_win_1_val_0_0_21_fu_268 <= ap_reg_ppstg_temp_106_reg_3481_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1))) begin
        src_kernel_win_1_val_0_0_24_reg_3620 <= k_buf_1_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_260 <= src_kernel_win_1_val_0_0_1_reg_3625;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2))) begin
        src_kernel_win_1_val_0_0_fu_260 <= src_kernel_win_1_val_0_0_24_reg_3620;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2))) begin
        src_kernel_win_1_val_0_0_fu_260 <= ap_reg_ppstg_temp_106_reg_3481_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & (ap_reg_ppstg_tmp_206_1_t_reg_3466_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & (ap_reg_ppstg_tmp_206_1_t_reg_3466_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & ~(ap_reg_ppstg_tmp_206_1_t_reg_3466_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_1_t_reg_3466_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_260 <= src_kernel_win_1_val_0_0_21_fu_268;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3448_pp0_it2) & (ap_reg_ppstg_tmp_211_1_t_reg_3462_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3448_pp0_it2) & (ap_reg_ppstg_tmp_211_1_t_reg_3462_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3448_pp0_it2) & ~(ap_reg_ppstg_tmp_211_1_t_reg_3462_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_1_t_reg_3462_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_260 <= reg_998;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it3))) begin
        src_kernel_win_1_val_0_0_load_reg_3780 <= src_kernel_win_1_val_0_0_fu_260;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_1_val_0_1_11_reg_3689 <= src_kernel_win_1_val_0_0_fu_260;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it6))) begin
        src_kernel_win_1_val_0_1_13_reg_3897 <= src_kernel_win_1_val_0_1_13_fu_2532_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5))) begin
        src_kernel_win_1_val_0_1_fu_264 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3689_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it5))) begin
        src_kernel_win_1_val_0_1_load_reg_3861 <= src_kernel_win_1_val_0_1_fu_264;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_14_fu_256 <= k_buf_1_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1))) begin
        src_kernel_win_1_val_1_0_14_fu_256 <= temp_reg_3475;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1) & (ap_const_lv1_0 == or_cond5_1_reg_3444) & ~(ap_const_lv1_0 == or_cond6_1_reg_3448))) begin
        src_kernel_win_1_val_1_0_18_reg_3615 <= k_buf_1_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it5))) begin
        src_kernel_win_1_val_1_0_20_reg_3866 <= src_kernel_win_1_val_1_0_20_fu_2442_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1))) begin
        src_kernel_win_1_val_1_0_2_reg_3630 <= src_kernel_win_1_val_1_0_2_fu_1901_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_276 <= src_kernel_win_1_val_1_0_2_reg_3630;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2))) begin
        src_kernel_win_1_val_1_0_fu_276 <= reg_998;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2))) begin
        src_kernel_win_1_val_1_0_fu_276 <= ap_reg_ppstg_temp_reg_3475_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & (ap_reg_ppstg_tmp_206_1_t_reg_3466_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & (ap_reg_ppstg_tmp_206_1_t_reg_3466_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & ~(ap_reg_ppstg_tmp_206_1_t_reg_3466_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_1_t_reg_3466_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_276 <= src_kernel_win_1_val_1_0_14_fu_256;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3448_pp0_it2) & (ap_reg_ppstg_tmp_211_1_t_reg_3462_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3448_pp0_it2) & (ap_reg_ppstg_tmp_211_1_t_reg_3462_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3444_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3448_pp0_it2) & ~(ap_reg_ppstg_tmp_211_1_t_reg_3462_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_1_t_reg_3462_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_276 <= src_kernel_win_1_val_1_0_18_reg_3615;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it3))) begin
        src_kernel_win_1_val_1_0_load_reg_3786 <= src_kernel_win_1_val_1_0_fu_276;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_1_val_1_1_11_reg_3696 <= src_kernel_win_1_val_1_0_fu_276;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it3))) begin
        src_kernel_win_1_val_1_1_12_reg_3792 <= src_kernel_win_1_val_1_1_12_fu_2298_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it4))) begin
        src_kernel_win_1_val_1_1_13_reg_3826 <= src_kernel_win_1_val_1_1_13_fu_2380_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3))) begin
        src_kernel_win_1_val_1_1_fu_280 <= src_kernel_win_1_val_1_1_11_reg_3696;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_0_fu_272 <= k_buf_1_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_0_fu_272 <= k_buf_1_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_272 <= k_buf_1_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1))) begin
        src_kernel_win_1_val_2_0_fu_272 <= Toppixel_5_reg_3470;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1) & (ap_const_lv1_0 == or_cond5_1_reg_3444) & ~(ap_const_lv1_0 == or_cond6_1_reg_3448) & ~(tmp_211_1_t_reg_3462 == ap_const_lv2_1) & ~(tmp_211_1_t_reg_3462 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1) & ~(ap_const_lv1_0 == or_cond5_1_reg_3444) & ~(tmp_206_1_t_reg_3466 == ap_const_lv2_1) & ~(tmp_206_1_t_reg_3466 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_272 <= right_border_buf_1_val_0_2_fu_196;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1) & (ap_const_lv1_0 == or_cond5_1_reg_3444) & ~(ap_const_lv1_0 == or_cond6_1_reg_3448) & (tmp_211_1_t_reg_3462 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1) & ~(ap_const_lv1_0 == or_cond5_1_reg_3444) & (tmp_206_1_t_reg_3466 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_272 <= right_border_buf_1_val_0_0_fu_188;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1) & (ap_const_lv1_0 == or_cond5_1_reg_3444) & ~(ap_const_lv1_0 == or_cond6_1_reg_3448) & (tmp_211_1_t_reg_3462 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3301_pp0_it1) & ~(ap_const_lv1_0 == or_cond5_1_reg_3444) & (tmp_206_1_t_reg_3466 == ap_const_lv2_1)))) begin
        src_kernel_win_1_val_2_0_fu_272 <= right_border_buf_1_val_0_1_fu_192;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it2))) begin
        src_kernel_win_1_val_2_0_load_reg_3732 <= src_kernel_win_1_val_2_0_fu_272;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_1_val_2_1_11_reg_3595 <= src_kernel_win_1_val_2_0_fu_272;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it1))) begin
        src_kernel_win_1_val_2_1_12_reg_3635 <= src_kernel_win_1_val_2_1_12_fu_1932_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it2))) begin
        src_kernel_win_1_val_2_1_13_reg_3737 <= src_kernel_win_1_val_2_1_13_fu_2182_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1))) begin
        src_kernel_win_1_val_2_1_fu_288 <= src_kernel_win_1_val_2_0_fu_272;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1))) begin
        src_kernel_win_2_val_0_0_1_reg_3655 <= src_kernel_win_2_val_0_0_1_fu_1970_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_20_fu_244 <= k_buf_2_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1))) begin
        src_kernel_win_2_val_0_0_20_fu_244 <= temp_108_reg_3554;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1))) begin
        src_kernel_win_2_val_0_0_23_reg_3650 <= k_buf_2_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_296 <= src_kernel_win_2_val_0_0_1_reg_3655;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2))) begin
        src_kernel_win_2_val_0_0_fu_296 <= src_kernel_win_2_val_0_0_23_reg_3650;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2))) begin
        src_kernel_win_2_val_0_0_fu_296 <= ap_reg_ppstg_temp_108_reg_3554_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & (ap_reg_ppstg_tmp_206_2_t_reg_3539_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & (ap_reg_ppstg_tmp_206_2_t_reg_3539_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & ~(ap_reg_ppstg_tmp_206_2_t_reg_3539_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_2_t_reg_3539_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_296 <= src_kernel_win_2_val_0_0_20_fu_244;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3521_pp0_it2) & (ap_reg_ppstg_tmp_211_2_t_reg_3535_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3521_pp0_it2) & (ap_reg_ppstg_tmp_211_2_t_reg_3535_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3521_pp0_it2) & ~(ap_reg_ppstg_tmp_211_2_t_reg_3535_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_2_t_reg_3535_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_296 <= reg_1004;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it3))) begin
        src_kernel_win_2_val_0_0_load_reg_3798 <= src_kernel_win_2_val_0_0_fu_296;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_2_val_0_1_11_reg_3703 <= src_kernel_win_2_val_0_0_fu_296;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it6))) begin
        src_kernel_win_2_val_0_1_13_reg_3903 <= src_kernel_win_2_val_0_1_13_fu_2554_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5))) begin
        src_kernel_win_2_val_0_1_fu_300 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3703_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it5))) begin
        src_kernel_win_2_val_0_1_load_reg_3876 <= src_kernel_win_2_val_0_1_fu_300;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_14_fu_232 <= k_buf_2_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1))) begin
        src_kernel_win_2_val_1_0_14_fu_232 <= temp_107_reg_3548;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1) & (ap_const_lv1_0 == or_cond5_2_reg_3517) & ~(ap_const_lv1_0 == or_cond6_2_reg_3521))) begin
        src_kernel_win_2_val_1_0_18_reg_3645 <= k_buf_2_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it5))) begin
        src_kernel_win_2_val_1_0_20_reg_3881 <= src_kernel_win_2_val_1_0_20_fu_2466_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1))) begin
        src_kernel_win_2_val_1_0_2_reg_3660 <= src_kernel_win_2_val_1_0_2_fu_1984_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (locy_0_2_t_reg_3207 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_312 <= src_kernel_win_2_val_1_0_2_reg_3660;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2))) begin
        src_kernel_win_2_val_1_0_fu_312 <= reg_1004;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2))) begin
        src_kernel_win_2_val_1_0_fu_312 <= ap_reg_ppstg_temp_107_reg_3548_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & (ap_reg_ppstg_tmp_206_2_t_reg_3539_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & (ap_reg_ppstg_tmp_206_2_t_reg_3539_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & ~(ap_reg_ppstg_tmp_206_2_t_reg_3539_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_2_t_reg_3539_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_312 <= src_kernel_win_2_val_1_0_14_fu_232;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3521_pp0_it2) & (ap_reg_ppstg_tmp_211_2_t_reg_3535_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3521_pp0_it2) & (ap_reg_ppstg_tmp_211_2_t_reg_3535_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3517_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3521_pp0_it2) & ~(ap_reg_ppstg_tmp_211_2_t_reg_3535_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_2_t_reg_3535_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_312 <= src_kernel_win_2_val_1_0_18_reg_3645;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it3))) begin
        src_kernel_win_2_val_1_0_load_reg_3804 <= src_kernel_win_2_val_1_0_fu_312;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_2_val_1_1_11_reg_3710 <= src_kernel_win_2_val_1_0_fu_312;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it3))) begin
        src_kernel_win_2_val_1_1_12_reg_3810 <= src_kernel_win_2_val_1_1_12_fu_2331_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it4))) begin
        src_kernel_win_2_val_1_1_13_reg_3836 <= src_kernel_win_2_val_1_1_13_fu_2400_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it3))) begin
        src_kernel_win_2_val_1_1_fu_316 <= src_kernel_win_2_val_1_1_11_reg_3710;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_0_fu_308 <= k_buf_2_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (locy_0_2_t_reg_3207 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_0_fu_308 <= k_buf_2_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3207 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_308 <= k_buf_2_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1))) begin
        src_kernel_win_2_val_2_0_fu_308 <= Toppixel_6_reg_3543;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1) & (ap_const_lv1_0 == or_cond5_2_reg_3517) & ~(ap_const_lv1_0 == or_cond6_2_reg_3521) & ~(tmp_211_2_t_reg_3535 == ap_const_lv2_1) & ~(tmp_211_2_t_reg_3535 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1) & ~(ap_const_lv1_0 == or_cond5_2_reg_3517) & ~(tmp_206_2_t_reg_3539 == ap_const_lv2_1) & ~(tmp_206_2_t_reg_3539 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_308 <= right_border_buf_2_val_0_2_fu_208;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1) & (ap_const_lv1_0 == or_cond5_2_reg_3517) & ~(ap_const_lv1_0 == or_cond6_2_reg_3521) & (tmp_211_2_t_reg_3535 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1) & ~(ap_const_lv1_0 == or_cond5_2_reg_3517) & (tmp_206_2_t_reg_3539 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_308 <= right_border_buf_2_val_0_0_fu_200;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1) & (ap_const_lv1_0 == or_cond5_2_reg_3517) & ~(ap_const_lv1_0 == or_cond6_2_reg_3521) & (tmp_211_2_t_reg_3535 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3258_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_3229_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3336_pp0_it1) & ~(ap_const_lv1_0 == or_cond5_2_reg_3517) & (tmp_206_2_t_reg_3539 == ap_const_lv2_1)))) begin
        src_kernel_win_2_val_2_0_fu_308 <= right_border_buf_2_val_0_1_fu_204;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it2))) begin
        src_kernel_win_2_val_2_0_load_reg_3747 <= src_kernel_win_2_val_2_0_fu_308;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_2_val_2_1_11_reg_3600 <= src_kernel_win_2_val_2_0_fu_308;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it1))) begin
        src_kernel_win_2_val_2_1_12_reg_3665 <= src_kernel_win_2_val_2_1_12_fu_2015_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it2))) begin
        src_kernel_win_2_val_2_1_13_reg_3752 <= src_kernel_win_2_val_2_1_13_fu_2223_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1))) begin
        src_kernel_win_2_val_2_1_fu_304 <= src_kernel_win_2_val_2_0_fu_308;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2))) begin
        t_V_4_reg_772 <= j_V_fu_1408_p2;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        t_V_4_reg_772 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st16_fsm_7 == ap_CS_fsm)) begin
        t_V_reg_761 <= i_V_reg_3106;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        t_V_reg_761 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_104_reg_3402 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_105_reg_3408 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_106_reg_3481 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_107_reg_3548 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_108_reg_3554 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_reg_3475 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_8_fu_1154_p2))) begin
        tmp_103_reg_3137 <= tmp_103_fu_1242_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_8_fu_1154_p2))) begin
        tmp_105_reg_3143 <= tmp_105_fu_1280_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_8_fu_1154_p2))) begin
        tmp_107_reg_3149 <= tmp_107_fu_1318_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2))) begin
        tmp_108_reg_3229 <= ImagLoc_x_fu_1430_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_8_fu_1154_p2))) begin
        tmp_170_not_reg_3116 <= tmp_170_not_fu_1180_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_8_fu_1154_p2))) begin
        tmp_176_2_reg_3164 <= tmp_176_2_fu_1333_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3))) begin
        tmp_183_1_reg_3301 <= tmp_183_1_fu_1530_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3))) begin
        tmp_183_2_reg_3336 <= tmp_183_2_fu_1561_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_1_fu_1530_p2))) begin
        tmp_185_1_reg_3316 <= tmp_185_1_fu_1547_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_2_fu_1561_p2))) begin
        tmp_185_2_reg_3351 <= tmp_185_2_fu_1578_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_72_fu_1472_p2) & (ap_const_lv1_0 == tmp_74_fu_1489_p2))) begin
        tmp_187_0_t_reg_3281 <= tmp_187_0_t_fu_1498_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_1_fu_1530_p2) & (ap_const_lv1_0 == tmp_185_1_fu_1547_p2))) begin
        tmp_187_1_t_reg_3320 <= tmp_187_1_t_fu_1556_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_2_fu_1561_p2) & (ap_const_lv1_0 == tmp_185_2_fu_1578_p2))) begin
        tmp_187_2_t_reg_3355 <= tmp_187_2_t_fu_1587_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == or_cond5_fu_1601_p2))) begin
        tmp_206_0_t_reg_3393 <= tmp_206_0_t_fu_1633_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == or_cond5_1_fu_1674_p2))) begin
        tmp_206_1_t_reg_3466 <= tmp_206_1_t_fu_1706_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == or_cond5_2_fu_1747_p2))) begin
        tmp_206_2_t_reg_3539 <= tmp_206_2_t_fu_1779_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_fu_1601_p2) & ~(ap_const_lv1_0 == or_cond6_fu_1611_p2))) begin
        tmp_211_0_t_reg_3389 <= tmp_211_0_t_fu_1625_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_1_fu_1674_p2) & ~(ap_const_lv1_0 == or_cond6_1_fu_1684_p2))) begin
        tmp_211_1_t_reg_3462 <= tmp_211_1_t_fu_1698_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_2_fu_1747_p2) & ~(ap_const_lv1_0 == or_cond6_2_fu_1757_p2))) begin
        tmp_211_2_t_reg_3535 <= tmp_211_2_t_fu_1771_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_225_2_0_1_not_reg_3034 <= tmp_225_2_0_1_not_fu_1100_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_225_2_0_2_not_reg_3041 <= tmp_225_2_0_2_not_fu_1105_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_225_2_1_0_not_reg_3048 <= tmp_225_2_1_0_not_fu_1110_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_225_2_1_1_not_reg_3055 <= tmp_225_2_1_1_not_fu_1115_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_225_2_1_2_not_reg_3062 <= tmp_225_2_1_2_not_fu_1120_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_225_2_2_0_not_reg_3069 <= tmp_225_2_2_0_not_fu_1125_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_225_2_2_1_not_reg_3076 <= tmp_225_2_2_1_not_fu_1130_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_225_2_2_2_not_reg_3083 <= tmp_225_2_2_2_not_fu_1135_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_225_2_reg_3027 <= tmp_225_2_fu_1095_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it1))) begin
        tmp_226_0_0_1_reg_3610 <= tmp_226_0_0_1_fu_1861_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it4))) begin
        tmp_226_0_1_2_reg_3821 <= tmp_226_0_1_2_fu_2366_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it1))) begin
        tmp_226_1_0_1_reg_3640 <= tmp_226_1_0_1_fu_1940_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it4))) begin
        tmp_226_1_1_2_reg_3831 <= tmp_226_1_1_2_fu_2386_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it1))) begin
        tmp_226_2_0_1_reg_3670 <= tmp_226_2_0_1_fu_2023_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it4))) begin
        tmp_226_2_1_2_reg_3841 <= tmp_226_2_1_2_fu_2406_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_63_reg_3090 <= tmp_63_fu_1140_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_8_fu_1154_p2))) begin
        tmp_67_reg_3128 <= tmp_67_fu_1235_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_8_fu_1154_p2))) begin
        tmp_68_reg_3154 <= tmp_68_fu_1322_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3))) begin
        tmp_72_reg_3262 <= tmp_72_fu_1472_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_72_fu_1472_p2))) begin
        tmp_74_reg_3277 <= tmp_74_fu_1489_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_7_reg_3015 <= tmp_7_fu_1085_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_99_reg_3022 <= tmp_99_fu_1091_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        tmp_9_reg_3220 <= tmp_9_fu_1403_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        tmp_s_reg_3004 <= tmp_s_fu_1076_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_8_fu_1154_p2))) begin
        ult_reg_3111 <= ult_fu_1165_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        widthloop_reg_2979 <= widthloop_fu_1061_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2))) begin
        x_reg_3233 <= x_fu_1460_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_8_fu_1154_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_8_fu_1154_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_8_fu_1154_p2)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_8_fu_1154_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_address1 assign process. ///
always @ (brmerge_reg_3258 or k_buf_0_val_0_addr_6_reg_3291 or tmp_75_fu_1653_p1 or tmp_71_fu_1659_p1 or ap_sig_bdd_2348 or ap_sig_bdd_2351 or ap_sig_bdd_2346)
begin
    if (ap_sig_bdd_2346) begin
        if (ap_sig_bdd_2351) begin
            k_buf_0_val_0_address1 = k_buf_0_val_0_addr_6_reg_3291;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3258)) begin
            k_buf_0_val_0_address1 = tmp_71_fu_1659_p1;
        end else if (ap_sig_bdd_2348) begin
            k_buf_0_val_0_address1 = tmp_75_fu_1653_p1;
        end else begin
            k_buf_0_val_0_address1 = tmp_71_fu_1659_p1;
        end
    end else begin
        k_buf_0_val_0_address1 = tmp_71_fu_1659_p1;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3216 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_9_fu_1403_p2 or tmp_108_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_72_fu_1472_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_72_fu_1472_p2))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_72_reg_3262 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_108_reg_3229)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3258)))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_72_reg_3262 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_address1 assign process. ///
always @ (brmerge_reg_3258 or k_buf_0_val_1_addr_8_reg_3285 or tmp_78_fu_1617_p1 or tmp_75_fu_1653_p1 or tmp_71_fu_1659_p1 or ap_sig_bdd_2348 or ap_sig_bdd_2351 or ap_sig_bdd_2346 or ap_sig_bdd_2356)
begin
    if (ap_sig_bdd_2346) begin
        if (ap_sig_bdd_2351) begin
            k_buf_0_val_1_address1 = k_buf_0_val_1_addr_8_reg_3285;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3258)) begin
            k_buf_0_val_1_address1 = tmp_71_fu_1659_p1;
        end else if (ap_sig_bdd_2348) begin
            k_buf_0_val_1_address1 = tmp_75_fu_1653_p1;
        end else if (ap_sig_bdd_2356) begin
            k_buf_0_val_1_address1 = tmp_78_fu_1617_p1;
        end else begin
            k_buf_0_val_1_address1 = tmp_71_fu_1659_p1;
        end
    end else begin
        k_buf_0_val_1_address1 = tmp_71_fu_1659_p1;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3216 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_9_fu_1403_p2 or tmp_108_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_72_fu_1472_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_72_fu_1472_p2))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_72_reg_3262 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond5_fu_1601_p2 or or_cond6_fu_1611_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_fu_1601_p2) & ~(ap_const_lv1_0 == or_cond6_fu_1611_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_108_reg_3229)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3258)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_72_reg_3262 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_address1 assign process. ///
always @ (brmerge_reg_3258 or k_buf_0_val_2_addr_7_reg_3271 or tmp_78_fu_1617_p1 or tmp_75_fu_1653_p1 or tmp_71_fu_1659_p1 or ap_sig_bdd_2348 or ap_sig_bdd_2351 or ap_sig_bdd_2346 or ap_sig_bdd_2356)
begin
    if (ap_sig_bdd_2346) begin
        if (ap_sig_bdd_2351) begin
            k_buf_0_val_2_address1 = k_buf_0_val_2_addr_7_reg_3271;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3258)) begin
            k_buf_0_val_2_address1 = tmp_71_fu_1659_p1;
        end else if (ap_sig_bdd_2348) begin
            k_buf_0_val_2_address1 = tmp_75_fu_1653_p1;
        end else if (ap_sig_bdd_2356) begin
            k_buf_0_val_2_address1 = tmp_78_fu_1617_p1;
        end else begin
            k_buf_0_val_2_address1 = tmp_71_fu_1659_p1;
        end
    end else begin
        k_buf_0_val_2_address1 = tmp_71_fu_1659_p1;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3216 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_9_fu_1403_p2 or tmp_108_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_72_fu_1472_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_72_fu_1472_p2))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_72_reg_3262 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond5_fu_1601_p2 or or_cond6_fu_1611_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_fu_1601_p2) & ~(ap_const_lv1_0 == or_cond6_fu_1611_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_108_reg_3229)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3258)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_72_reg_3262 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_address1 assign process. ///
always @ (brmerge_reg_3258 or k_buf_1_val_0_addr_6_reg_3330 or tmp_189_1_fu_1726_p1 or tmp_177_1_fu_1732_p1 or ap_sig_bdd_2348 or ap_sig_bdd_2346 or ap_sig_bdd_2358)
begin
    if (ap_sig_bdd_2346) begin
        if (ap_sig_bdd_2358) begin
            k_buf_1_val_0_address1 = k_buf_1_val_0_addr_6_reg_3330;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3258)) begin
            k_buf_1_val_0_address1 = tmp_177_1_fu_1732_p1;
        end else if (ap_sig_bdd_2348) begin
            k_buf_1_val_0_address1 = tmp_189_1_fu_1726_p1;
        end else begin
            k_buf_1_val_0_address1 = tmp_177_1_fu_1732_p1;
        end
    end else begin
        k_buf_1_val_0_address1 = tmp_177_1_fu_1732_p1;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3216 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_9_fu_1403_p2 or tmp_108_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_183_1_fu_1530_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_1_fu_1530_p2))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_1_reg_3301 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_108_reg_3229)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3258)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_1_reg_3301 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address1 assign process. ///
always @ (brmerge_reg_3258 or k_buf_1_val_1_addr_8_reg_3324 or tmp_197_1_fu_1690_p1 or tmp_189_1_fu_1726_p1 or tmp_177_1_fu_1732_p1 or ap_sig_bdd_2348 or ap_sig_bdd_2346 or ap_sig_bdd_2358 or ap_sig_bdd_2362)
begin
    if (ap_sig_bdd_2346) begin
        if (ap_sig_bdd_2358) begin
            k_buf_1_val_1_address1 = k_buf_1_val_1_addr_8_reg_3324;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3258)) begin
            k_buf_1_val_1_address1 = tmp_177_1_fu_1732_p1;
        end else if (ap_sig_bdd_2348) begin
            k_buf_1_val_1_address1 = tmp_189_1_fu_1726_p1;
        end else if (ap_sig_bdd_2362) begin
            k_buf_1_val_1_address1 = tmp_197_1_fu_1690_p1;
        end else begin
            k_buf_1_val_1_address1 = tmp_177_1_fu_1732_p1;
        end
    end else begin
        k_buf_1_val_1_address1 = tmp_177_1_fu_1732_p1;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3216 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_9_fu_1403_p2 or tmp_108_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_183_1_fu_1530_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_1_fu_1530_p2))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_1_reg_3301 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond5_1_fu_1674_p2 or or_cond6_1_fu_1684_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_108_reg_3229)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3258)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_1_fu_1674_p2) & ~(ap_const_lv1_0 == or_cond6_1_fu_1684_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_1_reg_3301 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_address1 assign process. ///
always @ (brmerge_reg_3258 or k_buf_1_val_2_addr_7_reg_3310 or tmp_197_1_fu_1690_p1 or tmp_189_1_fu_1726_p1 or tmp_177_1_fu_1732_p1 or ap_sig_bdd_2348 or ap_sig_bdd_2346 or ap_sig_bdd_2358 or ap_sig_bdd_2362)
begin
    if (ap_sig_bdd_2346) begin
        if (ap_sig_bdd_2358) begin
            k_buf_1_val_2_address1 = k_buf_1_val_2_addr_7_reg_3310;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3258)) begin
            k_buf_1_val_2_address1 = tmp_177_1_fu_1732_p1;
        end else if (ap_sig_bdd_2348) begin
            k_buf_1_val_2_address1 = tmp_189_1_fu_1726_p1;
        end else if (ap_sig_bdd_2362) begin
            k_buf_1_val_2_address1 = tmp_197_1_fu_1690_p1;
        end else begin
            k_buf_1_val_2_address1 = tmp_177_1_fu_1732_p1;
        end
    end else begin
        k_buf_1_val_2_address1 = tmp_177_1_fu_1732_p1;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3216 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_9_fu_1403_p2 or tmp_108_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_183_1_fu_1530_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_1_fu_1530_p2))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_1_reg_3301 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond5_1_fu_1674_p2 or or_cond6_1_fu_1684_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_108_reg_3229)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3258)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_1_fu_1674_p2) & ~(ap_const_lv1_0 == or_cond6_1_fu_1684_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_1_reg_3301 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_address1 assign process. ///
always @ (brmerge_reg_3258 or k_buf_2_val_0_addr_6_reg_3365 or tmp_189_2_fu_1799_p1 or tmp_177_2_fu_1805_p1 or ap_sig_bdd_2348 or ap_sig_bdd_2346 or ap_sig_bdd_2364)
begin
    if (ap_sig_bdd_2346) begin
        if (ap_sig_bdd_2364) begin
            k_buf_2_val_0_address1 = k_buf_2_val_0_addr_6_reg_3365;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3258)) begin
            k_buf_2_val_0_address1 = tmp_177_2_fu_1805_p1;
        end else if (ap_sig_bdd_2348) begin
            k_buf_2_val_0_address1 = tmp_189_2_fu_1799_p1;
        end else begin
            k_buf_2_val_0_address1 = tmp_177_2_fu_1805_p1;
        end
    end else begin
        k_buf_2_val_0_address1 = tmp_177_2_fu_1805_p1;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3216 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_9_fu_1403_p2 or tmp_108_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_183_2_fu_1561_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_2_fu_1561_p2))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_2_reg_3336 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_108_reg_3229)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3258)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_2_reg_3336 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address1 assign process. ///
always @ (brmerge_reg_3258 or k_buf_2_val_1_addr_8_reg_3359 or tmp_197_2_fu_1763_p1 or tmp_189_2_fu_1799_p1 or tmp_177_2_fu_1805_p1 or ap_sig_bdd_2348 or ap_sig_bdd_2346 or ap_sig_bdd_2364 or ap_sig_bdd_2368)
begin
    if (ap_sig_bdd_2346) begin
        if (ap_sig_bdd_2364) begin
            k_buf_2_val_1_address1 = k_buf_2_val_1_addr_8_reg_3359;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3258)) begin
            k_buf_2_val_1_address1 = tmp_177_2_fu_1805_p1;
        end else if (ap_sig_bdd_2348) begin
            k_buf_2_val_1_address1 = tmp_189_2_fu_1799_p1;
        end else if (ap_sig_bdd_2368) begin
            k_buf_2_val_1_address1 = tmp_197_2_fu_1763_p1;
        end else begin
            k_buf_2_val_1_address1 = tmp_177_2_fu_1805_p1;
        end
    end else begin
        k_buf_2_val_1_address1 = tmp_177_2_fu_1805_p1;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3216 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_9_fu_1403_p2 or tmp_108_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_183_2_fu_1561_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_2_fu_1561_p2))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_2_reg_3336 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond5_2_fu_1747_p2 or or_cond6_2_fu_1757_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_108_reg_3229)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3258)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_2_fu_1747_p2) & ~(ap_const_lv1_0 == or_cond6_2_fu_1757_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_2_reg_3336 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_address1 assign process. ///
always @ (brmerge_reg_3258 or k_buf_2_val_2_addr_7_reg_3345 or tmp_197_2_fu_1763_p1 or tmp_189_2_fu_1799_p1 or tmp_177_2_fu_1805_p1 or ap_sig_bdd_2348 or ap_sig_bdd_2346 or ap_sig_bdd_2364 or ap_sig_bdd_2368)
begin
    if (ap_sig_bdd_2346) begin
        if (ap_sig_bdd_2364) begin
            k_buf_2_val_2_address1 = k_buf_2_val_2_addr_7_reg_3345;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3258)) begin
            k_buf_2_val_2_address1 = tmp_177_2_fu_1805_p1;
        end else if (ap_sig_bdd_2348) begin
            k_buf_2_val_2_address1 = tmp_189_2_fu_1799_p1;
        end else if (ap_sig_bdd_2368) begin
            k_buf_2_val_2_address1 = tmp_197_2_fu_1763_p1;
        end else begin
            k_buf_2_val_2_address1 = tmp_177_2_fu_1805_p1;
        end
    end else begin
        k_buf_2_val_2_address1 = tmp_177_2_fu_1805_p1;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3216 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_9_fu_1403_p2 or tmp_108_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_183_2_fu_1561_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_9_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_108_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_183_2_fu_1561_p2))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_2_reg_3336 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond5_2_fu_1747_p2 or or_cond6_2_fu_1757_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_108_reg_3229)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3258)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond5_2_fu_1747_p2) & ~(ap_const_lv1_0 == or_cond6_2_fu_1757_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_2_reg_3336 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_9_reg_3220_pp0_it7 or ap_reg_ppstg_brmerge2_reg_3297_pp0_it7 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it7) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_9_reg_3220_pp0_it7 or ap_reg_ppstg_brmerge2_reg_3297_pp0_it7 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it7) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_9_reg_3220_pp0_it7 or ap_reg_ppstg_brmerge2_reg_3297_pp0_it7 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it7) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_72_reg_3262 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_1_reg_3301 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_2_reg_3336 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it7 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or exitcond7_fu_1033_p2 or tmp_8_fu_1154_p2 or exitcond9_fu_1009_p2 or exitcond8_fu_1021_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == exitcond9_fu_1009_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond8_fu_1021_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_lv1_0 == exitcond7_fu_1033_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == tmp_8_fu_1154_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
        ap_ST_pp0_stg0_fsm_6 : 
            if ((~((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st16_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end
        ap_ST_st16_fsm_7 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_0_0_cast2_fu_1436_p1 = $signed(ImagLoc_x_fu_1430_p2);
assign ImagLoc_x_fu_1430_p2 = (tmp_155_cast1_fu_1399_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_1_fu_1284_p2 = (tmp8_cast1_fu_1146_p1 + ap_const_lv13_1FFA);
assign ImagLoc_y_5_fu_1246_p2 = (tmp8_cast1_fu_1146_p1 + ap_const_lv13_1FFB);
assign ImagLoc_y_fu_1170_p2 = (tmp8_cast1_fu_1146_p1 + ap_const_lv13_1FFC);

/// ap_sig_bdd_102 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or tmp_9_reg_3220 or brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_72_reg_3262 or tmp_183_1_reg_3301 or tmp_183_2_reg_3336)
begin
    ap_sig_bdd_102 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262)) | (~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301)) | (~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336)));
end

/// ap_sig_bdd_131 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_9_reg_3220_pp0_it7 or ap_reg_ppstg_brmerge2_reg_3297_pp0_it7)
begin
    ap_sig_bdd_131 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it7) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_3220_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3297_pp0_it7) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_2346 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_3220 or ap_reg_ppiten_pp0_it1)
begin
    ap_sig_bdd_2346 = ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_3220 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_2348 assign process. ///
always @ (brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229)
begin
    ap_sig_bdd_2348 = ((ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & ~(ap_const_lv1_0 == tmp_108_reg_3229));
end

/// ap_sig_bdd_2351 assign process. ///
always @ (brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_72_reg_3262)
begin
    ap_sig_bdd_2351 = ((ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_72_reg_3262));
end

/// ap_sig_bdd_2356 assign process. ///
always @ (brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_72_reg_3262 or or_cond5_fu_1601_p2 or or_cond6_fu_1611_p2)
begin
    ap_sig_bdd_2356 = ((ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_72_reg_3262) & (ap_const_lv1_0 == or_cond5_fu_1601_p2) & ~(ap_const_lv1_0 == or_cond6_fu_1611_p2));
end

/// ap_sig_bdd_2358 assign process. ///
always @ (brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_1_reg_3301)
begin
    ap_sig_bdd_2358 = ((ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_1_reg_3301));
end

/// ap_sig_bdd_2362 assign process. ///
always @ (brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_1_reg_3301 or or_cond5_1_fu_1674_p2 or or_cond6_1_fu_1684_p2)
begin
    ap_sig_bdd_2362 = ((ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_1_reg_3301) & (ap_const_lv1_0 == or_cond5_1_fu_1674_p2) & ~(ap_const_lv1_0 == or_cond6_1_fu_1684_p2));
end

/// ap_sig_bdd_2364 assign process. ///
always @ (brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_2_reg_3336)
begin
    ap_sig_bdd_2364 = ((ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & ~(ap_const_lv1_0 == tmp_183_2_reg_3336));
end

/// ap_sig_bdd_2368 assign process. ///
always @ (brmerge_reg_3258 or or_cond45_reg_3216 or tmp_108_reg_3229 or tmp_183_2_reg_3336 or or_cond5_2_fu_1747_p2 or or_cond6_2_fu_1757_p2)
begin
    ap_sig_bdd_2368 = ((ap_const_lv1_0 == brmerge_reg_3258) & (ap_const_lv1_0 == or_cond45_reg_3216) & (ap_const_lv1_0 == tmp_108_reg_3229) & (ap_const_lv1_0 == tmp_183_2_reg_3336) & (ap_const_lv1_0 == or_cond5_2_fu_1747_p2) & ~(ap_const_lv1_0 == or_cond6_2_fu_1757_p2));
end
assign brmerge2_fu_1524_p2 = (tmp44_fu_1519_p2 | tmp43_fu_1514_p2);
assign brmerge33_2_fu_1389_p2 = (icmp6_reg_3122 | rev_fu_1379_p2);
assign brmerge_fu_1468_p2 = (or_cond_reg_3174 | or_cond31_2_reg_3211);
assign cols_cast1_fu_1073_p1 = $unsigned(cols);
assign cols_cast_fu_1058_p1 = $unsigned(cols);
assign exitcond7_fu_1033_p2 = (p_0210_rec_reg_750 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond8_fu_1021_p2 = (p_0206_rec_reg_739 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond9_fu_1009_p2 = (p_0202_rec_reg_728 == ap_const_lv2_3? 1'b1: 1'b0);
assign heightloop_cast59_cast_fu_1054_p1 = $unsigned(heightloop_fu_1048_p2);
assign heightloop_fu_1048_p2 = (rows_cast_fu_1045_p1 + ap_const_lv13_5);
assign i_V_fu_1159_p2 = (t_V_reg_761 + ap_const_lv12_1);
assign icmp6_fu_1196_p2 = ($signed(tr6_fu_1186_p4) < $signed(12'b1)? 1'b1: 1'b0);
assign icmp_fu_1424_p2 = (tr_fu_1414_p4 == ap_const_lv11_0? 1'b1: 1'b0);
assign j_V_fu_1408_p2 = (t_V_4_reg_772 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_73_fu_1482_p1;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_73_fu_1482_p1;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_73_fu_1482_p1;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_184_1_fu_1540_p1;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_184_1_fu_1540_p1;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_184_1_fu_1540_p1;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_184_2_fu_1571_p1;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_184_2_fu_1571_p1;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_184_2_fu_1571_p1;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_0_t_fu_1347_p2 = (tmp_67_reg_3128 - tmp_103_reg_3137);
assign locy_0_1_t_fu_1361_p2 = (tmp_67_reg_3128 - tmp_105_reg_3143);
assign locy_0_2_t_fu_1375_p2 = (tmp_67_reg_3128 - tmp_107_reg_3149);
assign or_cond18_fu_1848_p2 = (tmp_225_2_reg_3027 | tmp_79_fu_1842_p2);
assign or_cond19_fu_2133_p2 = (tmp_225_2_0_1_not_reg_3034 & tmp_226_0_0_1_reg_3610);
assign or_cond20_fu_2149_p2 = (tmp_225_2_0_2_not_reg_3041 & tmp_226_0_0_2_fu_2143_p2);
assign or_cond21_fu_2260_p2 = (tmp_225_2_1_0_not_reg_3048 & tmp_226_0_1_fu_2254_p2);
assign or_cond22_fu_2355_p2 = (tmp_225_2_1_1_not_reg_3055 & tmp_226_0_1_1_fu_2351_p2);
assign or_cond23_fu_2414_p2 = (tmp_225_2_1_2_not_reg_3062 & tmp_226_0_1_2_reg_3821);
assign or_cond24_fu_2430_p2 = (tmp_225_2_2_0_not_reg_3069 & tmp_226_0_2_fu_2424_p2);
assign or_cond25_fu_2505_p2 = (tmp_225_2_2_1_not_reg_3076 & tmp_226_0_2_1_fu_2500_p2);
assign or_cond26_fu_2565_p2 = (tmp_225_2_2_2_not_reg_3083 & tmp_226_0_2_2_fu_2561_p2);
assign or_cond27_fu_1927_p2 = (tmp_225_2_reg_3027 | tmp_226_1_fu_1921_p2);
assign or_cond28_fu_2178_p2 = (tmp_225_2_0_1_not_reg_3034 & tmp_226_1_0_1_reg_3640);
assign or_cond29_fu_2194_p2 = (tmp_225_2_0_2_not_reg_3041 & tmp_226_1_0_2_fu_2188_p2);
assign or_cond30_fu_2293_p2 = (tmp_225_2_1_0_not_reg_3048 & tmp_226_1_1_fu_2287_p2);
assign or_cond31_2_fu_1384_p2 = (tmp_176_2_reg_3164 & rev_fu_1379_p2);
assign or_cond31_fu_2375_p2 = (tmp_225_2_1_1_not_reg_3055 & tmp_226_1_1_1_fu_2371_p2);
assign or_cond32_fu_2438_p2 = (tmp_225_2_1_2_not_reg_3062 & tmp_226_1_1_2_reg_3831);
assign or_cond33_fu_2454_p2 = (tmp_225_2_2_0_not_reg_3069 & tmp_226_1_2_fu_2448_p2);
assign or_cond34_fu_2527_p2 = (tmp_225_2_2_1_not_reg_3076 & tmp_226_1_2_1_fu_2522_p2);
assign or_cond35_fu_2581_p2 = (tmp_225_2_2_2_not_reg_3083 & tmp_226_1_2_2_fu_2577_p2);
assign or_cond36_fu_2010_p2 = (tmp_225_2_reg_3027 | tmp_226_2_fu_2004_p2);
assign or_cond37_fu_2219_p2 = (tmp_225_2_0_1_not_reg_3034 & tmp_226_2_0_1_reg_3670);
assign or_cond38_fu_2235_p2 = (tmp_225_2_0_2_not_reg_3041 & tmp_226_2_0_2_fu_2229_p2);
assign or_cond39_fu_2326_p2 = (tmp_225_2_1_0_not_reg_3048 & tmp_226_2_1_fu_2320_p2);
assign or_cond40_fu_2395_p2 = (tmp_225_2_1_1_not_reg_3055 & tmp_226_2_1_1_fu_2391_p2);
assign or_cond41_fu_2462_p2 = (tmp_225_2_1_2_not_reg_3062 & tmp_226_2_1_2_reg_3841);
assign or_cond42_fu_2478_p2 = (tmp_225_2_2_0_not_reg_3069 & tmp_226_2_2_fu_2472_p2);
assign or_cond43_fu_2549_p2 = (tmp_225_2_2_1_not_reg_3076 & tmp_226_2_2_1_fu_2544_p2);
assign or_cond44_fu_2597_p2 = (tmp_225_2_2_2_not_reg_3083 & tmp_226_2_2_2_fu_2593_p2);
assign or_cond45_fu_1394_p2 = (brmerge33_2_fu_1389_p2 & tmp_170_not_reg_3116);
assign or_cond5_1_fu_1674_p2 = (rev14_fu_1665_p2 & tmp_190_1_fu_1670_p2);
assign or_cond5_2_fu_1747_p2 = (rev15_fu_1738_p2 & tmp_190_2_fu_1743_p2);
assign or_cond5_fu_1601_p2 = (rev12_fu_1592_p2 & tmp_76_fu_1597_p2);
assign or_cond6_1_fu_1684_p2 = (rev14_fu_1665_p2 & tmp_192_1_fu_1680_p2);
assign or_cond6_2_fu_1757_p2 = (rev15_fu_1738_p2 & tmp_192_2_fu_1753_p2);
assign or_cond6_fu_1611_p2 = (rev12_fu_1592_p2 & tmp_77_fu_1607_p2);
assign or_cond_fu_1343_p2 = (icmp6_reg_3122 & tmp_170_not_reg_3116);
assign p_assign_14_fu_1265_p3 = ((tmp_104_fu_1257_p3)? ap_const_lv13_0: ref_reg_2985);
assign p_assign_15_fu_1303_p3 = ((tmp_106_fu_1295_p3)? ap_const_lv13_0: ref_reg_2985);
assign p_assign_16_fu_1453_p3 = ((tmp_108_fu_1445_p3)? ap_const_lv13_0: tmp_s_reg_3004);
assign p_assign_s_fu_1220_p3 = ((tmp_102_fu_1212_p3)? ap_const_lv13_0: ref_reg_2985);
assign p_dst_data_stream_0_V_din = ((or_cond26_fu_2565_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3762_pp0_it7: src_kernel_win_0_val_0_1_13_reg_3891);
assign p_dst_data_stream_1_V_din = ((or_cond35_fu_2581_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3780_pp0_it7: src_kernel_win_1_val_0_1_13_reg_3897);
assign p_dst_data_stream_2_V_din = ((or_cond44_fu_2597_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3798_pp0_it7: src_kernel_win_2_val_0_1_13_reg_3903);
assign p_rec5_fu_1015_p2 = (p_0202_rec_reg_728 + ap_const_lv2_1);
assign p_rec6_fu_1027_p2 = (p_0206_rec_reg_739 + ap_const_lv2_1);
assign p_rec_fu_1039_p2 = (p_0210_rec_reg_750 + ap_const_lv2_1);
assign ref_fu_1067_p2 = (rows_cast_fu_1045_p1 + ap_const_lv13_1FFF);
assign rev11_fu_1338_p2 = (ult_reg_3111 ^ ap_const_lv1_1);
assign rev12_fu_1592_p2 = (slt7_reg_3266 ^ ap_const_lv1_1);
assign rev13_fu_1508_p2 = (ult3_fu_1503_p2 ^ ap_const_lv1_1);
assign rev14_fu_1665_p2 = (slt8_reg_3305 ^ ap_const_lv1_1);
assign rev15_fu_1738_p2 = (slt9_reg_3340 ^ ap_const_lv1_1);
assign rev_fu_1379_p2 = (slt_reg_3159 ^ ap_const_lv1_1);
assign rows_cast_fu_1045_p1 = $unsigned(rows);
assign sel_tmp15_fu_1880_p3 = ((sel_tmp_reg_3179)? k_buf_1_val_0_q1: k_buf_1_val_2_q1);
assign sel_tmp20_fu_1894_p3 = ((sel_tmp7_reg_3193)? k_buf_1_val_0_q1: k_buf_1_val_2_q1);
assign sel_tmp27_fu_1963_p3 = ((sel_tmp_reg_3179)? k_buf_2_val_0_q1: k_buf_2_val_2_q1);
assign sel_tmp29_fu_1977_p3 = ((sel_tmp7_reg_3193)? k_buf_2_val_0_q1: k_buf_2_val_2_q1);
assign sel_tmp3_fu_2100_p3 = ((sel_tmp_reg_3179)? reg_994: reg_988);
assign sel_tmp4_fu_1355_p2 = (locy_0_0_t_fu_1347_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp7_fu_1365_p2 = (tmp_67_reg_3128 == tmp_105_reg_3143? 1'b1: 1'b0);
assign sel_tmp8_fu_2115_p3 = ((sel_tmp7_reg_3193)? reg_994: reg_988);
assign sel_tmp9_fu_1369_p2 = (locy_0_1_t_fu_1361_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp_fu_1351_p2 = (tmp_67_reg_3128 == tmp_103_reg_3137? 1'b1: 1'b0);
assign slt7_fu_1477_p0 = ImagLoc_x_0_0_cast2_fu_1436_p1;
assign slt7_fu_1477_p2 = ($signed(slt7_fu_1477_p0) < $signed(cols_cast1_reg_2994)? 1'b1: 1'b0);
assign slt8_fu_1535_p0 = ImagLoc_x_0_0_cast2_fu_1436_p1;
assign slt8_fu_1535_p2 = ($signed(slt8_fu_1535_p0) < $signed(cols_cast1_reg_2994)? 1'b1: 1'b0);
assign slt9_fu_1566_p0 = ImagLoc_x_0_0_cast2_fu_1436_p1;
assign slt9_fu_1566_p2 = ($signed(slt9_fu_1566_p0) < $signed(cols_cast1_reg_2994)? 1'b1: 1'b0);
assign slt_fu_1328_p2 = ($signed(ImagLoc_y_fu_1170_p2) < $signed(ref_reg_2985)? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_1_fu_2107_p3 = ((sel_tmp4_reg_3186)? reg_982: sel_tmp3_fu_2100_p3);
assign src_kernel_win_0_val_0_1_12_fu_2495_p3 = ((or_cond24_reg_3856)? src_kernel_win_0_val_0_1_load_reg_3846: src_kernel_win_0_val_1_0_29_reg_3851);
assign src_kernel_win_0_val_0_1_13_fu_2510_p3 = ((or_cond25_fu_2505_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3675_pp0_it6: src_kernel_win_0_val_0_1_12_fu_2495_p3);
assign src_kernel_win_0_val_1_0_29_fu_2418_p3 = ((or_cond23_fu_2414_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3768_pp0_it5: src_kernel_win_0_val_1_1_13_reg_3816);
assign src_kernel_win_0_val_1_0_2_fu_2122_p3 = ((sel_tmp9_reg_3200)? reg_982: sel_tmp8_fu_2115_p3);
assign src_kernel_win_0_val_1_1_12_fu_2265_p3 = ((or_cond21_fu_2260_p2)? src_kernel_win_0_val_1_1_fu_240: src_kernel_win_0_val_2_0_13_fu_2249_p3);
assign src_kernel_win_0_val_1_1_13_fu_2360_p3 = ((or_cond22_fu_2355_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3682_pp0_it4: src_kernel_win_0_val_1_1_12_reg_3774);
assign src_kernel_win_0_val_2_0_13_fu_2249_p3 = ((or_cond20_reg_3727)? src_kernel_win_0_val_2_0_load_reg_3717: src_kernel_win_0_val_2_1_13_reg_3722);
assign src_kernel_win_0_val_2_1_12_fu_1853_p3 = ((or_cond18_fu_1848_p2)? ap_const_lv8_0: src_kernel_win_0_val_2_1_fu_252);
assign src_kernel_win_0_val_2_1_13_fu_2137_p3 = ((or_cond19_fu_2133_p2)? src_kernel_win_0_val_2_1_11_reg_3590: src_kernel_win_0_val_2_1_12_reg_3605);
assign src_kernel_win_1_val_0_0_1_fu_1887_p3 = ((sel_tmp4_reg_3186)? k_buf_1_val_1_q1: sel_tmp15_fu_1880_p3);
assign src_kernel_win_1_val_0_1_12_fu_2517_p3 = ((or_cond33_reg_3871)? src_kernel_win_1_val_0_1_load_reg_3861: src_kernel_win_1_val_1_0_20_reg_3866);
assign src_kernel_win_1_val_0_1_13_fu_2532_p3 = ((or_cond34_fu_2527_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3689_pp0_it6: src_kernel_win_1_val_0_1_12_fu_2517_p3);
assign src_kernel_win_1_val_1_0_20_fu_2442_p3 = ((or_cond32_fu_2438_p2)? ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3786_pp0_it5: src_kernel_win_1_val_1_1_13_reg_3826);
assign src_kernel_win_1_val_1_0_2_fu_1901_p3 = ((sel_tmp9_reg_3200)? k_buf_1_val_1_q1: sel_tmp20_fu_1894_p3);
assign src_kernel_win_1_val_1_1_12_fu_2298_p3 = ((or_cond30_fu_2293_p2)? src_kernel_win_1_val_1_1_fu_280: src_kernel_win_1_val_2_0_13_fu_2282_p3);
assign src_kernel_win_1_val_1_1_13_fu_2380_p3 = ((or_cond31_fu_2375_p2)? ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3696_pp0_it4: src_kernel_win_1_val_1_1_12_reg_3792);
assign src_kernel_win_1_val_2_0_13_fu_2282_p3 = ((or_cond29_reg_3742)? src_kernel_win_1_val_2_0_load_reg_3732: src_kernel_win_1_val_2_1_13_reg_3737);
assign src_kernel_win_1_val_2_1_12_fu_1932_p3 = ((or_cond27_fu_1927_p2)? ap_const_lv8_0: src_kernel_win_1_val_2_1_fu_288);
assign src_kernel_win_1_val_2_1_13_fu_2182_p3 = ((or_cond28_fu_2178_p2)? src_kernel_win_1_val_2_1_11_reg_3595: src_kernel_win_1_val_2_1_12_reg_3635);
assign src_kernel_win_2_val_0_0_1_fu_1970_p3 = ((sel_tmp4_reg_3186)? k_buf_2_val_1_q1: sel_tmp27_fu_1963_p3);
assign src_kernel_win_2_val_0_1_12_fu_2539_p3 = ((or_cond42_reg_3886)? src_kernel_win_2_val_0_1_load_reg_3876: src_kernel_win_2_val_1_0_20_reg_3881);
assign src_kernel_win_2_val_0_1_13_fu_2554_p3 = ((or_cond43_fu_2549_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3703_pp0_it6: src_kernel_win_2_val_0_1_12_fu_2539_p3);
assign src_kernel_win_2_val_1_0_20_fu_2466_p3 = ((or_cond41_fu_2462_p2)? ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3804_pp0_it5: src_kernel_win_2_val_1_1_13_reg_3836);
assign src_kernel_win_2_val_1_0_2_fu_1984_p3 = ((sel_tmp9_reg_3200)? k_buf_2_val_1_q1: sel_tmp29_fu_1977_p3);
assign src_kernel_win_2_val_1_1_12_fu_2331_p3 = ((or_cond39_fu_2326_p2)? src_kernel_win_2_val_1_1_fu_316: src_kernel_win_2_val_2_0_13_fu_2315_p3);
assign src_kernel_win_2_val_1_1_13_fu_2400_p3 = ((or_cond40_fu_2395_p2)? ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3710_pp0_it4: src_kernel_win_2_val_1_1_12_reg_3810);
assign src_kernel_win_2_val_2_0_13_fu_2315_p3 = ((or_cond38_reg_3757)? src_kernel_win_2_val_2_0_load_reg_3747: src_kernel_win_2_val_2_1_13_reg_3752);
assign src_kernel_win_2_val_2_1_12_fu_2015_p3 = ((or_cond36_fu_2010_p2)? ap_const_lv8_0: src_kernel_win_2_val_2_1_fu_304);
assign src_kernel_win_2_val_2_1_13_fu_2223_p3 = ((or_cond37_fu_2219_p2)? src_kernel_win_2_val_2_1_11_reg_3600: src_kernel_win_2_val_2_1_12_reg_3665);
assign tmp43_fu_1514_p2 = (icmp_fu_1424_p2 | tmp_68_reg_3154);
assign tmp44_fu_1519_p2 = (rev11_reg_3169 | rev13_fu_1508_p2);
assign tmp8_cast1_fu_1146_p1 = $unsigned(t_V_reg_761);
assign tmp8_cast_fu_1150_p1 = $unsigned(t_V_reg_761);
assign tmp_102_fu_1212_p3 = ImagLoc_y_fu_1170_p2[ap_const_lv32_C];
assign tmp_103_fu_1242_p1 = tmp_66_fu_1227_p3[1:0];
assign tmp_104_fu_1257_p3 = ImagLoc_y_5_fu_1246_p2[ap_const_lv32_C];
assign tmp_105_fu_1280_p1 = tmp_215_0_1_v_fu_1272_p3[1:0];
assign tmp_106_fu_1295_p3 = ImagLoc_y_1_fu_1284_p2[ap_const_lv32_C];
assign tmp_107_fu_1318_p1 = tmp_215_0_2_v_fu_1310_p3[1:0];
assign tmp_108_fu_1445_p3 = ImagLoc_x_fu_1430_p2[ap_const_lv32_C];
assign tmp_109_fu_1494_p1 = ImagLoc_x_fu_1430_p2[1:0];
assign tmp_110_fu_1630_p1 = x_reg_3233[1:0];
assign tmp_112_fu_1622_p1 = x_reg_3233[1:0];
assign tmp_113_fu_1552_p1 = ImagLoc_x_fu_1430_p2[1:0];
assign tmp_114_fu_1703_p1 = x_reg_3233[1:0];
assign tmp_116_fu_1695_p1 = x_reg_3233[1:0];
assign tmp_117_fu_1583_p1 = ImagLoc_x_fu_1430_p2[1:0];
assign tmp_118_fu_1776_p1 = x_reg_3233[1:0];
assign tmp_120_fu_1768_p1 = x_reg_3233[1:0];
assign tmp_155_cast1_fu_1399_p1 = $unsigned(t_V_4_reg_772);
assign tmp_170_not_fu_1180_p2 = ($signed(ImagLoc_y_fu_1170_p2) > $signed(13'b1111111111110)? 1'b1: 1'b0);
assign tmp_176_2_fu_1333_p0 = $signed(ImagLoc_y_fu_1170_p2);
assign tmp_176_2_fu_1333_p2 = ($signed(tmp_176_2_fu_1333_p0) < $signed(heightloop_cast59_cast_reg_2967)? 1'b1: 1'b0);
assign tmp_177_1_fu_1732_p1 = $signed(x_reg_3233);
assign tmp_177_2_fu_1805_p1 = $signed(x_reg_3233);
assign tmp_182_0_1_fu_1252_p2 = (ImagLoc_y_5_fu_1246_p2 < rows_cast_reg_2960? 1'b1: 1'b0);
assign tmp_182_0_2_fu_1290_p2 = (ImagLoc_y_1_fu_1284_p2 < rows_cast_reg_2960? 1'b1: 1'b0);
assign tmp_183_1_fu_1530_p0 = ImagLoc_x_0_0_cast2_fu_1436_p1;
assign tmp_183_1_fu_1530_p2 = ($signed(tmp_183_1_fu_1530_p0) < $signed(cols_cast1_reg_2994)? 1'b1: 1'b0);
assign tmp_183_2_fu_1561_p0 = ImagLoc_x_0_0_cast2_fu_1436_p1;
assign tmp_183_2_fu_1561_p2 = ($signed(tmp_183_2_fu_1561_p0) < $signed(cols_cast1_reg_2994)? 1'b1: 1'b0);
assign tmp_184_1_fu_1540_p1 = $signed(ImagLoc_x_fu_1430_p2);
assign tmp_184_2_fu_1571_p1 = $signed(ImagLoc_x_fu_1430_p2);
assign tmp_185_1_fu_1547_p2 = ($signed(ImagLoc_x_fu_1430_p2) < $signed(tmp_7_reg_3015)? 1'b1: 1'b0);
assign tmp_185_2_fu_1578_p2 = ($signed(ImagLoc_x_fu_1430_p2) < $signed(tmp_7_reg_3015)? 1'b1: 1'b0);
assign tmp_187_0_t_fu_1498_p2 = (tmp_109_fu_1494_p1 + tmp_63_reg_3090);
assign tmp_187_1_t_fu_1556_p2 = (tmp_113_fu_1552_p1 + tmp_63_reg_3090);
assign tmp_187_2_t_fu_1587_p2 = (tmp_117_fu_1583_p1 + tmp_63_reg_3090);
assign tmp_189_1_fu_1726_p1 = $signed(x_reg_3233);
assign tmp_189_2_fu_1799_p1 = $signed(x_reg_3233);
assign tmp_190_1_fu_1670_p2 = (tmp_s_reg_3004 == x_reg_3233? 1'b1: 1'b0);
assign tmp_190_2_fu_1743_p2 = (tmp_s_reg_3004 == x_reg_3233? 1'b1: 1'b0);
assign tmp_192_1_fu_1680_p2 = ($signed(tmp_s_reg_3004) > $signed(x_reg_3233)? 1'b1: 1'b0);
assign tmp_192_2_fu_1753_p2 = ($signed(tmp_s_reg_3004) > $signed(x_reg_3233)? 1'b1: 1'b0);
assign tmp_197_1_fu_1690_p1 = $signed(x_reg_3233);
assign tmp_197_2_fu_1763_p1 = $signed(x_reg_3233);
assign tmp_206_0_t_fu_1633_p2 = (tmp_110_fu_1630_p1 + tmp_63_reg_3090);
assign tmp_206_1_t_fu_1706_p2 = (tmp_114_fu_1703_p1 + tmp_63_reg_3090);
assign tmp_206_2_t_fu_1779_p2 = (tmp_118_fu_1776_p1 + tmp_63_reg_3090);
assign tmp_211_0_t_fu_1625_p2 = (tmp_112_fu_1622_p1 + tmp_63_reg_3090);
assign tmp_211_1_t_fu_1698_p2 = (tmp_116_fu_1695_p1 + tmp_63_reg_3090);
assign tmp_211_2_t_fu_1771_p2 = (tmp_120_fu_1768_p1 + tmp_63_reg_3090);
assign tmp_215_0_1_v_fu_1272_p3 = ((tmp_182_0_1_fu_1252_p2)? ImagLoc_y_5_fu_1246_p2: p_assign_14_fu_1265_p3);
assign tmp_215_0_2_v_fu_1310_p3 = ((tmp_182_0_2_fu_1290_p2)? ImagLoc_y_1_fu_1284_p2: p_assign_15_fu_1303_p3);
assign tmp_225_2_0_1_not_fu_1100_p2 = (kernel_val_2_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_225_2_0_2_not_fu_1105_p2 = (kernel_val_2_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_225_2_1_0_not_fu_1110_p2 = (kernel_val_1_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_225_2_1_1_not_fu_1115_p2 = (kernel_val_1_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_225_2_1_2_not_fu_1120_p2 = (kernel_val_1_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_225_2_2_0_not_fu_1125_p2 = (kernel_val_0_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_225_2_2_1_not_fu_1130_p2 = (kernel_val_0_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_225_2_2_2_not_fu_1135_p2 = (kernel_val_0_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_225_2_fu_1095_p2 = (kernel_val_2_2_read == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_226_0_0_1_fu_1861_p2 = (src_kernel_win_0_val_2_1_12_fu_1853_p3 < src_kernel_win_0_val_2_0_fu_248? 1'b1: 1'b0);
assign tmp_226_0_0_2_fu_2143_p2 = (src_kernel_win_0_val_2_1_13_fu_2137_p3 < src_kernel_win_0_val_2_0_fu_248? 1'b1: 1'b0);
assign tmp_226_0_1_1_fu_2351_p2 = (src_kernel_win_0_val_1_1_12_reg_3774 < ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3682_pp0_it4? 1'b1: 1'b0);
assign tmp_226_0_1_2_fu_2366_p2 = (src_kernel_win_0_val_1_1_13_fu_2360_p3 < src_kernel_win_0_val_1_0_load_reg_3768? 1'b1: 1'b0);
assign tmp_226_0_1_fu_2254_p2 = (src_kernel_win_0_val_2_0_13_fu_2249_p3 < src_kernel_win_0_val_1_1_fu_240? 1'b1: 1'b0);
assign tmp_226_0_2_1_fu_2500_p2 = (src_kernel_win_0_val_0_1_12_fu_2495_p3 < ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3675_pp0_it6? 1'b1: 1'b0);
assign tmp_226_0_2_2_fu_2561_p2 = (src_kernel_win_0_val_0_1_13_reg_3891 < ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3762_pp0_it7? 1'b1: 1'b0);
assign tmp_226_0_2_fu_2424_p2 = (src_kernel_win_0_val_1_0_29_fu_2418_p3 < src_kernel_win_0_val_0_1_fu_228? 1'b1: 1'b0);
assign tmp_226_1_0_1_fu_1940_p2 = (src_kernel_win_1_val_2_1_12_fu_1932_p3 < src_kernel_win_1_val_2_0_fu_272? 1'b1: 1'b0);
assign tmp_226_1_0_2_fu_2188_p2 = (src_kernel_win_1_val_2_1_13_fu_2182_p3 < src_kernel_win_1_val_2_0_fu_272? 1'b1: 1'b0);
assign tmp_226_1_1_1_fu_2371_p2 = (src_kernel_win_1_val_1_1_12_reg_3792 < ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3696_pp0_it4? 1'b1: 1'b0);
assign tmp_226_1_1_2_fu_2386_p2 = (src_kernel_win_1_val_1_1_13_fu_2380_p3 < src_kernel_win_1_val_1_0_load_reg_3786? 1'b1: 1'b0);
assign tmp_226_1_1_fu_2287_p2 = (src_kernel_win_1_val_2_0_13_fu_2282_p3 < src_kernel_win_1_val_1_1_fu_280? 1'b1: 1'b0);
assign tmp_226_1_2_1_fu_2522_p2 = (src_kernel_win_1_val_0_1_12_fu_2517_p3 < ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3689_pp0_it6? 1'b1: 1'b0);
assign tmp_226_1_2_2_fu_2577_p2 = (src_kernel_win_1_val_0_1_13_reg_3897 < ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3780_pp0_it7? 1'b1: 1'b0);
assign tmp_226_1_2_fu_2448_p2 = (src_kernel_win_1_val_1_0_20_fu_2442_p3 < src_kernel_win_1_val_0_1_fu_264? 1'b1: 1'b0);
assign tmp_226_1_fu_1921_p2 = (src_kernel_win_1_val_2_1_fu_288 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_226_2_0_1_fu_2023_p2 = (src_kernel_win_2_val_2_1_12_fu_2015_p3 < src_kernel_win_2_val_2_0_fu_308? 1'b1: 1'b0);
assign tmp_226_2_0_2_fu_2229_p2 = (src_kernel_win_2_val_2_1_13_fu_2223_p3 < src_kernel_win_2_val_2_0_fu_308? 1'b1: 1'b0);
assign tmp_226_2_1_1_fu_2391_p2 = (src_kernel_win_2_val_1_1_12_reg_3810 < ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3710_pp0_it4? 1'b1: 1'b0);
assign tmp_226_2_1_2_fu_2406_p2 = (src_kernel_win_2_val_1_1_13_fu_2400_p3 < src_kernel_win_2_val_1_0_load_reg_3804? 1'b1: 1'b0);
assign tmp_226_2_1_fu_2320_p2 = (src_kernel_win_2_val_2_0_13_fu_2315_p3 < src_kernel_win_2_val_1_1_fu_316? 1'b1: 1'b0);
assign tmp_226_2_2_1_fu_2544_p2 = (src_kernel_win_2_val_0_1_12_fu_2539_p3 < ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3703_pp0_it6? 1'b1: 1'b0);
assign tmp_226_2_2_2_fu_2593_p2 = (src_kernel_win_2_val_0_1_13_reg_3903 < ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3798_pp0_it7? 1'b1: 1'b0);
assign tmp_226_2_2_fu_2472_p2 = (src_kernel_win_2_val_1_0_20_fu_2466_p3 < src_kernel_win_2_val_0_1_fu_300? 1'b1: 1'b0);
assign tmp_226_2_fu_2004_p2 = (src_kernel_win_2_val_2_1_fu_304 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_63_fu_1140_p2 = (tmp_96_fu_1082_p1 ^ ap_const_lv2_3);
assign tmp_64_fu_1202_p2 = ($signed(ImagLoc_y_fu_1170_p2) < $signed(ref_reg_2985)? 1'b1: 1'b0);
assign tmp_65_fu_1207_p2 = (ImagLoc_y_fu_1170_p2 < rows_cast_reg_2960? 1'b1: 1'b0);
assign tmp_66_fu_1227_p3 = ((tmp_65_fu_1207_p2)? ImagLoc_y_fu_1170_p2: p_assign_s_fu_1220_p3);
assign tmp_67_fu_1235_p3 = ((tmp_64_fu_1202_p2)? ap_const_lv2_2: tmp_99_reg_3022);
assign tmp_68_fu_1322_p2 = ($signed(ImagLoc_y_fu_1170_p2) < $signed(13'b1)? 1'b1: 1'b0);
assign tmp_70_fu_1440_p2 = (ImagLoc_x_fu_1430_p2 < cols_cast_reg_2974? 1'b1: 1'b0);
assign tmp_71_fu_1659_p1 = $signed(x_reg_3233);
assign tmp_72_fu_1472_p0 = ImagLoc_x_0_0_cast2_fu_1436_p1;
assign tmp_72_fu_1472_p2 = ($signed(tmp_72_fu_1472_p0) < $signed(cols_cast1_reg_2994)? 1'b1: 1'b0);
assign tmp_73_fu_1482_p1 = $signed(ImagLoc_x_fu_1430_p2);
assign tmp_74_fu_1489_p2 = ($signed(ImagLoc_x_fu_1430_p2) < $signed(tmp_7_reg_3015)? 1'b1: 1'b0);
assign tmp_75_fu_1653_p1 = $signed(x_reg_3233);
assign tmp_76_fu_1597_p2 = (tmp_s_reg_3004 == x_reg_3233? 1'b1: 1'b0);
assign tmp_77_fu_1607_p2 = ($signed(tmp_s_reg_3004) > $signed(x_reg_3233)? 1'b1: 1'b0);
assign tmp_78_fu_1617_p1 = $signed(x_reg_3233);
assign tmp_79_fu_1842_p2 = (src_kernel_win_0_val_2_1_fu_252 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_7_fu_1085_p2 = (cols_cast_fu_1058_p1 + ap_const_lv13_1FFD);
assign tmp_8_fu_1154_p2 = (tmp8_cast_fu_1150_p1 < heightloop_cast59_cast_reg_2967? 1'b1: 1'b0);
assign tmp_96_fu_1082_p1 = cols[1:0];
assign tmp_99_fu_1091_p1 = ref_fu_1067_p2[1:0];
assign tmp_9_fu_1403_p2 = (tmp_155_cast1_fu_1399_p1 < widthloop_reg_2979? 1'b1: 1'b0);
assign tmp_s_fu_1076_p2 = (cols_cast_fu_1058_p1 + ap_const_lv13_1FFF);
assign tr6_fu_1186_p4 = {{ImagLoc_y_fu_1170_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tr_fu_1414_p4 = {{t_V_4_reg_772[ap_const_lv32_B : ap_const_lv32_1]}};
assign ult3_fu_1503_p2 = (tmp_155_cast1_fu_1399_p1 < widthloop_reg_2979? 1'b1: 1'b0);
assign ult_fu_1165_p2 = (tmp8_cast_fu_1150_p1 < heightloop_cast59_cast_reg_2967? 1'b1: 1'b0);
assign widthloop_fu_1061_p2 = (cols_cast_fu_1058_p1 + ap_const_lv13_2);
assign x_fu_1460_p3 = ((tmp_70_fu_1440_p2)? ImagLoc_x_fu_1430_p2: p_assign_16_fu_1453_p3);
always @ (posedge ap_clk)
begin
    rows_cast_reg_2960[12] <= 1'b0;
    heightloop_cast59_cast_reg_2967[13] <= 1'b0;
    cols_cast_reg_2974[12] <= 1'b0;
    cols_cast1_reg_2994[13:12] <= 2'b00;
end



endmodule //filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s

