# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \src "dut.sv:1.1-13.10"
attribute \top 1
module \fib_initial
  attribute \src "dut.sv:2.23-2.26"
  wire width 32 output 1 \out
  connect \out 42
end
